[
    {
        "filename": "1877.cir",
        "prompt": "Create a circuit diagram featuring a microcontroller (DSPIC30F4013) controlling two DC motors. The microcontroller receives input from ADC pins connected to voltage dividers (47-ohm resistors) and outputs PWM signals to control the motor speed and direction via 74HC02 gate drivers (U3 and U6). The motor control signals are further amplified by N-channel MOSFETs (Q1-Q8). A 7812 voltage regulator provides a stable +12V supply, filtered by capacitors (C3, C4, C7, C8, C19).  The circuit includes LED indicators (D1-D7) with current-limiting resistors (1.5k and 1k ohms) connected to microcontroller output pins.  A crystal oscillator (7.3728MHz) provides the clock signal to the microcontroller.  Enable pins of the microcontroller are controlled via resistors and switches. Connectors (CONN_2, CONN_3, CONN_4, CONN_6, RJ12, CAVALIER) provide external access to signals and power. Include decoupling capacitors (6.8nF and 100nF) throughout the circuit. LM5104 is used as a buck converter.",
        "content": ".title KiCad schematic\nR34 +12V Net-_D16-Pad1_ 3.3k\nD16 Net-_D16-Pad1_ GND LED\nC20 +12V GND 100n\nU9 +15V +12V GND 7812\nD11 Net-_D11-Pad1_ Net-_D11-Pad2_ DIODE\nD9 Net-_D9-Pad1_ Net-_D9-Pad2_ DIODE\nD15 Net-_D15-Pad1_ Net-_D15-Pad2_ DIODE\nD13 Net-_D13-Pad1_ Net-_D13-Pad2_ DIODE\nD14 Net-_D14-Pad1_ Net-_D14-Pad2_ DIODE\nD12 Net-_D12-Pad1_ Net-_D12-Pad2_ DIODE\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ DIODE\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ DIODE\nU4 +12V Net-_C3-Pad2_ Net-_D8-Pad2_ Net-_C3-Pad1_ Net-_R7-Pad1_ Net-_U3-Pad4_ GND Net-_D10-Pad2_ LM5104\nU7 +12V Net-_C7-Pad2_ Net-_D12-Pad2_ Net-_C7-Pad1_ Net-_R14-Pad1_ Net-_U6-Pad4_ GND Net-_D14-Pad2_ LM5104\nC19 +15V GND 4700u\nU6 Net-_U6-Pad1_ /MOTOR/DIR2 /MOTOR/DIR2 Net-_U6-Pad4_ Net-_U6-Pad1_ Net-_U6-Pad10_ GND /MOTOR/PWM2 /MOTOR/PWM2 Net-_U6-Pad10_ /MOTOR/DIR2 Net-_U6-Pad10_ Net-_U6-Pad13_ +5VD 74HC02\nU3 Net-_U3-Pad1_ /MOTOR/DIR1 /MOTOR/DIR1 Net-_U3-Pad4_ Net-_U3-Pad1_ Net-_U3-Pad10_ GND /MOTOR/PWM1 /MOTOR/PWM1 Net-_U3-Pad10_ /MOTOR/DIR1 Net-_U3-Pad10_ Net-_U3-Pad13_ +5VD 74HC02\nR14 Net-_R14-Pad1_ GND 220k\nC9 +12V GND 100n\nQ5 Net-_D12-Pad1_ Net-_C7-Pad1_ +15V MOS_N\nQ7 Net-_D14-Pad1_ /MOTOR/ADC2 Net-_C7-Pad1_ MOS_N\nR12 Net-_D12-Pad1_ Net-_D12-Pad2_ 47\nC7 Net-_C7-Pad1_ Net-_C7-Pad2_ 100n\nR15 Net-_D14-Pad1_ Net-_D14-Pad2_ 47\nR16 Net-_D15-Pad1_ Net-_D15-Pad2_ 47\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 100n\nR13 Net-_D13-Pad1_ Net-_D13-Pad2_ 47\nQ8 Net-_D15-Pad1_ /MOTOR/ADC2 Net-_C8-Pad1_ MOS_N\nQ6 Net-_D13-Pad1_ Net-_C8-Pad1_ +15V MOS_N\nC10 +12V GND 100n\nR17 Net-_R17-Pad1_ GND 220k\nU8 +12V Net-_C8-Pad2_ Net-_D13-Pad2_ Net-_C8-Pad1_ Net-_R17-Pad1_ Net-_U6-Pad13_ GND Net-_D15-Pad2_ LM5104\nR18 /MOTOR/ADC2 GND 0.1\nR11 /MOTOR/ADC1 GND 0.1\nP4 GND Net-_C3-Pad1_ Net-_C4-Pad1_ Net-_C7-Pad1_ Net-_C8-Pad1_ +15V CONN_6\nU5 +12V Net-_C4-Pad2_ Net-_D9-Pad2_ Net-_C4-Pad1_ Net-_R10-Pad1_ Net-_U3-Pad13_ GND Net-_D11-Pad2_ LM5104\nR10 Net-_R10-Pad1_ GND 220k\nC6 +12V GND 100n\nQ2 Net-_D9-Pad1_ Net-_C4-Pad1_ +15V MOS_N\nQ4 Net-_D11-Pad1_ /MOTOR/ADC1 Net-_C4-Pad1_ MOS_N\nR6 Net-_D9-Pad1_ Net-_D9-Pad2_ 47\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 100n\nR9 Net-_D11-Pad1_ Net-_D11-Pad2_ 47\nR8 Net-_D10-Pad1_ Net-_D10-Pad2_ 47\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 100n\nR5 Net-_D8-Pad1_ Net-_D8-Pad2_ 47\nQ3 Net-_D10-Pad1_ /MOTOR/ADC1 Net-_C3-Pad1_ MOS_N\nQ1 Net-_D8-Pad1_ Net-_C3-Pad1_ +15V MOS_N\nC5 +12V GND 100n\nR7 Net-_R7-Pad1_ GND 220k\nK5 GND +5VD Net-_K5-Pad3_ CONN_3\nK4 GND +5VD Net-_K4-Pad3_ CONN_3\nP8 GND Net-_P8-Pad2_ +5VD Net-_P8-Pad4_ CONN_4\nSW1 Net-_K1-Pad2_ GND SW_PUSH_SMALL\nR33 +5VD /PIC30F4013/EN2 4.7k\nR32 +5VD /PIC30F4013/EN1 4.7k\nP6 /PIC30F4013/EN1 GND CAVALIER\nP7 /PIC30F4013/EN2 GND CAVALIER\nP5 GND Net-_P5-Pad2_ +5VD Net-_P5-Pad4_ CONN_4\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ LED\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ LED\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED\nR31 Net-_R28-Pad2_ GND 1.5k\nR30 Net-_R27-Pad2_ GND 1.5k\nR28 Net-_D7-Pad2_ Net-_R28-Pad2_ 1.5k\nR27 Net-_D6-Pad2_ Net-_R27-Pad2_ 1.5k\nR26 Net-_D5-Pad2_ Net-_R26-Pad2_ 1.5k\nR29 Net-_R26-Pad2_ GND 1.5k\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nR25 Net-_R22-Pad2_ GND 1.5k\nR24 Net-_R21-Pad2_ GND 1.5k\nR23 Net-_R20-Pad2_ GND 1.5k\nR22 Net-_D4-Pad2_ Net-_R22-Pad2_ 1.5k\nR21 Net-_D3-Pad2_ Net-_R21-Pad2_ 1.5k\nR20 Net-_D2-Pad2_ Net-_R20-Pad2_ 1.5k\nR19 Net-_D1-Pad2_ GND 1k\nD1 +5VD Net-_D1-Pad2_ Vert\nC18 +5VD GND 47u\nC11 +5VD GND 6.8n\nC12 +5VD GND 6.8n\nC13 +5VD GND 6.8n\nC17 +5VD GND 6.8n\nC16 +5VD GND 6.8n\nC15 +5VD GND 6.8n\nC14 +5VD GND 6.8n\nK3 Net-_D5-Pad1_ Net-_D6-Pad1_ Net-_D7-Pad1_ CONN_3\nK2 Net-_D2-Pad1_ Net-_D3-Pad1_ Net-_D4-Pad1_ CONN_3\nU2 +5VD /PIC30F4013/EN1 /PIC30F4013/EN2 /PIC30F4013/D0 /PIC30F4013/OSC /PIC30F4013/SEL1 /PIC30F4013/OE NC_01 NC_02 /PIC30F4013/D7 /PIC30F4013/RSTxy /PIC30F4013/RSTxy Net-_R27-Pad2_ Net-_R21-Pad2_ Net-_R20-Pad2_ Net-_R26-Pad2_ Net-_R22-Pad2_ GND Net-_R28-Pad2_ /PIC30F4013/D6 /PIC30F4013/D5 /PIC30F4013/D4 GND NC_03 NC_04 /PIC30F4013/SEL2 NC_05 NC_06 /PIC30F4013/D3 /PIC30F4013/D2 /PIC30F4013/D1 /PIC30F4013/X/Y HCTL-2032\nJ1 /PIC30F4013/RST +5VD GND /PIC30F4013/PGD /PIC30F4013/PGC NC_07 NC_08 NC_09 RJ12\nP2 GND +5VD Net-_P1-Pad1_ Net-_P2-Pad4_ CONN_4\nR4 +5VD Net-_P3-Pad2_ 2.1k\nR3 +5VD Net-_P1-Pad2_ 2.1k\nP3 Net-_P2-Pad4_ Net-_P3-Pad2_ CAVALIER\nP1 Net-_P1-Pad1_ Net-_P1-Pad2_ CAVALIER\nK1 GND Net-_K1-Pad2_ CONN_2\nR2 /PIC30F4013/RST Net-_K1-Pad2_ 15\nR1 +5VD /PIC30F4013/RST 10k\nC2 /PIC30F4013/OSC GND 33p\nC1 Net-_C1-Pad1_ GND 33p\nX1 Net-_C1-Pad1_ /PIC30F4013/OSC 7.3728Mhz\nU1 /PIC30F4013/RST /PIC30F4013/D0 /PIC30F4013/D1 /PIC30F4013/D2 /PIC30F4013/D3 /MOTOR/ADC2 /MOTOR/ADC1 /PIC30F4013/PGC /PIC30F4013/PGD /PIC30F4013/D4 +5VD GND Net-_C1-Pad1_ /PIC30F4013/OSC Net-_P8-Pad2_ Net-_P8-Pad4_ /PIC30F4013/X/Y Net-_K4-Pad3_ /MOTOR/DIR1 GND +5VD /MOTOR/PWM1 Net-_K5-Pad3_ /PIC30F4013/RSTxy Net-_P1-Pad1_ Net-_P2-Pad4_ Net-_P5-Pad2_ Net-_P5-Pad4_ /PIC30F4013/SEL2 /PIC30F4013/SEL1 GND +5VD /MOTOR/DIR2 /MOTOR/PWM2 /PIC30F4013/OE /PIC30F4013/D7 /PIC30F4013/D6 /PIC30F4013/D5 GND +5VD DSPIC30F4013\n.end\n"
    },
    {
        "filename": "1623.cir",
        "prompt": "Create a circuit featuring three ADE7913 energy metering ICs (U10, U11, U12) connected to a microcontroller via SPI communication lines (/MISO, /MOSI, /SCK, /CLKO). Each ADE7913 has associated input filtering using a combination of inductors (MH2029-300Y - L5, L6, L7, L8, L9, L10, L11, L12, L13), resistors (ranging from 0R to 1M, with precision of 0.1%), and capacitors (0.033uF to 10uF). Include decoupling capacitors (0.1uF and 10uF) for the +3V3 power supply (C88, C89, C90, C91, C92, C93). Implement input protection diodes (BAS70XY - D10, D11, D12, D13, D14, D15, D16) on the analog input lines. Include a 22pF capacitor (C94) connected to a node (NC_21) and ground, and a 10k resistor (R64) connected between /MISO and +3V3. Include an ASE component (U$3) connected to NC_21, GND, Net-_C94-Pad1_, and +3V3. The circuit utilizes multiple net labels (Net-_..._) for internal connections. Include a 0.1uF capacitor (C95) between GND and +3V3.",
        "content": ".title KiCad schematic\nU10 Net-_C70-Pad1_ Net-_C70-Pad2_ Net-_C59-Pad1_ Net-_C65-Pad1_ Net-_C62-Pad1_ Net-_C64-Pad1_ Net-_C64-Pad2_ Net-_C77-Pad1_ Net-_C76-Pad1_ GND GND /CLKO Net-_C94-Pad1_ NC_01 /MISO /MOSI /SCK NC_02 +3V3 GND ADE7913\nC70 Net-_C70-Pad1_ Net-_C70-Pad2_ 0.1u\nC71 Net-_C70-Pad1_ Net-_C70-Pad2_ 10u\nR48 Net-_L5-Pad2_ Net-_C59-Pad1_ 14k .1%\nR49 GND Net-_C59-Pad1_ 1k .1%\nC59 Net-_C59-Pad1_ GND .1u\nR55 GND Net-_C62-Pad1_ 0R\nC62 Net-_C62-Pad1_ GND .1u\nR61 Net-_C65-Pad1_ GND 1k .1%\nC65 Net-_C65-Pad1_ GND .1u\nR54 Net-_C65-Pad1_ Net-_L9-Pad2_ 14k .1%\nC82 Net-_C76-Pad1_ GND 0.1u\nC76 Net-_C76-Pad1_ GND 4.7u\nC77 Net-_C77-Pad1_ GND 4.7u\nC83 Net-_C77-Pad1_ GND 0.1u\nL9 NC_03 Net-_L9-Pad2_ MH2029-300Y\nL5 NC_04 Net-_L5-Pad2_ MH2029-300Y\nL11 Net-_C64-Pad1_ NC_05 MH2029-300Y\nL12 Net-_L12-Pad1_ NC_06 MH2029-300Y\nR56 Net-_C64-Pad2_ Net-_L12-Pad1_ 1k .1%\nR60 Net-_C64-Pad1_ Net-_C64-Pad2_ 750R .1%\nC68 Net-_C64-Pad1_ GND 0.033u\nC69 Net-_C64-Pad2_ GND 0.033u\nC89 +3V3 GND 0.1u\nC88 +3V3 GND 10u\nU11 Net-_C72-Pad1_ Net-_C72-Pad2_ Net-_C60-Pad1_ Net-_C66-Pad1_ Net-_C63-Pad1_ Net-_U11-Pad6_ Net-_U11-Pad6_ Net-_C79-Pad1_ Net-_C78-Pad1_ GND GND NC_07 /CLKO NC_08 /MISO /MOSI /SCK NC_09 +3V3 GND ADE7913\nC72 Net-_C72-Pad1_ Net-_C72-Pad2_ 0.1u\nC73 Net-_C72-Pad1_ Net-_C72-Pad2_ 10u\nR50 Net-_L6-Pad2_ Net-_C60-Pad1_ 14k .1%\nR52 GND Net-_C60-Pad1_ 1k .1%\nC60 Net-_C60-Pad1_ GND .1u\nR58 GND Net-_C63-Pad1_ 0R\nC63 Net-_C63-Pad1_ GND 0.1u\nR62 Net-_C66-Pad1_ GND 1k .1%\nC66 Net-_C66-Pad1_ GND .1u\nR57 Net-_C66-Pad1_ Net-_L10-Pad2_ 14k .1%\nC84 Net-_C78-Pad1_ GND 0.1u\nC78 Net-_C78-Pad1_ GND 4.7u\nC79 Net-_C79-Pad1_ GND 4.7u\nC85 Net-_C79-Pad1_ GND 0.1u\nL10 NC_10 Net-_L10-Pad2_ MH2029-300Y\nL6 NC_11 Net-_L6-Pad2_ MH2029-300Y\nC91 +3V3 GND 0.1u\nC90 +3V3 GND 10u\nU12 Net-_C74-Pad1_ Net-_C74-Pad2_ Net-_C61-Pad1_ Net-_C67-Pad1_ Net-_C61-Pad2_ Net-_U12-Pad6_ Net-_U12-Pad6_ Net-_C81-Pad1_ Net-_C80-Pad1_ Net-_C61-Pad2_ GND NC_12 /CLKO NC_13 /MISO /MOSI /SCK NC_14 +3V3 GND ADE7913\nC74 Net-_C74-Pad1_ Net-_C74-Pad2_ 0.1u\nC75 Net-_C74-Pad1_ Net-_C74-Pad2_ 10u\nR51 Net-_L7-Pad2_ Net-_C61-Pad1_ 1M 0.1%\nR53 Net-_C61-Pad2_ Net-_C61-Pad1_ 1.5K 0.1%\nC61 Net-_C61-Pad1_ Net-_C61-Pad2_ .1u\nR63 Net-_C67-Pad1_ Net-_C61-Pad2_ 1.5K 0.1%\nC67 Net-_C67-Pad1_ Net-_C61-Pad2_ .1u\nR59 Net-_C67-Pad1_ Net-_L13-Pad2_ 1M 0.1%\nC86 Net-_C80-Pad1_ Net-_C61-Pad2_ 0.1u\nC80 Net-_C80-Pad1_ Net-_C61-Pad2_ 4.7u\nC81 Net-_C81-Pad1_ Net-_C61-Pad2_ 4.7u\nC87 Net-_C81-Pad1_ Net-_C61-Pad2_ 0.1u\nL13 NC_15 Net-_L13-Pad2_ MH2029-300Y\nL7 NC_16 Net-_L7-Pad2_ MH2029-300Y\nC93 +3V3 GND 0.1u\nC92 +3V3 GND 10u\nL8 NC_17 Net-_C61-Pad2_ MH2029-300Y\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ Net-_C62-Pad1_ Net-_D10-Pad2_ Net-_D10-Pad1_ Net-_C59-Pad1_ BAS70XY\nD13 Net-_D13-Pad1_ Net-_D13-Pad2_ Net-_C62-Pad1_ Net-_D13-Pad2_ Net-_D13-Pad1_ Net-_C65-Pad1_ BAS70XY\nD11 Net-_D11-Pad1_ Net-_D11-Pad2_ Net-_C63-Pad1_ Net-_D11-Pad2_ Net-_D11-Pad1_ Net-_C60-Pad1_ BAS70XY\nD15 Net-_D14-Pad5_ Net-_D14-Pad4_ Net-_C61-Pad2_ Net-_D15-Pad4_ Net-_D15-Pad5_ Net-_C66-Pad1_ BAS70XY\nD14 Net-_C64-Pad2_ Net-_C64-Pad2_ Net-_C63-Pad1_ Net-_D14-Pad4_ Net-_D14-Pad5_ Net-_C64-Pad1_ BAS70XY\nD12 Net-_D12-Pad1_ Net-_D12-Pad2_ Net-_C61-Pad2_ Net-_D12-Pad2_ Net-_D12-Pad1_ Net-_C61-Pad1_ BAS70XY\nD16 Net-_D15-Pad5_ Net-_D15-Pad4_ NC_18 NC_19 NC_20 Net-_C67-Pad1_ BAS70XY\nC64 Net-_C64-Pad1_ Net-_C64-Pad2_ 0.1u\nC95 GND +3V3 0.1u\nR64 /MISO +3V3 10k\nU$3 NC_21 GND Net-_C94-Pad1_ +3V3 ASE\nC94 Net-_C94-Pad1_ GND 22p\n.end\n"
    },
    {
        "filename": "872.cir",
        "prompt": "Design a circuit featuring three logic shifters (LogicShifter1, LogicShifter2, LogicShifter3) implemented with unspecified ICs (U1, U2, U3), connected to a 3-pin connector (J1). Include supporting circuitry with ICs (U4, U5, U6, U7) for interfacing with a WiFi module (WiFiKit32) and a 10-DOF sensor (Waveshare10dof). The circuit utilizes numerous unconnected pins (NC_01 through NC_34) and internal connections within the ICs. The logic shifters and supporting ICs share a common connection to J1 pin 1 and U1 pin 3. MC1 and MC2 are also present, connected to the logic shifters and J1.\n\n\n\n",
        "content": ".title KiCad schematic\nU3 Net-_U3-Pad1_ Net-_U3-Pad2_ Net-_U1-Pad3_ Net-_J1-Pad1_ Net-_U3-Pad5_ Net-_U3-Pad6_ Net-_U3-Pad7_ Net-_U3-Pad8_ NC_01 Net-_U1-Pad10_ Net-_U3-Pad11_ Net-_U3-Pad12_ LogicShifter1\nU2 Net-_U2-Pad1_ Net-_U2-Pad2_ Net-_U1-Pad3_ Net-_J1-Pad1_ Net-_U2-Pad5_ Net-_U2-Pad6_ Net-_U2-Pad7_ Net-_U2-Pad8_ NC_02 Net-_U1-Pad10_ Net-_U2-Pad11_ Net-_U2-Pad12_ LogicShifter2\nU1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ NC_03 Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ NC_04 Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ LogicShifter3\nU5 NC_05 Net-_J1-Pad1_ NC_06 Net-_U3-Pad12_ Net-_U3-Pad11_ Net-_U3-Pad8_ Net-_U3-Pad7_ Net-_U2-Pad12_ Net-_U2-Pad11_ NC_07 NC_08 NC_09 Net-_U1-Pad10_ MC1\nU6 NC_10 Net-_J1-Pad1_ NC_11 Net-_U2-Pad8_ Net-_U2-Pad7_ Net-_U1-Pad12_ Net-_U1-Pad11_ Net-_U1-Pad8_ Net-_U1-Pad7_ NC_12 NC_13 NC_14 Net-_U1-Pad10_ MC2\nU4 NC_15 Net-_U1-Pad10_ NC_16 NC_17 Net-_U1-Pad6_ Net-_U1-Pad5_ Net-_U1-Pad2_ Net-_U1-Pad1_ Net-_U2-Pad6_ Net-_U2-Pad5_ Net-_U2-Pad2_ Net-_U2-Pad1_ Net-_U3-Pad6_ Net-_U3-Pad5_ Net-_U3-Pad2_ Net-_U3-Pad1_ NC_18 NC_19 Net-_U4-Pad19_ Net-_U4-Pad20_ NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad1_ NC_30 NC_31 NC_32 WiFiKit32\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Conn_01x03\nU7 NC_33 NC_34 Net-_U4-Pad20_ Net-_U4-Pad19_ Net-_J1-Pad1_ Net-_U1-Pad3_ Waveshare10dof\n.end\n"
    },
    {
        "filename": "1503.cir",
        "prompt": "Create a circuit schematic with the following functionality: A temperature-controlled voltage source using an LM317 adjustable voltage regulator, an LM393 comparator for temperature sensing, and a 555 timer configured as a PWM controller to regulate the output voltage based on temperature. The circuit includes over-temperature protection using N-channel MOSFETs (2N7000) and LEDs for visual indication of status. It features multiple test points for monitoring voltages and signals, and utilizes various resistors, capacitors, and connectors for input/output and power supply connections. The temperature sensor is connected to a heatsink. The circuit also includes mounting holes for physical assembly. The adjustable voltage regulator is configured to provide a negative voltage output.",
        "content": ".title KiCad schematic\n.include \"/Users/frankkirschbaum/Entwicklung/KiCad-Spice-Library/Models/Diode/led.lib\"\n.include \"/Users/frankkirschbaum/Entwicklung/KiCad-Spice-Library/Models/uncategorized/spice_complete/phil_fet.lib\"\n.include \"/Users/frankkirschbaum/Entwicklung/KiCad-Spice-Library/Models/uncategorized/spice_complete/ti.lib\"\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED_GENERAL\nR4 555_V+ Net-_D2-Pad2_ 1k5\nU5 555_V- Net-_Q2-Pad3_ soll_aus Net-_R23-Pad2_ NC_01 555_V- NC_02 555_V+ NE555P\nSW1 555_V- Net-_R23-Pad2_ SW_Push\nSW2 555_V- Net-_Q2-Pad3_ SW_Push\nD1 555_V- Net-_D1-Pad2_ LED_GENERAL\nR3 soll_aus Net-_D1-Pad2_ 1k\nJ1 Net-_J1-Pad1_ 555_V- Conn_01x02_Male\nR1 Net-_J1-Pad1_ Net-_J2-Pad3_ 10k\nJ2 Net-_J2-Pad1_ Net-_J13-Pad1_ Net-_J2-Pad3_ Conn_01x03_Male\nR2 Net-_J14-Pad1_ Net-_J3-Pad3_ 90k\nJ3 555_V- Net-_J2-Pad1_ Net-_J3-Pad3_ Conn_01x03_Male\nXQ1 555_V- soll_aus Net-_J13-Pad1_ 2N7000/PLP\nJ13 Net-_J13-Pad1_ 555_V- Conn_01x02_Male\nXQ3 555_V- overtemp Net-_D2-Pad1_ 2N7000/PLP\nXQ2 555_V- overtemp Net-_Q2-Pad3_ 2N7000/PLP\nJ11 Net-_100k1-Pad2_ 555_V- Conn_01x02_Male\nJ15 555_V- Net-_J15-Pad2_ Conn_01x02_Male\nU6 Net-_R7-Pad2_ Net-_R7-Pad2_ Temp_Kuehlkoerper 555_V+ Net-_C42-Pad1_ Net-_R8-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad2_ Net-_R9-Pad2_ Temp_Kuehlkoerper -12V Net-_C43-Pad1_ Net-_R10-Pad2_ Net-_R10-Pad2_ TL074\nTP19 Net-_J15-Pad2_ TestPoint\nR14 555_V+ Net-_J15-Pad2_ 18k\nR12 Net-_J15-Pad2_ Net-_C46-Pad1_ 100k\nTP20 overtemp TestPoint\nR13 555_V+ overtemp 18k\nR11 overtemp Net-_C44-Pad1_ 100k\nXU1 overtemp Net-_C45-Pad1_ Net-_C44-Pad1_ LM393_TI\nR6 555_V+ Net-_C43-Pad1_ 10k\nR5 555_V+ Net-_C42-Pad1_ 10k\nRV1 555_V- 555_V- Net-_C42-Pad1_ 100k\nRV2 555_V- 555_V- Net-_C43-Pad1_ 100k\nTP12 Net-_100k1-Pad2_ TestPoint\nU7 555_V- Net-_C46-Pad1_ Net-_C47-Pad1_ Net-_J15-Pad2_ 555_V+ LM393\nTP15 Net-_C44-Pad1_ TestPoint\nR7 Net-_C44-Pad1_ Net-_R7-Pad2_ 10k\nC42 Net-_C42-Pad1_ 555_V- 1u\nC40 555_V+ 555_V- 100n\nC43 Net-_C43-Pad1_ 555_V- 1u\nC41 555_V+ 555_V- 100n\nR8 Net-_C45-Pad1_ Net-_R8-Pad2_ 10k\nC44 Net-_C44-Pad1_ 555_V- 100n\nC47 Net-_C47-Pad1_ 555_V- 100n\nTP16 Net-_C46-Pad1_ TestPoint\nR9 Net-_C46-Pad1_ Net-_R9-Pad2_ 10k\nR10 Net-_C47-Pad1_ Net-_R10-Pad2_ 10k\nC46 Net-_C46-Pad1_ 555_V- 100n\nTP18 Net-_C47-Pad1_ TestPoint\nC45 Net-_C45-Pad1_ 555_V- 100n\nTP17 Net-_C45-Pad1_ TestPoint\nTP13 Net-_C42-Pad1_ TestPoint\nTP14 Net-_C43-Pad1_ TestPoint\nR23 555_V+ Net-_R23-Pad2_ 20k\nR25 555_V+ Net-_Q2-Pad3_ 20k\nC39 Temp_Kuehlkoerper 555_V- 100n\n100k1 Temp_Kuehlkoerper Net-_100k1-Pad2_ 100k\nJ14 Net-_J14-Pad1_ 555_V- Conn_01x02_Male\nJ10 555_V+ 555_V- -12V Conn_01x03_Male\nC50 555_V+ 555_V- 1n\nC53 555_V+ 555_V- 100n\nC55 555_V+ 555_V- 10u\nJ16 555_V+ Net-_C48-Pad2_ Conn_01x02_Male\nC48 555_V+ Net-_C48-Pad2_ 1000u\nC51 555_V+ Net-_C48-Pad2_ 10u\nC57 555_V+ Net-_C48-Pad2_ 1n\nC56 555_V+ Net-_C48-Pad2_ 100n\nC54 555_V+ 555_V- 1u\nC52 555_V+ 555_V- 10n\nC49 555_V+ 555_V- 100p\nH5 MountingHole\nH6 MountingHole\nH7 MountingHole\nH8 MountingHole\nC60 555_V+ 555_V- 100n\nC58 555_V+ 555_V- 1n\nC62 555_V+ 555_V- 10u\nC61 555_V- -12V 100n\nC59 555_V- -12V 1n\nC63 555_V- -12V 10u\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nR18 Net-_C4-Pad1_ Net-_Q4-Pad1_ 1k\nR26 Net-_C10-Pad1_ Net-_Q5-Pad3_ 33\nR20 Net-_Q5-Pad1_ Net-_Q4-Pad3_ 10k\nR19 Net-_Q5-Pad1_ Net-_J4-Pad2_ 15k\nR15 -2V5 Net-_Q4-Pad3_ 7k4\nJ4 /Sollwert/+15V_ein Net-_J4-Pad2_ Conn_01x02_Male\nR28 Net-_C10-Pad1_ /Sollwert/Ua_aus 220\nR29 Net-_Q6-Pad2_ /Sollwert/Ua_aus 10\nC3 NC_03 -2V5 100n\nQ6 NC_04 Net-_Q6-Pad2_ Net-_Q6-Pad3_ BD139\nHS1 Heatsink\nC10 Net-_C10-Pad1_ -2V5 10u\nJ5 -2V5 -2V5 Net-_C10-Pad1_ Conn_01x03_Male\nQ5 Net-_Q5-Pad1_ -2V5 Net-_Q5-Pad3_ BC850\nQ4 Net-_Q4-Pad1_ /Sollwert/+15V_ein Net-_Q4-Pad3_ BC860\nJ6 Net-_D6-Pad1_ Net-_J6-Pad2_ Conn_01x02_Male\nC5 Net-_C4-Pad1_ NC_05 3u3\nC7 Net-_C4-Pad1_ NC_06 330n\nC4 Net-_C4-Pad1_ NC_07 330u\nD5 /Sollwert/Ua_aus NC_08 1N5818\nR31 NC_09 Net-_Q7-Pad1_ 100\nR30 /Sollwert/Ua_aus Net-_Q7-Pad3_ 4k7\nD6 Net-_D6-Pad1_ /Sollwert/Ua_aus LED\nQ8 Net-_Q7-Pad3_ Net-_Q7-Pad1_ Net-_J6-Pad2_ BC847\nQ7 Net-_Q7-Pad1_ NC_10 Net-_Q7-Pad3_ BC847\nD3 /Sollwert/+15V_ein /Sollwert/Ua_aus MRA4003T3G\nD4 /Sollwert/Ua_aus Net-_C10-Pad1_ MRA4003T3G\nU4 Net-_C10-Pad1_ /Sollwert/Ua_aus Net-_C4-Pad1_ LM317_TO-220\nTP8 /Sollwert/Ua_aus TestPoint\nTP2 -2V5 TestPoint\nTP5 Net-_C4-Pad1_ TestPoint\nTP7 Net-_C10-Pad1_ TestPoint\nTP3 /Sollwert/+15V_ein TestPoint\nTP1 Net-_J4-Pad2_ TestPoint\nR21 Net-_J4-Pad2_ Net-_Q6-Pad3_ 1k\nR17 /Sollwert/+15V_ein Net-_C4-Pad1_ 1R2\nU2 NC_11 /Sollwert/+15V_ein NC_12 /Sollwert/GND NC_13 Net-_R22-Pad2_ NC_14 NC_15 ADR421ARMZ\nR22 Net-_R22-Pad1_ Net-_R22-Pad2_ 10k\nR27 -2V5 Net-_R22-Pad1_ 10k\nR24 NC_16 Net-_R24-Pad2_ 5k\nC11 V+ /Sollwert/GND 1u\nC8 V+ /Sollwert/GND 10n\nC9 /Sollwert/GND V- 10n\nC2 /Sollwert/+15V_ein /Sollwert/GND 100n\nC1 /Sollwert/+15V_ein /Sollwert/GND 1u\nC6 -2V5 NC_17 10n\nC12 /Sollwert/GND V- 1u\nTP6 -2V5 TestPoint\nTP4 Net-_R22-Pad2_ TestPoint\nU3 NC_18 Net-_R22-Pad1_ Net-_R24-Pad2_ V- NC_19 -2V5 V+ NC_20 OP07\nC15 /Sollwert/Ua_aus NC_21 150n\nC14 /Sollwert/Ua_aus NC_22 15u\nC13 /Sollwert/Ua_aus NC_23 1500u\nR16 /Sollwert/+15V_ein Net-_C4-Pad1_ 1R2\n.end\n"
    },
    {
        "filename": "451.cir",
        "prompt": "Design a switching regulator circuit using an LM25085 controller. The input voltage is +24V. The output voltage should be +12V. Include a PMOS high-side switch (Q2) and a PMOS current limiter/overvoltage protection (Q1) with a Zener diode (D1) for voltage sensing. Utilize a Schottky diode (D2) for flyback rectification. Implement input and output filtering with capacitors (C1, C2, C3, C4, C5) and resistors (R1, R2, R3, R4, R5, R6) for feedback and compensation. Include an inductor (L1) as the energy storage element.",
        "content": ".title KiCad schematic\nQ1 Net-_D1-Pad2_ NC_01 +24V Q_PMOS_GDS\nD1 +24V Net-_D1-Pad2_ D_Zener\nR1 Net-_D1-Pad2_ GND R\nU1 Net-_C3-Pad2_ Net-_R2-Pad2_ Net-_R5-Pad2_ Net-_C1-Pad2_ Net-_Q2-Pad3_ Net-_Q2-Pad1_ Net-_C2-Pad2_ +24V Net-_C1-Pad2_ LM25085MY\nR2 +24V Net-_R2-Pad2_ R\nC1 +24V Net-_C1-Pad2_ CP\nC2 +24V Net-_C2-Pad2_ C\nC3 +24V Net-_C3-Pad2_ C\nR4 +24V Net-_Q2-Pad3_ R\nR3 +24V Net-_C3-Pad2_ R\nD2 Net-_D2-Pad1_ Net-_C1-Pad2_ D_Schottky\nQ2 Net-_Q2-Pad1_ Net-_D2-Pad1_ Net-_Q2-Pad3_ Q_PMOS_GDS\nL1 Net-_D2-Pad1_ +12V L\nC4 +12V Net-_C1-Pad2_ C\nR5 +12V Net-_R5-Pad2_ R\nR6 Net-_R5-Pad2_ Net-_C1-Pad2_ R\nC5 +12V Net-_C1-Pad2_ CP\n.end\n"
    },
    {
        "filename": "18.cir",
        "prompt": "Create a circuit with multiple voltage rails (+3.3V, +5V, +12V) derived from input voltages (+5V_IN, +12V_IN, +12V_BUS, +5V_BUS) using LM1117-3.3 voltage regulators. Include extensive decoupling with 0.1uF and 100uF capacitors. Implement a fan control system with five PWM outputs driven by 2N7002 MOSFETs, each controlled by a +5V signal and a resistor network. Incorporate a power ORing and current sensing system for both +5V and +12V rails using INA139 instrumentation amplifiers, SMBJxxxAQ diodes for protection, PSMN1R8-40YLC MOSFETs, and additional 2N7002 MOSFETs for scaling. Include LM5050-1 comparators for enabling the power rails. Utilize connectors (Conn_02x05_Top_Bottom and Conn_01x04) for input and output signals. Include precision resistors (0.5mR, 100R) for current sensing.",
        "content": ".title KiCad schematic\nU3 Net-_R3-Pad2_ GND /ADC/+12V_IN_ADC_OUT /ADC/+12V_IN_ADC_OUT +3V3 LM321\nU1 NC_01 GND NC_02 NC_03 +3V3 LM321\nC2 +3V3 GND 0.1uf\nU2 Net-_R1-Pad2_ GND /ADC/+5V_IN_ADC_OUT /ADC/+5V_IN_ADC_OUT +3V3 LM321\nC1 +3V3 GND 0.1uf\nU5 Net-_R7-Pad2_ GND /ADC/+12V_BUS_ADC_OUT /ADC/+12V_BUS_ADC_OUT +3V3 LM321\nC4 +3V3 GND 0.1uf\nU4 Net-_R5-Pad2_ GND /ADC/+5V_BUS_ADC_OUT /ADC/+5V_BUS_ADC_OUT +3V3 LM321\nC3 +3V3 GND 0.1uf\nR3 +12V_IN Net-_R3-Pad2_ 10K\nR4 Net-_R3-Pad2_ GND 3.3K\nR7 +12V_BUS Net-_R7-Pad2_ 10K\nR8 Net-_R7-Pad2_ GND 3.3K\nR5 +5V_BUS Net-_R5-Pad2_ 3K\nR6 Net-_R5-Pad2_ GND 4.7K\nR1 +5V_IN Net-_R1-Pad2_ 3K\nR2 Net-_R1-Pad2_ GND 4.7K\nJ1 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 Conn_02x05_Top_Bottom\nU6 GND +3V3 Net-_C10-Pad1_ LM1117-3.3\nC7 +5V_BUS GND 100uF\nC8 +5V_BUS GND 100uF\nC5 +5V_BUS GND 100uF\nC6 +5V_BUS GND 100uF\nC11 +3V3 GND 100pF\nC12 +3V3 GND 10uF\nC13 +3V3 GND 10uF\nC10 Net-_C10-Pad1_ GND 25V 10uF\nC9 Net-_C10-Pad1_ GND 50V 100pF\nJ2 GND GND GND GND +12V_BUS +12V_BUS +12V_BUS +5V_BUS +5V_BUS +12V_BUS Conn_02x05_Top_Bottom\nJ3 GND GND GND GND +12V_BUS +12V_BUS +12V_BUS +5V_BUS +5V_BUS +12V_BUS Conn_02x05_Top_Bottom\nJ4 GND GND GND GND +12V_BUS +12V_BUS +12V_BUS +5V_BUS +5V_BUS +12V_BUS Conn_02x05_Top_Bottom\nJ5 GND GND GND GND +12V_BUS +12V_BUS +12V_BUS +5V_BUS +5V_BUS +12V_BUS Conn_02x05_Top_Bottom\nC22 +12V_BUS GND 100uF\nC26 +12V_BUS GND 100uF\nC14 +12V_BUS GND 100uF\nC18 +12V_BUS GND 100uF\nC15 +12V_BUS GND 100pF\nC19 +12V_BUS GND 100pF\nC23 +12V_BUS GND 100pF\nC27 +12V_BUS GND 100pF\nC24 +5V_BUS GND 100uF\nC28 +5V_BUS GND 100uF\nC16 +5V_BUS GND 100uF\nC20 +5V_BUS GND 100uF\nC17 +5V_BUS GND 100pF\nC21 +5V_BUS GND 100pF\nC25 +5V_BUS GND 100pF\nC29 +5V_BUS GND 100pF\nJ6 GND +12V_BUS NC_14 Net-_J6-Pad4_ Conn_01x04\nQ1 /Fan Control/PWM_01 GND Net-_J6-Pad4_ 2N7002\nR14 /Fan Control/PWM_01 GND 10K\nR9 +5V_BUS Net-_J6-Pad4_ 4.7K\nJ7 GND +12V_BUS NC_15 Net-_J7-Pad4_ Conn_01x04\nQ2 /Fan Control/PWM_02 GND Net-_J7-Pad4_ 2N7002\nR15 /Fan Control/PWM_02 GND 10K\nR10 +5V_BUS Net-_J7-Pad4_ 4.7K\nJ8 GND +12V_BUS NC_16 Net-_J8-Pad4_ Conn_01x04\nQ3 /Fan Control/PWM_03 GND Net-_J8-Pad4_ 2N7002\nR16 /Fan Control/PWM_03 GND 10K\nR11 +5V_BUS Net-_J8-Pad4_ 4.7K\nJ9 GND +12V_BUS NC_17 Net-_J9-Pad4_ Conn_01x04\nQ4 /Fan Control/PWM_04 GND Net-_J9-Pad4_ 2N7002\nR17 /Fan Control/PWM_04 GND 10K\nR12 +5V_BUS Net-_J9-Pad4_ 4.7K\nJ10 GND +12V_BUS NC_18 Net-_J10-Pad4_ Conn_01x04\nQ5 /Fan Control/PWM_05 GND Net-_J10-Pad4_ 2N7002\nR18 /Fan Control/PWM_05 GND 10K\nR13 +5V_BUS Net-_J10-Pad4_ 4.7K\nC33 +12V_BUS GND 100uF\nC31 +12V_BUS GND 100uF\nC32 +5V_BUS GND 100pF\nC34 +5V_BUS GND 100uF\nC30 +12V_BUS GND 100pF\nQ6 /Power OR/CurentSensor5V_Scale_10X GND Net-_Q6-Pad3_ 2N7002\nR21 /Power OR/CurentSensor5V_Scale_10X GND 10K\nR19 /Power OR/CurentSensor5V Net-_Q6-Pad3_ 10K\nU10 Net-_C46-Pad1_ GND /Power OR/Enable_5V Net-_C41-Pad1_ Net-_Q10-Pad4_ +5V_BUS LM5050-1\nU9 GND +3V3 Net-_C37-Pad1_ LM1117-3.3\nC43 +3V3 GND 100pF\nC44 +3V3 GND 10uF\nC45 +3V3 GND 10uF\nC40 Net-_C37-Pad1_ GND 25V 10uF\nC37 Net-_C37-Pad1_ GND 50V 100pF\nQ10 Net-_C41-Pad1_ Net-_C41-Pad1_ Net-_C41-Pad1_ Net-_Q10-Pad4_ +5V_BUS PSMN1R8-40YLC\nR31 +5V_BUS Net-_C46-Pad1_ 100R\nC52 +5V_BUS GND 2.2uF\nC46 Net-_C46-Pad1_ GND 100pF\nC48 +5V_BUS GND 100pF\nC50 +5V_BUS GND 1uF\nD3 +5V_BUS GND SMBJxxxAQ\nR29 /Power OR/Enable_5V GND 10K\nD1 Net-_C41-Pad1_ GND SMBJxxxAQ\nU7 /Power OR/CurentSensor5V GND +5V_IN Net-_C41-Pad1_ +3V3 INA139\nC41 Net-_C41-Pad1_ GND 1uF\nR27 +5V_IN Net-_C41-Pad1_ 0.5mR\nC38 +3V3 GND 100pF\nC35 +3V3 GND 1uF\nQ8 /Power OR/CurentSensor5V_Scale_100X GND Net-_Q8-Pad3_ 2N7002\nR25 /Power OR/CurentSensor5V_Scale_100X GND 10K\nR23 /Power OR/CurentSensor5V Net-_Q8-Pad3_ 100K\nQ12 Net-_C42-Pad1_ Net-_C42-Pad1_ Net-_C42-Pad1_ Net-_Q11-Pad4_ +12V_BUS PSMN1R8-40YLC\nR28 +12V_IN Net-_C42-Pad1_ 0.5mR\nR24 /Power OR/CurentSensor12V Net-_Q9-Pad3_ 100K\nR26 /Power OR/CurentSensor12V_Scale_100X GND 10K\nQ9 /Power OR/CurentSensor12V_Scale_100X GND Net-_Q9-Pad3_ 2N7002\nC36 +3V3 GND 1uF\nC39 +3V3 GND 100pF\nC42 Net-_C42-Pad1_ GND 1uF\nU8 /Power OR/CurentSensor12V GND +12V_IN Net-_C42-Pad1_ +3V3 INA139\nD2 Net-_C42-Pad1_ GND SMBJxxxAQ\nR30 /Power OR/Enable_12V GND 10K\nD4 +12V_BUS GND SMBJxxxAQ\nC51 +12V_BUS GND 1uF\nC49 +12V_BUS GND 100pF\nC47 Net-_C47-Pad1_ GND 100pF\nC53 +12V_BUS GND 2.2uF\nR32 +12V_BUS Net-_C47-Pad1_ 100R\nQ11 Net-_C42-Pad1_ Net-_C42-Pad1_ Net-_C42-Pad1_ Net-_Q11-Pad4_ +12V_BUS PSMN1R8-40YLC\nU11 Net-_C47-Pad1_ GND /Power OR/Enable_12V Net-_C42-Pad1_ Net-_Q11-Pad4_ +12V_BUS LM5050-1\nR20 /Power OR/CurentSensor12V Net-_Q7-Pad3_ 10K\nR22 /Power OR/CurentSensor12V_Scale_10X GND 10K\nQ7 /Power OR/CurentSensor12V_Scale_10X GND Net-_Q7-Pad3_ 2N7002\n.end\n"
    },
    {
        "filename": "499.cir",
        "prompt": "Create a circuit with eight input lines (RPI_12 through RPI_19) connected to the inputs of a 74HC244 octal buffer/driver (U1). The outputs of the 74HC244 (NC_01 through NC_08) are not directly connected to anything in this netlist. Each input line (RPI_12-RPI_19) has a 39k pull-up resistor to the corresponding input and a 56k pull-down resistor to ground. There is also a 39k resistor (R17) connected to RPI_10, and a 56k resistor (R18) connecting RPI_10 to ground. The enable pin (RPI_SEL) of the 74HC244 is connected to RPI_SEL. A 74HC04 inverter (U2) has its input connected to RPI_SEL and one of its outputs connected to RPI_SEL. Two 100nF capacitors (C1 and C2) are connected between a common node (Net-_C1-Pad1_) and ground.",
        "content": ".title KiCad schematic\nU1 RPI_SEL NC_01 Net-_R5-Pad2_ NC_02 Net-_R6-Pad2_ NC_03 Net-_R7-Pad2_ NC_04 Net-_R8-Pad2_ GND NC_05 Net-_R4-Pad2_ NC_06 Net-_R3-Pad2_ NC_07 Net-_R2-Pad2_ NC_08 Net-_R1-Pad2_ RPI_SEL Net-_C1-Pad1_ 74HC244\nU2 RPI_SEL Net-_U2-Pad2_ Net-_U2-Pad2_ Net-_R17-Pad2_ GND Net-_C1-Pad1_ 74HC04\nR1 RPI_19 Net-_R1-Pad2_ 39k\nR2 RPI_18 Net-_R2-Pad2_ 39k\nR3 RPI_17 Net-_R3-Pad2_ 39k\nR4 RPI_16 Net-_R4-Pad2_ 39k\nR5 RPI_15 Net-_R5-Pad2_ 39k\nR6 RPI_14 Net-_R6-Pad2_ 39k\nR7 RPI_13 Net-_R7-Pad2_ 39k\nR8 RPI_12 Net-_R8-Pad2_ 39k\nR9 GND RPI_12 56\u03ba\nR10 GND RPI_13 56\u03ba\nR11 GND RPI_14 56\u03ba\nR12 GND RPI_15 56\u03ba\nR13 GND RPI_16 56\u03ba\nR14 GND RPI_17 56\u03ba\nR15 GND RPI_18 56\u03ba\nR16 GND RPI_19 56\u03ba\nR17 RPI_10 Net-_R17-Pad2_ 39k\nR18 RPI_10 GND 56\u03ba\nC2 Net-_C1-Pad1_ GND 100n\nC1 Net-_C1-Pad1_ GND 100n\n.end\n"
    },
    {
        "filename": "1180.cir",
        "prompt": "Design a circuit with a 3.3V voltage regulator (LM1117-3.3) powered by a 5V input. Include bypass capacitors on both the 5V and 3.3V rails. Provide two 11-pin headers (J1 and CON2/CON3) for communication, with pins for MISO, MOSI, RXD, SCK, SCL, SDA, SSEL, and TXD, connected between the 5V and 3.3V domains. CON2 and CON3 are functionally equivalent and connected in parallel. Include a second bypass capacitor on the 5V rail.",
        "content": ".title KiCad schematic\nU1 GND +3V3 +5V +3V3 LM1117-3.3\nC1 +3V3 GND CP\nC2 +3V3 GND C\nCON1 +5V GND MISO MOSI RXD SCK SCL SDA SSEL TXD UEXT-5V\nJ1 +3V3 +5V GND TXD RXD SCL SDA MISO MOSI SCK SSEL CONN_01X11\nC3 +5V GND CP\nCON2 +5V GND Net-_CON2-PadMISO_ Net-_CON2-PadMOSI_ Net-_CON2-PadRXD_ Net-_CON2-PadSCK_ Net-_CON2-PadSCL_ Net-_CON2-PadSDA_ Net-_CON2-PadSSEL_ Net-_CON2-PadTXD_ UEXT-BREADBOARD\nCON3 +5V GND Net-_CON2-PadMISO_ Net-_CON2-PadMOSI_ Net-_CON2-PadRXD_ Net-_CON2-PadSCK_ Net-_CON2-PadSCL_ Net-_CON2-PadSDA_ Net-_CON2-PadSSEL_ Net-_CON2-PadTXD_ UEXT-5V\n.end\n"
    },
    {
        "filename": "710.cir",
        "prompt": "Create a circuit with a single, unnamed component designated as U3. This component has eight unconnected pins labeled NC_01 through NC_08 and is based on the \"Terminus_Technology_FE2.1\" library part. The circuit should have no active or passive elements, only the specified component with unconnected pins.",
        "content": ".title KiCad schematic\nU3 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 Terminus_Technology_FE2.1\n.end\n"
    },
    {
        "filename": "1711.cir",
        "prompt": "Design a two-stage audio amplifier circuit. The first stage is a non-inverting amplifier based on an LM741 op-amp with a gain adjustable via a 100k potentiometer (RV1). This stage receives an audio input signal via a 3.5mm audio jack (J1) with a switch, and is coupled to the second stage via a 10uF capacitor (C3) and a 1k resistor (R3). The second stage utilizes an LM386 audio amplifier configured for standard operation, providing the final amplified audio output. A 47nF capacitor (C6) and a 1000uF capacitor (C5) provide output filtering and decoupling. A 10k resistor (R7) is used for bias. A high-voltage DC-DC converter (NCH6100HV - U1) generates +180V from a +12V supply (J2 - barrel jack with switch) for the op-amp and a vacuum tube (EM80 - T1) used in a simple configuration with associated resistors (R1 - 470k, R5 - 10 ohms, R6 - 10 ohms) and capacitors (C1 - 0.1uF, C4 - 0.1uF, C7 - 1uF). Diodes (D1, D2 - 1N4148) provide some level of protection. Include appropriate power supply decoupling with 0.1uF capacitors (C1, C2). Resistors R2 and R4 are 1k and 220k respectively. Use 3W resistors for R5 and R6. Include a switch (LS1) connected to the output.\n\n\n\n",
        "content": ".title KiCad schematic\nU3 NC_01 GND Net-_RV2-Pad2_ GND /386out +12V NC_02 NC_03 LM386\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 10uF\nR3 Net-_R3-Pad1_ Net-_C3-Pad1_ 1k\nR4 /741out Net-_R3-Pad1_ 220k\nR7 Net-_C6-Pad2_ GND 10\nRV2 AC Net-_RV2-Pad2_ GND 100k\nD2 GND Net-_C2-Pad1_ 1N4148\nD1 Net-_C2-Pad1_ Net-_C4-Pad1_ 1N4148\nC6 /386out Net-_C6-Pad2_ 47nF\nC2 Net-_C2-Pad1_ /741out 0.1uF\nR1 +180V Net-_R1-Pad2_ 470k\nC5 /386out Net-_C5-Pad2_ 1000uF\nLS1 Net-_C5-Pad2_ GND 8\nT1 Net-_C4-Pad1_ GND NC_04 GND Net-_R5-Pad2_ NC_05 Net-_R1-Pad2_ NC_06 +180V EM80\nC4 Net-_C4-Pad1_ GND 0.1uF\nR5 Net-_R5-Pad1_ Net-_R5-Pad2_ 3W 10\nR6 +12V Net-_R5-Pad1_ 3W 10\nRV1 AC Net-_C3-Pad2_ GND 100k\nC1 +12V GND 0.1uF\nU1 +12V NC_07 GND +180V GND NCH6100HV\nU2 NC_08 Net-_R3-Pad1_ GND GND NC_09 /741out +12V NC_10 LM741\nR2 AC GND 1k\nJ1 AC AC GND AC AC AudioJack3_SwitchTR\nJ2 +12V GND GND Barrel_Jack_Switch\nC7 +180V GND 1uF\n.end\n"
    },
    {
        "filename": "1398.cir",
        "prompt": "Create a circuit with two pushbuttons, each controlling an LED. Each LED is connected to +5V through a pushbutton and a current-limiting resistor to ground. A 2-pin connector provides +5V and GND power. Use an ULN2003A as a placeholder component, but it is not actively used in the circuit's functionality.",
        "content": ".title KiCad schematic\nU1 Net-_SW1-Pad2_ NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 +5V GND NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 Net-_D1-Pad1_ ULN2003A\nSW1 +5V Net-_SW1-Pad2_ SW_Push\nR1 Net-_D1-Pad2_ GND R\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nJ1 +5V GND Conn_01x02_Female\nR2 Net-_D2-Pad2_ GND R\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nSW2 +5V Net-_D2-Pad1_ TopPush\n.end\n"
    },
    {
        "filename": "417.cir",
        "prompt": "Design a circuit featuring a LMP91002 temperature sensor IC connected to a microcontroller via an I2C interface. The LMP91002 requires a 3.3V power supply (+3V3 and GND). The I2C lines are SDA and SCL, controlled by a microcontroller signal MENB (Master Enable, active low). The LMP91002 outputs a voltage proportional to temperature on VOUT. Include connections for Chip Enable (CE), Read/Write (RE), and Write Enable (WE) signals, also driven by the microcontroller. Include bypass capacitors C1 and C2 connected to VREF and GND respectively. All signals are connected to a connector (CONN_01X07) for external interfacing, with GND and +3V3 also available on the connector. Include a non-connected pin NC_01 and NC_02.",
        "content": ".title KiCad schematic\nU1 GND MENB SCL SDA NC_01 +3V3 GND VOUT C2 C1 VREF WE RE CE GND LMP91002\nP2 CE RE WE VREF C1 C2 VOUT CONN_01X07\nP1 GND +3V3 NC_02 SDA SCL MENB GND CONN_01X07\n.end\n"
    },
    {
        "filename": "434.cir",
        "prompt": "Design a circuit featuring two 74141 BCD-to-decimal decoders (U2 and U3) driving two sets of 12 high-voltage (170V) LEDs (NX1 and NX2) through 12k\u03a9 current-limiting resistors (R1 and R2). A 74HC595 shift register (U1) provides the serial input data to the decoders via the SEROUT line, controlled by CLK, LATCH, and nOE signals. The shift register is connected to a connector (J1) for external control signals (+5V, GND, SEROUT, nOE, DATA, CLK, LATCH) and the high voltage supply (+170V). The outputs of the 74HC595 shift register are connected to the A, B, C, and D inputs of the 74141 decoders. The anodes of the LEDs are connected to the +170V supply.\n\n\n\n",
        "content": ".title KiCad schematic\nU3 /NX2_8 /NX2_9 /A2 /D2 +5V /B2 /C2 /NX2_2 /NX2_3 /NX2_7 /NX2_6 GND /NX2_4 /NX2_5 /NX2_1 /NX2_0 74141\nU1 /B1 /C1 /D1 /A2 /B2 /C2 /D2 GND /SEROUT +5V /CLK /LATCH /nOE /DATA /A1 +5V 74HC595\nNX2 /NX2_0 /NX2_1 /NX2_2 /NX2_3 /NX2_4 /NX2_5 /NX2_6 /NX2_7 /NX2_8 /NX2_9 /NX2_Anode IN-12A\nR2 /NX2_Anode /+170V 12k\nNX1 /NX1_0 /NX1_1 /NX1_2 /NX1_3 /NX1_4 /NX1_5 /NX1_6 /NX1_7 /NX1_8 /NX1_9 /NX1_Anode IN-12A\nR1 /NX1_Anode /+170V 12k\nJ1 +5V GND /SEROUT NC_01 /+170V /nOE /DATA /CLK /LATCH Conn_01x09_Male\nU2 /NX1_8 /NX1_9 /A1 /D1 +5V /B1 /C1 /NX1_2 /NX1_3 /NX1_7 /NX1_6 GND /NX1_4 /NX1_5 /NX1_1 /NX1_0 74141\n.end\n"
    },
    {
        "filename": "1813.cir",
        "prompt": "Create a circuit featuring two THS4551IDGKT operational amplifiers (U7 and U8), a THS4032ID operational amplifier (U6), and an ADS8586S analog-to-digital converter (U1). The circuit includes two connectors (J4 and J5) and a third connector (J16) labeled MDD01. Power is supplied via 5V and GND connections. Many pins are left unconnected (NC). The ADS8586S has multiple connections to 5V and GND, and a connection to a net labeled \"Net-_U1-Pad44_\". The circuit appears to be a data acquisition system with signal conditioning and analog-to-digital conversion.",
        "content": ".title KiCad schematic\nJ4 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 GND NC_09 NC_10 GND NC_11 NC_12 NC_13 NC_14 691327310016\nJ5 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 691327310016\nU1 5V GND NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 GND NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 GND NC_62 5V 5V NC_63 GND GND NC_64 GND Net-_U1-Pad44_ Net-_U1-Pad44_ GND GND 5V NC_65 NC_66 NC_67 GND NC_68 GND GND GND NC_69 GND NC_70 GND NC_71 NC_72 GND GND ADS8586S\nU6 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 THS4032ID\nU8 NC_81 NC_82 5V NC_83 NC_84 GND NC_85 NC_86 THS4551IDGKT\nU7 NC_87 NC_88 5V NC_89 NC_90 GND NC_91 NC_92 THS4551IDGKT\nJ16 NC_93 GND NC_94 NC_95 NC_96 NC_97 GND MDD01\n.end\n"
    },
    {
        "filename": "114.cir",
        "prompt": "Design a circuit using four shift registers (74HC595 and 74LS595) cascaded together to create a serial-to-parallel data output. The input serial data is provided through a connector (J_IN1) with pins for /SCLR, /SCLK, /RCLK, /G, and /SIN. The output is provided through a connector (J_OUT1) with pins for /SCLR, /SCLK, /RCLK, /G, and /SO.  Four 8-pin connectors (J1, J2, J3, J4) are used to connect the shift registers in series. Each shift register is connected to VCC and GND. Include pull-up resistors (1 Ohm) on the input side of the shift registers connected to VCC. Add decoupling capacitors (100nF) from VCC to GND for each shift register. A 10uF capacitor (C5) is connected between the serial input and ground. The circuit should be powered by VCC and GND.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ GND Net-_U1-Pad9_ /SCLR /SCLK /RCLK /G /SIN Net-_J1-Pad1_ VCC 74HC595\nU2 Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ GND Net-_U2-Pad9_ /SCLR /SCLK /RCLK /G Net-_U1-Pad9_ Net-_J2-Pad1_ VCC 74LS595\nU3 Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Net-_J3-Pad7_ Net-_J3-Pad8_ GND Net-_U3-Pad9_ /SCLR /SCLK /RCLK /G Net-_U2-Pad9_ Net-_J3-Pad1_ VCC 74LS595\nU4 Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ Net-_J4-Pad7_ Net-_J4-Pad8_ GND /SO /SCLR /SCLK /RCLK /G Net-_U3-Pad9_ Net-_J4-Pad1_ VCC 74LS595\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ CONN_01X08\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ CONN_01X08\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Net-_J3-Pad7_ Net-_J3-Pad8_ CONN_01X08\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ Net-_J4-Pad7_ Net-_J4-Pad8_ CONN_01X08\nJ_IN1 GND /SCLR /SCLK /RCLK /G /SIN Net-_C5-Pad1_ GND CONN_01X08\nJ_OUT1 GND /SCLR /SCLK /RCLK /G /SO Net-_C5-Pad1_ GND CONN_01X08\nR1 Net-_C5-Pad1_ VCC 1\nR2 Net-_C5-Pad1_ VCC 1\nR4 Net-_C5-Pad1_ VCC 1\nR3 Net-_C5-Pad1_ VCC 1\nC4 VCC GND 100n\nC3 VCC GND 100n\nC2 VCC GND 100n\nC1 VCC GND 100n\nC5 Net-_C5-Pad1_ GND 10u\n.end\n"
    },
    {
        "filename": "1281.cir",
        "prompt": "Design a microcontroller-based circuit featuring an ATmega328-AU, eight input resistors connected to digital input pins, a single output resistor connected to a digital output pin, a push button switch controlling a digital input, a two-pin connector for power, and a four-pin connector for potential external communication or sensor input. The microcontroller operates on +5V and is grounded. Include pull-up resistors on the microcontroller's input pins. The switch should connect a digital input pin to ground when pressed. The output resistor should be connected between a microcontroller output pin and +5V.",
        "content": ".title KiCad schematic\nU1 Net-_R5-Pad1_ Net-_R4-Pad1_ Net-_R8-Pad1_ Net-_R3-Pad1_ Net-_R7-Pad1_ Net-_U1-Pad6_ Net-_R2-Pad1_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_R6-Pad1_ Net-_R1-Pad1_ Net-_U1-Pad12_ CC56-12EWA\nR1 Net-_R1-Pad1_ Net-_R1-Pad2_ R\nR2 Net-_R2-Pad1_ Net-_R2-Pad2_ R\nR3 Net-_R3-Pad1_ Net-_R3-Pad2_ R\nR4 Net-_R4-Pad1_ Net-_R4-Pad2_ R\nR5 Net-_R5-Pad1_ Net-_R5-Pad2_ R\nR6 Net-_R6-Pad1_ Net-_R6-Pad2_ R\nR7 Net-_R7-Pad1_ Net-_R7-Pad2_ R\nR8 Net-_R8-Pad1_ Net-_R8-Pad2_ R\nU2 Net-_R4-Pad2_ Net-_R5-Pad2_ GND +5V GND +5V NC_01 NC_02 Net-_R6-Pad2_ Net-_R7-Pad2_ Net-_R8-Pad2_ Net-_U1-Pad12_ Net-_U1-Pad9_ Net-_U1-Pad8_ Net-_U1-Pad6_ Net-_R1-Pad2_ Net-_R2-Pad2_ NC_03 NC_04 NC_05 GND NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 Net-_R9-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_R3-Pad2_ ATmega328-AU\nR9 +5V Net-_R9-Pad2_ R\nSw1 Net-_R9-Pad2_ GND Pulsador\nJ1 GND +5V Conn_01x02_Female\nJ2 +5V GND Net-_J2-Pad3_ Net-_J2-Pad4_ Conn_01x04_Female\n.end\n"
    },
    {
        "filename": "78.cir",
        "prompt": "Create a schematic for a microcontroller-based system with a JTAG interface, two 7-segment displays, RS485 communication, and power regulation. The system features a STM32F030C8 microcontroller, an EPM240T100 CPLD, and a CH395Q USB-to-SPI bridge. Include two 74HC04 inverters for signal buffering. Provide power regulation with AZ1117-3.3 and AZ1117-1.8 voltage regulators. Incorporate a MAX485E transceiver for RS485 communication, a SY8303 clock multiplier, and protection circuitry including a fuse and diode. Include connectors for JTAG (TCK, TDI, TDO, TMS), RS485 (TXD, RXD, A, B), SPI (CS, SCK, MOSI, MISO), power (+12V, +3V3), and a reset signal. Add decoupling capacitors throughout the circuit. Include potentiometers for adjustment and LEDs for visual indication. The system should have multiple switches for control and selection. The 7-segment displays should be driven by resistors connected to microcontroller pins.",
        "content": ".title KiCad schematic\nC4 +3V3 chasis 104\nC5 +3V3 chasis 104\nC6 +3V3 chasis 104\nC7 +3V3 chasis 104\nC8 +3V3 chasis 104\nC3 +3V3 chasis 104\nC2 +3V3 chasis 104\nC1 +3V3 chasis 104\nSW2 chasis chasis NC_01 /Interlock/SW2_1 /Interlock/SW2_2 /Interlock/SW2_3 /Interlock/SW2_4 /Interlock/SW2_5 /Interlock/SW2_6 chasis SRBV170501\nSW4 /Interlock/REMOTE chasis REMOTE\nSW3 /Interlock/LOAD chasis LOAD\nJ1 /Interlock/TCK chasis /Interlock/TDO +3V3 /Interlock/TMS NC_02 +3V3 NC_03 /Interlock/TDI chasis Blaster JTAG\nSEG1 Net-_R5-Pad1_ Net-_R4-Pad1_ Net-_Q1-Pad3_ Net-_R3-Pad1_ Net-_R8-Pad1_ Net-_R2-Pad1_ Net-_R1-Pad1_ Net-_Q1-Pad3_ Net-_R6-Pad1_ Net-_R7-Pad1_ 0.56'' BLUE CA\nR1 Net-_R1-Pad1_ /Interlock/SEG1_A 33\nR2 Net-_R2-Pad1_ /Interlock/SEG1_B 33\nR3 Net-_R3-Pad1_ /Interlock/SEG1_C 33\nR4 Net-_R4-Pad1_ /Interlock/SEG1_D 33\nR5 Net-_R5-Pad1_ /Interlock/SEG1_E 33\nR6 Net-_R6-Pad1_ /Interlock/SEG1_F 33\nR7 Net-_R7-Pad1_ /Interlock/SEG1_G 33\nR8 Net-_R8-Pad1_ /Interlock/SEG1_DP 33\nR9 Net-_R9-Pad1_ /Interlock/SEG2_A 33\nR11 Net-_R11-Pad1_ /Interlock/SEG2_B 33\nR12 Net-_R12-Pad1_ /Interlock/SEG2_C 33\nR13 Net-_R13-Pad1_ /Interlock/SEG2_D 33\nR14 Net-_R14-Pad1_ /Interlock/SEG2_E 33\nR15 Net-_R15-Pad1_ /Interlock/SEG2_F 33\nR16 Net-_R16-Pad1_ /Interlock/SEG2_G 33\nR17 Net-_R17-Pad1_ /Interlock/SEG2_DP 33\nQ1 Net-_Q1-Pad1_ +3V3 Net-_Q1-Pad3_ 8550\nQ2 Net-_Q2-Pad1_ +3V3 Net-_Q2-Pad3_ 8550\nR10 Net-_Q1-Pad1_ /Interlock/SEG1 1K\nJ3 +12V +3V3 Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Net-_J3-Pad7_ Net-_J3-Pad8_ Conn_01x08\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ chasis chasis Conn_01x08\nD1 Net-_D1-Pad1_ +3V3 Remote\nR25 Net-_D1-Pad1_ /Interlock/REMOTE 4.7K\nQ8 Net-_Q8-Pad1_ chasis Net-_Q8-Pad3_ 8050\nQ7 Net-_Q7-Pad1_ chasis Net-_Q7-Pad3_ 8050\nQ6 Net-_Q6-Pad1_ chasis Net-_Q6-Pad3_ 8050\nQ5 Net-_Q5-Pad1_ chasis Net-_Q5-Pad3_ 8050\nQ4 Net-_Q4-Pad1_ chasis Net-_Q4-Pad3_ 8050\nQ3 Net-_Q3-Pad1_ chasis Net-_Q3-Pad3_ 8050\nQ14 Net-_Q14-Pad1_ chasis Net-_Q14-Pad3_ 8050\nQ13 Net-_Q13-Pad1_ chasis Net-_Q13-Pad3_ 8050\nQ12 Net-_Q12-Pad1_ chasis Net-_Q12-Pad3_ 8050\nQ11 Net-_Q11-Pad1_ chasis Net-_Q11-Pad3_ 8050\nQ10 Net-_Q10-Pad1_ chasis Net-_Q10-Pad3_ 8050\nQ9 Net-_Q9-Pad1_ chasis Net-_Q9-Pad3_ 8050\nQ15 Net-_Q15-Pad1_ +12V Net-_J3-Pad3_ 8550\nR26 Net-_Q3-Pad3_ Net-_Q15-Pad1_ 4.7K\nQ16 Net-_Q16-Pad1_ +12V Net-_J3-Pad4_ 8550\nQ17 Net-_Q17-Pad1_ +12V Net-_J3-Pad5_ 8550\nQ18 Net-_Q18-Pad1_ +12V Net-_J3-Pad6_ 8550\nQ19 Net-_Q19-Pad1_ +12V Net-_J3-Pad7_ 8550\nQ20 Net-_Q20-Pad1_ +12V Net-_J3-Pad8_ 8550\nQ21 Net-_Q21-Pad1_ +12V Net-_J4-Pad1_ 8550\nQ22 Net-_Q22-Pad1_ +12V Net-_J4-Pad2_ 8550\nQ23 Net-_Q23-Pad1_ +12V Net-_J4-Pad3_ 8550\nQ24 Net-_Q24-Pad1_ +12V Net-_J4-Pad4_ 8550\nQ25 Net-_Q25-Pad1_ +12V Net-_J4-Pad5_ 8550\nQ26 Net-_Q26-Pad1_ +12V Net-_J4-Pad6_ 8550\nR27 Net-_Q4-Pad3_ Net-_Q16-Pad1_ 4.7K\nR28 Net-_Q5-Pad3_ Net-_Q17-Pad1_ 4.7K\nR29 Net-_Q6-Pad3_ Net-_Q18-Pad1_ 4.7K\nR30 Net-_Q7-Pad3_ Net-_Q19-Pad1_ 4.7K\nR31 Net-_Q8-Pad3_ Net-_Q20-Pad1_ 4.7K\nR32 Net-_Q9-Pad3_ Net-_Q21-Pad1_ 4.7K\nR33 Net-_Q10-Pad3_ Net-_Q22-Pad1_ 4.7K\nR34 Net-_Q11-Pad3_ Net-_Q23-Pad1_ 4.7K\nR35 Net-_Q12-Pad3_ Net-_Q24-Pad1_ 4.7K\nR36 Net-_Q13-Pad3_ Net-_Q25-Pad1_ 4.7K\nR37 Net-_Q14-Pad3_ Net-_Q26-Pad1_ 4.7K\nSEG2 Net-_R14-Pad1_ Net-_R13-Pad1_ Net-_Q2-Pad3_ Net-_R12-Pad1_ Net-_R17-Pad1_ Net-_R11-Pad1_ Net-_R9-Pad1_ Net-_Q2-Pad3_ Net-_R15-Pad1_ Net-_R16-Pad1_ 0.56'' BLUE CA\nSW1 chasis chasis NC_04 /Interlock/SW1_1 /Interlock/SW1_2 /Interlock/SW1_3 /Interlock/SW1_4 /Interlock/SW1_5 /Interlock/SW1_6 chasis SRBV170501\nU1 NC_05 /Interlock/SW1_3 /Interlock/SW1_2 /Interlock/SW1_1 /Interlock/SW1_4 /Interlock/SW1_5 /Interlock/SW1_6 NC_06 +3V3 chasis chasis NC_07 +3V3 NC_08 /Interlock/SW2_1 /Interlock/SW2_2 /Interlock/SW2_3 /Interlock/SW2_4 /Interlock/SW2_5 /Interlock/SW2_6 NC_09 /Interlock/TMS /Interlock/TDI /Interlock/TCK /Interlock/TDO NC_10 /Interlock/CPLDRST NC_11 NC_12 NC_13 +3V3 chasis /Interlock/LOAD /Interlock/REMOTE /Interlock/SEL2_6 /Interlock/SEL1_6 /Interlock/SEL2_5 /Interlock/SEL1_5 /Interlock/SEL2_4 /Interlock/SEL1_4 /Interlock/SEL2_3 /Interlock/SEL1_3 /Interlock/SEL2_2 /Interlock/SEL1_2 +3V3 chasis /Interlock/SEL2_1 /Interlock/SEL1_1 NC_14 /Interlock/SEG1 /Interlock/SEG1_D /Interlock/SEG1_E /Interlock/SEG1_C /Interlock/SEG1_DP /Interlock/SEG1_B /Interlock/SEG1_A /Interlock/SEG1_F /Interlock/SEG1_G +3V3 chasis NC_15 NC_16 +3V3 NC_17 chasis /Interlock/SEG2_E /Interlock/SEG2_G /Interlock/SEG2_D /Interlock/SEG2_F /Interlock/SEG2_C /Interlock/SEG2_A /Interlock/SEG2_DP /Interlock/SEG2_B Net-_R18-Pad2_ NC_18 BCD1_0 BCD1_1 BCD1_2 chasis +3V3 BCD2_0 BCD2_1 BCD2_2 BCDM1_0 BCDM1_1 BCDM1_2 BCDM2_0 BCDM2_1 BCDM2_2 NC_19 NC_20 NC_21 chasis +3V3 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 EPM240T100\nC43 /Interlock/CPLDRST chasis 104\nR19 +3V3 /Interlock/CPLDRST 1K\nJ9 /Interlock/CPLDRST RST\nU2 /Interlock/SEL1_1 Net-_R21-Pad1_ /Interlock/SEL2_1 Net-_R22-Pad1_ /Interlock/SEL1_2 Net-_R23-Pad1_ chasis Net-_R24-Pad1_ /Interlock/SEL2_2 Net-_R38-Pad1_ /Interlock/SEL1_3 Net-_R39-Pad1_ /Interlock/SEL2_3 +3V3 74HC04\nU9 /Interlock/SEL1_4 Net-_R40-Pad1_ /Interlock/SEL2_4 Net-_R41-Pad1_ /Interlock/SEL1_5 Net-_R42-Pad1_ chasis Net-_R43-Pad1_ /Interlock/SEL2_5 Net-_R60-Pad1_ /Interlock/SEL1_6 Net-_R61-Pad1_ /Interlock/SEL2_6 +3V3 74HC04\nR21 Net-_R21-Pad1_ Net-_Q3-Pad1_ 47K\nR22 Net-_R22-Pad1_ Net-_Q4-Pad1_ 47K\nR23 Net-_R23-Pad1_ Net-_Q5-Pad1_ 47K\nR24 Net-_R24-Pad1_ Net-_Q6-Pad1_ 47K\nR38 Net-_R38-Pad1_ Net-_Q7-Pad1_ 47K\nR39 Net-_R39-Pad1_ Net-_Q8-Pad1_ 47K\nR40 Net-_R40-Pad1_ Net-_Q9-Pad1_ 47K\nR41 Net-_R41-Pad1_ Net-_Q10-Pad1_ 47K\nR42 Net-_R42-Pad1_ Net-_Q11-Pad1_ 47K\nR43 Net-_R43-Pad1_ Net-_Q12-Pad1_ 47K\nR60 Net-_R60-Pad1_ Net-_Q13-Pad1_ 47K\nR61 Net-_R61-Pad1_ Net-_Q14-Pad1_ 47K\nR18 Net-_Q2-Pad1_ Net-_R18-Pad2_ 1K\nJ6 +3V3 /Remote/SWDIO /Remote/SWCLK chasis SWD\nR46 Net-_J5-Pad9_ +3V3 330\nC32 /Remote/RST chasis 104\nR50 chasis Net-_R50-Pad2_ 10K\nU6 /Remote/RXD /Remote/485RW /Remote/485RW /Remote/TXD chasis /Remote/A /Remote/B +3V3 MAX485E\nC34 /Remote/X+ chasis 10pF\nC35 /Remote/X- chasis 10pF\nR51 chasis Net-_R51-Pad2_ 12K\nR47 Net-_J5-Pad12_ +3V3 330\nC36 chasis +3V3 104\nR53 chasis /Remote/B 1K\nR54 /Remote/A +3V3 1K\nJ7 /Remote/A chasis /Remote/B 485\nC33 Net-_C33-Pad1_ chasis 104\nU3 chasis +1V8 +3V3 AZ1117-1.8\nC9 +3V3 chasis 104\nC10 +1V8 chasis 22uF\nY1 /Remote/X+ chasis /Remote/X- chasis 30MHz\nU4 Net-_R51-Pad2_ +3V3 chasis /Remote/RXP /Remote/RXN +1V8 /Remote/TXP /Remote/TXN chasis /Remote/X+ /Remote/X- +3V3 chasis +3V3 chasis +1V8 chasis +3V3 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 +1V8 +3V3 NC_34 NC_35 NC_36 NC_37 Net-_C33-Pad1_ chasis +3V3 chasis +3V3 +1V8 chasis +3V3 chasis Net-_R52-Pad1_ Net-_J5-Pad10_ +1V8 NC_38 chasis /Remote/SPI_CS /Remote/SPI_SCK /Remote/SPI_MOSI /Remote/SPI_MISO +3V3 +1V8 CH395Q\nC13 chasis +3V3 104\nC26 +1V8 chasis 104\nR44 /Remote/RXN +3V3 49.9\nR45 /Remote/RXP +3V3 49.9\nR48 /Remote/TXN +3V3 49.9\nR49 /Remote/TXP +3V3 49.9\nC12 +3V3 chasis 104\nC11 +3V3 chasis 2.2uF\nC28 +1V8 chasis 104\nC29 +1V8 chasis 104\nC30 +1V8 chasis 104\nC14 +3V3 chasis 104\nC15 +3V3 chasis 104\nC16 +3V3 chasis 104\nC17 +3V3 chasis 104\nC18 +3V3 chasis 104\nC19 +3V3 chasis 104\nC20 +3V3 chasis 104\nC21 +3V3 chasis 104\nC31 +1V8 chasis 104\nU5 +3V3 NC_39 NC_40 NC_41 NC_42 NC_43 /Remote/RST chasis +3V3 NC_44 Net-_R52-Pad2_ /Remote/TXD /Remote/RXD /Remote/SPI_CS /Remote/SPI_SCK /Remote/SPI_MISO /Remote/SPI_MOSI NC_45 NC_46 NC_47 NC_48 /Remote/485RW chasis +3V3 BCDM2_2 BCDM2_1 BCDM2_0 BCDM1_2 BCDM1_1 BCDM1_0 BCD2_2 BCD2_1 BCD2_0 /Remote/SWDIO NC_49 NC_50 /Remote/SWCLK BCD1_2 BCD1_1 BCD1_0 NC_51 NC_52 NC_53 Net-_R50-Pad2_ NC_54 NC_55 chasis +3V3 STM32F030C8Tx\nC22 +3V3 chasis 104\nC23 +3V3 chasis 104\nC24 +3V3 chasis 104\nC25 +3V3 chasis 104\nR52 Net-_R52-Pad1_ Net-_R52-Pad2_ 100\nJ2 /Remote/RST Conn_01x01\nJ5 /Remote/TXP /Remote/TXN /Remote/RXP +3V3 +3V3 /Remote/RXN chasis Net-_J5-Pad9_ Net-_J5-Pad10_ Net-_J5-Pad10_ Net-_J5-Pad12_ HR913550A\nU7 Net-_C38-Pad2_ Net-_R59*1-Pad1_ chasis chasis +12V Net-_C37-Pad1_ Net-_C37-Pad2_ Net-_R55-Pad2_ SY8303\nC37 Net-_C37-Pad1_ Net-_C37-Pad2_ 10nF\nL1 Net-_C37-Pad1_ Net-_C38-Pad1_ 22uH 1A\nC41 Net-_C38-Pad1_ chasis 10uF\nR56 Net-_C38-Pad1_ Net-_C38-Pad2_ 100K\nR58 Net-_C38-Pad2_ chasis 15K\nR59 Net-_R59*1-Pad1_ Net-_R59-Pad2_ 51K\nF1 +12V Net-_F1-Pad2_ 1A\nJ8 Net-_F1-Pad2_ chasis 12VDC\nC38 Net-_C38-Pad1_ Net-_C38-Pad2_ 47pF\nD2 +12V chasis 16V\nC40 +12V chasis 2.2uF 50V\nR55 +12V Net-_R55-Pad2_ 100K\nC39 +12V chasis 104\nD4 chasis Net-_D4-Pad2_ Red\nR57 +3V3 Net-_D4-Pad2_ 300\nRV1 Net-_R59-Pad2_ Net-_R59-Pad2_ chasis 100K\nR59*1 Net-_R59*1-Pad1_ chasis 100K\nSC1 chasis Conn_01x01\nSC2 chasis Conn_01x01\nSC3 chasis Conn_01x01\nSC4 chasis Conn_01x01\nU8 chasis +3V3 Net-_R20-Pad1_ AZ1117-3.3\nC42 +3V3 chasis 22uF\nD3 chasis +12V SS34\nR20 Net-_R20-Pad1_ Net-_C38-Pad1_ 0\n.end\n"
    },
    {
        "filename": "871.cir",
        "prompt": "Create a simple circuit with a 3-pin connector (P1) connected to ground (GND) and a voltage source (VCC). One pin of the connector is connected to ground, another to VCC, and the third is left floating as a resistor (R1) connected between VCC and the floating pin. A second connection (P2) directly connects VCC to GND.",
        "content": ".title KiCad schematic\nP1 GND Net-_P1-Pad2_ Net-_P1-Pad3_ CONN_01X03\nR1 VCC Net-_P1-Pad3_ R\nP2 GND Net-_P1-Pad2_ VCC CONN_01X03\n.end\n"
    },
    {
        "filename": "1838.cir",
        "prompt": "Design a circuit with two coaxial connectors (J1 and J2) connected in parallel to ground through multiple resistors (R1, R3, R5, R6, R2, R4). Specifically, both connectors share a common node connected to ground via resistors R1 and R3, and each connector also has individual resistors (R5 & R6 for J1, R2 & R4 for J2) connecting it directly to ground. All resistors are standard resistors.",
        "content": ".title KiCad schematic\nR2 Net-_R1-Pad2_ GND R\nR4 Net-_R3-Pad2_ GND R\nR5 Net-_J1-Pad2_ GND R\nR6 Net-_J1-Pad2_ GND R\nR1 Net-_J1-Pad2_ Net-_R1-Pad2_ R\nR3 Net-_J1-Pad2_ Net-_R3-Pad2_ R\nJ1 GND Net-_J1-Pad2_ Coax\nJ2 GND Net-_J1-Pad2_ Coax\n.end\n"
    },
    {
        "filename": "1164.cir",
        "prompt": "Create a microcontroller-based control system with multiple sensor inputs, actuator outputs, and power regulation. The system features an ESP32 microcontroller for central processing, a PCA9615 I2C expander for additional I/O, and a VN7050ASTR high-side driver for a 12V fan. It includes inputs for temperature sensors (NTC thermistors), a 1-Wire sensor (PSSI2021SAY), a light-dependent resistor (LDR), and a touch sensor. Outputs control two pumps (airstone pump and main pump) via BSP76 transistors, LEDs with adjustable brightness via potentiometers (ADJ_LED1, ADJ_LED2, ADJ_LED3), and a 12V fan. Power is supplied by a +48V input regulated down to +12V and +5V using a Mean Well NID35-12 power supply and an NCP1117-5.0 voltage regulator. The system incorporates I2C communication via SCL and SDA lines connected to a connector (J11, J12) and an RJ45 connector (J6). Protection includes a polyfuse (F1) and Schottky diodes (BAT54SLT1G, BAT54W) for various signal paths. Connectors (J1, J2, J3, J4, J5, J7, J8, J10) provide access to power and signals. Mounting holes are included for physical support. Several components are marked as \"DNP\" (Do Not Populate).",
        "content": ".title KiCad schematic\nR5 +3V3 /SCL 10K\nR7 +3V3 /SDA 10K\nLS1 +3V3 Net-_LS1-Pad2_ PS1240P02BT\nR6 +3V3 Net-_C7-Pad1_ 100K\nC3 GND +5V 1uF\nQ5 /airstone_pump Net-_J4-Pad2_ GND Net-_J4-Pad2_ BSP76_E6433\nQ3 /pump Net-_J3-Pad2_ GND Net-_J3-Pad2_ BSP76_E6433\nD2 GND Net-_D2-Pad2_ LED\nR12 /pump Net-_D2-Pad2_ 1k\nD1 GND Net-_D1-Pad2_ LED\nR11 /airstone_pump Net-_D1-Pad2_ 1k\nIC2 +3V3 /SDA /EN /SCL GND /DSCL- /DSCL+ /DSDA+ /DSDA- +5V PCA9615DPJ\nR3 +5V /DSDA+ 390\nR10 /DSDA- GND 390\nR9 /DSDA+ /DSDA- 100\nR16 +5V /DSCL+ 390\nR18 /DSCL- GND 390\nR17 /DSCL+ /DSCL- 100\nJ6 /DSCL- /DSCL+ NC_01 +3V3 GND NC_02 /DSDA- /DSDA+ RJ45\nC5 GND +5V 1uF\nC4 +3V3 GND 0.1uF\nJ11 GND +3V3 /SDA /SCL Conn_01x04\nJ12 GND +3V3 /SDA /SCL Conn_01x04\nJ13 /Touch Conn_01x01_Female\nJ4 +12V Net-_J4-Pad2_ 43045-0200\nJ3 +12V Net-_J3-Pad2_ 43045-0200\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nR14 /ADJ_LED2 Net-_C2-Pad1_ 1k\nR15 Net-_D5-Pad3_ GND 10K\nR20 /ADJ_LED3 Net-_C6-Pad1_ 1k\nR21 Net-_C7-Pad1_ /LDR 100\nC7 Net-_C7-Pad1_ GND 100nF\nR19 Net-_D9-Pad3_ GND 10K\nR22 +3V3 Net-_J5-Pad2_ 4.7k\nQ2 Net-_Q2-Pad1_ GND Net-_LS1-Pad2_ BSS138-Transistor_FET\nR2 /buzzer Net-_Q2-Pad1_ 10K\nJ7 GND /ADJ_LED3 /NTC_3 +48V /12V_Fan +3V3 66200621022\nJ2 GND /ADJ_LED2 /NTC_2 +48V /12V_Fan +3V3 66200621022\nIC1 Net-_IC1-Pad1_ NC_03 GND NC_04 +12V /12V_Fan /12V_Fan +12V VN7050ASTR\nR1 /fan Net-_D3-Pad2_ 1k\nD3 GND Net-_D3-Pad2_ LED\nR23 Net-_IC1-Pad1_ /fan 15k\nIC3 NC_05 Net-_IC3-Pad2_ GND Net-_IC3-Pad4_ /1-Wire PSSI2021SAY,115\nR24 Net-_IC3-Pad2_ GND 39k\nQ1 Net-_IC3-Pad2_ Net-_J5-Pad2_ /1-Wire Q_NMOS_GSD\nR25 /1-Wire Net-_IC3-Pad4_ 10k\nU2 GND +5V +12V NCP1117-5.0_TO252\nQ4 Net-_Q4-Pad1_ Net-_D10-Pad1_ +48V Q_PMOS_GDS\nR31 Net-_Q4-Pad1_ GND 100k\nF1 Net-_D10-Pad1_ VCC Polyfuse\nD10 Net-_D10-Pad1_ GND SMF60A\nR29 +3V3 Net-_R29-Pad2_ 10K\nS2 Net-_R29-Pad2_ GND FSM8JRT\nS1 GND Net-_R28-Pad2_ FSM8JRT\nR28 +3V3 Net-_R28-Pad2_ 10K\nR8 /ADJ_LED1 Net-_C1-Pad1_ 1k\nR13 Net-_D4-Pad3_ GND 10K\nR26 Net-_D4-Pad3_ /NTC_3 1k\nR27 Net-_D5-Pad3_ /NTC_2 1k\nC1 Net-_C1-Pad1_ GND 0.1uF\nC2 Net-_C2-Pad1_ GND 0.1uF\nC6 Net-_C6-Pad1_ GND 0.1uF\nR30 /NTC_1 Net-_D9-Pad3_ 1k\nZ11 GND +48V BZX84C8V2LT1G\nU3 +12V +12V +12V +12V GND GND +48V +48V NC_06 NC_07 NC_08 NID35-12_meanwell\nR35 Net-_J10-Pad2_ Net-_J5-Pad2_ DNP\nU1 Net-_D11-Pad1_ NC_09 NC_10 NC_11 NC_12 Net-_R28-Pad2_ Net-_D4-Pad3_ Net-_D5-Pad3_ /fan /1-Wire /EN /Spare /buzzer GND /pump NC_13 NC_14 NC_15 +5V GND /SDA /SCL NC_16 NC_17 Net-_R29-Pad2_ GND Net-_D9-Pad3_ Net-_C1-Pad1_ /airstone_pump NC_18 NC_19 /Touch /LDR Net-_C2-Pad1_ Net-_C6-Pad1_ NC_20 NC_21 NC_22 ESP32-DEVKITC-32D\nR32 +3V3 /Spare DNP\nR33 /Spare GND DNP\nJ8 VCC GND TB003-500-P02BE\nQ6 Net-_C7-Pad1_ GND Q_Photo_NPN\nJ10 +3V3 Net-_J10-Pad2_ GND Net-_J10-Pad4_ 43045-0401_2\nJ1 GND /ADJ_LED1 /NTC_1 +48V /12V_Fan +3V3 66200621022\nJ5 +3V3 Net-_J5-Pad2_ GND NC_23 43045-0401_2\nD4 GND +3V3 Net-_D4-Pad3_ BAT54SLT1G\nD5 GND +3V3 Net-_D5-Pad3_ BAT54SLT1G\nD8 GND +3V3 Net-_C6-Pad1_ BAT54SLT1G\nD7 GND +3V3 Net-_C2-Pad1_ BAT54SLT1G\nD6 GND +3V3 Net-_C1-Pad1_ BAT54SLT1G\nD9 GND +3V3 Net-_D9-Pad3_ BAT54SLT1G\nD11 Net-_D11-Pad1_ NC_24 +3V3 BAT54W\nR4 +12V Net-_J10-Pad4_ DNP\nR34 /Spare Net-_J10-Pad2_ DNP\n.end\n"
    },
    {
        "filename": "1865.cir",
        "prompt": "Design a microcontroller-based system featuring an ATmega328P, a DS1337 real-time clock, and two 24LC1025 EEPROMs, with I2C and SPI communication capabilities. The system is powered by a 3V battery and includes a reset circuit, crystal oscillators (32MHz and 16MHz), and connection headers for digital I/O, I2C, ICSP programming, and serial communication. Include a simple LED indicator connected to the SPI clock line through a resistor. Decoupling capacitors are present for both power rails.",
        "content": ".title KiCad schematic\nBT1 /VCC GND Battery 3V\nC1 GND Net-_C1-Pad2_ 22pF\nC2 GND Net-_C2-Pad2_ 22pF\nC3 /VCC GND 10uF\nD1 Net-_D1-Pad1_ /SCK LED\nR1 Net-_D1-Pad1_ GND 330Ohm\nR2 /VCC /RESET 10kOhm\nU1 /ADDS1 /ADDS2 /VCC GND /SDA /SCL GND /VCC 24LC1025\nU4 /D3 /D4 GND /VCC GND /VCC Net-_C1-Pad2_ Net-_C2-Pad2_ /D5 /D6 /D7 /D8 NC_01 NC_02 /MOSI /MISO /SCK /VCC NC_03 /VCC GND NC_04 /ADDS1 /ADDS2 NC_05 NC_06 /SDA /SCL /RESET /RX /TX /D2 ATMEGA328P-AU\nU3 Net-_U3-Pad1_ Net-_U3-Pad2_ /VCC GND /SDA /SCL NC_07 /VCC DS1337_v1\nY1 Net-_U3-Pad1_ Net-_U3-Pad2_ Crystal 32 MHz\nY2 Net-_C1-Pad2_ Net-_C2-Pad2_ Crystal 16 MHz\nU2 /ADDS1 /ADDS2 /VCC GND /SDA /SCL GND /VCC 24LC1025\nJ2 /D2 /D3 /D4 /D5 /D6 /D7 /D8 GND /VCC Digital pins\nJ4 GND /VCC /SDA /SCL I2C\nJ3 /MISO /VCC /SCK /MOSI /RESET GND ICSP\nJ1 GND /VCC /RX /TX Serial\n.end\n"
    },
    {
        "filename": "36.cir",
        "prompt": "Design a circuit featuring a dual power supply (+12V and -12V) with decoupling capacitors, an LF412 op-amp configured as a voltage follower, and input/output connectors for signal and power. The input signal is presented via a connector (J1) with a 100k\u03a9 pull-up resistor to both rails and a 10k\u03a9 resistor to ground. The op-amp's output is filtered with small capacitors (10pF) and resistors (47k\u03a9). A large capacitor (100\u03bcF) provides output smoothing, with a 3.9k\u03a9 resistor connecting it to the op-amp output. A separate 5V rail is present, powering an LED (LAMP) through a 390\u03a9 resistor. A potentiometer network (two 5k\u03a9 potentiometers and two 820\u03a9 resistors) is connected to the op-amp output and ground, potentially for gain adjustment or offset control. A switch (4MS1R202M6QES) is also present in this network. Connectors (J3, J4) provide access to various nodes, including the output, power rails, and unused pins. Include additional 2.2\u03bcF and 100\u03bcF decoupling capacitors for the +12V and -12V rails respectively. Include two NPN transistors (MJ-352W-0) connected to J1.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_C1-Pad1_ Net-_C1-Pad2_ Net-_R1-Pad1_ -12V Net-_R2-Pad1_ Net-_C2-Pad2_ Net-_C2-Pad1_ +12V LF412CN\nR1 Net-_R1-Pad1_ Net-_J1-PadT_ 100k\u03a9\nR3 GND Net-_R1-Pad1_ 10k\u03a9\nR5 GND Net-_R2-Pad1_ 10k\u03a9\nR2 Net-_R2-Pad1_ Net-_J1-PadR_ 100k\u03a9\nR7 Net-_C1-Pad1_ Net-_C1-Pad2_ 47k\u03a9\nR8 Net-_C2-Pad1_ Net-_C2-Pad2_ 47k\u03a9\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 100\u03bcF\nJ1 Net-_J1-PadR_ GND Net-_J1-PadT_ MJ-352W-0\nJ2 Net-_J1-PadR_ GND Net-_J1-PadT_ MJ-352W-0\nC4 +12V GND 2.2\u03bcF\nC5 -12V GND 2.2\u03bcF\nJ5 GND Net-_J5-Pad2_ LAMP\nR9 Net-_C3-Pad1_ Net-_C1-Pad1_ 3.9k\u03a9\nJ4 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V NC_01 NC_02 NC_03 NC_04 POWER\nJ3 Net-_C2-Pad1_ NC_05 Net-_C3-Pad2_ METER\nR10 Net-_J5-Pad2_ +5V 390\u03a9\nC6 +12V GND 100\u03bcF\nC7 GND -12V 100\u03bcF\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 10pF\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 10pF\nSW1 Net-_R6-Pad2_ Net-_C1-Pad2_ Net-_R4-Pad2_ GND 4MS1R202M6QES\nRV1 Net-_C2-Pad2_ Net-_C2-Pad2_ Net-_R4-Pad1_ 5k\u03a9\nR6 Net-_R6-Pad1_ Net-_R6-Pad2_ 820\u03a9\nRV2 Net-_C2-Pad2_ Net-_C2-Pad2_ Net-_R6-Pad1_ 5k\u03a9\nR4 Net-_R4-Pad1_ Net-_R4-Pad2_ 820\u03a9\n.end\n"
    },
    {
        "filename": "1036.cir",
        "prompt": "Generate a circuit consisting of an LT1021 operational amplifier with eight inputs (NC_01 through NC_08) and a single output (V20190807), grounded at node N1 (OHWLOGO). The circuit should be a basic operational amplifier configuration with no feedback network defined.",
        "content": ".title KiCad schematic\nN2 V20190807\nN1 OHWLOGO\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 LT1021__H\n.end\n"
    },
    {
        "filename": "670.cir",
        "prompt": "Create a circuit with three LEDs indicating +5V, +12V, and -12V power rails. Each LED has a current-limiting resistor (270 ohms for +5V, 1k ohms for +12V and -12V). Include nine 2x8 header connectors, each providing -12V, GND, +12V, and +5V pins, along with two CV and two GATE pins. Also include a six-pin screw terminal providing -12V, GND, +12V, +5V, CV, and GATE connections.",
        "content": ".title KiCad schematic\nD1 +5V Net-_D1-Pad2_ LED\nD2 +12V Net-_D2-Pad2_ LED\nD3 Net-_D3-Pad1_ -12V LED\nR1 Net-_D1-Pad2_ GND 270\nR2 Net-_D2-Pad2_ GND 1k\nR3 Net-_D3-Pad1_ GND 1k\nJ2 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ10 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ11 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ12 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ3 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ5 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ7 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ9 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ8 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ13 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ6 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ4 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Row_Letter_Last\nJ1 -12V GND +12V +5V CV GATE Screw_Terminal_01x06\n.end\n"
    },
    {
        "filename": "1566.cir",
        "prompt": "Design a microcontroller-based LED display circuit using an ATtiny84A. The circuit includes an AVR-ISP-6 connector for programming the microcontroller, a battery power source, and a push button for reset. The ATtiny84A drives multiple LEDs (D1-D20) connected to various digital output pins (D1, D5, D10, D13, D17). Each LED has a current-limiting resistor (R1-R6) in series. There is a capacitor (C1) for power supply decoupling and a pull-up resistor (R5) on the reset pin. The LEDs are arranged to potentially display patterns or simple visual feedback based on the microcontroller's programming. A TSOP331xx component is also connected to the microcontroller.",
        "content": ".title KiCad schematic\nU1 VCC Net-_SW1-Pad1_ Net-_U1-Pad3_ RESET Net-_U1-Pad5_ Net-_D17-Pad1_ MOSI MISO SCK Net-_D13-Pad1_ Net-_D10-Pad1_ Net-_D5-Pad1_ Net-_D1-Pad1_ GND ATtiny84A-SSU\nBT1 VCC GND Battery_Cell\nJ1 MISO VCC SCK MOSI RESET GND AVR-ISP-6\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nU2 Net-_U1-Pad5_ GND Net-_U1-Pad3_ TSOP331xx\nR1 Net-_D13-Pad2_ Net-_D1-Pad1_ 50\nD2 Net-_D1-Pad1_ Net-_D15-Pad2_ LED\nD3 Net-_D1-Pad1_ Net-_D11-Pad2_ LED\nD6 Net-_D5-Pad1_ Net-_D15-Pad2_ LED\nR2 Net-_D1-Pad2_ Net-_D5-Pad1_ 50\nD7 Net-_D5-Pad1_ Net-_D11-Pad2_ LED\nD8 Net-_D5-Pad1_ Net-_D12-Pad2_ LED\nD11 Net-_D10-Pad1_ Net-_D11-Pad2_ LED\nR3 Net-_D15-Pad2_ Net-_D10-Pad1_ 50\nD12 Net-_D10-Pad1_ Net-_D12-Pad2_ LED\nD16 Net-_D13-Pad1_ Net-_D12-Pad2_ LED\nR4 Net-_D11-Pad2_ Net-_D13-Pad1_ 50\nD17 Net-_D17-Pad1_ Net-_D13-Pad2_ LED\nD18 Net-_D17-Pad1_ Net-_D1-Pad2_ LED\nD19 Net-_D17-Pad1_ Net-_D15-Pad2_ LED\nD20 Net-_D17-Pad1_ Net-_D11-Pad2_ LED\nD13 Net-_D13-Pad1_ Net-_D13-Pad2_ LED\nD14 Net-_D13-Pad1_ Net-_D1-Pad2_ LED\nD15 Net-_D13-Pad1_ Net-_D15-Pad2_ LED\nD9 Net-_D10-Pad1_ Net-_D13-Pad2_ LED\nD10 Net-_D10-Pad1_ Net-_D1-Pad2_ LED\nD5 Net-_D5-Pad1_ Net-_D13-Pad2_ LED\nD4 Net-_D1-Pad1_ Net-_D12-Pad2_ LED\nR6 Net-_D12-Pad2_ Net-_D17-Pad1_ 50\nR5 RESET VCC R_US\nC1 VCC GND C\nSW1 Net-_SW1-Pad1_ GND SW_Push\n.end\n"
    },
    {
        "filename": "1454.cir",
        "prompt": "Create a circuit consisting of a Bosch BME680 environmental sensor and an AMS AS3935 Franklin Lightning Detector, connected via a single Analog Systems ALS-PT19-315C inductor. The BME680 and AS3935 have no explicit connections defined beyond their component declarations; focus on establishing the basic component placement and the inductor connection between them. Use netlabels NC_01 through NC_26 to represent unspecified connections.",
        "content": ".title KiCad schematic\nU2 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 BME680\nU3 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 AS3935\nR1 NC_25 NC_26 ALS-PT19-315C_L177_TR8\n.end\n"
    },
    {
        "filename": "532.cir",
        "prompt": "Create a schematic representing a microcontroller, specifically an ATSAMD21E15B-AU, with all pins labeled as \"NC_01\" through \"NC_32\" representing no connections. The schematic should include a title block indicating \"KiCad schematic\".",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 ATSAMD21E15B-AU\n.end\n"
    },
    {
        "filename": "1229.cir",
        "prompt": "Create a circuit with a 3-to-8 decoder (74AC138) driving eight sets of low-side N-channel MOSFET switches (ZVP3306A). The decoder's inputs are connected to the outputs of eight 2x4 connectors (Conn_02x04_Odd_Even) via eight individual 2x4 connectors (J113-J128). Each connector set provides eight digital data lines (/D0 - /D7) and connects them to the gate of a corresponding MOSFET. The MOSFET sources are connected to ground (implicit), and the drains are connected to the decoder outputs. All MOSFETs are powered by VCC. The decoder also receives VCC.",
        "content": ".title KiCad schematic\nU10 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 Net-_Q32-Pad2_ NC_07 Net-_Q31-Pad2_ Net-_Q30-Pad2_ Net-_Q29-Pad2_ Net-_Q28-Pad2_ Net-_Q27-Pad2_ Net-_Q26-Pad2_ Net-_Q25-Pad2_ VCC 74AC138\nJ113 Net-_J113-Pad1_ /D0 Net-_J113-Pad1_ /D1 Net-_J113-Pad1_ /D2 Net-_J113-Pad1_ /D3 Conn_02x04_Odd_Even\nJ114 Net-_J113-Pad1_ /D4 Net-_J113-Pad1_ /D5 Net-_J113-Pad1_ /D6 Net-_J113-Pad1_ /D7 Conn_02x04_Odd_Even\nJ115 Net-_J115-Pad1_ /D0 Net-_J115-Pad1_ /D1 Net-_J115-Pad1_ /D2 Net-_J115-Pad1_ /D3 Conn_02x04_Odd_Even\nJ116 Net-_J115-Pad1_ /D4 Net-_J115-Pad1_ /D5 Net-_J115-Pad1_ /D6 Net-_J115-Pad1_ /D7 Conn_02x04_Odd_Even\nJ117 Net-_J117-Pad1_ /D0 Net-_J117-Pad1_ /D1 Net-_J117-Pad1_ /D2 Net-_J117-Pad1_ /D3 Conn_02x04_Odd_Even\nJ118 Net-_J117-Pad1_ /D4 Net-_J117-Pad1_ /D5 Net-_J117-Pad1_ /D6 Net-_J117-Pad1_ /D7 Conn_02x04_Odd_Even\nJ119 Net-_J119-Pad1_ /D0 Net-_J119-Pad1_ /D1 Net-_J119-Pad1_ /D2 Net-_J119-Pad1_ /D3 Conn_02x04_Odd_Even\nJ120 Net-_J119-Pad1_ /D4 Net-_J119-Pad1_ /D5 Net-_J119-Pad1_ /D6 Net-_J119-Pad1_ /D7 Conn_02x04_Odd_Even\nJ121 Net-_J121-Pad1_ /D0 Net-_J121-Pad1_ /D1 Net-_J121-Pad1_ /D2 Net-_J121-Pad1_ /D3 Conn_02x04_Odd_Even\nJ122 Net-_J121-Pad1_ /D4 Net-_J121-Pad1_ /D5 Net-_J121-Pad1_ /D6 Net-_J121-Pad1_ /D7 Conn_02x04_Odd_Even\nJ123 Net-_J123-Pad1_ /D0 Net-_J123-Pad1_ /D1 Net-_J123-Pad1_ /D2 Net-_J123-Pad1_ /D3 Conn_02x04_Odd_Even\nJ124 Net-_J123-Pad1_ /D4 Net-_J123-Pad1_ /D5 Net-_J123-Pad1_ /D6 Net-_J123-Pad1_ /D7 Conn_02x04_Odd_Even\nJ125 Net-_J125-Pad1_ /D0 Net-_J125-Pad1_ /D1 Net-_J125-Pad1_ /D2 Net-_J125-Pad1_ /D3 Conn_02x04_Odd_Even\nJ126 Net-_J125-Pad1_ /D4 Net-_J125-Pad1_ /D5 Net-_J125-Pad1_ /D6 Net-_J125-Pad1_ /D7 Conn_02x04_Odd_Even\nJ127 Net-_J127-Pad1_ /D0 Net-_J127-Pad1_ /D1 Net-_J127-Pad1_ /D2 Net-_J127-Pad1_ /D3 Conn_02x04_Odd_Even\nJ128 Net-_J127-Pad1_ /D4 Net-_J127-Pad1_ /D5 Net-_J127-Pad1_ /D6 Net-_J127-Pad1_ /D7 Conn_02x04_Odd_Even\nQ25 VCC Net-_Q25-Pad2_ Net-_J113-Pad1_ ZVP3306A\nQ26 VCC Net-_Q26-Pad2_ Net-_J115-Pad1_ ZVP3306A\nQ27 VCC Net-_Q27-Pad2_ Net-_J117-Pad1_ ZVP3306A\nQ28 VCC Net-_Q28-Pad2_ Net-_J119-Pad1_ ZVP3306A\nQ29 VCC Net-_Q29-Pad2_ Net-_J121-Pad1_ ZVP3306A\nQ30 VCC Net-_Q30-Pad2_ Net-_J123-Pad1_ ZVP3306A\nQ31 VCC Net-_Q31-Pad2_ Net-_J125-Pad1_ ZVP3306A\nQ32 VCC Net-_Q32-Pad2_ Net-_J127-Pad1_ ZVP3306A\n.end\n"
    },
    {
        "filename": "413.cir",
        "prompt": "Design a circuit with a 74HC138 3-to-8 decoder controlled by a BUSCON_PDIP chip, with decoupling capacitors on the +5V rail. The decoder's inputs are driven by the BUSCON_PDIP, and its outputs are connected to GNDD and +5V as specified in the netlist, with one output tied to a specific net. Include appropriate power and ground connections.",
        "content": ".title KiCad schematic\nU1002 NC_01 NC_02 NC_03 GNDD Net-_U1001-Pad20_ +5V NC_04 GNDD NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 +5V 74HC138\nC1002 +5V GNDD 100n\nC1001 +5V GNDD 100n\nU1001 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 GNDD NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 Net-_U1001-Pad20_ NC_29 NC_30 NC_31 +5V BUSCON_PDIP\n.end\n"
    },
    {
        "filename": "1595.cir",
        "prompt": "Design a USB 3.0 port circuit featuring a PI5USB30213A USB 3.0 hub controller. The circuit includes USB-C and USB-A connectors, differential pair routing for data lines (D+/D-), power delivery (VBUS, VDD, VCONN), and associated decoupling capacitors. Include pull-up resistors for data lines (D+/D-, SDA, SCL, INTB, ID) connected to a connector (J5) with multiple address and enable lines. Incorporate test points for signal monitoring and zero-ohm resistors for signal routing and configuration. The design should also include connections for a separate USB 3.0 downstream port (J2, J4). Include capacitors for differential signal filtering.",
        "content": ".title KiCad schematic\nC12 /V_DEVICE GND 4.7u\nC10 VDD GND 4.7u\nC9 VDD GND 100n\nU1 /SCL /INTB /PORT /A+ /A- VDD /B- /B+ /ID /VCONN /CC1 /CC2 /ENB /B1+ /B1- /A1+ /A1- /B2- /B2+ /A2- /A2+ /ADDR Net-_R2-Pad1_ /SDA GND PI5USB30213A\nC8 /A2+ /TX2+ 100n\nC7 /A2- /TX2- 100n\nC6 /B2+ /RX2+ 100n\nC5 /B2- /RX2- 100n\nC4 /A1+ /TX1+ 100n\nC3 /A1- /TX1- 100n\nC2 /B1+ /RX1+ 100n\nR1 VDD VBUS 0R\nR2 Net-_R2-Pad1_ VBUS 910K\nC1 /B1- /RX1- 100n\nJ6 /V_DEVICE /D- /D+ GND /SSRX- /SSRX+ GND /SSTX- /SSTX+ GND USB3_A\nJ1 GND /TX1+ /TX1- VBUS /CC1 /D+ /D- Net-_J1-PadA8_ VBUS /RX2- /RX2+ GND GND /TX2+ /TX2- VBUS /CC2 /D+ /D- Net-_J1-PadB8_ VBUS /RX1- /RX1+ GND GND USB_C_Receptacle\nR5 /SSTX- /A- 0R\nR6 /SSTX+ /A+ 0R\nC13 /SSRX- /B- 100n\nC14 /SSRX+ /B+ 100n\nR12 VDD Net-_J5-Pad17_ 1K\nR13 VDD Net-_J5-Pad15_ 4K7\nR14 GND Net-_J5-Pad11_ 4K7\nR15 VDD Net-_J5-Pad9_ 4K7\nR16 GND Net-_J5-Pad5_ 4K7\nJ2 /TX1- /TX1+ GND /RX1- /RX1+ /RX1+ /RX1- GND /TX1+ /TX1- PUSB3FR4Z\nJ4 /TX2+ /TX2- GND /RX2+ /RX2- /RX2- /RX2+ GND /TX2- /TX2+ PUSB3FR4Z\nJ8 /ID /SCL /SDA /INTB Conn_IO\nR8 /SDA Net-_J5-Pad29_ 2.2K\nR9 /SCL Net-_J5-Pad27_ 2.2K\nR10 /ID Net-_J5-Pad25_ 2.2K\nR7 /INTB Net-_J5-Pad31_ 2.2K\nSBU1 Net-_J1-PadA8_ TestPoint\nSBU2 Net-_J1-PadB8_ TestPoint\nJ5 /CC1 /CC1 /CC2 /CC2 Net-_J5-Pad5_ /PORT NC_01 /PORT Net-_J5-Pad9_ /PORT Net-_J5-Pad11_ /ADDR NC_02 /ADDR Net-_J5-Pad15_ /ADDR Net-_J5-Pad17_ /ENB /V_DEVICE /VCONN /V_DEVICE /VCONN /V_DEVICE VDD Net-_J5-Pad25_ VDD Net-_J5-Pad27_ VDD Net-_J5-Pad29_ VDD Net-_J5-Pad31_ VDD VDD VDD GND GND 02x18\n.end\n"
    },
    {
        "filename": "1663.cir",
        "prompt": "Design a circuit with an instrumentation amplifier (ADA4075-2) configured to amplify a signal. The input signal is connected through a connector (J90) and a series resistor (R375) to the inverting input of the amplifier. The non-inverting input is connected through resistors (R380, R381) to the output of the amplifier and a connector (J91). A feedback network consisting of resistors (R382, R383) sets the gain. Capacitors (C319, C321, C320, C322) are used for decoupling and filtering. Connectors J90 and J91 serve as input and output respectively. Resistors R376, R377, R378, and R379 are used in the amplifier's gain setting and biasing network.",
        "content": ".title KiCad schematic\nC319 NC_01 Net-_C319-Pad2_ C\nC321 NC_02 Net-_C319-Pad2_ C\nC320 Net-_C320-Pad1_ NC_03 C\nC322 Net-_C320-Pad1_ NC_04 C\nJ90 Net-_C319-Pad2_ NC_05 Net-_J90-Pad3_ Net-_J90-Pad3_ NC_06 Net-_C320-Pad1_ InConnector\nJ91 NC_07 NC_08 Net-_J91-Pad3_ Net-_J91-Pad3_ NC_09 NC_10 OutConnector\nR383 Net-_R382-Pad2_ Net-_J91-Pad3_ R\nR380 NC_11 Net-_R379-Pad2_ R\nR381 Net-_R379-Pad2_ Net-_J91-Pad3_ R\nR382 Net-_R379-Pad2_ Net-_R382-Pad2_ R\nR379 Net-_R376-Pad2_ Net-_R379-Pad2_ R\nR378 NC_12 Net-_R377-Pad2_ R\nR376 Net-_R375-Pad2_ Net-_R376-Pad2_ R\nR377 Net-_R375-Pad2_ Net-_R377-Pad2_ R\nR375 Net-_J90-Pad3_ Net-_R375-Pad2_ R\nU4 Net-_R376-Pad2_ Net-_R376-Pad2_ Net-_R377-Pad2_ NC_13 Net-_R382-Pad2_ NC_14 Net-_J91-Pad3_ NC_15 ADA4075-2\n.end\n"
    },
    {
        "filename": "1782.cir",
        "prompt": "Create a schematic representing a keyboard matrix. The matrix consists of 15 columns (COL0-COL14) and 8 rows (NC_01-NC_62). Each key is represented by a component named \"MX_\" followed by a key identifier (e.g., MX_A1, MX_1, MX_ESC1) connected between a specific column and row. All components use the \"MX-NoLED\" model. The purpose is to define the physical connections of a keyboard's key grid for scanning key presses.",
        "content": ".title KiCad schematic\nMX_ESC1 COL1 NC_01 MX-NoLED\nMX_CUST2 COL0 NC_02 MX-NoLED\nMX_SYMB1 COL13 NC_03 MX-NoLED\nMX_RIGHTSPC1 COL11 NC_04 MX-NoLED\nMX_ENTER1 COL14 NC_05 MX-NoLED\nMX_RSHIFT1 COL13 NC_06 MX-NoLED\nMX_Z1 COL3 NC_07 MX-NoLED\nMX_6 COL6 NC_08 MX-NoLED\nMX_5 COL5 NC_09 MX-NoLED\nMX_4 COL4 NC_10 MX-NoLED\nMX_3 COL3 NC_11 MX-NoLED\nMX_2 COL2 NC_12 MX-NoLED\nMX_1 COL1 NC_13 MX-NoLED\nMX_T1 COL6 NC_14 MX-NoLED\nMX_R1 COL5 NC_15 MX-NoLED\nMX_E1 COL4 NC_16 MX-NoLED\nMX_W1 COL3 NC_17 MX-NoLED\nMX_Q1 COL2 NC_18 MX-NoLED\nMX_TAB1 COL1 NC_19 MX-NoLED\nMX_G1 COL6 NC_20 MX-NoLED\nMX_F1 COL5 NC_21 MX-NoLED\nMX_D1 COL4 NC_22 MX-NoLED\nMX_S1 COL3 NC_23 MX-NoLED\nMX_A1 COL2 NC_24 MX-NoLED\nMX_CAPSL1 COL1 NC_25 MX-NoLED\nMX_CUST3 COL0 NC_26 MX-NoLED\nMX_B1 COL7 NC_27 MX-NoLED\nMX_V1 COL6 NC_28 MX-NoLED\nMX_C1 COL5 NC_29 MX-NoLED\nMX_X1 COL4 NC_30 MX-NoLED\nMX_LSHIFT1 COL1 NC_31 MX-NoLED\nMX_CUST4 COL0 NC_32 MX-NoLED\nMX_LEFTSPC1 COL2 NC_33 MX-NoLED\nMX_CUST5 COL0 NC_34 MX-NoLED\nMX_DEL1 COL14 NC_35 MX-NoLED\nMX_PLUS1 COL12 NC_36 MX-NoLED\nMX_MINUS1 COL11 NC_37 MX-NoLED\nMX_0 COL10 NC_38 MX-NoLED\nMX_9 COL9 NC_39 MX-NoLED\nMX_8 COL8 NC_40 MX-NoLED\nMX_7 COL7 NC_41 MX-NoLED\nMX_BKSPC1 COL14 NC_42 MX-NoLED\nMX_RBRAC1 COL13 NC_43 MX-NoLED\nMX_LBRAC1 COL12 NC_44 MX-NoLED\nMX_P1 COL11 NC_45 MX-NoLED\nMX_O1 COL10 NC_46 MX-NoLED\nMX_I1 COL9 NC_47 MX-NoLED\nMX_U1 COL8 NC_48 MX-NoLED\nMX_Y1 COL7 NC_49 MX-NoLED\nMX_QUOTE1 COL12 NC_50 MX-NoLED\nMX_COLON1 COL11 NC_51 MX-NoLED\nMX_L1 COL10 NC_52 MX-NoLED\nMX_K1 COL9 NC_53 MX-NoLED\nMX_J1 COL8 NC_54 MX-NoLED\nMX_H1 COL7 NC_55 MX-NoLED\nMX_SLSH1 COL12 NC_56 MX-NoLED\nMX_PERIOD1 COL11 NC_57 MX-NoLED\nMX_COMMA1 COL10 NC_58 MX-NoLED\nMX_M1 COL9 NC_59 MX-NoLED\nMX_N1 COL8 NC_60 MX-NoLED\nMX_SPC1 COL7 NC_61 MX-NoLED\nMX_CUST1 COL0 NC_62 MX-NoLED\n.end\n"
    },
    {
        "filename": "856.cir",
        "prompt": "Create a circuit with a single MOSFET (M1) connected between nodes NC_01 and NC_02, with the gate (NC_03) controlling the switch. The drain is connected to NC_02 and the source to NC_01. The MOSFET model is named CDMOTOR.",
        "content": ".title KiCad schematic\nM1 NC_01 NC_02 NC_03 CDMOTOR\n.end\n"
    },
    {
        "filename": "1857.cir",
        "prompt": "Create a circuit with a single LED connected to ground through three potentiometers in series, and a connector to a power supply. The LED's anode is connected to the power supply through the potentiometers, and the LED's cathode is connected to ground. The circuit should include a connector for the power supply and ground.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Ground Conn_01x02\nRV1 Net-_J1-Pad1_ Ground Net-_D1-Pad3_ POT\nRV2 Net-_J1-Pad1_ Ground Net-_D1-Pad4_ POT\nRV3 Net-_J1-Pad1_ Ground Net-_D1-Pad1_ POT\nD1 Net-_D1-Pad1_ Ground Net-_D1-Pad3_ Net-_D1-Pad4_ LED_RABG\n.end\n"
    },
    {
        "filename": "599.cir",
        "prompt": "Create a circuit with two power rails (/POWER_0 and /POWER_1) connected to ground with capacitors (C1 and C2). Include three signal lines (/SIGNAL_0, /SIGNAL_1, and /SIGNAL_2) each with a pull-down resistor to ground (R1, R2, and R3) and a series resistor (R4, R5, and R6). Connect the other ends of the series resistors to a common node (/SIGNAL). Provide solder jumpers (SJ1, SJ2, and SJ3) to optionally connect each signal line to ground. Include connectors for power (J3 and J4 to GND) and signals (J5 and J1).",
        "content": ".title KiCad schematic\nN2 20190121\nN1 OHWLOGO\nJ3 GND NC_01 /POWER_0 Conn_01x03\nJ4 GND NC_02 /POWER_1 Conn_01x03\nJ5 /POWER_0 GND /POWER_1 GND /SIGNAL_0 Net-_J5-Pad6_ /SIGNAL_1 Net-_J5-Pad8_ /SIGNAL_2 Net-_J5-Pad10_ Conn_02x05_Odd_Even\nC1 /POWER_0 GND C\nC2 /POWER_1 GND C\nR4 /SIGNAL_0 /SIGNAL R\nR7 GND /SIGNAL_0 R\nR1 GND /SIGNAL R\nR5 /SIGNAL_1 /SIGNAL R\nR8 GND /SIGNAL_1 R\nR2 GND /SIGNAL R\nR6 /SIGNAL_2 /SIGNAL R\nR9 GND /SIGNAL_2 R\nR3 GND /SIGNAL R\nJ1 GND /SIGNAL Coax\nSJ1 Net-_J5-Pad6_ GND SolderJumper_2way_1conn\nSJ2 Net-_J5-Pad8_ GND SolderJumper_2way_1conn\nSJ3 Net-_J5-Pad10_ GND SolderJumper_2way_1conn\n.end\n"
    },
    {
        "filename": "257.cir",
        "prompt": "Design a circuit using an LM555 timer in astable mode to generate a square wave output. Include a BC547 NPN transistor configured as a switch controlled by the 555's output, with pull-up resistors for both the 555 trigger and the transistor's base. Utilize resistors of 10k, 1M, and 100k, and a 0.01uF capacitor in the timing network. Provide connectors for power (VCC and GND), input trigger (J3), output signal (J5), and 555 supply (J6). Include a connector for the 555 output (J4) and a dummy connector (J2). The 555 timer should be connected to power and ground.",
        "content": ".title KiCad schematic\nU1 Net-_C1-Pad2_ Net-_R1-Pad2_ Net-_R3-Pad2_ 4 Net-_C1-Pad1_ Net-_R4-Pad2_ NC_01 4 LM555\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.01u\nR1 Net-_J4-Pad1_ Net-_R1-Pad2_ 10k\nR5 Net-_R4-Pad2_ Net-_J5-Pad1_ 10k\nR4 Net-_C1-Pad2_ Net-_R4-Pad2_ 1M\nR2 Net-_R1-Pad2_ Net-_C1-Pad2_ 1M\nR3 Net-_Q1-Pad2_ Net-_R3-Pad2_ 10k\nR6 Net-_Q1-Pad2_ Net-_C1-Pad2_ 100k\nJ2 4 Conn_01x01_Male\nJ3 Net-_J3-Pad1_ Conn_01x01_Male\nQ1 Net-_J3-Pad1_ Net-_Q1-Pad2_ Net-_C1-Pad2_ BC547\nVCC1 4 Conn_01x01_Male\nGND1 Net-_C1-Pad2_ Conn_01x01_Male\nJ6 4 Conn_01x01_Male\nJ4 Net-_J4-Pad1_ Conn_01x01_Male\nJ5 Net-_J5-Pad1_ Conn_01x01_Male\n.end\n"
    },
    {
        "filename": "815.cir",
        "prompt": "Create a schematic for a dual motor control system utilizing two L6235D motor drivers, controlled by a STM32F303K8T6 microcontroller. The system includes Hall effect sensor inputs for each motor, encoder inputs, and diagnostic outputs. Implement a power supply section providing +12V, +5V, and +3.3V rails, including fuses and indicator LEDs. Include I2C, serial, and general-purpose connection headers. The system should also feature enable and brake control for each motor, and directional control. Include filtering capacitors for various voltage rails and signal lines. The design should incorporate current sensing resistors for each motor.",
        "content": ".title KiCad schematic\nU1 GND Trou-3\nU2 GND Trou-3\nU3 GND Trou-3\nU4 GND Trou-3\nU5 /motor_part/Hall_sensor_11 /motor_part/DIAG_1 Net-_Rsense1-Pad1_ Net-_Coff1-Pad2_ /motor_part/Out_11 GND GND /motor_part/TACHO_1 Net-_Cpul1-Pad2_ Net-_Rsense1-Pad1_ /motor_part/DIR_1 /motor_part/DIAG_1 Net-_Cref1-Pad1_ /motor_part/BRAKE_1 Net-_Cboot1-Pad2_ /motor_part/Out_31 +12V GND GND +12V /motor_part/Out_21 Net-_Rp1-Pad1_ /motor_part/Hall_sensor_21 /motor_part/Hall_sensor_31 L6235D\nK1 /motor_part/Out_11 /motor_part/Out_11 /motor_part/Out_21 /motor_part/Out_21 /motor_part/Out_31 /motor_part/Out_31 GND /motor_part/Hall_sensor_21 /motor_part/Hall_sensor_11 /motor_part/Hall_sensor_31 +5V Maxon-200142\nCoff1 GND Net-_Coff1-Pad2_ 1n\nRoff1 GND Net-_Coff1-Pad2_ 33k\nRtacho1 +5V /motor_part/TACHO_1 1k\nD1 Net-_Cp1-Pad2_ +12V 1N4148\nD2 Net-_Cboot1-Pad2_ Net-_Cp1-Pad2_ 1N4148\nRp1 Net-_Rp1-Pad1_ Net-_Cp1-Pad1_ 100\nCp1 Net-_Cp1-Pad1_ Net-_Cp1-Pad2_ 10n\nCboot1 +12V Net-_Cboot1-Pad2_ 220n\nRsense1 Net-_Rsense1-Pad1_ GNDPWR 0.3\nRen1 /motor_part/EN_1 /motor_part/DIAG_1 100k\nCen1 GND /motor_part/DIAG_1 5.6n\nRpul1 GND Net-_Cpul1-Pad2_ 47k\nCpul1 GND Net-_Cpul1-Pad2_ 10n\nRref2 Net-_Cref1-Pad1_ GND 220\nCref1 Net-_Cref1-Pad1_ GND 10n\nRref1 +5V Net-_Cref1-Pad1_ 1.2k\nU6 /motor_part/Hall_sensor_12 /motor_part/DIAG_2 Net-_Rsense2-Pad1_ Net-_Coff2-Pad2_ /motor_part/Out_12 GND GND /motor_part/TACHO_2 Net-_Cpul2-Pad2_ Net-_Rsense2-Pad1_ /motor_part/DIR_2 /motor_part/DIAG_2 Net-_Cref2-Pad1_ /motor_part/BRAKE_2 Net-_Cboot2-Pad2_ /motor_part/Out_33 +12V GND GND +12V /motor_part/Out_22 Net-_Rp2-Pad1_ /motor_part/Hall_sensor_22 /motor_part/Hall_sensor_32 L6235D\nK2 /motor_part/Out_12 /motor_part/Out_12 /motor_part/Out_22 /motor_part/Out_22 /motor_part/Out_33 /motor_part/Out_33 GND /motor_part/Hall_sensor_22 /motor_part/Hall_sensor_12 /motor_part/Hall_sensor_32 +5V Maxon-200142\nCoff2 GND Net-_Coff2-Pad2_ 1n\nRoff2 GND Net-_Coff2-Pad2_ 33k\nRtacho2 +5V /motor_part/TACHO_2 1k\nD3 Net-_Cp2-Pad2_ +12V 1N4148\nD4 Net-_Cboot2-Pad2_ Net-_Cp2-Pad2_ 1N4148\nRp2 Net-_Rp2-Pad1_ Net-_Cp2-Pad1_ 100\nCp2 Net-_Cp2-Pad1_ Net-_Cp2-Pad2_ 10n\nCboot2 +12V Net-_Cboot2-Pad2_ 220n\nRsense2 Net-_Rsense2-Pad1_ GNDPWR 0.3\nRen2 /motor_part/EN_2 /motor_part/DIAG_2 100k\nCen2 GND /motor_part/DIAG_2 5.6n\nRpul2 GND Net-_Cpul2-Pad2_ 47k\nCpul2 GND Net-_Cpul2-Pad2_ 10n\nRref4 Net-_Cref2-Pad1_ GND 220\nCref2 Net-_Cref2-Pad1_ GND 10n\nRref3 +5V Net-_Cref2-Pad1_ 1.2k\nU8 +3V3 NC_01 NC_02 /uC/nrst_3V3_ +3V3 /encodeurs/Ch_A1 /encodeurs/Ch_B1 /uC/TX_3V3_ /uC/RX_3V3_ /uC/Free_1_3V3_ /uC/Free_2_3V3_ /uC/Cmd_En_1_3V3_ /uC/Brake_1_3V3_ /uC/Dir_1_3V3_ /uC/Diag_1_3V3_ GND Net-_C15-Pad2_ /encodeurs/Ch_A2 /encodeurs/Ch_B2 /uC/Tacho_1_3V3_ Net-_R4-Pad1_ /uC/Tacho_2_3V3_ /uC/swdio_3V3_ /uC/swclk_3V3_ /uC/Diag_2_3V3_ /uC/Dir_2_3V3_ /uC/Brake_2_3V3_ /uC/Cmd_En_2_3V3_ /uC/I2C_SCL_3V3_ /uC/I2C_SDA_3V3_ Net-_R3-Pad1_ GND stm32f303k8t6\nC2 /uC/nrst_3V3_ GND 100n\nJ2 GND /uC/nrst_3V3_ /uC/swclk_3V3_ /uC/swdio_3V3_ swdio\nD5 GND Net-_D5-Pad2_ LED_ALT\nR4 Net-_R4-Pad1_ Net-_D5-Pad2_ 470\nR3 Net-_R3-Pad1_ Net-_JP1-Pad2_ 10k\nJP1 GND Net-_JP1-Pad2_ NC_03 Jumper_NC_Dual\nU7 /uC/nrst_3V3_ /uC/Cmd_En_1_3V3_ Net-_U7-Pad3_ Net-_U7-Pad3_ Net-_U7-Pad3_ Net-_U10-Pad5_ GND Net-_U7-Pad12_ /uC/nrst_3V3_ /uC/Cmd_En_2_3V3_ Net-_U10-Pad6_ Net-_U7-Pad12_ Net-_U7-Pad12_ +3V3 74HC00\nR1 /uC/Cmd_En_1_3V3_ GND 10k\nR2 /uC/Cmd_En_2_3V3_ GND 10k\nC1 GND +3V3 100n\nU10 /uC/Diag_2_3V3_ +3V3 /uC/Tacho_2_3V3_ Net-_U10-Pad5_ Net-_U10-Pad6_ /uC/Tacho_1_3V3_ /encodeurs/Ch_B2 /encodeurs/Ch_A2 +3V3 GND /encodeurs/Ch_A2_+5V_ /encodeurs/Ch_B2_+5V_ /motor_part/TACHO_1 /motor_part/EN_2 /motor_part/EN_1 /motor_part/TACHO_2 +5V /motor_part/DIAG_2 txb0108\nU9 /uC/Diag_1_3V3_ Net-_C11-Pad1_ /uC/Dir_1_3V3_ /uC/Brake_1_3V3_ /uC/Brake_2_3V3_ /uC/Dir_2_3V3_ /encodeurs/Ch_A1 /encodeurs/Ch_B1 Net-_C11-Pad1_ GND /encodeurs/Ch_B1_+5V_ /encodeurs/Ch_A1_+5V_ /motor_part/DIR_2 /motor_part/BRAKE_2 /motor_part/BRAKE_1 /motor_part/DIR_1 +5V /motor_part/DIAG_1 txb0108\nP1 /uC/I2C_SDA_3V3_ /uC/I2C_SCL_3V3_ CONN_I2C\nP2 /uC/Free_1_3V3_ /uC/Free_2_3V3_ CONN_FREE\nJ1 /uC/RX_3V3_ /uC/TX_3V3_ CONN_SERIAL\nC11 Net-_C11-Pad1_ GND 0,1u\nC12 +5V GND 0,1u\nC15 GND Net-_C15-Pad2_ 100n\nC14 +3V3 GND 100n\nC13 +3V3 GND 100n\nU11 /power_part/Alim_num GND B_Plug_5mm\nF2 +10V /power_part/Alim_num Fuse_Num\nD6 +10V GND D_10A\nU13 Net-_R7-Pad1_ +5V +10V LM317_SOT223\nU14 Net-_R10-Pad2_ +3V3 +10V LM317_SOT223\nR7 Net-_R7-Pad1_ GND 820\nR8 +5V Net-_R7-Pad1_ 270\nR10 GND Net-_R10-Pad2_ 370\nR11 +3V3 Net-_R10-Pad2_ 220\nR6 Net-_D8-Pad2_ +10V 2k\nR9 Net-_D10-Pad2_ +5V 470\nR12 Net-_D11-Pad2_ +3V3 470\nD10 GND Net-_D10-Pad2_ LED_5V\nD11 GND Net-_D11-Pad2_ LED_3.3V\nD8 GND Net-_D8-Pad2_ LED_VCC\nC7 +5V GND 10u\nC8 +3V3 GND 10u\nC5 +10V GND 100n\nC3 +10V GND 100u\nJ3 +5V GND FAN\nU12 /power_part/Alim_puiss GNDPWR B_Plug_5mm\nF1 +12V /power_part/Alim_puiss Fuse_Puiss\nD7 +12V GNDPWR D_10A\nC6 +12V GNDPWR 100n\nC4 +12V GNDPWR 100u\nR5 Net-_D9-Pad2_ +12V 2k\nD9 GNDPWR Net-_D9-Pad2_ LED_ALT\nCin_1 +10V GND 0,1u\nCin_2 +10V GND 0,1u\nP3 +5V /encodeurs/Ch_A1_+5V_ GND /encodeurs/Ch_B1_+5V_ encoder_1\nP4 +5V /encodeurs/Ch_A2_+5V_ GND /encodeurs/Ch_B2_+5V_ encoder_2\nC9 +5V GND 0,1u\nC10 +3V3 GND 0,1u\n.end\n"
    },
    {
        "filename": "746.cir",
        "prompt": "Design a microcontroller-based data logging and communication system. The system features an Arduino Nano socket (XA1) for the main microcontroller, a MAX485 transceiver (U4) for RS-485 communication via connector J16, an 18B20 temperature sensor (J6) connected to a digital pin, a MicroSD card interface (J1) for data storage, and various connectors (J4, J8, J11, J12, J13, J18) for power, I2C communication, and external connections. Include power supply circuitry with a 7805 voltage regulator (U2) and decoupling capacitors (C1, C2, C3, C4, C8, C12). A basic LED indicator (D2) is present. Resistors are used for pull-ups/pull-downs and current limiting. The system is designed to be powered via a DC jack (J8) and screw terminals (J13, J12, J18).\n\n\n\n",
        "content": ".title KiCad schematic\nR3 Net-_D2-Pad2_ Net-_C8-Pad1_ 1k\nU4 /RXD485 /E /E /TXD GND /A /B +5V MAX485E\nC12 +5V GND .1uF\nR8 +5V /E 560\nR12 /A +5V 560\nR10 GND /B 560\nQ2 /E Net-_Q2-Pad2_ GND BC547\nU2 Net-_C3-Pad1_ GND Net-_C8-Pad1_ L7805\nC3 Net-_C3-Pad1_ GND .1uF\nC8 Net-_C8-Pad1_ GND .1uF\nD2 GND Net-_D2-Pad2_ LED\nJ18 /A /B GND +5V Screw_Terminal_01x04\nR14 /B /A 560\nJ6 +5V /TEMP GND 18b20\nJ12 +3V3 GND Screw_Terminal_01x02\nJ13 +5V GND Screw_Terminal_01x02\nJ11 /SCL /SDA Screw_Terminal_01x02\nJ1 NC_01 Net-_J1-Pad2_ Net-_J1-Pad3_ +3V3 Net-_J1-Pad5_ GND /MISO NC_02 GND Micro_SD_Card\nJ16 /RXD485 /RXD Conn_01x02_Male\nR6 /TXD Net-_Q2-Pad2_ 1k\nR9 Net-_J1-Pad3_ /MOSI 4K7\nR11 GND Net-_J1-Pad3_ 10K\nR1 Net-_J1-Pad5_ /SCK 4K7\nR5 GND Net-_J1-Pad5_ 10K\nR4 Net-_J1-Pad2_ /CS 4K7\nR7 GND Net-_J1-Pad2_ 10K\nR2 /TEMP +5V 4K7\nJ2 Net-_J2-Pad1_ Net-_C3-Pad1_ POWER\nC1 +5V GND CP1_Small\nC2 +3V3 GND CP1_Small\nC4 +5V GND CP1_Small\nJ3 GND Net-_J2-Pad1_ POWER\nJ8 Net-_J2-Pad1_ GND GND Jack-DC\nJ4 /ADDR1 /ADDR2 Screw_Terminal_01x02\nXA1 +5V +3V3 NC_03 NC_04 NC_05 NC_06 /SDA /SCL NC_07 NC_08 NC_09 /RXD /TXD /TEMP NC_10 /ADDR1 /ADDR2 NC_11 NC_12 NC_13 NC_14 /CS /MOSI /MISO /SCK GND GND NC_15 NC_16 Net-_C8-Pad1_ Arduino_Nano_Socket\n.end\n"
    },
    {
        "filename": "580.cir",
        "prompt": "Create a circuit with a dual battery configuration, represented by a component named \"Dual_battery\" with two nodes, \"NC_01\" and \"NC_02\", connected to its pads. The component \"U4\" is a net label connecting \"Net-_U4-Pad2_\" to both \"NC_01\" and \"NC_02\".",
        "content": ".title KiCad schematic\nU4 NC_01 Net-_U4-Pad2_ NC_02 Net-_U4-Pad2_ Dual_battery\n.end\n"
    },
    {
        "filename": "853.cir",
        "prompt": "Create a circuit with a boost converter (IS31LT3360) providing power to a chain of nine LEDs (D46-D54) in series, with a 47uH inductor (L5) and a 1uF capacitor (C15) forming the boost converter's core. A 0.1uF decoupling capacitor (C14) is connected between VCC and GND. A 0.22 Ohm resistor (R6) is placed between the capacitor (C15) and VCC. A 100uF capacitor (C1) provides bulk capacitance between VCC and GND. A PMEG4010EGWX diode (D45) is used for input protection. A 100 Ohm resistor (R1) is connected to a net named NC_01.",
        "content": ".title KiCad schematic\nU5 Net-_D45-Pad2_ GND Net-_R1-Pad1_ Net-_C15-Pad1_ VCC IS31LT3360\nL5 Net-_D45-Pad2_ Net-_C15-Pad2_ 47uH\nC15 Net-_C15-Pad1_ Net-_C15-Pad2_ 1uF\nC14 VCC GND 0.1uF\nR6 Net-_C15-Pad1_ VCC 0.22\nD46 Net-_D46-Pad1_ Net-_C15-Pad1_ LED\nD47 Net-_D47-Pad1_ Net-_D46-Pad1_ LED\nD48 Net-_D48-Pad1_ Net-_D47-Pad1_ LED\nD49 Net-_D49-Pad1_ Net-_D48-Pad1_ LED\nD50 Net-_D50-Pad1_ Net-_D49-Pad1_ LED\nD51 Net-_D51-Pad1_ Net-_D50-Pad1_ LED\nD52 Net-_D52-Pad1_ Net-_D51-Pad1_ LED\nD53 Net-_D53-Pad1_ Net-_D52-Pad1_ LED\nD54 Net-_D54-Pad1_ Net-_D53-Pad1_ LED\nD55 Net-_C15-Pad2_ Net-_D54-Pad1_ LED\nC1 VCC GND 100uF\nD45 VCC Net-_D45-Pad2_ PMEG4010EGWX\nR1 Net-_R1-Pad1_ NC_01 100\n.end\n"
    },
    {
        "filename": "1854.cir",
        "prompt": "Create a circuit with six identical, unnamed components (U15, U17, U19, U21, U23, U25), each with 8 unconnected pins and one pin (Pad3) connected to a common net (SC39-11). Additionally, include three 0.1\u00b5F capacitors (CN1, CN2, CN3) with all pins unconnected except for one each. The capacitors should not be connected to the U components or SC39-11.\n\n\n\n",
        "content": ".title KiCad schematic\nU15 NC_01 NC_02 Net-_U15-Pad3_ NC_03 NC_04 NC_05 NC_06 Net-_U15-Pad3_ NC_07 NC_08 SC39-11\nU17 NC_09 NC_10 Net-_U17-Pad3_ NC_11 NC_12 NC_13 NC_14 Net-_U17-Pad3_ NC_15 NC_16 SC39-11\nU19 NC_17 NC_18 Net-_U19-Pad3_ NC_19 NC_20 NC_21 NC_22 Net-_U19-Pad3_ NC_23 NC_24 SC39-11\nU21 NC_25 NC_26 Net-_U21-Pad3_ NC_27 NC_28 NC_29 NC_30 Net-_U21-Pad3_ NC_31 NC_32 SC39-11\nU23 NC_33 NC_34 Net-_U23-Pad3_ NC_35 NC_36 NC_37 NC_38 Net-_U23-Pad3_ NC_39 NC_40 SC39-11\nU25 NC_41 NC_42 Net-_U25-Pad3_ NC_43 NC_44 NC_45 NC_46 Net-_U25-Pad3_ NC_47 NC_48 SC39-11\nCN1 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 0.1\u00b5F\nCN2 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 0.1\u00b5F\nCN3 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 0.1\u00b5F\n.end\n"
    },
    {
        "filename": "1878.cir",
        "prompt": "Design a multi-output power supply that takes 220VAC input, steps it down with a transformer, rectifies the AC voltage using a bridge rectifier, filters it with a large capacitor, and then regulates it down to 3.3V, 5V, 9V, and 12V DC outputs using linear regulators (LM1117-3.3, LM7805, LM7809, and LM7812 respectively). Include appropriate input and output decoupling capacitors for each regulator. The 5V rail should be generated from both the 12V rail and the rectified AC voltage.",
        "content": ".title KiCad schematic\nJ1 /220_AC_Input/GND_in /220_AC_Input/220VAC 220VAC\nJ2 NC_01 /5V NC_02 /12V GNDREF Conn_01x05\nT1 /220_AC_Input/220VAC /220_AC_Input/GND_in Net-_D1-Pad4_ Net-_D1-Pad3_ Transformer_1P_1S\nD1 /12V/24V GNDREF Net-_D1-Pad3_ Net-_D1-Pad4_ D_Bridge_+-AA\nC1 /12V/24V GNDREF 1500uF\nU1 GNDREF /3.3V/3,3V /5V LM1117-3.3\nC2 /5V GNDREF 10uF\nC4 /3.3V/3,3V GNDREF 0,1uF\nC3 /3.3V/3,3V GNDREF 22uF\nU2 /12V /5V/GND /5V LM7805_TO220\nC6 /5V /5V/GND C\nC5 /12V /5V/GND C\nU3 /12V GNDREF /9V/9V LM7809\nC7 /12V GNDREF 0,1uF\nC8 /9V/9V GNDREF 0,1uF\nU4 /12V/24V GNDREF /12V LM7812\nC9 /12V/24V GNDREF 0,1uF\nC10 /12V GNDREF 0,1uF\n.end\n"
    },
    {
        "filename": "1783.cir",
        "prompt": "Create a circuit with a single, unnamed component (U1) having 11 pins. Pins 1 & 2 (NC_01, NC_02) and 3 & 8 (Net-_U1-Pad3_, NC_08) are connected together. Pins 4, 5, 6, and 7 (NC_03, NC_04, NC_05, NC_06) are not connected. Pin 11 (SC39-11) is also not connected to anything else in the netlist. The component type is unspecified.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 Net-_U1-Pad3_ NC_03 NC_04 NC_05 NC_06 Net-_U1-Pad3_ NC_07 NC_08 SC39-11\n.end\n"
    },
    {
        "filename": "1853.cir",
        "prompt": "Create a schematic for a 5x4 matrix keypad with row and column connections. The keypad consists of 20 pushbuttons arranged in a grid. Each button connects a row line to a column line when pressed. Include diodes in series with each pushbutton to prevent ghosting. Connect the rows to ROW0, ROW1, ROW2, ROW3, and ROW4. Connect the columns to COL0, COL1, COL2, COL3, COL4, COL5, COL6, COL7, COL8, COL9, COL10, COL11, COL12, COL14, COL15, and COL16. Include a microcontroller (ATXMEGA-A4U-EPAD) with power and reset pins connected. Provide a USB Type-C connector for power and data. Include decoupling capacitors (10uF and 0.1uF) for the microcontroller's power supply. Add pull-up resistors (5.1k\u03a9) on two of the data lines connected to the USB connector. Include a programming header (TC2030-IDC) for the microcontroller. Include a voltage regulator (MIC550X) to provide +5V from the USB power. Some columns are not fully populated.",
        "content": ".title KiCad schematic\nSW1 Net-_D1-Pad2_ /COL0 SW_PUSH\nD1 /ROW0 Net-_D1-Pad2_ D\nSW2 Net-_D2-Pad2_ /COL1 SW_PUSH\nD2 /ROW0 Net-_D2-Pad2_ D\nSW3 Net-_D3-Pad2_ /COL2 SW_PUSH\nD3 /ROW0 Net-_D3-Pad2_ D\nSW4 Net-_D4-Pad2_ /COL3 SW_PUSH\nD4 /ROW0 Net-_D4-Pad2_ D\nSW5 Net-_D5-Pad2_ /COL4 SW_PUSH\nD5 /ROW0 Net-_D5-Pad2_ D\nSW6 Net-_D6-Pad2_ /COL5 SW_PUSH\nD6 /ROW0 Net-_D6-Pad2_ D\nSW7 Net-_D7-Pad2_ /COL6 SW_PUSH\nD7 /ROW0 Net-_D7-Pad2_ D\nSW8 Net-_D8-Pad2_ /COL7 SW_PUSH\nD8 /ROW0 Net-_D8-Pad2_ D\nSW9 Net-_D9-Pad2_ /COL8 SW_PUSH\nD9 /ROW0 Net-_D9-Pad2_ D\nSW10 Net-_D10-Pad2_ /COL9 SW_PUSH\nD10 /ROW0 Net-_D10-Pad2_ D\nSW11 Net-_D11-Pad2_ /COL10 SW_PUSH\nD11 /ROW0 Net-_D11-Pad2_ D\nSW12 Net-_D12-Pad2_ /COL11 SW_PUSH\nD12 /ROW0 Net-_D12-Pad2_ D\nSW13 Net-_D13-Pad2_ /COL12 SW_PUSH\nD13 /ROW0 Net-_D13-Pad2_ D\nSW14 Net-_D14-Pad2_ NC_01 SW_PUSH\nD14 /ROW0 Net-_D14-Pad2_ D\nSW15 Net-_D15-Pad2_ /COL14 SW_PUSH\nD15 /ROW0 Net-_D15-Pad2_ D\nSW16 Net-_D16-Pad2_ /COL15 SW_PUSH\nD16 /ROW0 Net-_D16-Pad2_ D\nSW17 Net-_D17-Pad2_ /COL16 SW_PUSH\nD17 /ROW0 Net-_D17-Pad2_ D\nSW18 Net-_D18-Pad2_ /COL17 SW_PUSH\nD18 /ROW0 Net-_D18-Pad2_ D\nSW21 Net-_D19-Pad2_ /COL0 SW_PUSH\nD19 /ROW1 Net-_D19-Pad2_ D\nSW22 Net-_D20-Pad2_ /COL1 SW_PUSH\nD20 /ROW1 Net-_D20-Pad2_ D\nSW23 Net-_D21-Pad2_ /COL2 SW_PUSH\nD21 /ROW1 Net-_D21-Pad2_ D\nSW24 Net-_D22-Pad2_ /COL3 SW_PUSH\nD22 /ROW1 Net-_D22-Pad2_ D\nSW25 Net-_D23-Pad2_ /COL4 SW_PUSH\nD23 /ROW1 Net-_D23-Pad2_ D\nSW26 Net-_D24-Pad2_ /COL5 SW_PUSH\nD24 /ROW1 Net-_D24-Pad2_ D\nSW27 Net-_D25-Pad2_ /COL6 SW_PUSH\nD25 /ROW1 Net-_D25-Pad2_ D\nSW28 Net-_D26-Pad2_ /COL7 SW_PUSH\nD26 /ROW1 Net-_D26-Pad2_ D\nSW29 Net-_D27-Pad2_ /COL8 SW_PUSH\nD27 /ROW1 Net-_D27-Pad2_ D\nSW30 Net-_D28-Pad2_ /COL9 SW_PUSH\nD28 /ROW1 Net-_D28-Pad2_ D\nSW31 Net-_D29-Pad2_ /COL10 SW_PUSH\nD29 /ROW1 Net-_D29-Pad2_ D\nSW32 Net-_D30-Pad2_ /COL11 SW_PUSH\nD30 /ROW1 Net-_D30-Pad2_ D\nSW33 Net-_D31-Pad2_ /COL12 SW_PUSH\nD31 /ROW1 Net-_D31-Pad2_ D\nSW34 Net-_D32-Pad2_ /COL14 SW_PUSH\nD32 /ROW1 Net-_D32-Pad2_ D\nSW35 Net-_D33-Pad2_ /COL15 SW_PUSH\nD33 /ROW1 Net-_D33-Pad2_ D\nSW36 Net-_D34-Pad2_ /COL16 SW_PUSH\nD34 /ROW1 Net-_D34-Pad2_ D\nSW38 Net-_D36-Pad2_ /COL0 SW_PUSH\nD36 /ROW2 Net-_D36-Pad2_ D\nSW39 Net-_D37-Pad2_ /COL1 SW_PUSH\nD37 /ROW2 Net-_D37-Pad2_ D\nSW40 Net-_D38-Pad2_ /COL2 SW_PUSH\nD38 /ROW2 Net-_D38-Pad2_ D\nSW41 Net-_D39-Pad2_ /COL3 SW_PUSH\nD39 /ROW2 Net-_D39-Pad2_ D\nSW42 Net-_D40-Pad2_ /COL4 SW_PUSH\nD40 /ROW2 Net-_D40-Pad2_ D\nSW43 Net-_D41-Pad2_ /COL5 SW_PUSH\nD41 /ROW2 Net-_D41-Pad2_ D\nSW44 Net-_D42-Pad2_ /COL6 SW_PUSH\nD42 /ROW2 Net-_D42-Pad2_ D\nSW45 Net-_D43-Pad2_ /COL7 SW_PUSH\nD43 /ROW2 Net-_D43-Pad2_ D\nSW46 Net-_D44-Pad2_ /COL8 SW_PUSH\nD44 /ROW2 Net-_D44-Pad2_ D\nSW47 Net-_D45-Pad2_ /COL9 SW_PUSH\nD45 /ROW2 Net-_D45-Pad2_ D\nSW48 Net-_D46-Pad2_ /COL10 SW_PUSH\nD46 /ROW2 Net-_D46-Pad2_ D\nSW49 Net-_D47-Pad2_ /COL11 SW_PUSH\nD47 /ROW2 Net-_D47-Pad2_ D\nSW50 Net-_D48-Pad2_ /COL12 SW_PUSH\nD48 /ROW2 Net-_D48-Pad2_ D\nSW51 Net-_D49-Pad2_ /COL14 SW_PUSH\nD49 /ROW2 Net-_D49-Pad2_ D\nSW52 Net-_D50-Pad2_ /COL16 SW_PUSH\nD50 /ROW2 Net-_D50-Pad2_ D\nSW54 Net-_D52-Pad2_ /COL0 SW_PUSH\nD52 /ROW3 Net-_D52-Pad2_ D\nSW55 Net-_D53-Pad2_ /COL1 SW_PUSH\nD53 /ROW3 Net-_D53-Pad2_ D\nSW56 Net-_D54-Pad2_ /COL2 SW_PUSH\nD54 /ROW3 Net-_D54-Pad2_ D\nSW57 Net-_D55-Pad2_ /COL3 SW_PUSH\nD55 /ROW3 Net-_D55-Pad2_ D\nSW58 Net-_D56-Pad2_ /COL4 SW_PUSH\nD56 /ROW3 Net-_D56-Pad2_ D\nSW59 Net-_D57-Pad2_ /COL5 SW_PUSH\nD57 /ROW3 Net-_D57-Pad2_ D\nSW60 Net-_D58-Pad2_ /COL6 SW_PUSH\nD58 /ROW3 Net-_D58-Pad2_ D\nSW61 Net-_D59-Pad2_ /COL7 SW_PUSH\nD59 /ROW3 Net-_D59-Pad2_ D\nSW62 Net-_D60-Pad2_ /COL8 SW_PUSH\nD60 /ROW3 Net-_D60-Pad2_ D\nSW63 Net-_D61-Pad2_ /COL9 SW_PUSH\nD61 /ROW3 Net-_D61-Pad2_ D\nSW64 Net-_D62-Pad2_ /COL10 SW_PUSH\nD62 /ROW3 Net-_D62-Pad2_ D\nSW65 Net-_D63-Pad2_ /COL11 SW_PUSH\nD63 /ROW3 Net-_D63-Pad2_ D\nSW66 Net-_D64-Pad2_ /COL12 SW_PUSH\nD64 /ROW3 Net-_D64-Pad2_ D\nSW67 Net-_D65-Pad2_ /COL15 SW_PUSH\nD65 /ROW3 Net-_D65-Pad2_ D\nSW68 Net-_D66-Pad2_ /COL16 SW_PUSH\nD66 /ROW3 Net-_D66-Pad2_ D\nSW70 Net-_D68-Pad2_ /COL0 SW_PUSH\nD68 /ROW4 Net-_D68-Pad2_ D\nSW71 Net-_D69-Pad2_ /COL1 SW_PUSH\nD69 /ROW4 Net-_D69-Pad2_ D\nSW72 Net-_D70-Pad2_ /COL2 SW_PUSH\nD70 /ROW4 Net-_D70-Pad2_ D\nSW73 Net-_D71-Pad2_ /COL3 SW_PUSH\nD71 /ROW4 Net-_D71-Pad2_ D\nSW74 Net-_D72-Pad2_ /COL4 SW_PUSH\nD72 /ROW4 Net-_D72-Pad2_ D\nSW75 Net-_D73-Pad2_ /COL5 SW_PUSH\nD73 /ROW4 Net-_D73-Pad2_ D\nSW76 Net-_D74-Pad2_ /COL7 SW_PUSH\nD74 /ROW4 Net-_D74-Pad2_ D\nSW77 Net-_D75-Pad2_ /COL8 SW_PUSH\nD75 /ROW4 Net-_D75-Pad2_ D\nSW78 Net-_D76-Pad2_ /COL10 SW_PUSH\nD76 /ROW4 Net-_D76-Pad2_ D\nSW79 Net-_D77-Pad2_ /COL12 SW_PUSH\nD77 /ROW4 Net-_D77-Pad2_ D\nSW80 Net-_D78-Pad2_ /COL15 SW_PUSH\nD78 /ROW4 Net-_D78-Pad2_ D\nSW81 Net-_D79-Pad2_ /COL16 SW_PUSH\nD79 /ROW4 Net-_D79-Pad2_ D\nU2 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 GND VCC NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 GND VCC NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 Net-_J1-PadA7_ Net-_J1-PadA6_ NC_23 NC_24 GND VCC NC_25 NC_26 /PDI /RST NC_27 NC_28 GND VCC NC_29 NC_30 NC_31 NC_32 NC_33 GND ATXMEGA-A4U-EPAD\nJ1 GND +5V Net-_J1-PadA5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_34 +5V GND GND +5V Net-_J1-PadB5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_35 +5V GND GND USB_Type_C_2.0_Receptacle\nU1 +5V GND +5V NC_36 VCC MIC550X\nP1 /PDI VCC NC_37 NC_38 /RST GND TC2030-IDC\nR1 Net-_J1-PadB5_ GND 5.1\nR2 Net-_J1-PadA5_ GND 5.1\nC1 VCC GND 10uf\nC2 VCC GND 0.1uf\nC3 VCC GND 0.1uf\nC4 VCC GND 0.1uf\nC5 VCC GND 0.1uf\nSW19 Net-_D17-Pad2_ /COL16 SW_PUSH\nSW20 Net-_D16-Pad2_ /COL15 SW_PUSH\nSW83 Net-_D74-Pad2_ /COL7 SW_PUSH\nSW84 Net-_D75-Pad2_ /COL8 SW_PUSH\nD80 /ROW4 Net-_D80-Pad2_ D\nSW82 Net-_D80-Pad2_ /COL17 SW_PUSH\nD67 /ROW3 Net-_D67-Pad2_ D\nSW69 Net-_D67-Pad2_ /COL17 SW_PUSH\nD51 /ROW2 Net-_D51-Pad2_ D\nSW53 Net-_D51-Pad2_ /COL17 SW_PUSH\nD35 /ROW1 Net-_D35-Pad2_ D\nSW37 Net-_D35-Pad2_ /COL17 SW_PUSH\n.end\n"
    },
    {
        "filename": "879.cir",
        "prompt": "Design a circuit featuring an A4988 stepper motor driver module, powered by +12V. The driver's enable pin (/X-EN) is controlled by a pull-up resistor to VCC. A connector (J1) provides power inputs (VCC and GND) and potentially other control signals. Another connector (J2) outputs signals to a stepper motor (X-MOT). Include pull-down resistor to GND for one of the input signals.",
        "content": ".title KiCad schematic\nU1 /X-EN Net-_J1-Pad1_ Net-_J1-Pad3_ Net-_J1-Pad5_ Net-_U1-Pad5_ Net-_U1-Pad5_ NC_01 NC_02 GND VCC Net-_J2-Pad4_ Net-_J2-Pad3_ Net-_J2-Pad2_ Net-_J2-Pad1_ GND +12V A4988_MODULE\nR2 VCC /X-EN R103,0805\nR1 GND Net-_J1-Pad1_ R104,0805\nJ1 Net-_J1-Pad1_ VCC Net-_J1-Pad3_ VCC Net-_J1-Pad5_ VCC Conn_02x03_Odd_Even\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ X-MOT\n.end\n"
    },
    {
        "filename": "401.cir",
        "prompt": "Design a mixed-signal circuit board featuring an ATXMEGA128A3 microcontroller controlling an OLED display, audio input selection, volume control, and power management. The board includes:\n\n*   **Microcontroller:** ATXMEGA128A3-A with associated decoupling capacitors and programming interface (PDI).\n*   **OLED Display:** Driven by the microcontroller via I2C (SDA, SCL) and control signals (OLED-E/RD#, OLED-R/W#, OLED-D/C#, OLED-RES#, OLED-CS#) with data lines OLED-D0 to OLED-D7.\n*   **Audio Input Selection:** A multiplexer (LTV-827) selects between multiple audio inputs (Select-In1, Select-In2, Select-In3, Select-TapeLoop, Select-InTape) controlled by the microcontroller.\n*   **Volume Control:** A digital potentiometer (controlled via I2C - /Vol_CS, /Vol_SCLK, /Vol_SDI) adjusts the audio volume.\n*   **Power Management:** Includes a 3.3V regulator (L78L33ACU) with input and output filtering (C8, C9, C12, C15). Separate +5V rail for volume control. Power control switch (P1) with LED indicator.\n*   **Current Sensing:** An instrumentation amplifier (INA169) monitors current with a sense resistor (R6).\n*   **Rotary Encoders:** Two rotary encoders (ROT1, ROT2) provide user input, connected to microcontroller interrupt pins.\n*   **LED Indicators:** LEDs for power (LED_Power) and potentially other status indications (D1, D2).\n*   **Isolation:** Digital isolators (ISO1541, ISO7241) for communication.\n*   **Connectors:** Multiple connectors (P1-P9, P5) for power, audio inputs, programming, and display.\n*   **Additional Filtering:** Various capacitors (C1, C3-C7, C10, C11, C13, C14, C16-C24) for decoupling and filtering.\n*   **Pull-up Resistors:** Pull-up resistors (R8, R9, R10, R11, R12) for I2C and other signals.\n*   **Resistors:** Various resistors (R1, R2, R3, R4, R5, R7, R13) for current limiting, voltage division, and pull-up/down.\n*   **Inductors:** Inductors (L1, L2) for filtering.\n\n\n\n",
        "content": ".title KiCad schematic\nP5 /CR_GND Net-_P5-Pad2_ Net-_P5-Pad3_ /CR_VDD CurrentSense\nP2 Net-_P2-Pad1_ Net-_P2-Pad2_ PowerAmpMute\nP3 Net-_P3-Pad1_ Net-_P3-Pad2_ SPowerAmpMute\nP6 GND GND Select-TapeLoop Select-In3 Select-InTape Select-In2 NC_01 Select-In1 VDD VDD InputSelect\nP7 GNDD GNDD /Vol_CS /Vol_SCLK /Vol_SDI NC_02 +5VD +5VD VolumeCtrl\nC8 +3V3 GND 10u\nC9 +3V3 GND 100n\nL1 Net-_C2-Pad1_ +3V3 10u\nL2 +3V3 Net-_C10-Pad1_ L_Small\nC10 Net-_C10-Pad1_ GND 100n\nC11 Net-_C10-Pad1_ GND 10u\nU1 Net-_C2-Pad1_ GND GND GND GND VoltageSense L78L33ACU\nC2 Net-_C2-Pad1_ GND 100n\nC1 VoltageSense GND 100u\nR8 +3V3 PDI_Clk 10k\nP4 PDI_Data +3V3 NC_03 NC_04 PDI_Clk GND PDI\nR9 +3V3 SDA 10k\nR10 +3V3 SCL 10k\nU5 +3V3 SDA SCL GND /CR_GND Net-_P5-Pad2_ Net-_P5-Pad3_ /CR_VDD ISO1541\nU4 +3V3 GND VolCtrlSelect MOSI SCK NC_05 NC_06 GND GNDD NC_07 NC_08 /Vol_SCLK /Vol_SDI /Vol_CS GNDD +5VD ISO7241\nC13 GNDD +5VD 100n\nC12 GND +3V3 100n\nR11 /CR_VDD Net-_P5-Pad3_ 10k\nR12 /CR_VDD Net-_P5-Pad2_ 10k\nU3 Net-_R2-Pad2_ GND Net-_R3-Pad2_ GND Net-_P3-Pad1_ Net-_P3-Pad2_ Net-_P2-Pad1_ Net-_P2-Pad2_ LTV-827\nR2 Mute Net-_R2-Pad2_ 420\nR3 MuteS Net-_R3-Pad2_ 420\nU2 CurrentSense GND VDD VoltageSense +3V3 INA169\nR1 VDD VoltageSense 1\nR6 CurrentSense GND 1k\nC3 CurrentSense GND 100n\nD1 GND Net-_D1-Pad2_ LED\nD2 GND Net-_D2-Pad2_ LED\nR5 +3V3 Net-_D1-Pad2_ 1k\nR7 LED Net-_D2-Pad2_ 1k\nROT1 ENC1_Switch ENC1_A GND ENC1_B GND ROTARY-ENCODER\nROT2 ENC2_Switch ENC2_A GND ENC2_B GND ROTARY-ENCODER\nC6 +3V3 GND 10u\nC7 +3V3 GND 100n\nC4 +3V3 GND 10u\nC5 +3V3 GND 100n\nP1 GND Switch_Power GND Net-_P1-Pad4_ PowerControl\nR4 Net-_P1-Pad4_ LED_Power 1k\nP8 GND VDD Power\nC15 GND +3V3 100n\nC14 /CR_VDD /CR_GND 100n\nIC2 NC_09 Switch_Power LED_Power NC_10 LED NC_11 OLED-E/RD# OLED-R/W# OLED-D/C# OLED-RES# OLED-CS# NC_12 NC_13 GND +3V3 SDA SCL ENC2_Switch ENC2_A ENC2_B ENC1_Switch ENC1_A ENC1_B GND +3V3 OLED-D0 OLED-D1 OLED-D2 OLED-D3 OLED-D4 OLED-D5 OLED-D6 OLED-D7 GND +3V3 Mute MuteS NC_14 VolCtrlSelect NC_15 MOSI NC_16 SCK GND +3V3 Select-In1 Select-In2 Select-In3 Select-TapeLoop Select-InTape NC_17 GND +3V3 NC_18 NC_19 PDI_Data PDI_Clk NC_20 NC_21 GND Net-_C10-Pad1_ NC_22 VoltageSense CurrentSense ATXMEGA128A3-A\nC16 GND +3V3 100n\nC19 +3V3 GND 10u\nC20 +3V3 GND 100n\nC17 +3V3 GND 10u\nC18 +3V3 GND 100n\nP9 GND VDD Net-_C22-Pad1_ Net-_P9-Pad4_ OLED-D7 OLED-D6 OLED-D5 OLED-D4 OLED-D3 OLED-D2 OLED-D1 OLED-D0 OLED-E/RD# OLED-R/W# OLED-D/C# OLED-RES# OLED-CS# NC_23 +3V3 +3V3 +3V3 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 GND Net-_C24-Pad1_ Display\nC21 VDD GND 10u\nC22 Net-_C22-Pad1_ GND 10u\nR13 Net-_P9-Pad4_ GND 1M\nC23 +3V3 GND 1u\nC24 Net-_C24-Pad1_ GND 1u\n.end\n"
    },
    {
        "filename": "333.cir",
        "prompt": "Create a SPICE netlist for a DDR3 DRAM interface circuit, including decoupling capacitors for power rails (PP_DRAM, DRAM_VREF, PP_VDD_HIGH_CAP), termination resistors (R304, R306, R301), clock termination resistor (R305), DRAM control signals (/DRAM_RAS, /DRAM_CAS, /DRAM_WE, /DRAM_CKE, /DRAM_CS, /DRAM_ODT, /DRAM_CK, /~DRAM_CK, /DRAM_LDQS, /~DRAM_LDQS, /DRAM_UDQS, /~DRAM_UDQS), address lines (/DRAM_A0 - /DRAM_A14), data lines (/DRAM_DQ0 - /DRAM_DQ15), data strobe lines (/DRAM_UDQS, /~DRAM_UDQS, /DRAM_LDQS, /~DRAM_LDQS), bank address lines (/DRAM_BA0, /DRAM_BA1, /DRAM_BA2), and a DRAM reset signal (/~DRAM_RESET). Include two DRAM chips (U301 and U201) with specific pin mappings and component values for decoupling capacitors (0.22uF, 10uF, 22uF, 2.2pF). Add test points for key signals (/DRAM_A0, /DRAM_CK, /~DRAM_CK, /DRAM_DQ0, COM). Specify the DRAM chips as MT41K256M16-107 and MCIMX6Y2DVM. Include a resistor connected to Net-_R302-Pad1_ with a value of 240 ohms.",
        "content": ".title KiCad schematic\nC321 PP_DRAM COM 0.22u\nC319 PP_DRAM COM 0.22u\nC317 PP_DRAM COM 0.22u\nC322 PP_DRAM COM 0.22u\nC320 PP_DRAM COM 0.22u\nC318 PP_DRAM COM 0.22u\nC323 PP_DRAM COM 10u\nR304 PP_DRAM DRAM_VREF 1.5k\nR306 DRAM_VREF COM 1.5k\nC324 PP_DRAM DRAM_VREF 0.22u\nC330 DRAM_VREF COM 0.22u\nC325 PP_DRAM COM 10u\nC304 DRAM_VREF COM 0.22u\nC303 PP_VDD_HIGH_CAP COM 0.22u\nR303 /~DRAM_RESET COM 10k\nR302 Net-_R302-Pad1_ COM 240\nU301 PP_DRAM /DRAM_DQ13 /DRAM_DQ15 /DRAM_DQ12 PP_DRAM COM COM PP_DRAM COM /~DRAM_UDQS /DRAM_DQ14 COM PP_DRAM /DRAM_DQ11 /DRAM_DQ9 /DRAM_UDQS /DRAM_DQ10 PP_DRAM COM PP_DRAM /DRAM_UDM /DRAM_DQ8 COM PP_DRAM COM COM /DRAM_DQ0 /DRAM_LDM COM PP_DRAM PP_DRAM /DRAM_DQ2 /DRAM_LDQS /DRAM_DQ1 /DRAM_DQ3 COM COM /DRAM_DQ6 /~DRAM_LDQS PP_DRAM COM COM DRAM_VREF PP_DRAM /DRAM_DQ4 /DRAM_DQ7 /DRAM_DQ5 PP_DRAM COM /~DRAM_RAS /DRAM_CK COM /DRAM_ODT PP_DRAM /~DRAM_CAS /~DRAM_CK PP_DRAM /DRAM_CKE /~DRAM_CS /~DRAM_WE /DRAM_A10 Net-_R301-Pad1_ COM /DRAM_BA0 /DRAM_BA2 DRAM_VREF COM PP_DRAM /DRAM_A3 /DRAM_A0 /DRAM_A12 /DRAM_BA1 PP_DRAM COM /DRAM_A5 /DRAM_A2 /DRAM_A1 /DRAM_A4 COM PP_DRAM /DRAM_A7 /DRAM_A9 /DRAM_A11 /DRAM_A6 PP_DRAM COM /~DRAM_RESET /DRAM_A13 /DRAM_A14 /DRAM_A8 COM MT41K256M16-107\nU201 NC_01 /DRAM_A14 /DRAM_A6 /~DRAM_RESET PP_DRAM /DRAM_BA1 /DRAM_A1 /DRAM_A13 /DRAM_A7 NC_02 PP_DRAM /~DRAM_WE /~DRAM_CAS NC_03 /DRAM_A8 PP_DRAM /DRAM_A2 /DRAM_BA2 /DRAM_A11 /DRAM_A4 NC_04 PP_DRAM /DRAM_A5 /DRAM_A9 /DRAM_A12 /DRAM_A0 PP_DRAM /DRAM_BA0 /DRAM_A3 /DRAM_CKE /DRAM_A10 /~DRAM_RAS PP_DRAM /DRAM_ODT /~DRAM_CS Net-_R302-Pad1_ PP_VDD_HIGH_CAP /DRAM_CK /~DRAM_CK /DRAM_DQ13 DRAM_VREF /DRAM_DQ12 /DRAM_LDQS /~DRAM_LDQS /DRAM_DQ15 /DRAM_DQ14 /DRAM_DQ11 /DRAM_UDQS /~DRAM_UDQS /DRAM_UDM /DRAM_DQ0 /DRAM_DQ6 /DRAM_DQ2 /DRAM_LDM /DRAM_DQ5 /DRAM_DQ8 /DRAM_DQ9 /DRAM_DQ7 /DRAM_DQ10 /DRAM_DQ1 /DRAM_DQ3 /DRAM_DQ4 MCIMX6Y2DVM\nR301 Net-_R301-Pad1_ COM 240\nC302 DRAM_VREF COM 0.22u\nC301 DRAM_VREF COM 0.22u\nC310 PP_DRAM COM 0.22u\nC308 PP_DRAM COM 0.22u\nC306 PP_DRAM COM 0.22u\nC309 PP_DRAM COM 0.22u\nC307 PP_DRAM COM 0.22u\nC305 PP_DRAM COM 22u\nR305 /DRAM_CK /~DRAM_CK 470\nC326 /DRAM_LDQS /~DRAM_LDQS 2.2p\nC327 /DRAM_LDQS /~DRAM_LDQS 2.2p\nC328 /DRAM_UDQS /~DRAM_UDQS 2.2p\nC329 /DRAM_UDQS /~DRAM_UDQS 2.2p\nTP302 /DRAM_A0 A0\nTP301 /DRAM_A0 A0\nTP309 /DRAM_DQ0 DQ0\nTP308 /DRAM_DQ0 DQ0\nTP304 /DRAM_CK CK\nTP303 /DRAM_CK CK\nTP306 /~DRAM_CK ~CK\nTP305 /~DRAM_CK ~CK\nTP310 COM GND\nTP312 COM GND\nTP311 COM GND\nTP307 COM GND\nC315 PP_DRAM COM 0.22u\nC313 PP_DRAM COM 0.22u\nC311 PP_DRAM COM 0.22u\nC314 PP_DRAM COM 0.22u\nC312 PP_DRAM COM 0.22u\nC316 PP_DRAM COM 0.22u\n.end\n"
    },
    {
        "filename": "985.cir",
        "prompt": "Design a circuit featuring an RFM95W-868S2 LoRa module connected to a microcontroller via a SPI interface and a power supply. The circuit includes three connectors: a 7-pin male connector (J1) for the SPI interface (/MOSI, MISO, SCK, NSS, DIO0, RESET, GND), a 6-pin male connector (J2) for power (VCC, GND) and potentially other control signals, and a single-pin male connector (J3) for an antenna connection. The RFM95W module is connected to ground and VCC.",
        "content": ".title KiCad schematic\nU1 GND Net-_J1-Pad1_ /MOSI Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ GND Net-_J3-Pad1_ GND Net-_J2-Pad1_ Net-_J2-Pad2_ VCC Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ RFM95W-868S2\nJ3 Net-_J3-Pad1_ Conn_01x01_Male\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ VCC Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Conn_01x06_Male\nJ1 Net-_J1-Pad1_ /MOSI Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ GND Conn_01x07_Male\n.end\n"
    },
    {
        "filename": "1392.cir",
        "prompt": "Design a DC power supply circuit that steps down a 24VDC input to a lower DC voltage. The circuit should include a transformer with a 1 primary to 1 secondary winding ratio, a full-bridge rectifier using a diode (D1), and a large electrolytic capacitor (1500uF) for filtering. Include appropriate ground connections.",
        "content": ".title KiCad schematic\nT1 NC_01 NC_02 Net-_D1-Pad4_ Net-_D1-Pad3_ Transformer_1P_1S\nD1 /24VDC /GND_Out Net-_D1-Pad3_ Net-_D1-Pad4_ D_Bridge_+-AA\nC1 /24VDC /GND_Out 1500uF\n.end\n"
    },
    {
        "filename": "628.cir",
        "prompt": "Create a circuit featuring an nRF24L01+ wireless transceiver module (U1) and a PCA9674 I2C expander (U2). The nRF24L01+ requires supporting components like a crystal oscillator (Y1 with 18pF capacitors C4 & C5), a balun (T1), and decoupling capacitors (C6, C7, C2, C3). Include pull-up resistors (R1, R2, R3, R4, R5) for the nRF24L01+'s IREF and interrupt lines, and the PCA9674's address lines. Provide connectors (J1, J2, P1, P2) for power (VCC, GND), antenna (RF), and expansion/testing (various ALT signals and ADx signals). Include mounting holes (MH1-MH4) and a bonus row (J7). Add test points (W1-W24) for key signals. The circuit should be designed for KiCad.",
        "content": ".title KiCad schematic\nJ2 NC_01 NC_02 NC_03 /INT NC_04 NC_05 NC_06 NC_07 /CE_ALT1 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 /CE_ALT2 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 /MOSI_ALT1 NC_27 /SCK_ALT1 NC_28 /INT_ALT1 NC_29 NC_30 NC_31 /MISO_ALT1 /I2C0_SDA /I2C0_SCL NEIGHBOR2\nJ1 GND VCC NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 /CSN_ALT2 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 /INT_ALT2 /CSN_ALT1 /SCK /MOSI /MISO NEIGHBOR1\nJ7 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 BONUS_ROW\nMH3 GND MOUNTING_HOLE\nMH4 GND MOUNTING_HOLE\nMH1 GND MOUNTING_HOLE\nMH2 GND MOUNTING_HOLE\nU1 /CE /CSN /SCK /MOSI /MISO /IRQ VCC GND /XC2 /XC1 /VDD_PA /ANT1 /ANT2 GND VCC /IREF GND VCC /DVDD GND nRF24L01+\nP1 /RF GND RP-SMA\nY1 /XC2 /XC1 XTAL\nC4 /XC2 GND 18pF\nC5 /XC1 GND 18pF\nR1 GND /IREF 22.0k\nT1 /RF GND /ANT2 /ANT1 /VDD_PA BALUN\nC3 /VDD_PA GND 2.2nF\nC2 /DVDD GND 33nF\nC6 VCC GND 10nF\nC7 VCC GND 1nF\nU2 /AD0 /AD1 /AD2 /P0 /P1 /P2 /P3 GND /P4 /IRQ /CSN /CE /INT /I2C0_SCL /I2C0_SDA VCC PCA9674\nR2 VCC /INT 10k\nP2 GND VCC GND /P0 GND /P1 GND /P2 GND /P3 GND /P4 EXPANSION\nC1 VCC GND 33nF\nR4 /AD1 GND 10k\nR3 /AD2 GND 10k\nR5 /AD0 GND 10k\nW15 /SCK_ALT1 /SCK TEST\nW18 /MOSI_ALT1 /MOSI TEST\nW21 /MISO_ALT1 /MISO TEST\nW23 /CSN_ALT2 /CSN TEST\nW20 /CSN_ALT1 /CSN TEST\nW17 /CE_ALT2 /CE TEST\nW14 /CE_ALT1 /CE TEST\nW13 /INT_ALT1 /INT TEST\nW16 /INT_ALT2 /INT TEST\nW19 /INT /IRQ TEST\nW22 /INT_ALT1 /IRQ TEST\nW24 /INT_ALT2 /IRQ TEST\nW1 VCC /AD2 TEST\nW4 /I2C0_SDA /AD2 TEST\nW7 /I2C0_SCL /AD2 TEST\nW10 GND /AD2 TEST\nW2 VCC /AD1 TEST\nW5 /I2C0_SDA /AD1 TEST\nW8 /I2C0_SCL /AD1 TEST\nW11 GND /AD1 TEST\nW3 VCC /AD0 TEST\nW6 /I2C0_SDA /AD0 TEST\nW9 /I2C0_SCL /AD0 TEST\nW12 GND /AD0 TEST\n.end\n"
    },
    {
        "filename": "638.cir",
        "prompt": "Design a digital logic circuit with the following specifications: It consists of a pulse generator driving a series of NAND and NOT gates. The pulse generator (V3) outputs a 3.3V square wave with a period of 10m seconds, alternating between 0V and 3.3V. The circuit includes two input signals held at 3.3V (V1 and V2). The core logic utilizes multiple 3-input and 2-input NAND gates (X1, X2, X3, X4, X6, X7, X8, X9) and NOT gates (X5, X10). The circuit is powered by a 3.3V supply (V4) and includes pull-up resistors (R1, R2) of 10M\u03a9 to ground on specific nodes (5 and 6). Simulate the circuit for 50m seconds with a timestep of 0.25m seconds to observe the output waveforms.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Downloads/kicad-simulation-examples-master/libs/spice_models.lib\"\nX3 Net-_X1-PadOut_ Net-_X3-PadB_ q12 4 NAND\nX1 6 1 Net-_X1-PadC_ Net-_X1-PadOut_ 4 NAND3\nX2 Net-_X1-PadC_ 3 5 Net-_X2-PadOut_ 4 NAND3\nX4 q12 Net-_X2-PadOut_ Net-_X3-PadB_ 4 NAND\nX6 q12 Net-_X5-PadOut_ Net-_X6-PadOut_ 4 NAND\nX7 Net-_X5-PadOut_ Net-_X3-PadB_ Net-_X7-PadOut_ 4 NAND\nX9 Net-_X6-PadOut_ 6 5 4 NAND\nX8 5 Net-_X7-PadOut_ 6 4 NAND\nX5 Net-_X1-PadC_ Net-_X5-PadOut_ 4 NOT\nR1 GND 5 10meg\nR2 GND 6 10meg\nV2 1 GND dc 3.3\nV1 3 GND dc 3.3\nV3 2 GND dc 0 pwl(0 0 5m 0 5.005m 3.3 10m 3.3 10.005m 0 15m 0 15.005m 3.3 20m 3.3 20.005m 0 25m 0 25.005m 3.3 30m 3.3 30.005m 0 35m 0 35.005m 3.3 40m 3.3 40.005m 0 45m 0 45.005m 3.3 50m 3.3)\nV4 4 GND dc 3.3\nX10 2 Net-_X1-PadC_ 4 NOT\n.tran .25m 50m\n.end\n"
    },
    {
        "filename": "794.cir",
        "prompt": "Create a schematic representing a 65C22 Serial Input/Output Port (SIO) chip in a 40-pin PDIP package, with all pins labeled as \"NC_01\" through \"NC_40\". The chip's model is \"W65C22S_PDIP\". No connections or components are present beyond the chip itself.\n\n\n\n",
        "content": ".title KiCad schematic\nU901 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 W65C22S_PDIP\n.end\n"
    },
    {
        "filename": "523.cir",
        "prompt": "Design a circuit featuring an RFM95W-915S2 LoRa module (U6) and a Micro SD card detection interface (J2). The RFM95W has 16 pins connected to netlist nodes NC_01 through NC_16. The Micro SD card detection interface has 10 pins connected to netlist nodes NC_17 through NC_26. The circuit should represent the basic connections for these two components without any additional active components or complex circuitry. Focus on simply mapping the component pins to the specified netlist nodes.",
        "content": ".title KiCad schematic\nU6 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 RFM95W-915S2\nJ2 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 Micro_SD_Card_Det\n.end\n"
    },
    {
        "filename": "1413.cir",
        "prompt": "Create a schematic for a matrix keypad with the following specifications:\n\n*   **Key Matrix Size:** 8x6 (8 columns, 6 rows) - though the netlist suggests some rows are duplicated or incomplete.\n*   **Key Switches:** Use KEYSW components to represent the physical key switches. Each key connects a column line to a row line.\n*   **Diodes:** Each key switch has a diode (labeled 'D') in series with it, oriented to prevent ghosting (cathode connected to the row line).\n*   **Microcontroller Connections:** The column lines are connected to digital input pins on a microcontroller (ATXMEGA-A4U and Teensy2.0++ are present). The row lines are also connected to digital input/output pins on the microcontroller.\n*   **Power and Ground:** Include connections for +5V and GND.\n*   **USB Connection:** Include a USB Type-C connector for power and potentially data.\n*   **Voltage Regulation:** Include voltage regulators (MIC550X) to provide a stable +5V supply.\n*   **Pull-up Resistors:** Include 5.1k pull-up resistors on some of the data lines.\n*   **Capacitors:** Include 10uF and 0.4uF capacitors for power supply decoupling.\n*   **Specific Pin Assignments:** The netlist provides specific connections between the key switches, diodes, and microcontroller pins. Replicate these connections accurately.\n*   **Multiple Microcontrollers:** Include both an ATXMEGA-A4U and a Teensy2.0++ microcontroller.\n*   **Sparkfun Pro Micro:** Include a Sparkfun Pro Micro component.\n\n\n\n",
        "content": ".title KiCad schematic\nK21 COL0 Net-_D21-Pad2_ KEYSW\nD21 ROW1 Net-_D21-Pad2_ D\nK22 COL1 Net-_D22-Pad2_ KEYSW\nD22 ROW1 Net-_D22-Pad2_ D\nK23 COL2 Net-_D23-Pad2_ KEYSW\nD23 ROW1 Net-_D23-Pad2_ D\nK24 COL3 Net-_D24-Pad2_ KEYSW\nD24 ROW1 Net-_D24-Pad2_ D\nK25 COL4 Net-_D25-Pad2_ KEYSW\nD25 ROW1 Net-_D25-Pad2_ D\nK26 COL5 Net-_D26-Pad2_ KEYSW\nD26 ROW1 Net-_D26-Pad2_ D\nK27 COL6 Net-_D27-Pad2_ KEYSW\nD27 ROW1 Net-_D27-Pad2_ D\nK28 COL7 Net-_D28-Pad2_ KEYSW\nD28 ROW1 Net-_D28-Pad2_ D\nK29 COL8 Net-_D29-Pad2_ KEYSW\nD29 ROW1 Net-_D29-Pad2_ D\nK30 COL9 Net-_D30-Pad2_ KEYSW\nD30 ROW1 Net-_D30-Pad2_ D\nK31 COL10 Net-_D31-Pad2_ KEYSW\nD31 ROW1 Net-_D31-Pad2_ D\nK32 COL11 Net-_D32-Pad2_ KEYSW\nD32 ROW1 Net-_D32-Pad2_ D\nK33 COL12 Net-_D33-Pad2_ KEYSW\nD33 ROW1 Net-_D33-Pad2_ D\nK34 COL13 Net-_D34-Pad2_ KEYSW\nD34 ROW1 Net-_D34-Pad2_ D\nK35 COL14 Net-_D35-Pad2_ KEYSW\nD35 ROW1 Net-_D35-Pad2_ D\nK36 COL15 Net-_D36-Pad2_ KEYSW\nD36 ROW1 Net-_D36-Pad2_ D\nK37 COL16 Net-_D37-Pad2_ KEYSW\nD37 ROW1 Net-_D37-Pad2_ D\nK38 COL17 Net-_D38-Pad2_ KEYSW\nD38 ROW1 Net-_D38-Pad2_ D\nK39 COL18 Net-_D39-Pad2_ KEYSW\nD39 ROW1 Net-_D39-Pad2_ D\nK40 COL19 Net-_D40-Pad2_ KEYSW\nD40 ROW1 Net-_D40-Pad2_ D\nK41 COL20 Net-_D41-Pad2_ KEYSW\nD41 ROW1 Net-_D41-Pad2_ D\nK42 COL21 Net-_D42-Pad2_ KEYSW\nD42 ROW1 Net-_D42-Pad2_ D\nK1 COL0 Net-_D1-Pad2_ KEYSW\nD1 ROW0 Net-_D1-Pad2_ D\nK2 COL1 Net-_D2-Pad2_ KEYSW\nD2 ROW0 Net-_D2-Pad2_ D\nK3 COL2 Net-_D3-Pad2_ KEYSW\nD3 ROW0 Net-_D3-Pad2_ D\nK4 COL3 Net-_D4-Pad2_ KEYSW\nD4 ROW0 Net-_D4-Pad2_ D\nK5 COL4 Net-_D5-Pad2_ KEYSW\nD5 ROW0 Net-_D5-Pad2_ D\nK6 COL5 Net-_D6-Pad2_ KEYSW\nD6 ROW0 Net-_D6-Pad2_ D\nK7 COL6 Net-_D7-Pad2_ KEYSW\nD7 ROW0 Net-_D7-Pad2_ D\nK8 COL8 Net-_D8-Pad2_ KEYSW\nD8 ROW0 Net-_D8-Pad2_ D\nK9 COL9 Net-_D9-Pad2_ KEYSW\nD9 ROW0 Net-_D9-Pad2_ D\nK10 COL10 Net-_D10-Pad2_ KEYSW\nD10 ROW0 Net-_D10-Pad2_ D\nK11 COL11 Net-_D11-Pad2_ KEYSW\nD11 ROW0 Net-_D11-Pad2_ D\nK12 COL13 Net-_D12-Pad2_ KEYSW\nD12 ROW0 Net-_D12-Pad2_ D\nK13 COL14 Net-_D13-Pad2_ KEYSW\nD13 ROW0 Net-_D13-Pad2_ D\nK14 COL15 Net-_D14-Pad2_ KEYSW\nD14 ROW0 Net-_D14-Pad2_ D\nK15 COL16 Net-_D15-Pad2_ KEYSW\nD15 ROW0 Net-_D15-Pad2_ D\nK16 COL17 Net-_D16-Pad2_ KEYSW\nD16 ROW0 Net-_D16-Pad2_ D\nK17 COL18 Net-_D17-Pad2_ KEYSW\nD17 ROW0 Net-_D17-Pad2_ D\nK18 COL19 Net-_D18-Pad2_ KEYSW\nD18 ROW0 Net-_D18-Pad2_ D\nK19 COL20 Net-_D19-Pad2_ KEYSW\nD19 ROW0 Net-_D19-Pad2_ D\nK20 COL21 Net-_D20-Pad2_ KEYSW\nD20 ROW0 Net-_D20-Pad2_ D\nK44 COL16 Net-_D37-Pad2_ KEYSW\nK45 COL0 Net-_D43-Pad2_ KEYSW\nD43 ROW2 Net-_D43-Pad2_ D\nK46 COL1 Net-_D44-Pad2_ KEYSW\nD44 ROW2 Net-_D44-Pad2_ D\nK47 COL2 Net-_D45-Pad2_ KEYSW\nD45 ROW2 Net-_D45-Pad2_ D\nK48 COL3 Net-_D46-Pad2_ KEYSW\nD46 ROW2 Net-_D46-Pad2_ D\nK49 COL4 Net-_D47-Pad2_ KEYSW\nD47 ROW2 Net-_D47-Pad2_ D\nK50 COL5 Net-_D48-Pad2_ KEYSW\nD48 ROW2 Net-_D48-Pad2_ D\nK51 COL6 Net-_D49-Pad2_ KEYSW\nD49 ROW2 Net-_D49-Pad2_ D\nK52 COL7 Net-_D50-Pad2_ KEYSW\nD50 ROW2 Net-_D50-Pad2_ D\nK53 COL8 Net-_D51-Pad2_ KEYSW\nD51 ROW2 Net-_D51-Pad2_ D\nK54 COL9 Net-_D52-Pad2_ KEYSW\nD52 ROW2 Net-_D52-Pad2_ D\nK55 COL10 Net-_D53-Pad2_ KEYSW\nD53 ROW2 Net-_D53-Pad2_ D\nK56 COL11 Net-_D54-Pad2_ KEYSW\nD54 ROW2 Net-_D54-Pad2_ D\nK57 COL12 Net-_D55-Pad2_ KEYSW\nD55 ROW2 Net-_D55-Pad2_ D\nK58 COL13 Net-_D56-Pad2_ KEYSW\nD56 ROW2 Net-_D56-Pad2_ D\nK59 COL14 Net-_D57-Pad2_ KEYSW\nD57 ROW2 Net-_D57-Pad2_ D\nK60 COL16 Net-_D58-Pad2_ KEYSW\nD58 ROW2 Net-_D58-Pad2_ D\nK61 COL17 Net-_D59-Pad2_ KEYSW\nD59 ROW2 Net-_D59-Pad2_ D\nK62 COL18 Net-_D60-Pad2_ KEYSW\nD60 ROW2 Net-_D60-Pad2_ D\nK63 COL19 Net-_D61-Pad2_ KEYSW\nD61 ROW2 Net-_D61-Pad2_ D\nK64 COL20 Net-_D62-Pad2_ KEYSW\nD62 ROW2 Net-_D62-Pad2_ D\nK65 COL21 Net-_D63-Pad2_ KEYSW\nD63 ROW2 Net-_D63-Pad2_ D\nK66 COL21 Net-_D83-Pad2_ KEYSW\nK67 COL0 Net-_D64-Pad2_ KEYSW\nD64 ROW3 Net-_D64-Pad2_ D\nK68 COL1 Net-_D65-Pad2_ KEYSW\nD65 ROW3 Net-_D65-Pad2_ D\nK69 COL2 Net-_D66-Pad2_ KEYSW\nD66 ROW3 Net-_D66-Pad2_ D\nK70 COL3 Net-_D67-Pad2_ KEYSW\nD67 ROW3 Net-_D67-Pad2_ D\nK71 COL4 Net-_D68-Pad2_ KEYSW\nD68 ROW3 Net-_D68-Pad2_ D\nK72 COL5 Net-_D69-Pad2_ KEYSW\nD69 ROW3 Net-_D69-Pad2_ D\nK73 COL6 Net-_D70-Pad2_ KEYSW\nD70 ROW3 Net-_D70-Pad2_ D\nK74 COL7 Net-_D71-Pad2_ KEYSW\nD71 ROW3 Net-_D71-Pad2_ D\nK75 COL8 Net-_D72-Pad2_ KEYSW\nD72 ROW3 Net-_D72-Pad2_ D\nK76 COL9 Net-_D73-Pad2_ KEYSW\nD73 ROW3 Net-_D73-Pad2_ D\nK77 COL10 Net-_D74-Pad2_ KEYSW\nD74 ROW3 Net-_D74-Pad2_ D\nK78 COL11 Net-_D75-Pad2_ KEYSW\nD75 ROW3 Net-_D75-Pad2_ D\nK79 COL12 Net-_D76-Pad2_ KEYSW\nD76 ROW3 Net-_D76-Pad2_ D\nK80 COL13 Net-_D77-Pad2_ KEYSW\nD77 ROW3 Net-_D77-Pad2_ D\nK81 COL14 Net-_D78-Pad2_ KEYSW\nD78 ROW3 Net-_D78-Pad2_ D\nK82 COL17 Net-_D79-Pad2_ KEYSW\nD79 ROW3 Net-_D79-Pad2_ D\nK83 COL18 Net-_D80-Pad2_ KEYSW\nD80 ROW3 Net-_D80-Pad2_ D\nK84 COL19 Net-_D81-Pad2_ KEYSW\nD81 ROW3 Net-_D81-Pad2_ D\nK85 COL20 Net-_D82-Pad2_ KEYSW\nD82 ROW3 Net-_D82-Pad2_ D\nK86 COL21 Net-_D83-Pad2_ KEYSW\nD83 ROW3 Net-_D83-Pad2_ D\nK87 COL0 Net-_D84-Pad2_ KEYSW\nD84 ROW4 Net-_D84-Pad2_ D\nK88 COL1 Net-_D85-Pad2_ KEYSW\nD85 ROW4 Net-_D85-Pad2_ D\nK89 COL2 Net-_D86-Pad2_ KEYSW\nD86 ROW4 Net-_D86-Pad2_ D\nK90 COL3 Net-_D87-Pad2_ KEYSW\nD87 ROW4 Net-_D87-Pad2_ D\nK91 COL4 Net-_D88-Pad2_ KEYSW\nD88 ROW4 Net-_D88-Pad2_ D\nK92 COL5 Net-_D89-Pad2_ KEYSW\nD89 ROW4 Net-_D89-Pad2_ D\nK93 COL6 Net-_D90-Pad2_ KEYSW\nD90 ROW4 Net-_D90-Pad2_ D\nK94 COL7 Net-_D91-Pad2_ KEYSW\nD91 ROW4 Net-_D91-Pad2_ D\nK95 COL8 Net-_D92-Pad2_ KEYSW\nD92 ROW4 Net-_D92-Pad2_ D\nK96 COL9 Net-_D93-Pad2_ KEYSW\nD93 ROW4 Net-_D93-Pad2_ D\nK97 COL10 Net-_D94-Pad2_ KEYSW\nD94 ROW4 Net-_D94-Pad2_ D\nK98 COL11 Net-_D95-Pad2_ KEYSW\nD95 ROW4 Net-_D95-Pad2_ D\nK99 COL12 Net-_D96-Pad2_ KEYSW\nD96 ROW4 Net-_D96-Pad2_ D\nK100 COL13 Net-_D97-Pad2_ KEYSW\nD97 ROW4 Net-_D97-Pad2_ D\nK101 COL14 Net-_D98-Pad2_ KEYSW\nD98 ROW4 Net-_D98-Pad2_ D\nK102 COL16 Net-_D99-Pad2_ KEYSW\nD99 ROW4 Net-_D99-Pad2_ D\nK103 COL17 Net-_D100-Pad2_ KEYSW\nD100 ROW4 Net-_D100-Pad2_ D\nK108 COL3 Net-_D87-Pad2_ KEYSW\nK104 COL18 Net-_D101-Pad2_ KEYSW\nD101 ROW4 Net-_D101-Pad2_ D\nK105 COL19 Net-_D102-Pad2_ KEYSW\nD102 ROW4 Net-_D102-Pad2_ D\nK106 COL20 Net-_D103-Pad2_ KEYSW\nD103 ROW4 Net-_D103-Pad2_ D\nK107 COL21 Net-_D104-Pad2_ KEYSW\nD104 ROW4 Net-_D104-Pad2_ D\nK109 COL21 Net-_D119-Pad2_ KEYSW\nK111 COL0 Net-_D105-Pad2_ KEYSW\nD105 ROW5 Net-_D105-Pad2_ D\nK112 COL1 Net-_D106-Pad2_ KEYSW\nD106 ROW5 Net-_D106-Pad2_ D\nK113 COL2 Net-_D107-Pad2_ KEYSW\nD107 ROW5 Net-_D107-Pad2_ D\nK114 COL5 Net-_D108-Pad2_ KEYSW\nD108 ROW5 Net-_D108-Pad2_ D\nD109 ROW5 Net-_D109-Pad2_ D\nK116 COL10 Net-_D110-Pad2_ KEYSW\nK115 COL7 Net-_D109-Pad2_ KEYSW\nD110 ROW5 Net-_D110-Pad2_ D\nK127 COL12 Net-_D111-Pad2_ KEYSW\nK117 COL12 Net-_D111-Pad2_ KEYSW\nD111 ROW5 Net-_D111-Pad2_ D\nK118 COL13 Net-_D112-Pad2_ KEYSW\nD112 ROW5 Net-_D112-Pad2_ D\nK119 COL14 Net-_D113-Pad2_ KEYSW\nD113 ROW5 Net-_D113-Pad2_ D\nK120 COL16 Net-_D114-Pad2_ KEYSW\nD114 ROW5 Net-_D114-Pad2_ D\nK121 COL17 Net-_D115-Pad2_ KEYSW\nD115 ROW5 Net-_D115-Pad2_ D\nK122 COL18 Net-_D116-Pad2_ KEYSW\nD116 ROW5 Net-_D116-Pad2_ D\nK123 COL19 Net-_D117-Pad2_ KEYSW\nD117 ROW5 Net-_D117-Pad2_ D\nK124 COL20 Net-_D118-Pad2_ KEYSW\nD118 ROW5 Net-_D118-Pad2_ D\nD119 ROW5 Net-_D119-Pad2_ D\nK128 COL18 Net-_D116-Pad2_ KEYSW\nK125 COL21 Net-_D119-Pad2_ KEYSW\nU2 COL17 COL18 COL19 ROW1 ROW2 ROW3 ROW4 GND VCC ROW5 ROW0 COL5 COL6 COL7 COL8 COL4 COL3 GND VCC COL2 COL1 COL0 NC_01 NC_02 COL21 Net-_J1-PadA7_ Net-_J1-PadA6_ NC_03 NC_04 GND VCC COL20 COL15 PDI RST COL14 COL13 GND VCC COL12 COL11 COL10 COL9 COL16 ATXMEGA-A4U\nJ1 GND +5V Net-_J1-PadA5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_05 +5V GND GND +5V Net-_J1-PadB5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_06 +5V GND GND USB_Type_C_2.0_Receptacle\nP1 PDI VCC NC_07 NC_08 RST GND TC2030-IDC\nU1 +5V GND +5V NC_09 VCC MIC550X\nR1 Net-_J1-PadB5_ GND 5.1k\nR2 Net-_J1-PadA5_ GND 5.1k\nC2 VCC GND 0.4uf\nC1 VCC GND 10uf\nK130 COL3 Net-_D120-Pad2_ KEYSW\nD120 ROW5 Net-_D120-Pad2_ D\nB1 NC_10 NC_11 NC_12 NC_13 COL20 COL21 ROW0 ROW5 ROW4 ROW3 ROW2 ROW1 COL19 COL18 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 SPARKFUN_PRO_MICRO\nK131 COL2 Net-_D107-Pad2_ KEYSW\nK132 Net-_D120-Pad2_ COL3 KEYSW\nK133 COL5 Net-_D108-Pad2_ KEYSW\nK110 COL10 Net-_D110-Pad2_ KEYSW\nK135 COL10 Net-_D110-Pad2_ KEYSW\nK136 Net-_D111-Pad2_ COL12 KEYSW\nK134 COL13 Net-_D112-Pad2_ KEYSW\nK146 COL16 Net-_D15-Pad2_ KEYSW\nK145 COL15 Net-_D14-Pad2_ KEYSW\nK144 COL14 Net-_D13-Pad2_ KEYSW\nK143 COL13 Net-_D12-Pad2_ KEYSW\nK138 COL6 Net-_D7-Pad2_ KEYSW\nK137 COL5 Net-_D6-Pad2_ KEYSW\nK129 COL4 Net-_D5-Pad2_ KEYSW\nK43 COL3 Net-_D4-Pad2_ KEYSW\nK147 COL7 Net-_D121-Pad2_ KEYSW\nK148 COL12 Net-_D122-Pad2_ KEYSW\nD121 ROW0 Net-_D121-Pad2_ D\nD122 ROW0 Net-_D122-Pad2_ D\nK154 COL13 Net-_D112-Pad2_ KEYSW\nK155 COL7 Net-_D109-Pad2_ KEYSW\nK152 COL3 Net-_D120-Pad2_ KEYSW\nD123 ROW5 Net-_D123-Pad2_ D\nK153 ROW4 Net-_D123-Pad2_ KEYSW\nK156 ROW4 Net-_D123-Pad2_ KEYSW\nK150 ROW4 Net-_D123-Pad2_ KEYSW\nK126 ROW4 Net-_D123-Pad2_ KEYSW\nK149 ROW4 Net-_D123-Pad2_ KEYSW\nK169 COL0 Net-_D1-Pad2_ KEYSW\nK170 COL1 Net-_D2-Pad2_ KEYSW\nK171 COL2 Net-_D3-Pad2_ KEYSW\nK172 COL3 Net-_D4-Pad2_ KEYSW\nK173 COL4 Net-_D5-Pad2_ KEYSW\nK174 COL5 Net-_D6-Pad2_ KEYSW\nK175 COL6 Net-_D7-Pad2_ KEYSW\nK177 COL8 Net-_D8-Pad2_ KEYSW\nK178 COL9 Net-_D9-Pad2_ KEYSW\nK179 COL10 Net-_D10-Pad2_ KEYSW\nK180 COL11 Net-_D11-Pad2_ KEYSW\nK182 COL13 Net-_D12-Pad2_ KEYSW\nK183 COL14 Net-_D13-Pad2_ KEYSW\nK184 COL15 Net-_D14-Pad2_ KEYSW\nK185 COL16 Net-_D15-Pad2_ KEYSW\nK186 COL17 Net-_D16-Pad2_ KEYSW\nK187 COL18 Net-_D17-Pad2_ KEYSW\nK188 COL19 Net-_D18-Pad2_ KEYSW\nK189 COL20 Net-_D19-Pad2_ KEYSW\nK190 COL21 Net-_D20-Pad2_ KEYSW\nK168 COL16 Net-_D15-Pad2_ KEYSW\nK167 COL15 Net-_D14-Pad2_ KEYSW\nK166 COL14 Net-_D13-Pad2_ KEYSW\nK165 COL13 Net-_D12-Pad2_ KEYSW\nK160 COL6 Net-_D7-Pad2_ KEYSW\nK159 COL5 Net-_D6-Pad2_ KEYSW\nK158 COL4 Net-_D5-Pad2_ KEYSW\nK157 COL3 Net-_D4-Pad2_ KEYSW\nK176 COL7 Net-_D121-Pad2_ KEYSW\nK181 COL12 Net-_D122-Pad2_ KEYSW\nK139 Net-_D112-Pad2_ COL13 KEYSW\nU3 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 Teensy2.0++\nU6 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 NC_94 NC_95 NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 Teensy2.0++\nB2 NC_132 NC_133 NC_134 NC_135 COL20 COL21 ROW0 ROW5 ROW4 ROW3 ROW2 ROW1 COL19 COL18 NC_136 NC_137 NC_138 NC_139 NC_140 NC_141 NC_142 NC_143 NC_144 NC_145 SPARKFUN_PRO_MICRO\n.end\n"
    },
    {
        "filename": "1706.cir",
        "prompt": "Design a circuit with two momentary pushbuttons, BUTTON1 and BUTTON2, connected to an ESP8266 microcontroller (ESP) via a connector (Connector1). Each button has a 10k pull-up resistor to the ESP's input pin (Programmer). BUTTON1 is connected to the RESET pin of the ESP, and BUTTON2 is connected to the FLASH pin of the ESP. Connector2 provides access to the button connections.",
        "content": ".title KiCad schematic\nConnector1 NC_01 Net-_Connector1-Pad2_ Net-_Connector1-Pad3_ NC_02 Net-_BUTTON1-Pad2_ Net-_Connector1-Pad6_ Programmer\nConnector2 Net-_BUTTON2-Pad1_ Net-_BUTTON1-Pad1_ Net-_Connector1-Pad6_ Net-_BUTTON1-Pad2_ Net-_Connector1-Pad3_ Net-_Connector1-Pad2_ ESP 2866\nR2 Net-_BUTTON2-Pad1_ Net-_Connector1-Pad6_ 10K\nR1 Net-_BUTTON1-Pad1_ Net-_Connector1-Pad6_ 10K\nBUTTON1 Net-_BUTTON1-Pad1_ Net-_BUTTON1-Pad2_ RESET\nBUTTON2 Net-_BUTTON2-Pad1_ Net-_BUTTON1-Pad2_ FLASH\n.end\n"
    },
    {
        "filename": "1473.cir",
        "prompt": "Design a circuit with a 24V DC input (+BATT, GNDPWR) that provides both a 12V DC regulated output and two switched 24V DC outputs controlled by separate signals. The 12V output is filtered and has connection points for 12V power. The 24V outputs, labeled /Power_Out and /Fun_Out, are switched using MOSFETs controlled by optocouplers (TLP291). Include indicator LEDs for each switched 24V output and the 12V output. A forced shutdown input (/Forced_shutdown) should disable the 24V outputs via the optocouplers. An emergency stop input (/EMERGENCY) should disconnect the 24V supply. Include a jumper (/Coil_Out) to optionally disable the coil driving MOSFET. The circuit should include appropriate filtering capacitors for both the 12V and 24V rails. Include a diode to protect the +BATT rail.\n\n\n\n",
        "content": ".title KiCad schematic\nU3 /Coil /Coil_Out +BATT NC_01 /Power_Out V23074A2002A403\nU2 /Coil /Coil_Out +BATT NC_02 /Fun_Out V23074A2002A403\nP6 GNDPWR +BATT POWER_IN\nR7 +BATT Net-_D2-Pad1_ 4.7k\nR8 /24v Net-_D3-Pad1_ 4.7k\nD2 Net-_D2-Pad1_ GNDPWR LED\nD3 Net-_D3-Pad1_ GNDPWR LED\nR9 +12V Net-_D4-Pad1_ 2.2k\nD4 Net-_D4-Pad1_ GND LED\nD5 Net-_D5-Pad1_ GNDPWR LED\nR10 /Coil Net-_D5-Pad1_ 4.7k\nU1 GNDPWR GNDPWR /24v GND NC_03 +12V CCG30-24-xxS\nC3 GNDPWR /24v 470\nC6 +12V GND 470\nP4 GND +12V 12v\nC1 +12V GND 0.1u\nP5 GND +12V 12v\nC2 +12V GND 0.1u\nP3 Net-_D1-Pad2_ /24v POW_SW\nP7 GNDPWR FRAMEGND\nIC1 Net-_IC1-Pad1_ GND Net-_IC1-Pad3_ Net-_IC1-Pad4_ TLP291\nIC2 Net-_IC2-Pad1_ GNDPWR GND /Relay_state TLP291\nR1 /24v Net-_IC1-Pad4_ 2.2k\nR2 Net-_IC2-Pad1_ /Coil 4.7k\nP8 GND +12V /Forced_shutdown /Relay_state main-signal\nC4 GND +12V 0.1u\nR6 +12V /Relay_state 10k\nR5 /Relay_state GND 2.2k\nR4 /Forced_shutdown Net-_IC1-Pad1_ 330\nR3 Net-_IC1-Pad3_ GNDPWR 2.2k\nQ1 Net-_IC1-Pad3_ GNDPWR /Coil_Out MOSFET_N_123\nJP1 GNDPWR /Coil_Out JUMPER\nP2 /Coil Net-_P1-Pad1_ EMERGENCY\nP1 Net-_P1-Pad1_ /24v EMERGENCY\nP10 GNDPWR /Power_Out POWER_OUT\nP11 GNDPWR /Fun_Out FUN_OUT\nP9 GND +12V /Forced_shutdown /Relay_state main-signal\nC5 GND +12V 0.1u\nD6 Net-_D6-Pad1_ GNDPWR LED\nR11 /Power_Out Net-_D6-Pad1_ 4.7k\nD7 Net-_D7-Pad1_ GNDPWR LED\nR12 /Fun_Out Net-_D7-Pad1_ 4.7k\nD1 +BATT Net-_D1-Pad2_ DIODE\n.end\n"
    },
    {
        "filename": "1494.cir",
        "prompt": "Create a circuit with a 25-pin header (J1) connected as follows: pins 1-10 and 13-25 are not connected (NC); pins 11 and 12 are connected to +3.3V; pins 26 and 27 are connected to GND; pin 28 (VIN) is an input connected to a Teensy-LC microcontroller.",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 +3V3 +3V3 NC_26 GND GND GND NC_27 VIN TEENSY-LC\n.end\n"
    },
    {
        "filename": "1879.cir",
        "prompt": "Design a single-stage, common-emitter amplifier with a tuned collector load for a specific frequency, incorporating input and output coupling capacitors, a base bias network, and a collector load network including both inductive and capacitive elements for resonance. Include a 9V power supply decoupling capacitor and connections for audio input and an antenna output. Utilize BC549 transistors for amplification. The circuit should have a 10k resistor connecting the base bias network to the input, a 68k resistor for base biasing, a 100k resistor in the collector network, and a 180-ohm resistor for collector load stabilization. Include capacitors of 330nF, 10nF, 1nF, 12pF (x2), 5.6pF, 22pF, and 33pF for coupling and tuning. Inductors of 100nH (x2) should be used in the tuned collector load. Provide connections for a 9V power supply and ground. Include audio and antenna connectors.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 330nF\nC8 Net-_C2-Pad1_ Net-_C8-Pad2_ 12pF\nC4 Net-_C2-Pad1_ Net-_C4-Pad2_ 12pF\nC2 Net-_C2-Pad1_ Earth 10nF\nC3 Net-_C3-Pad1_ Earth 1nF\nC6 Net-_C4-Pad2_ Net-_C6-Pad2_ 5.6pF\nC7 Net-_C7-Pad1_ Net-_C6-Pad2_ 33pF\nC5 Net-_C2-Pad1_ Net-_C4-Pad2_ 22pF\nR1 Net-_C3-Pad1_ Net-_C1-Pad1_ 10K\nR4 Net-_C2-Pad1_ Net-_C7-Pad1_ 100K\nR3 Net-_C6-Pad2_ Earth 180R\nR2 Net-_C2-Pad1_ Net-_C3-Pad1_ 68K\nL1 Net-_C2-Pad1_ Net-_C4-Pad2_ 100nH\nL2 Net-_C2-Pad1_ Net-_C8-Pad2_ 100nH\nQ1 Net-_C4-Pad2_ Net-_C3-Pad1_ Net-_C6-Pad2_ BC549\nQ2 Net-_C8-Pad2_ Net-_C7-Pad1_ Earth BC549\nC9 Net-_C8-Pad2_ Net-_A1-Pad1_ 33pF\nC10 +9V Earth 100nF\nA1 Net-_A1-Pad1_ Ant\nJ1 Net-_C1-Pad2_ Earth Audio\nJ2 Earth +9V Connector\n.end\n"
    },
    {
        "filename": "1376.cir",
        "prompt": "Design a circuit with a 2N2222 NPN transistor configured as a common-emitter amplifier. The base of the transistor is biased through a 680-ohm resistor connected to a positive supply (Net-_P1-Pad14_). A 33k-ohm resistor (R3) provides feedback from the collector to the base. A 1k-ohm resistor (R2) forms a collector load, and a 400x diode (D1) is connected in series with the collector resistor. A 330-ohm resistor (R4) connects the diode to a node (Net-_P1-Pad13_) and a 2.2k-ohm resistor (R5) connects the diode to another node (Net-_P3-Pad1_). The input signal is applied to the base through the 680-ohm resistor. The circuit utilizes multiple connectors (P1, P2, P3, P4) for power, input/output, and other connections, with some connector pins left unconnected (NC_xx). Connector P1 has 19 pins, P2 has 5, P3 has 3, and P4 has 19.",
        "content": ".title KiCad schematic\nR2 Net-_D1-Pad1_ Net-_D1-Pad2_ 1k\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ 400x\nQ1 Net-_Q1-Pad1_ Net-_D1-Pad2_ Net-_P1-Pad1_ Q2N2222\nR1 Net-_Q1-Pad1_ Net-_P1-Pad14_ 680\nR5 Net-_D1-Pad1_ Net-_P3-Pad1_ 2.2k\nR4 Net-_D1-Pad1_ Net-_P1-Pad13_ 330\nR3 Net-_P2-Pad5_ Net-_D1-Pad1_ 33k\nP2 Net-_D1-Pad1_ Net-_D1-Pad2_ Net-_P1-Pad1_ Net-_D1-Pad1_ Net-_P2-Pad5_ CONN_01X05\nP3 Net-_P3-Pad1_ Net-_P1-Pad13_ Net-_P1-Pad1_ CONN_01X03\nP1 Net-_P1-Pad1_ Net-_D1-Pad1_ NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 Net-_P1-Pad13_ Net-_P1-Pad14_ NC_11 NC_12 NC_13 NC_14 NC_15 CONN_01X19\nP4 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 Net-_P2-Pad5_ NC_30 NC_31 NC_32 NC_33 CONN_01X19\n.end\n"
    },
    {
        "filename": "849.cir",
        "prompt": "Create a circuit with an optocoupler (PC817) driven by a 1k resistor (R1) connected to a 2-pin connector (J1). The optocoupler's output is connected to a 3-pin connector (J2) with a 1k resistor (R2) between the output pins of J2.",
        "content": ".title KiCad schematic\nU1 Net-_R1-Pad1_ Net-_J1-Pad1_ Net-_J2-Pad3_ Net-_J2-Pad2_ PC817\nR1 Net-_R1-Pad1_ Net-_J1-Pad2_ 1k\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Conn_01x03\nR2 Net-_J2-Pad1_ Net-_J2-Pad2_ 1k\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Conn_01x02\n.end\n"
    },
    {
        "filename": "1486.cir",
        "prompt": "Create a circuit with four connectors: IN-, IN+, OUT+, and OUT-. Connect all connector pads to a single, shared node. The circuit should have a title of \"KiCad schematic\" and utilize a component named \"TRACO_TEN5WI_S\" connected to all nodes.",
        "content": ".title KiCad schematic\nU1 Net-_J1-Pad1_ Net-_J1-Pad1_ NC_01 Net-_J2-Pad1_ Net-_J4-Pad1_ Net-_J3-Pad1_ Net-_J3-Pad1_ TRACO_TEN5WI_S\nJ1 Net-_J1-Pad1_ Net-_J1-Pad1_ IN-\nJ2 Net-_J2-Pad1_ Net-_J2-Pad1_ OUT+\nJ3 Net-_J3-Pad1_ Net-_J3-Pad1_ IN+\nJ4 Net-_J4-Pad1_ Net-_J4-Pad1_ OUT-\n.end\n"
    },
    {
        "filename": "1055.cir",
        "prompt": "Create a circuit with a 6-pin header (J1) connected to a second 6-pin header (J2). J1 has all pins connected, while J2 has the last pin (pin 6) connected to a \"No Connect\" (NC_01). Both headers share the same pin mapping. The headers are spaced 2mm apart for J1 and are JST connectors for J2.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ 2mm\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ NC_01 JST\n.end\n"
    },
    {
        "filename": "1482.cir",
        "prompt": "Design a circuit with two independent 3.3V and 5V voltage regulators (AZ1117-3.3 and AZ1117-5.0) powered from a common input. Each regulator has input and output decoupling capacitors (10uF and 22uF). The 5V output has a current-limiting resistor (1k) connected to an LED, with the LED cathode grounded. Provide connectors for both the input power (J1, J2) and regulated outputs (J3). All grounds are connected.",
        "content": ".title KiCad schematic\nJ2 Net-_C1-Pad1_ GND Barrel_Jack\nC1 Net-_C1-Pad1_ GND 10uf\nC2 Net-_C2-Pad1_ GND 22uf\nU1 GND Net-_C2-Pad1_ Net-_C1-Pad1_ AZ1117-3.3\nC3 Net-_C1-Pad1_ GND 10uf\nC4 Net-_C4-Pad1_ GND 22uf\nU2 GND Net-_C4-Pad1_ Net-_C1-Pad1_ AZ1117-5.0\nR1 Net-_C4-Pad1_ Net-_D1-Pad2_ 1k\nD1 GND Net-_D1-Pad2_ LED\nJ1 Net-_C2-Pad1_ Net-_C2-Pad1_ GND GND Conn_02x02_Odd_Even\nJ3 Net-_C4-Pad1_ Net-_C4-Pad1_ GND GND Conn_02x02_Odd_Even\n.end\n"
    },
    {
        "filename": "960.cir",
        "prompt": "Design a dual-channel Hall effect sensor circuit for speed and direction sensing, likely for a motor control application. Each channel features a Hall sensor (U5/U6 and associated components) connected to an L6235D driver IC. The circuit includes pull-up/pull-down networks (Rpul1/2, Rp1/2, Coff1/2, Roff1/2) for signal conditioning, filtering capacitors (Cpul1/2, Cref1/2, Cboot1/2, Cen1/2, Cp1/2), and protection diodes (D1/D2, D3/D4). A sense resistor (Rsense1/2) is present for current measurement. Each channel's outputs (/Out_11/12, /Out_21/22, /Out_31/33) are combined via a logic gate (K1/K2) and provide signals to a microcontroller or other control system (+5V). Diagnostic outputs (/DIAG_1/2) and reference voltages are also provided. The circuit operates from +12V and +5V power supplies. Include a GNDPWR net for the sense resistor.",
        "content": ".title KiCad schematic\nU5 /Hall_sensor_11 /DIAG_1 Net-_Rsense1-Pad1_ Net-_Coff1-Pad2_ /Out_11 GND GND /TACHO_1 Net-_Cpul1-Pad2_ Net-_Rsense1-Pad1_ NC_01 /DIAG_1 Net-_Cref1-Pad1_ NC_02 Net-_Cboot1-Pad2_ /Out_31 +12V GND GND +12V /Out_21 Net-_Rp1-Pad1_ /Hall_sensor_21 /Hall_sensor_31 L6235D\nK1 /Out_11 /Out_11 /Out_21 /Out_21 /Out_31 /Out_31 GND /Hall_sensor_21 /Hall_sensor_11 /Hall_sensor_31 +5V Maxon-200142\nCoff1 GND Net-_Coff1-Pad2_ 1n\nRoff1 GND Net-_Coff1-Pad2_ 33k\nRtacho1 +5V /TACHO_1 1k\nD1 Net-_Cp1-Pad2_ +12V 1N4148\nD2 Net-_Cboot1-Pad2_ Net-_Cp1-Pad2_ 1N4148\nRp1 Net-_Rp1-Pad1_ Net-_Cp1-Pad1_ 100\nCp1 Net-_Cp1-Pad1_ Net-_Cp1-Pad2_ 10n\nCboot1 +12V Net-_Cboot1-Pad2_ 220n\nRsense1 Net-_Rsense1-Pad1_ GNDPWR 0.3\nRen1 NC_03 /DIAG_1 100k\nCen1 GND /DIAG_1 5.6n\nRpul1 GND Net-_Cpul1-Pad2_ 47k\nCpul1 GND Net-_Cpul1-Pad2_ 10n\nRref2 Net-_Cref1-Pad1_ GND 220\nCref1 Net-_Cref1-Pad1_ GND 10n\nRref1 +5V Net-_Cref1-Pad1_ 1.2k\nU6 /Hall_sensor_12 /DIAG_2 Net-_Rsense2-Pad1_ Net-_Coff2-Pad2_ /Out_12 GND GND /TACHO_2 Net-_Cpul2-Pad2_ Net-_Rsense2-Pad1_ NC_04 /DIAG_2 Net-_Cref2-Pad1_ NC_05 Net-_Cboot2-Pad2_ /Out_33 +12V GND GND +12V /Out_22 Net-_Rp2-Pad1_ /Hall_sensor_22 /Hall_sensor_32 L6235D\nK2 /Out_12 /Out_12 /Out_22 /Out_22 /Out_33 /Out_33 GND /Hall_sensor_22 /Hall_sensor_12 /Hall_sensor_32 +5V Maxon-200142\nCoff2 GND Net-_Coff2-Pad2_ 1n\nRoff2 GND Net-_Coff2-Pad2_ 33k\nRtacho2 +5V /TACHO_2 1k\nD3 Net-_Cp2-Pad2_ +12V 1N4148\nD4 Net-_Cboot2-Pad2_ Net-_Cp2-Pad2_ 1N4148\nRp2 Net-_Rp2-Pad1_ Net-_Cp2-Pad1_ 100\nCp2 Net-_Cp2-Pad1_ Net-_Cp2-Pad2_ 10n\nCboot2 +12V Net-_Cboot2-Pad2_ 220n\nRsense2 Net-_Rsense2-Pad1_ GNDPWR 0.3\nRen2 NC_06 /DIAG_2 100k\nCen2 GND /DIAG_2 5.6n\nRpul2 GND Net-_Cpul2-Pad2_ 47k\nCpul2 GND Net-_Cpul2-Pad2_ 10n\nRref4 Net-_Cref2-Pad1_ GND 220\nCref2 Net-_Cref2-Pad1_ GND 10n\nRref3 +5V Net-_Cref2-Pad1_ 1.2k\n.end\n"
    },
    {
        "filename": "926.cir",
        "prompt": "Design a simple Z80-based system with 64KB of EEPROM, address decoding, and eight LEDs as output indicators. The system should include a Z80 CPU (Z80ACPU), a 64KB EEPROM (AT28C64), a 74HCT244 buffer for address lines, and eight LEDs connected via current-limiting resistors (330 ohms) and diodes to indicate address bus activity. A single SPST switch (SW1) and a 470-ohm resistor (R1) provide a basic power-on reset/enable functionality. A 1uF capacitor (C1) provides power supply decoupling. The EEPROM address lines are connected to the Z80 address bus via the 74HCT244 buffer. The LEDs are connected to the lower address lines to visualize address activity. The system is powered by VCC and grounded.",
        "content": ".title KiCad schematic\nU1 Net-_U1-Pad1_ Net-_U1-Pad2_ NC_01 NC_02 NC_03 NC_04 Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ VCC Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ VCC VCC NC_05 Net-_U1-Pad19_ NC_06 Net-_U1-Pad21_ NC_07 NC_08 VCC VCC Net-_R1-Pad2_ NC_09 NC_10 GND Net-_U1-Pad30_ Net-_U1-Pad31_ Net-_U1-Pad32_ Net-_U1-Pad33_ Net-_U1-Pad34_ Net-_U1-Pad35_ Net-_U1-Pad36_ Net-_U1-Pad37_ Net-_U1-Pad38_ Net-_U1-Pad39_ Net-_U1-Pad40_ Z80ACPU\nC1 VCC GND 1\u03bcF\nR1 VCC Net-_R1-Pad2_ 470\nSW1 GND Net-_R1-Pad2_ SW_SPST\nU2 NC_11 Net-_U1-Pad2_ Net-_U1-Pad37_ Net-_U1-Pad36_ Net-_U1-Pad35_ Net-_U1-Pad34_ Net-_U1-Pad33_ Net-_U1-Pad32_ Net-_U1-Pad31_ Net-_U1-Pad30_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad12_ GND Net-_U1-Pad8_ Net-_U1-Pad7_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad13_ Net-_U1-Pad19_ Net-_U1-Pad40_ Net-_U1-Pad21_ Net-_U1-Pad1_ Net-_U1-Pad39_ Net-_U1-Pad38_ NC_12 VCC VCC AT28C64\nU3 Net-_U1-Pad21_ Net-_U1-Pad14_ Net-_R6-Pad2_ Net-_U1-Pad15_ Net-_R7-Pad2_ Net-_U1-Pad12_ Net-_R8-Pad2_ Net-_U1-Pad8_ Net-_R9-Pad2_ GND Net-_U1-Pad13_ Net-_R5-Pad2_ Net-_U1-Pad10_ Net-_R4-Pad2_ Net-_U1-Pad9_ Net-_R3-Pad2_ Net-_U1-Pad7_ Net-_R2-Pad2_ Net-_U1-Pad21_ VCC 74HCT244\nR2 Net-_D1-Pad2_ Net-_R2-Pad2_ 330\nR3 Net-_D2-Pad2_ Net-_R3-Pad2_ 330\nR4 Net-_D3-Pad2_ Net-_R4-Pad2_ 330\nR5 Net-_D4-Pad2_ Net-_R5-Pad2_ 330\nR6 Net-_D5-Pad2_ Net-_R6-Pad2_ 330\nR7 Net-_D6-Pad2_ Net-_R7-Pad2_ 330\nR8 Net-_D7-Pad2_ Net-_R8-Pad2_ 330\nR9 Net-_D8-Pad2_ Net-_R9-Pad2_ 330\nD1 GND Net-_D1-Pad2_ LED\nD2 GND Net-_D2-Pad2_ LED\nD3 GND Net-_D3-Pad2_ LED\nD4 GND Net-_D4-Pad2_ LED\nD5 GND Net-_D5-Pad2_ LED\nD6 GND Net-_D6-Pad2_ LED\nD7 GND Net-_D7-Pad2_ LED\nD8 GND Net-_D8-Pad2_ LED\n.end\n"
    },
    {
        "filename": "207.cir",
        "prompt": "Create a circuit with three independent channels, each consisting of a switch (SW1, SW2, SW3) controlling an LED (D1, D2, D3, D4, D5, D6, D7) through a 2N3904 transistor (Q1, Q2, Q3). Each transistor is biased with a 6.8k resistor to 5V and a 2.2k resistor to the switch. A 200-ohm resistor limits current to the LED. Each channel also includes a 1k resistor from the LED anode to ground and a 10m resistor from the transistor collector to ground. Three op-amp circuits (TL074 - U1, U2, U3) are present, with their inputs connected to the transistor collectors.  Three 3-position switches (SW2, SW3, SW1) are used to control the transistor base.  There are three PJ301M-12 connectors (J1, J2, J3, J4, J5, J6, J7, J8, J9) each with a 51-ohm resistor connected to its signal pin. An ATmega328P-PU microcontroller (U4) is present with connections to SDA, SDC, and various pins labeled C1-C4, La-Lf, Lg. An I2C expander (H1) is also included, connected to SDA, SDC, and ground/5V.  There are several unconnected pins labeled NC_01 through NC_22. A CC56-12CGKWA component (D1) is present with multiple connections.",
        "content": ".title KiCad schematic\nD5 GND Net-_D5-Pad2_ LED\nR14 5V Net-_Q1-Pad3_ 6.8k\nQ1 sw1 Net-_Q1-Pad2_ Net-_Q1-Pad3_ 2N3904\nR17 5V Net-_Q1-Pad2_ 2.2k\nR26 sw1 Net-_D5-Pad2_ 200\nH1 Tr1 Tr2 Tr3 Tr4 Tr5 Tr6 Tr7 Tr8 Tr9 NC_01 SDA SDC GND GND 5V 5V Expander\nU4 NC_02 NC_03 NC_04 C4 C3 C2 5V GND NC_05 NC_06 C1 La Lb Lc Ld Le Lf Lg NC_07 5V NC_08 GND NC_09 NC_10 NC_11 NC_12 SDA SDC ATmega328P-PU\nR4 C4 Net-_D1-Pad6_ 200\nR3 C3 Net-_D1-Pad8_ 200\nR2 C2 Net-_D1-Pad9_ 200\nR1 C1 Net-_D1-Pad12_ 200\nD1 Le Ld NC_13 Lc Lg Net-_D1-Pad6_ Lb Net-_D1-Pad8_ Net-_D1-Pad9_ Lf La Net-_D1-Pad12_ CC56-12CGKWA\nU1 Net-_D2-Pad2_ Net-_D2-Pad1_ Net-_Q1-Pad3_ 5V Net-_Q1-Pad3_ Net-_R5-Pad1_ Net-_R5-Pad1_ Net-_R6-Pad1_ Net-_R6-Pad1_ Net-_Q1-Pad3_ GND Net-_Q1-Pad3_ Net-_R7-Pad1_ Net-_R7-Pad1_ TL074\nU2 Net-_D3-Pad2_ Net-_D3-Pad1_ Net-_Q2-Pad3_ 5V Net-_Q2-Pad3_ Net-_R8-Pad1_ Net-_R8-Pad1_ Net-_R9-Pad1_ Net-_R9-Pad1_ Net-_Q2-Pad3_ GND Net-_Q2-Pad3_ Net-_R10-Pad1_ Net-_R10-Pad1_ TL074\nU3 Net-_D4-Pad2_ Net-_D4-Pad1_ Net-_Q3-Pad3_ 5V Net-_Q3-Pad3_ Net-_R11-Pad1_ Net-_R11-Pad1_ Net-_R12-Pad1_ Net-_R12-Pad1_ Net-_Q3-Pad3_ GND Net-_Q3-Pad3_ Net-_R13-Pad1_ Net-_R13-Pad1_ TL074\nSW2 Tr4 Tr5 sw2 Tr6 SW_SP3T\nSW3 Tr7 Tr8 sw3 Tr9 SW_SP3T\nSW1 Tr1 Tr2 sw1 Tr3 SW_SP3T\nR5 Net-_R5-Pad1_ Net-_J1-Pad3_ 51\nR6 Net-_R6-Pad1_ Net-_J2-Pad3_ 51\nR7 Net-_R7-Pad1_ Net-_J3-Pad3_ 51\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nR23 Net-_D2-Pad1_ GND 1k\nR20 Net-_Q1-Pad3_ GND 10m\nJ1 GND NC_14 Net-_J1-Pad3_ PJ301M-12\nJ2 GND NC_15 Net-_J2-Pad3_ PJ301M-12\nJ3 GND NC_16 Net-_J3-Pad3_ PJ301M-12\nD6 GND Net-_D6-Pad2_ LED\nR15 5V Net-_Q2-Pad3_ 6.8k\nQ2 sw2 Net-_Q2-Pad2_ Net-_Q2-Pad3_ 2N3904\nR18 5V Net-_Q2-Pad2_ 2.2k\nR27 sw2 Net-_D6-Pad2_ 200\nR8 Net-_R8-Pad1_ Net-_J4-Pad3_ 51\nR9 Net-_R9-Pad1_ Net-_J5-Pad3_ 51\nR10 Net-_R10-Pad1_ Net-_J6-Pad3_ 51\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nR24 Net-_D3-Pad1_ GND 1k\nR21 Net-_Q2-Pad3_ GND 10m\nJ4 GND NC_17 Net-_J4-Pad3_ PJ301M-12\nJ5 GND NC_18 Net-_J5-Pad3_ PJ301M-12\nJ6 GND NC_19 Net-_J6-Pad3_ PJ301M-12\nD7 GND Net-_D7-Pad2_ LED\nR16 5V Net-_Q3-Pad3_ 6.8k\nQ3 sw3 Net-_Q3-Pad2_ Net-_Q3-Pad3_ 2N3904\nR19 5V Net-_Q3-Pad2_ 2.2k\nR28 sw3 Net-_D7-Pad2_ 200\nR11 Net-_R11-Pad1_ Net-_J7-Pad3_ 51\nR12 Net-_R12-Pad1_ Net-_J8-Pad3_ 51\nR13 Net-_R13-Pad1_ Net-_J9-Pad3_ 51\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nR25 Net-_D4-Pad1_ GND 1k\nR22 Net-_Q3-Pad3_ GND 10m\nJ7 GND NC_20 Net-_J7-Pad3_ PJ301M-12\nJ8 GND NC_21 Net-_J8-Pad3_ PJ301M-12\nJ9 GND NC_22 Net-_J9-Pad3_ PJ301M-12\n.end\n"
    },
    {
        "filename": "1655.cir",
        "prompt": "Design an ATX power supply connector breakout board with status LEDs. The board features an ATX 24-pin connector (J1), two ATX EPS12V 8-pin connectors (J2, J3), three ATX PCIe 6-pin connectors (J4, J5, J6, J7), and several test points/connectors for various voltage rails. Include LEDs for Power Good (LED_SB, LED_OK), and Switch (LED_SW) with current limiting resistors (470 ohms). A logic buffer (U1) is used to buffer the Power Good signal. Provide connectors for accessing +3.3V, +5V, and +12V rails, as well as a jumper (JP4) for +12V. Include test points for PWR_OK_RAW, PWR_OK_BUF, PS_ON, and a miscellaneous connector (CONN_MISC). The board is powered by +3.3V, +5V, +12V, -12V, and +5VSB rails.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 +3V3 +3V3 GND +5V GND +5V NC_01 PWR_OK_RAW +5VSB +12V +12V +3V3 +3V3 -12V GND PS_ON GND GND GND -5V +5V +5V +5V GND ATX_24PIN\nJ2 GND GND GND GND +12V +12V +12V +12V ATX_EPS12V\nJ5 +12V +12V +12V GND GND GND ATX_PCIE_6PIN\nJ3 GND GND GND GND +12V +12V +12V +12V ATX_EPS12V\nJ6 +12V +12V +12V GND GND GND ATX_PCIE_6PIN\nJ7 +12V +12V +12V GND GND GND ATX_PCIE_6PIN\nD1 NC_02 NC_03 LED_SB\nR1 GND NC_04 470\nD3 NC_05 NC_06 LED_OK\nR3 GND NC_07 470\nD2 NC_08 NC_09 LED_SW\nR2 PS_ON NC_10 470\nJ4 +12V +12V +12V GND GND GND ATX_PCIE_6PIN\nP3 NC_11 GND NC_12 GND NC_13 GND NC_14 GND NC_15 GND PWR_OK_BUF GND PS_ON GND NC_16 GND CONN_MISC\nP4 GND +12V GND +12V GND +12V CONN_12V_1\nP5 +12V GND +12V GND +12V GND CONN_12V_2\nP6 GND +3V3 GND +3V3 CONN_3V3\nP7 +5V GND +5V GND CONN_5V\nJP4 +12V +12V JUMPER\nU1 GND PWR_OK_RAW GND PWR_OK_BUF +5VSB LOGIC_BUFFER_3ST\nP1 PWR_OK_RAW CONN_01X01\nP2 PWR_OK_BUF CONN_01X01\n.end\n"
    },
    {
        "filename": "555.cir",
        "prompt": "Create a circuit that implements a two-quadrant analog multiplier using a diode-based Gilbert cell topology. The circuit should accept two input signals, IN1 and IN2, and produce two outputs, OUT1 and OUT2, representing the product of the inputs. Utilize a series of diodes (D1-D36, each with a 3000 Ohm resistance modeled) arranged in a complementary fashion to achieve multiplication. Employ a cascade of capacitors (C1-C8, C11-C18, C21-C28) with a capacitance of 10nF to provide signal coupling and filtering. Include high voltage nodes HV0, HV1, HV7, and HV8 as intermediate signals within the multiplier structure. Connect all inputs and outputs to a common connector (Conn_01x01) with designated net names (NC_01-NC_10).",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ NC_01 10n\nC2 Net-_C2-Pad1_ Net-_C1-Pad1_ 10n\nC3 Net-_C3-Pad1_ Net-_C2-Pad1_ 10n\nC4 Net-_C4-Pad1_ Net-_C3-Pad1_ 10n\nC5 Net-_C5-Pad1_ Net-_C4-Pad1_ 10n\nC6 Net-_C6-Pad1_ Net-_C5-Pad1_ 10n\nC7 Net-_C7-Pad1_ Net-_C6-Pad1_ 10n\nC8 /multiplier/OUT1 Net-_C7-Pad1_ 10n\nD1 Net-_C1-Pad1_ /multiplier/HV0 R3000\nD2 /multiplier/HV1 Net-_C1-Pad1_ R3000\nD3 Net-_C2-Pad1_ /multiplier/HV1 R3000\nD4 Net-_C12-Pad1_ Net-_C2-Pad1_ R3000\nD5 Net-_C3-Pad1_ Net-_C12-Pad1_ R3000\nD6 Net-_C13-Pad1_ Net-_C3-Pad1_ R3000\nD7 Net-_C4-Pad1_ Net-_C13-Pad1_ R3000\nD8 Net-_C14-Pad1_ Net-_C4-Pad1_ R3000\nD9 Net-_C5-Pad1_ Net-_C14-Pad1_ R3000\nD10 Net-_C15-Pad1_ Net-_C5-Pad1_ R3000\nD11 Net-_C6-Pad1_ Net-_C15-Pad1_ R3000\nD12 Net-_C16-Pad1_ Net-_C6-Pad1_ R3000\nD13 Net-_C7-Pad1_ Net-_C16-Pad1_ R3000\nD14 /multiplier/HV7 Net-_C7-Pad1_ R3000\nD15 /multiplier/OUT1 /multiplier/HV7 R3000\nD16 /multiplier/HV8 /multiplier/OUT1 R3000\nC11 /multiplier/HV1 /multiplier/HV0 10n\nC12 Net-_C12-Pad1_ /multiplier/HV1 10n\nC13 Net-_C13-Pad1_ Net-_C12-Pad1_ 10n\nC14 Net-_C14-Pad1_ Net-_C13-Pad1_ 10n\nC15 Net-_C15-Pad1_ Net-_C14-Pad1_ 10n\nC16 Net-_C16-Pad1_ Net-_C15-Pad1_ 10n\nC17 /multiplier/HV7 Net-_C16-Pad1_ 10n\nC18 /multiplier/HV8 /multiplier/HV7 10n\nD21 Net-_C21-Pad1_ /multiplier/HV0 R3000\nD22 /multiplier/HV1 Net-_C21-Pad1_ R3000\nD23 Net-_C22-Pad1_ /multiplier/HV1 R3000\nD24 Net-_C12-Pad1_ Net-_C22-Pad1_ R3000\nD25 Net-_C23-Pad1_ Net-_C12-Pad1_ R3000\nD26 Net-_C13-Pad1_ Net-_C23-Pad1_ R3000\nD27 Net-_C24-Pad1_ Net-_C13-Pad1_ R3000\nD28 Net-_C14-Pad1_ Net-_C24-Pad1_ R3000\nD29 Net-_C25-Pad1_ Net-_C14-Pad1_ R3000\nD30 Net-_C15-Pad1_ Net-_C25-Pad1_ R3000\nD31 Net-_C26-Pad1_ Net-_C15-Pad1_ R3000\nD32 Net-_C16-Pad1_ Net-_C26-Pad1_ R3000\nD33 Net-_C27-Pad1_ Net-_C16-Pad1_ R3000\nD34 /multiplier/HV7 Net-_C27-Pad1_ R3000\nD35 /multiplier/OUT2 /multiplier/HV7 R3000\nD36 /multiplier/HV8 /multiplier/OUT2 R3000\nC21 Net-_C21-Pad1_ NC_02 10n\nC22 Net-_C22-Pad1_ Net-_C21-Pad1_ 10n\nC23 Net-_C23-Pad1_ Net-_C22-Pad1_ 10n\nC24 Net-_C24-Pad1_ Net-_C23-Pad1_ 10n\nC25 Net-_C25-Pad1_ Net-_C24-Pad1_ 10n\nC26 Net-_C26-Pad1_ Net-_C25-Pad1_ 10n\nC27 Net-_C27-Pad1_ Net-_C26-Pad1_ 10n\nC28 /multiplier/OUT2 Net-_C27-Pad1_ 10n\nIN1 NC_03 Conn_01x01\nHV0 NC_04 Conn_01x01\nIN2 NC_05 Conn_01x01\nOUT1 NC_06 Conn_01x01\nHV7 NC_07 Conn_01x01\nHV8 NC_08 Conn_01x01\nOUT2 NC_09 Conn_01x01\nHV1 NC_10 Conn_01x01\n.end\n"
    },
    {
        "filename": "1253.cir",
        "prompt": "Create a circuit diagram representing a 68030 microprocessor system with supporting logic. The system includes a 68030 CPU, a 68882 RC16 memory controller, a PAL16R4B address decoder, and associated control signals. The circuit should feature address and data buses (A0-A31, D0-D31), control signals like RESET, LAS, BERR, HALT, DS, DSACK, SIZ, LBG, LBGACK, FC0-FC2, CIOUT, CBACK, R-W, IRQ (1-6), and STERM. Include connections to memory (C16M) and potentially other peripherals via the data and address buses. The design should incorporate necessary glue logic to interface these components, including signal buffering and decoding. The circuit should also include numerous \"NC\" (no connect) pins, indicating potential for future expansion or unused functionality. The netlist suggests a complex bus structure and address decoding scheme.",
        "content": ".title KiCad schematic\nUK8 LBR* /A_0_ /A_30_ /A_28_ /A_26_ /A_24_ /A_23_ /A_21_ /A_19_ /A_17_ /A_15_ /A_13_ /A_10_ RMC* /LBG* /A_31_ /A_29_ /A_27_ /A_25_ /A_22_ /A_20_ /A_16_ /A_14_ /A_12_ /A_8_ /A_7_ /FC_1_ /CIOUT* LBGACK* /A_1_ /A_18_ /A_11_ /A_9_ /A_5_ /A_4_ /FC_2_ /FC_0_ NC_01 /A_6_ /A_3_ /A_2_ C16M NC_02 NC_03 NC_04 RESET* NC_05 STERM* NC_06 NC_07 NC_08 BERR* HALT* NC_09 NC_10 CBACK* LAS* NC_11 NC_12 NC_13 DS* /SIZ_1_ /D_5_ /D_1_ /D_0_ NC_14 /SIZ_0_ R-W* /D_30_ /D_10_ /D_7_ /D_4_ /D_2_ NC_15 NC_16 /D_29_ /D_27_ /D_24_ /D_22_ /D_20_ /D_17_ /D_14_ /D_12_ /D_9_ /D_6_ /D_3_ /D_31_ /D_28_ /D_26_ /D_25_ /D_23_ /D_21_ /D_19_ /D_18_ /D_16_ /D_15_ /D_13_ /D_11_ /D_8_ 68030\nUI6 NC_17 NC_18 LAS* NC_19 NC_20 /FC_2_ /FC_1_ /FC_0_ LBGACK* NC_21 BERR* IRQ*_1:6_ NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 PAL16R4B\nJ13 NC_28 NC_29 NC_30 IRQ*_1:6_ NC_31 /CIOUT* STERM* /DSACK*_1_ /SIZ_1_ LBGACK* /FC_2_ RESET* /D_0_ /D_2_ /D_5_ /D_8_ /D_10_ /D_13_ /D_16_ /D_18_ /D_21_ /D_24_ /D_26_ /D_29_ /A_31_ /A_29_ /A_26_ /A_23_ /A_21_ /A_18_ /A_15_ /A_13_ /A_10_ /A_7_ /A_5_ /A_2_ NC_32 C16M NC_33 NC_34 NC_35 Net-_J13-Pad42_ NC_36 IRQ*_1:6_ NC_37 DS* CBACK* /DSACK*_0_ /SIZ_0_ /LBG* /FC_1_ BERR* Net-_J13-Pad53_ /D_3_ /D_6_ Net-_J13-Pad42_ /D_11_ /D_14_ Net-_J13-Pad53_ /D_19_ /D_22_ Net-_J13-Pad42_ /D_27_ /D_30_ Net-_J13-Pad53_ /A_28_ /A_25_ Net-_J13-Pad42_ /A_20_ /A_17_ Net-_J13-Pad53_ /A_12_ /A_9_ Net-_J13-Pad42_ /A_4_ /A_1_ Net-_J13-Pad53_ NC_38 Net-_J13-Pad42_ NC_39 NC_40 NC_41 NC_42 IRQ*_1:6_ NC_43 RMC* NC_44 R-W* LAS* LBR* /FC_0_ HALT* /D_1_ /D_4_ /D_7_ /D_9_ /D_12_ /D_15_ /D_17_ /D_20_ /D_23_ /D_25_ /D_28_ /D_31_ /A_30_ /A_27_ /A_24_ /A_22_ /A_19_ /A_16_ /A_14_ /A_11_ /A_8_ /A_6_ /A_3_ /A_0_ NC_45 C16M NC_46 NC_47 PDS_03x80\nUI5 /D_2_ /D_1_ /D_0_ NC_48 C16M RESET* Net-_UI5-Pad18_ DS* LAS* /A_4_ /A_3_ /A_2_ /A_1_ Net-_UI5-Pad18_ R-W* NC_49 /DSACK*_0_ /DSACK*_1_ /D_31_ /D_30_ /D_29_ /D_28_ /D_27_ /D_26_ /D_25_ /D_24_ /D_23_ /D_22_ /D_21_ /D_20_ /D_19_ /D_18_ /D_17_ /D_16_ /D_15_ /D_14_ /D_13_ /D_12_ /D_11_ /D_10_ /D_9_ /D_8_ /D_7_ /D_6_ /D_5_ /D_4_ /D_3_ MC68882RC16\n.end\n"
    },
    {
        "filename": "1492.cir",
        "prompt": "Create a schematic for a series of 8-bit shift registers, each stage composed of a D-latch implemented with N-channel MOSFETs (2N7000). The circuit should include 8 stages, labeled a0-a7 and b0-b7 as inputs, and c0-c7 as outputs, with serial data input via S0-S7. Each stage should have a clock input (S0-S7) and a pull-up resistor (1M) on the output. Include power (VCC and GND) connections and 8-bit bus connectors for inputs and outputs. Also include a single bit bus connector for the clock signal and a 2-pole power connector. Include output /Os.",
        "content": ".title KiCad schematic\nJ4 /S0 /S1 /S2 /S3 /S4 /S5 /S6 /S7 J8-8_bit_bus_connector\nQ17 GND /a1 Net-_Q17-Pad3_ 2N7000\nQ26 Net-_Q25-Pad3_ /b1 Net-_Q26-Pad3_ 2N7000\nQ25 GND /a1 Net-_Q25-Pad3_ 2N7000\nQ18 GND /b1 Net-_Q17-Pad3_ 2N7000\nQ27 GND Net-_Q26-Pad3_ Net-_Q20-Pad2_ 2N7000\nR13 VCC Net-_Q17-Pad3_ 1M\nR19 VCC Net-_Q26-Pad3_ 1M\nR20 VCC Net-_Q20-Pad2_ 1M\nQ19 GND Net-_Q17-Pad3_ Net-_Q19-Pad3_ 2N7000\nQ20 GND Net-_Q20-Pad2_ Net-_Q19-Pad3_ 2N7000\nR14 VCC Net-_Q19-Pad3_ 1M\nQ21 GND /C0 Net-_Q21-Pad3_ 2N7000\nQ22 GND Net-_Q19-Pad3_ Net-_Q21-Pad3_ 2N7000\nR15 VCC Net-_Q21-Pad3_ 1M\nQ30 GND Net-_Q29-Pad3_ Net-_Q24-Pad2_ 2N7000\nR22 VCC Net-_Q24-Pad2_ 1M\nQ23 GND Net-_Q21-Pad3_ /S1 2N7000\nQ24 GND Net-_Q24-Pad2_ /S1 2N7000\nR16 VCC /S1 1M\nQ29 Net-_Q28-Pad3_ Net-_Q19-Pad3_ Net-_Q29-Pad3_ 2N7000\nQ28 GND /C0 Net-_Q28-Pad3_ 2N7000\nR21 VCC Net-_Q29-Pad3_ 1M\nQ32 Net-_Q31-Pad3_ Net-_Q26-Pad3_ /C1 2N7000\nQ31 GND Net-_Q29-Pad3_ Net-_Q31-Pad3_ 2N7000\nR23 VCC /C1 1M\nQ33 GND /a2 Net-_Q33-Pad3_ 2N7000\nQ42 Net-_Q41-Pad3_ /b2 Net-_Q42-Pad3_ 2N7000\nQ41 GND /a2 Net-_Q41-Pad3_ 2N7000\nQ34 GND /b2 Net-_Q33-Pad3_ 2N7000\nQ43 GND Net-_Q42-Pad3_ Net-_Q36-Pad2_ 2N7000\nR24 VCC Net-_Q33-Pad3_ 1M\nR30 VCC Net-_Q42-Pad3_ 1M\nR31 VCC Net-_Q36-Pad2_ 1M\nQ35 GND Net-_Q33-Pad3_ Net-_Q35-Pad3_ 2N7000\nQ36 GND Net-_Q36-Pad2_ Net-_Q35-Pad3_ 2N7000\nR25 VCC Net-_Q35-Pad3_ 1M\nQ37 GND /C1 Net-_Q37-Pad3_ 2N7000\nQ38 GND Net-_Q35-Pad3_ Net-_Q37-Pad3_ 2N7000\nR26 VCC Net-_Q37-Pad3_ 1M\nQ46 GND Net-_Q45-Pad3_ Net-_Q40-Pad2_ 2N7000\nR33 VCC Net-_Q40-Pad2_ 1M\nQ39 GND Net-_Q37-Pad3_ /S2 2N7000\nQ40 GND Net-_Q40-Pad2_ /S2 2N7000\nR27 VCC /S2 1M\nQ45 Net-_Q44-Pad3_ Net-_Q35-Pad3_ Net-_Q45-Pad3_ 2N7000\nQ44 GND /C1 Net-_Q44-Pad3_ 2N7000\nR32 VCC Net-_Q45-Pad3_ 1M\nQ48 Net-_Q47-Pad3_ Net-_Q42-Pad3_ /C2 2N7000\nQ47 GND Net-_Q45-Pad3_ Net-_Q47-Pad3_ 2N7000\nR34 VCC /C2 1M\nQ49 GND /a3 Net-_Q49-Pad3_ 2N7000\nQ58 Net-_Q57-Pad3_ /b3 Net-_Q58-Pad3_ 2N7000\nQ57 GND /a3 Net-_Q57-Pad3_ 2N7000\nQ50 GND /b3 Net-_Q49-Pad3_ 2N7000\nQ59 GND Net-_Q58-Pad3_ Net-_Q52-Pad2_ 2N7000\nR35 VCC Net-_Q49-Pad3_ 1M\nR41 VCC Net-_Q58-Pad3_ 1M\nR42 VCC Net-_Q52-Pad2_ 1M\nQ51 GND Net-_Q49-Pad3_ Net-_Q51-Pad3_ 2N7000\nQ52 GND Net-_Q52-Pad2_ Net-_Q51-Pad3_ 2N7000\nR36 VCC Net-_Q51-Pad3_ 1M\nQ53 GND /C2 Net-_Q53-Pad3_ 2N7000\nQ54 GND Net-_Q51-Pad3_ Net-_Q53-Pad3_ 2N7000\nR37 VCC Net-_Q53-Pad3_ 1M\nQ62 GND Net-_Q61-Pad3_ Net-_Q56-Pad2_ 2N7000\nR44 VCC Net-_Q56-Pad2_ 1M\nQ55 GND Net-_Q53-Pad3_ /S3 2N7000\nQ56 GND Net-_Q56-Pad2_ /S3 2N7000\nR38 VCC /S3 1M\nQ61 Net-_Q60-Pad3_ Net-_Q51-Pad3_ Net-_Q61-Pad3_ 2N7000\nQ60 GND /C2 Net-_Q60-Pad3_ 2N7000\nR43 VCC Net-_Q61-Pad3_ 1M\nQ64 Net-_Q63-Pad3_ Net-_Q58-Pad3_ /C3 2N7000\nQ63 GND Net-_Q61-Pad3_ Net-_Q63-Pad3_ 2N7000\nR45 VCC /C3 1M\nQ65 GND /a4 Net-_Q65-Pad3_ 2N7000\nQ74 Net-_Q73-Pad3_ /b4 Net-_Q74-Pad3_ 2N7000\nQ73 GND /a4 Net-_Q73-Pad3_ 2N7000\nQ66 GND /b4 Net-_Q65-Pad3_ 2N7000\nQ75 GND Net-_Q74-Pad3_ Net-_Q68-Pad2_ 2N7000\nR46 VCC Net-_Q65-Pad3_ 1M\nR52 VCC Net-_Q74-Pad3_ 1M\nR53 VCC Net-_Q68-Pad2_ 1M\nQ67 GND Net-_Q65-Pad3_ Net-_Q67-Pad3_ 2N7000\nQ68 GND Net-_Q68-Pad2_ Net-_Q67-Pad3_ 2N7000\nR47 VCC Net-_Q67-Pad3_ 1M\nQ69 GND /C3 Net-_Q69-Pad3_ 2N7000\nQ70 GND Net-_Q67-Pad3_ Net-_Q69-Pad3_ 2N7000\nR48 VCC Net-_Q69-Pad3_ 1M\nQ78 GND Net-_Q77-Pad3_ Net-_Q72-Pad2_ 2N7000\nR55 VCC Net-_Q72-Pad2_ 1M\nQ71 GND Net-_Q69-Pad3_ /S4 2N7000\nQ72 GND Net-_Q72-Pad2_ /S4 2N7000\nR49 VCC /S4 1M\nQ77 Net-_Q76-Pad3_ Net-_Q67-Pad3_ Net-_Q77-Pad3_ 2N7000\nQ76 GND /C3 Net-_Q76-Pad3_ 2N7000\nR54 VCC Net-_Q77-Pad3_ 1M\nQ80 Net-_Q79-Pad3_ Net-_Q74-Pad3_ /C4 2N7000\nQ79 GND Net-_Q77-Pad3_ Net-_Q79-Pad3_ 2N7000\nR56 VCC /C4 1M\nQ81 GND /a5 Net-_Q81-Pad3_ 2N7000\nQ90 Net-_Q89-Pad3_ /b5 Net-_Q90-Pad3_ 2N7000\nQ89 GND /a5 Net-_Q89-Pad3_ 2N7000\nQ82 GND /b5 Net-_Q81-Pad3_ 2N7000\nQ91 GND Net-_Q90-Pad3_ Net-_Q84-Pad2_ 2N7000\nR57 VCC Net-_Q81-Pad3_ 1M\nR63 VCC Net-_Q90-Pad3_ 1M\nR64 VCC Net-_Q84-Pad2_ 1M\nQ83 GND Net-_Q81-Pad3_ Net-_Q83-Pad3_ 2N7000\nQ84 GND Net-_Q84-Pad2_ Net-_Q83-Pad3_ 2N7000\nR58 VCC Net-_Q83-Pad3_ 1M\nQ85 GND /C4 Net-_Q85-Pad3_ 2N7000\nQ86 GND Net-_Q83-Pad3_ Net-_Q85-Pad3_ 2N7000\nR59 VCC Net-_Q85-Pad3_ 1M\nQ94 GND Net-_Q93-Pad3_ Net-_Q88-Pad2_ 2N7000\nR66 VCC Net-_Q88-Pad2_ 1M\nQ87 GND Net-_Q85-Pad3_ /S5 2N7000\nQ88 GND Net-_Q88-Pad2_ /S5 2N7000\nR60 VCC /S5 1M\nQ93 Net-_Q92-Pad3_ Net-_Q83-Pad3_ Net-_Q93-Pad3_ 2N7000\nQ92 GND /C4 Net-_Q92-Pad3_ 2N7000\nR65 VCC Net-_Q93-Pad3_ 1M\nQ96 Net-_Q95-Pad3_ Net-_Q90-Pad3_ /C5 2N7000\nQ95 GND Net-_Q93-Pad3_ Net-_Q95-Pad3_ 2N7000\nR67 VCC /C5 1M\nQ97 GND /a6 Net-_Q97-Pad3_ 2N7000\nQ106 Net-_Q105-Pad3_ /b6 Net-_Q106-Pad3_ 2N7000\nQ105 GND /a6 Net-_Q105-Pad3_ 2N7000\nQ98 GND /b6 Net-_Q97-Pad3_ 2N7000\nQ107 GND Net-_Q106-Pad3_ Net-_Q100-Pad2_ 2N7000\nR68 VCC Net-_Q97-Pad3_ 1M\nR74 VCC Net-_Q106-Pad3_ 1M\nR75 VCC Net-_Q100-Pad2_ 1M\nQ99 GND Net-_Q97-Pad3_ Net-_Q100-Pad3_ 2N7000\nQ100 GND Net-_Q100-Pad2_ Net-_Q100-Pad3_ 2N7000\nR69 VCC Net-_Q100-Pad3_ 1M\nQ101 GND /C5 Net-_Q101-Pad3_ 2N7000\nQ102 GND Net-_Q100-Pad3_ Net-_Q101-Pad3_ 2N7000\nR70 VCC Net-_Q101-Pad3_ 1M\nQ110 GND Net-_Q109-Pad3_ Net-_Q104-Pad2_ 2N7000\nR77 VCC Net-_Q104-Pad2_ 1M\nQ103 GND Net-_Q101-Pad3_ /S6 2N7000\nQ104 GND Net-_Q104-Pad2_ /S6 2N7000\nR71 VCC /S6 1M\nQ109 Net-_Q108-Pad3_ Net-_Q100-Pad3_ Net-_Q109-Pad3_ 2N7000\nQ108 GND /C5 Net-_Q108-Pad3_ 2N7000\nR76 VCC Net-_Q109-Pad3_ 1M\nQ112 Net-_Q111-Pad3_ Net-_Q106-Pad3_ /C6 2N7000\nQ111 GND Net-_Q109-Pad3_ Net-_Q111-Pad3_ 2N7000\nR78 VCC /C6 1M\nQ113 GND /a7 Net-_Q113-Pad3_ 2N7000\nQ122 Net-_Q121-Pad3_ /b7 Net-_Q122-Pad3_ 2N7000\nQ121 GND /a7 Net-_Q121-Pad3_ 2N7000\nQ114 GND /b7 Net-_Q113-Pad3_ 2N7000\nQ123 GND Net-_Q122-Pad3_ Net-_Q116-Pad2_ 2N7000\nR79 VCC Net-_Q113-Pad3_ 1M\nR85 VCC Net-_Q122-Pad3_ 1M\nR86 VCC Net-_Q116-Pad2_ 1M\nQ115 GND Net-_Q113-Pad3_ Net-_Q115-Pad3_ 2N7000\nQ116 GND Net-_Q116-Pad2_ Net-_Q115-Pad3_ 2N7000\nR80 VCC Net-_Q115-Pad3_ 1M\nQ117 GND /C6 Net-_Q117-Pad3_ 2N7000\nQ118 GND Net-_Q115-Pad3_ Net-_Q117-Pad3_ 2N7000\nR81 VCC Net-_Q117-Pad3_ 1M\nQ126 GND Net-_Q125-Pad3_ Net-_Q120-Pad2_ 2N7000\nR88 VCC Net-_Q120-Pad2_ 1M\nQ119 GND Net-_Q117-Pad3_ /S7 2N7000\nQ120 GND Net-_Q120-Pad2_ /S7 2N7000\nR82 VCC /S7 1M\nQ125 Net-_Q124-Pad3_ Net-_Q115-Pad3_ Net-_Q125-Pad3_ 2N7000\nQ124 GND /C6 Net-_Q124-Pad3_ 2N7000\nR87 VCC Net-_Q125-Pad3_ 1M\nQ128 Net-_Q127-Pad3_ Net-_Q122-Pad3_ /C7 2N7000\nQ127 GND Net-_Q125-Pad3_ Net-_Q127-Pad3_ 2N7000\nR89 VCC /C7 1M\nR17 GND /a1 1M\nR18 GND /b1 1M\nR28 GND /a2 1M\nR29 GND /b2 1M\nR39 GND /a3 1M\nR40 GND /b3 1M\nR50 GND /a4 1M\nR51 GND /b4 1M\nR61 GND /a5 1M\nR62 GND /b5 1M\nR72 GND /a6 1M\nR73 GND /b6 1M\nR83 GND /a7 1M\nR84 GND /b7 1M\nQ1 GND /a0 Net-_Q1-Pad3_ 2N7000\nQ10 Net-_Q10-Pad1_ /b0 Net-_Q10-Pad3_ 2N7000\nQ9 GND /a0 Net-_Q10-Pad1_ 2N7000\nQ2 GND /b0 Net-_Q1-Pad3_ 2N7000\nQ11 GND Net-_Q10-Pad3_ Net-_Q11-Pad3_ 2N7000\nR2 VCC Net-_Q1-Pad3_ 1M\nR8 VCC Net-_Q10-Pad3_ 1M\nR9 VCC Net-_Q11-Pad3_ 1M\nQ3 GND Net-_Q1-Pad3_ Net-_Q13-Pad2_ 2N7000\nQ4 GND Net-_Q11-Pad3_ Net-_Q13-Pad2_ 2N7000\nR3 VCC Net-_Q13-Pad2_ 1M\nQ5 GND /c Net-_Q5-Pad3_ 2N7000\nQ6 GND Net-_Q13-Pad2_ Net-_Q5-Pad3_ 2N7000\nR4 VCC Net-_Q5-Pad3_ 1M\nQ14 GND Net-_Q13-Pad3_ Net-_Q14-Pad3_ 2N7000\nR11 VCC Net-_Q14-Pad3_ 1M\nQ7 GND Net-_Q5-Pad3_ /S0 2N7000\nQ8 GND Net-_Q14-Pad3_ /S0 2N7000\nR5 VCC /S0 1M\nQ13 Net-_Q12-Pad3_ Net-_Q13-Pad2_ Net-_Q13-Pad3_ 2N7000\nQ12 GND /c Net-_Q12-Pad3_ 2N7000\nR10 VCC Net-_Q13-Pad3_ 1M\nQ16 Net-_Q15-Pad3_ Net-_Q10-Pad3_ /C0 2N7000\nQ15 GND Net-_Q13-Pad3_ Net-_Q15-Pad3_ 2N7000\nR12 VCC /C0 1M\nR6 GND /a0 1M\nR7 GND /b0 1M\nJ2 /c J1-1_bit_bus\nR1 GND /c 1M\nJ6 /b0 /b1 /b2 /b3 /b4 /b5 /b6 /b7 J8-8_bit_bus_connector\nJ3 /a0 /a1 /a2 /a3 /a4 /a5 /a6 /a7 J8-8_bit_bus_connector\nQ129 GND /C6 Net-_Q129-Pad3_ 2N7000\nQ134 Net-_Q133-Pad3_ /C7 Net-_Q134-Pad3_ 2N7000\nQ133 GND /C6 Net-_Q133-Pad3_ 2N7000\nQ130 GND /C7 Net-_Q129-Pad3_ 2N7000\nQ135 GND Net-_Q134-Pad3_ Net-_Q132-Pad2_ 2N7000\nR90 VCC Net-_Q129-Pad3_ 1M\nR92 VCC Net-_Q134-Pad3_ 1M\nR93 VCC Net-_Q132-Pad2_ 1M\nQ131 GND Net-_Q129-Pad3_ /Os 2N7000\nQ132 GND Net-_Q132-Pad2_ /Os 2N7000\nR91 VCC /Os 1M\nJ1 GND VCC PWR-2_pole_power_connector\nJ5 /C7 /Os J2-2_bit_bus\n.end\n"
    },
    {
        "filename": "268.cir",
        "prompt": "Design a circuit with three 2x16 pin headers (J1, J2) and one 1x5 pin header (J4) for power and basic communication signals. J1 and J2 are identical and connect to a variety of I/O pins (IO00-IO35, SDA, SCL, RXD, TXD, RST, SVN, SVP, TMS, TCK, TD0), plus 5V, 3.3V, and GND. J3 is a 2x10 pin header connecting 5V, 3.3V, GND, RXD, TXD, RST, SVN, SVP, and some I/O pins. J4 provides connections for 3.3V, 5V, GND, SCL, and SDA. The circuit should primarily function as an interface board, providing multiple connection points for digital and power signals.",
        "content": ".title KiCad schematic\nJ1 /IO02 /NC2 /IO00 /TMS /IO04 /IO34 /TDI /IO33 /IO32 /IO35 /IO25 /SVN /IO27 /NC1 /TD0 /TCK /5V /3.3V /GND /IO05 /IO16 /IO23 /IO17 /IO19 /SDA /IO18 /SCL /IO26 /RXD /SVP /TXD /RST Conn_02x16_Odd_Even\nJ3 /5V NC_01 /GND NC_02 /3.3V /IO04 /IO19 /GND /RXD /IO00 /TXD /GND /IO25 /IO33 /IO32 /IO35 /IO34 /RST /SVN /SVP Conn_02x10_Odd_Even\nJ2 /IO02 /NC2 /IO00 /TMS /IO04 /IO34 /TDI /IO33 /IO32 /IO35 /IO25 /SVN /IO27 /NC1 /TD0 /TCK /5V /3.3V /GND /IO05 /IO16 /IO23 /IO17 /IO19 /SDA /IO18 /SCL /IO26 /RXD /SVP /TXD /RST Conn_02x16_Odd_Even\nJ4 /3.3V /SCL /SDA /5V /GND Conn_01x05\n.end\n"
    },
    {
        "filename": "826.cir",
        "prompt": "Create a CMOS inverter circuit with a pulsed input signal. The circuit should include a PMOS pull-up transistor (MPMOS) and an NMOS pull-down transistor (MNMOS) connected between a 3.3V power supply (VDD) and ground. The input signal (vin) is a pulse from 0V to 3.3V with a pulse width of 100ms, a period of 200ms, and a rise/fall time of 0. The output (vout) should be observed. Simulate the circuit for 400ms with a maximum timestep of 1ms. Use level 8 models for both NMOS and PMOS transistors. Plot the input signal shifted up by 5V and the output signal.",
        "content": ".title KiCad schematic\nV1 vin 0 pulse(0 3.3 0 0 0 100m 200m)\nV2 VDD 0 3.3\nM1 vout vin VDD VDD MPMOS\nM2 vout vin 0 0 MNMOS\n.tran 1m 400m\n.model mnmos nmos level=8 version=3.3.0\n.model mpmos pmos level=8 version=3.3.0\n.control\nrun\nplot v(vin)+5 v(vout)\n.endc\n.end\n"
    },
    {
        "filename": "20.cir",
        "prompt": "Create a circuit with an STM32F030F4Px microcontroller, a 3.3V LDO regulator (LD1117S33CTR), a 5V LDO regulator, and an RS485 transceiver (SP3485CN). Include decoupling capacitors for both voltage rails. The STM32 has connections for SWD programming (/SWDIO, /SWCLK), RS485 communication (/RS485_TX, /RS485_RX, /RS485_DE), SPI communication (/SCK, /MOSI_C0), and control signals (/OE, /STROBE, /AUX_STROBE). Implement a 4-digit 7-segment display driven by multiple MBI5026 shift registers (U8, U9) and 74HC595 shift registers (U5, U7). Include control logic for the display segments (/SEG_A_CTRL through /SEG_G_CTRL, /SEG_A_COM through /SEG_G_COM). Incorporate a watchdog timer circuit using an LM393 comparator and associated resistors and capacitors. Add indicator LEDs for ID, error, and communication status, controlled by the 74HC595 shift registers. Include input connectors for left and right signals (/in_left, /in_right). Provide a fuse (F1) for overcurrent protection. Include jumper options for input signal configuration (JP1-JP4). Implement high voltage enable logic with 74HCT125 buffers and PNP/NPN transistors (Q14, Q15, Q16). Include pull-up resistors for reset (/RST) and RS485 enable (/RS485_DE). Include a connector for RS485 A and B signals.",
        "content": ".title KiCad schematic\nU3 GND /XT1 /XT2 /RST +3V3 NC_01 /RS485_DE /RS485_TX /RS485_RX NC_02 /SCK /~OE /MOSI_C0 NC_03 GND +3V3 /STROBE /AUX_STROBE /SWDIO /SWCLK STM32F030F4Px\nU2 /RS485_RX /RS485_DE /RS485_DE /RS485_TX GND /RS485_A /RS485_B +3V3 SP3485CN\nC5 GND +3V3 100n\nU1 GND +3V3 +5V LD1117S33CTR\nC6 GND +3V3 100n\nC4 GND +5V 100n\nC3 +5V GND 1000u\nC12 GND /XT1 22p\nC13 GND /XT2 22p\nQ1 /SEG_C_CTRL /SEG_C_COM +5V AO3415A\nQ2 /SEG_G_CTLR /SEG_G_COM +5V AO3415A\nQ3 /SEG_B_CTRL /SEG_B_COM +5V AO3415A\nQ4 /SEG_DP_CTRL /SEG_DP_COM +5V AO3415A\nQ5 /SEG_F_CTRL /SEG_F_COM +5V AO3415A\nQ6 /SEG_D_CTRL /SEG_D_COM +5V AO3415A\nQ7 /SEG_A_CTRL /SEG_A_COM +5V AO3415A\nQ8 /SEG_E_CTRL /SEG_E_COM +5V AO3415A\nU7 /SEG_C_CTRL /SEG_DP_CTRL /SEG_D_CTRL /SEG_F_CTRL /SEG_E_CTRL /SEG_B_CTRL /SEG_A_CTRL GND NC_04 +5V /SCK /AUX_STROBE GND /MOSI_C2 /SEG_G_CTLR +5V 74HC595_mine\nP5 /SWDIO /SWCLK GND +3V3 SWD\nR35 /LED_ID NC_05 100\nR36 /LED_ERROR NC_06 140\nR37 /LED_COMM NC_07 100\nC11 /RST GND 10n\nR3 +3V3 /RST 47k\nC7 GND +5V 100n\nC8 GND +5V 100n\nC9 GND +3V3 100n\nC10 +3V3 GND 47u\nC19 +5V GND 1000u\nC2 GND +5V 100n\nP1 /in_left SUP\nP3 /in_right SUP\nR5 /~OE +3V3 10k\nD2 /~WD_RST /RST D_Small\nR19 Net-_Q14-Pad1_ /~WD_RST 10k\nR33 Net-_Q15-Pad1_ /R_SET_CTRL0 100k\nR34 Net-_Q16-Pad1_ /R_SET_CTRL1 100k\nU5 /LED_ERROR /LED_COMM /LED_ID NC_08 NC_09 /R_SET_CTRL0 /R_SET_CTRL1 GND /MOSI_C2 +3V3 /SCK /AUX_STROBE GND /MOSI_C0 NC_10 +3V3 74HC595_mine\nR4 /RS485_DE GND 100k\nF1 +5V Net-_F1-Pad2_ 2.5A MT\nD1 +5V GND 6.4V 1.3W\nR23 /WD_REF1 /~WD_RST1 470k\nR32 /WD_COMP1 /SEG_DP_CTRL 100k\nR29 GND /WD_REF1 47k\nR25 /WD_REF1 +5V 47k\nU6 /~WD_RST1 Net-_R1-Pad2_ /WD_REF1 GND /WD_REF2 /WD_COMP1 /~WD_RST2 +5V LM393\nC20 /WD_COMP1 GND 100n\nR21 /WD_REF2 /~WD_RST2 470k\nR24 GND /WD_REF2 10k\nR22 /WD_REF2 +5V 100k\nD3 /~WD_RST1 /~WD_RST D_Small\nD4 /~WD_RST2 /~WD_RST D_Small\nR20 +5V /~WD_RST 47k\nQ15 Net-_Q15-Pad1_ GND /mux_mod_right/R_SET_0 Q_NPN_BEC\nQ16 Net-_Q16-Pad1_ GND /mux_mod_right/R_SET_1 Q_NPN_BEC\nQ14 Net-_Q14-Pad1_ +5V /~OE_HV_CB Q_PNP_BEC\nU10 GND /STROBE /STROBE_HV GND /~OE /~OE_HV GND /MOSI_C0_HV /MOSI_C0 GND /SCK_HV /SCK GND +5V 74HCT125\nR44 /~OE_HV_CB /~OE_HV 1k\nR1 GND Net-_R1-Pad2_ 47k\nP4 GND +5V /RS485_A /RS485_B +5V GND CONN_02X03\nC1 GND +3V3 100n\nJP1 /in_left Net-_F1-Pad2_ rpos\nJP2 /in_left GND rneg\nJP4 /in_right GND lneg\nJP3 /in_right Net-_F1-Pad2_ lpos\nP6 /in_right SUP\nP2 /in_left SUP\nD10 /mux_mod_right/SEG_E /mux_mod_right/SEG_D /mux_mod_right/SEG_DP /mux_mod_right/SEG_C /mux_mod_right/SEG_G Net-_D10-Pad6_ /mux_mod_right/SEG_B Net-_D10-Pad8_ Net-_D10-Pad9_ /mux_mod_right/SEG_F /mux_mod_right/SEG_A Net-_D10-Pad12_ 7seg_4digit_cc\nD11 /mux_mod_right/SEG_E /mux_mod_right/SEG_D /mux_mod_right/SEG_DP /mux_mod_right/SEG_C /mux_mod_right/SEG_G Net-_D11-Pad6_ /mux_mod_right/SEG_B Net-_D11-Pad8_ Net-_D11-Pad9_ /mux_mod_right/SEG_F /mux_mod_right/SEG_A Net-_D11-Pad12_ 7seg_4digit_cc\nD12 /mux_mod_right/SEG_E /mux_mod_right/SEG_D /mux_mod_right/SEG_DP /mux_mod_right/SEG_C /mux_mod_right/SEG_G Net-_D12-Pad6_ /mux_mod_right/SEG_B Net-_D12-Pad8_ Net-_D12-Pad9_ /mux_mod_right/SEG_F /mux_mod_right/SEG_A Net-_D12-Pad12_ 7seg_4digit_cc\nD13 /mux_mod_right/SEG_E /mux_mod_right/SEG_D /mux_mod_right/SEG_DP /mux_mod_right/SEG_C /mux_mod_right/SEG_G Net-_D13-Pad6_ /mux_mod_right/SEG_B Net-_D13-Pad8_ Net-_D13-Pad9_ /mux_mod_right/SEG_F /mux_mod_right/SEG_A Net-_D13-Pad12_ 7seg_4digit_cc\nU8 GND /MOSI_C1_HV /SCK_HV /STROBE_HV Net-_D13-Pad12_ Net-_D13-Pad9_ Net-_D13-Pad8_ Net-_D13-Pad6_ Net-_D12-Pad12_ Net-_D12-Pad9_ Net-_D12-Pad8_ Net-_D12-Pad6_ Net-_D11-Pad12_ Net-_D11-Pad9_ Net-_D11-Pad8_ Net-_D11-Pad6_ Net-_D10-Pad12_ Net-_D10-Pad9_ Net-_D10-Pad8_ Net-_D10-Pad6_ /~OE_HV_CB NC_11 Net-_R38-Pad2_ +5V MBI5026\nR39 /mux_mod_right/R_SET_1 Net-_R38-Pad2_ R\nR38 /mux_mod_right/R_SET_0 Net-_R38-Pad2_ R\nD14 /SEG_E_COM /SEG_D_COM /SEG_DP_COM /SEG_C_COM /SEG_G_COM Net-_D14-Pad6_ /SEG_B_COM Net-_D14-Pad8_ Net-_D14-Pad9_ /SEG_F_COM /SEG_A_COM Net-_D14-Pad12_ 7seg_4digit_cc\nD15 /SEG_E_COM /SEG_D_COM /SEG_DP_COM /SEG_C_COM /SEG_G_COM Net-_D15-Pad6_ /SEG_B_COM Net-_D15-Pad8_ Net-_D15-Pad9_ /SEG_F_COM /SEG_A_COM Net-_D15-Pad12_ 7seg_4digit_cc\nD16 /SEG_E_COM /SEG_D_COM /SEG_DP_COM /SEG_C_COM /SEG_G_COM Net-_D16-Pad6_ /SEG_B_COM Net-_D16-Pad8_ Net-_D16-Pad9_ /SEG_F_COM /SEG_A_COM Net-_D16-Pad12_ 7seg_4digit_cc\nD17 /SEG_E_COM /SEG_D_COM /SEG_DP_COM /SEG_C_COM /SEG_G_COM Net-_D17-Pad6_ /SEG_B_COM Net-_D17-Pad8_ Net-_D17-Pad9_ /SEG_F_COM /SEG_A_COM Net-_D17-Pad12_ 7seg_4digit_cc\nU9 NC_12 /MOSI_C0_HV NC_13 NC_14 Net-_D17-Pad12_ Net-_D17-Pad9_ Net-_D17-Pad8_ Net-_D17-Pad6_ Net-_D16-Pad12_ Net-_D16-Pad9_ Net-_D16-Pad8_ Net-_D16-Pad6_ Net-_D15-Pad12_ Net-_D15-Pad9_ Net-_D15-Pad8_ Net-_D15-Pad6_ Net-_D14-Pad12_ Net-_D14-Pad9_ Net-_D14-Pad8_ Net-_D14-Pad6_ NC_15 /MOSI_C1_HV Net-_R40-Pad2_ NC_16 MBI5026\nR41 NC_17 Net-_R40-Pad2_ R\nR40 NC_18 Net-_R40-Pad2_ R\n.end\n"
    },
    {
        "filename": "373.cir",
        "prompt": "Design a microcontroller development board based on the EFM32HG322F64, featuring a 3.3V voltage regulator (AZ1117CH-3_3TRG1), USB connectivity, JTAG debugging, crystal oscillator, reset circuitry, and several user input/output options. Include power supply decoupling capacitors, LED indicators with current limiting resistors, push buttons for reset and user input, a 2x18 header for general-purpose I/O, a 2x5 header for debugging, and a USB connector. Incorporate crystal oscillator components (22pF capacitors and a crystal) and pull-up resistors for the reset and switch inputs. Add test points for reset and USB data lines. Include ferrite bead filtering on the 3.3V supply line.",
        "content": ".title KiCad schematic\nC6 +3V3 GNDREF 0.1uF\nC7 +3V3 GNDREF 0.1uF\nC8 +3V3 GNDREF 0.1uF\nC10 +3V3 GNDREF 0.1uF\nL1 Net-_C12-Pad1_ +3V3 Ferrite_Bead\nC9 Net-_C12-Pad1_ GNDREF 10uF\nC12 Net-_C12-Pad1_ GNDREF 0.01uF\nC13 Net-_C12-Pad1_ GNDREF 0.01uF\nC5 +3V3 GNDREF 10uF\nC14 Net-_C14-Pad1_ GNDREF 1uF\nR1 +3V3 /~EFM_RESET 100k\nSW1 /~EFM_RESET Net-_R2-Pad1_ SW_Push\nC1 /~EFM_RESET GNDREF 0.1uF\nR2 Net-_R2-Pad1_ GNDREF 100\nC15 Net-_C15-Pad1_ GNDREF 1uF\nC11 Net-_C11-Pad1_ GNDREF 4.7uF\nR5 Net-_C11-Pad1_ VBUS 0\nU1 GNDREF +3V3 VBUS +3V3 AZ1117CH-3_3TRG1\nC2 VBUS GNDREF 10uF\nC3 +3V3 GNDREF 10uF\nC4 +3V3 GNDREF 10uF\nJ3 VBUS +3V3 /PA0 /PC0 /PA1 /PC1 /PA2 /PC2 /PA8 /PC3 /PA9 /PC4 /PA10 /PC8 /PB7 /PC9 /PB8 /PC10 /PB11 /PC14 /PB13 /PC15 /PB14 /PD4 /PE10 /PD5 /PE11 /PD6 /PE12 /PD7 /PE13 NC_01 NC_02 NC_03 NC_04 GNDREF Conn_02x18_Odd_Even\nU2 /PA0 /PA1 /PA2 +3V3 GNDREF /PC0 /PC1 /PC2 /PC3 /PC4 /RTCP /RTCM /PA8 /PA9 /PA10 /~EFM_RESET /PB11 GNDREF Net-_C12-Pad1_ /XTALP /XTALM +3V3 Net-_C12-Pad1_ /PD4 /PD5 /PD6 /PD7 +3V3 Net-_C14-Pad1_ /PC8 /PC9 /PC10 Net-_C11-Pad1_ Net-_C15-Pad1_ /USB_DM /USB_DP /DBG_SWCLK /DBG_SWDIO /LED0 /LED1 /SW0 /SW1 +3V3 GNDREF /PE10 /PE11 /PE12 /PE13 EFM32HG322F64\nSW2 /SW0 GNDREF SW_Push\nSW3 /SW1 GNDREF SW_Push\nR11 +3V3 /SW0 47k\nR13 +3V3 /SW1 47k\nR10 Net-_D1-Pad2_ /LED0 100\nR12 Net-_D2-Pad2_ /LED1 100\nD1 +3V3 Net-_D1-Pad2_ 2.1V\nD2 +3V3 Net-_D2-Pad2_ 2.1V\nR3 /PC14 /USB_DM 10\nR4 /PC15 /USB_DP 10\nD3 +3V3 Net-_D3-Pad2_ 2.1V\nR14 Net-_D3-Pad2_ GNDREF 100\nTP2 Net-_J2-Pad4_ TestPoint\nTP1 /~EFM_RESET TestPoint\nC16 /XTALM GNDREF 22pF\nC18 /XTALP GNDREF 22pF\nC17 /RTCM GNDREF 22pF\nC19 /RTCP GNDREF 22pF\nR8 /PB7 /RTCP 0\nR9 /PB8 /RTCM 0\nY2 /RTCM /RTCP GNDREF Crystal_GND3\nR7 /PB14 /XTALM 0\nR6 /PB13 /XTALP 0\nJ2 VBUS /USB_DM /USB_DP Net-_J2-Pad4_ GNDREF GNDREF UJ2-MBH-1-SMT-TR\nJ1 +3V3 /DBG_SWDIO GNDREF /DBG_SWCLK GNDREF NC_05 NC_06 NC_07 GNDREF /~EFM_RESET Conn_02x05_Odd_Even\nY1 /XTALM GNDREF /XTALP GNDREF Crystal_GND24\n.end\n"
    },
    {
        "filename": "1258.cir",
        "prompt": "Design a dual-rail power supply circuit that takes +12V and -12V inputs, filters them with capacitors, and generates a +5V output using two 7805 linear voltage regulators. Include input filtering capacitors for both +12V and -12V rails, and an output capacitor for the +5V rail. Connect the +12V, -12V, and +5V rails to EuroPower and Interconnect connectors respectively. One 7805 should have its input directly connected to +12V, and the other should have its input connected to a net labeled \"NC_01\" which is connected to +12V.",
        "content": ".title KiCad schematic\nJ1 /+12V_RAW /+12V_RAW GND GND GND GND GND GND /-12V_RAW /-12V_RAW EuroPower\nR1 +12V /+12V_RAW 10R\nR2 -12V /-12V_RAW 10R\nC1 +12V GND 10uF\nC2 GND -12V 10uF\nU1 +12V GND +5V L7805\nC3 +5V GND 10uF\nJ2 +5V +5V +12V +12V GND GND GND GND GND GND -12V -12V Interconnect\nU2 +12V NC_01 +5V L7805\n.end\n"
    },
    {
        "filename": "650.cir",
        "prompt": "Design a microcontroller-based circuit with power inputs for 3.3V and 5V. Include a DHT11 temperature/humidity sensor connected to a microcontroller (implied). Implement two LEDs (one green, one red) controlled by digital outputs, and a second red LED connected to another digital output. Add a push button connected to a pull-up resistor to a digital input. Include an SPI interface with pins for SCK, MOSI, and SS connected to a connector. Incorporate a potentiometer connected to an analog input. All digital signals are grouped on a dedicated connector. Provide connectors for power and the SPI interface. Use standard resistor values for pull-ups and LED current limiting.\n\n\n\n",
        "content": ".title KiCad schematic\nP1 NC_01 NC_02 NC_03 +3V3 +5V GND GND NC_04 Power\nP2 /A0 NC_05 NC_06 NC_07 /A4_SDA_ /A5_SCL_ Analog\nP5 NC_08 CONN_01X01\nP6 NC_09 CONN_01X01\nP7 NC_10 CONN_01X01\nP8 NC_11 CONN_01X01\nP4 /7 NC_12 /5_**_ NC_13 /3_**_ GND NC_14 NC_15 Digital\nP3 /A5_SCL_ /A4_SDA_ NC_16 GND /13_SCK_ NC_17 /11_**/MOSI_ /10_**/SS_ NC_18 NC_19 Digital\nR3 GND Net-_D3-Pad1_ R\nD3 Net-_D3-Pad1_ /3_**_ LED rosso2\nU1 +5V /13_SCK_ GND DHT11\nSW1 Net-_R4-Pad1_ +5V SW_Push\nR4 Net-_R4-Pad1_ GND R\nR1 GND Net-_D1-Pad1_ R\nD1 Net-_D1-Pad1_ /7 LED verde\nR2 GND Net-_D2-Pad1_ R\nD2 Net-_D2-Pad1_ /5_**_ LED rosso1\nJ1 GND +5V /11_**/MOSI_ /10_**/SS_ Conn_01x04_Male\nRV1 +5V /A0 GND R_POT\n.end\n"
    },
    {
        "filename": "287.cir",
        "prompt": "Create a circuit with two LT3580 boost converters operating in parallel, one for the positive rail (Vin_P) and one for the negative rail (Vin_N). Each converter includes a Schottky diode (D_Schottky) for rectification. The LT3580 ICs (U2 and U3) have several unconnected pins (NC_01 through NC_18) as specified.",
        "content": ".title KiCad schematic\nU2 NC_01 NC_02 Vin_N NC_03 Vin_N NC_04 NC_05 NC_06 NC_07 LT3580\nD1 NC_08 NC_09 D_Schottky\nU3 NC_10 NC_11 Vin_P NC_12 Vin_P NC_13 NC_14 NC_15 NC_16 LT3580\nD2 NC_17 NC_18 D_Schottky\n.end\n"
    },
    {
        "filename": "377.cir",
        "prompt": "Create a circuit with multiple identical channels, each consisting of an input connector, a series of capacitors, an operational amplifier (OPA333xxD or ADA4807-2ARM) configured as a voltage follower/buffer, a potentiometer (RV1) for adjustable gain or offset, and an output connector. Each channel also includes diode protection (1N4148) and associated resistors (1k and 49.9 ohms) for biasing and current limiting. Include additional capacitors for filtering and decoupling. The circuit should have at least four such channels, potentially with slight variations in component values or amplifier types between channels. There is also a simpler input stage with an operational amplifier and resistors.",
        "content": ".title KiCad schematic\nC138 NC_01 Net-_C138-Pad2_ C\nC140 NC_02 Net-_C138-Pad2_ C\nC139 Net-_C139-Pad1_ NC_03 C\nC141 Net-_C139-Pad1_ NC_04 C\nJ46 Net-_C138-Pad2_ NC_05 NC_06 NC_07 NC_08 Net-_C139-Pad1_ InConnector\nJ47 NC_09 NC_10 Net-_J47-Pad3_ Net-_J47-Pad3_ NC_11 NC_12 OutConnector\nU28 NC_13 Net-_R278-Pad1_ Net-_J47-Pad3_ NC_14 NC_15 Net-_R279-Pad2_ NC_16 NC_17 OPA333xxD\nR280 Net-_R279-Pad2_ Net-_R278-Pad1_ R\nR278 Net-_R278-Pad1_ NC_18 R\nR279 Net-_J47-Pad3_ Net-_R279-Pad2_ R\nC142 NC_19 Net-_C142-Pad2_ C\nC144 NC_20 Net-_C142-Pad2_ C\nC143 Net-_C143-Pad1_ NC_21 C\nC145 Net-_C143-Pad1_ NC_22 C\nJ48 Net-_C142-Pad2_ NC_23 Net-_C146-Pad2_ Net-_C146-Pad2_ NC_24 Net-_C143-Pad1_ InConnector\nJ49 NC_25 NC_26 Net-_J49-Pad3_ Net-_J49-Pad3_ NC_27 NC_28 OutConnector\nU29 NC_29 Net-_R281-Pad1_ Net-_C146-Pad1_ NC_30 NC_31 Net-_R281-Pad1_ NC_32 NC_33 OPA333xxD\nR281 Net-_R281-Pad1_ Net-_C146-Pad2_ R\nC146 Net-_C146-Pad1_ Net-_C146-Pad2_ C\nR282 NC_34 Net-_C146-Pad1_ R\nRV1 Net-_RV1-Pad1_ Net-_RV1-Pad1_ Net-_C146-Pad1_ POT\nC147 NC_35 Net-_C147-Pad2_ C\nC149 NC_36 Net-_C147-Pad2_ C\nC148 Net-_C148-Pad1_ NC_37 C\nC150 Net-_C148-Pad1_ NC_38 C\nJ50 Net-_C147-Pad2_ NC_39 Net-_J50-Pad3_ Net-_J50-Pad3_ NC_40 Net-_C148-Pad1_ InConnector\nJ51 NC_41 NC_42 Net-_C152-Pad1_ Net-_C152-Pad1_ NC_43 NC_44 OutConnector\nR286 Net-_C152-Pad2_ Net-_C152-Pad1_ 1k\nU30 Net-_C151-Pad2_ Net-_C151-Pad1_ Net-_J50-Pad3_ NC_45 Net-_D2-Pad1_ Net-_C152-Pad2_ Net-_C152-Pad1_ NC_46 ADA4807-2ARM\nC151 Net-_C151-Pad1_ Net-_C151-Pad2_ 47p\nR284 Net-_C151-Pad1_ Net-_C152-Pad2_ 1k\nD1 Net-_C151-Pad2_ Net-_C151-Pad1_ 1N4148\nD2 Net-_D2-Pad1_ Net-_C151-Pad2_ 1N4148\nR285 Net-_D2-Pad1_ NC_47 1k\nR283 Net-_J50-Pad3_ NC_48 49.9\nC152 Net-_C152-Pad1_ Net-_C152-Pad2_ C\nC153 NC_49 Net-_C153-Pad2_ C\nC155 NC_50 Net-_C153-Pad2_ C\nC154 Net-_C154-Pad1_ NC_51 C\nC156 Net-_C154-Pad1_ NC_52 C\nJ52 Net-_C153-Pad2_ NC_53 Net-_J52-Pad3_ Net-_J52-Pad4_ NC_54 Net-_C154-Pad1_ InConnector\nJ53 Net-_C161-Pad2_ NC_55 Net-_C159-Pad1_ Net-_C160-Pad1_ NC_56 Net-_C162-Pad1_ OutConnector\nR293 Net-_C159-Pad2_ Net-_C159-Pad1_ 1k\nU31 Net-_C157-Pad2_ Net-_C157-Pad1_ Net-_J52-Pad3_ NC_57 Net-_D5-Pad1_ Net-_C159-Pad2_ Net-_C159-Pad1_ NC_58 ADA4807-2ARM\nC157 Net-_C157-Pad1_ Net-_C157-Pad2_ 47p\nR289 Net-_C157-Pad1_ Net-_C159-Pad2_ 1k\nD3 Net-_C157-Pad2_ Net-_C157-Pad1_ 1N4148\nD5 Net-_D5-Pad1_ Net-_C157-Pad2_ 1N4148\nR291 Net-_D5-Pad1_ NC_59 1k\nR287 Net-_J52-Pad3_ NC_60 49.9\nC159 Net-_C159-Pad1_ Net-_C159-Pad2_ C\nR294 Net-_C160-Pad2_ Net-_C160-Pad1_ 1k\nU32 Net-_C158-Pad2_ Net-_C158-Pad1_ Net-_J52-Pad4_ NC_61 Net-_D6-Pad1_ Net-_C160-Pad2_ Net-_C160-Pad1_ NC_62 ADA4807-2ARM\nC158 Net-_C158-Pad1_ Net-_C158-Pad2_ 47p\nR290 Net-_C158-Pad1_ Net-_C160-Pad2_ 1k\nD4 Net-_C158-Pad2_ Net-_C158-Pad1_ 1N4148\nD6 Net-_D6-Pad1_ Net-_C158-Pad2_ 1N4148\nR292 Net-_D6-Pad1_ NC_63 1k\nR288 Net-_J52-Pad4_ NC_64 49.9\nC160 Net-_C160-Pad1_ Net-_C160-Pad2_ C\nC161 NC_65 Net-_C161-Pad2_ C\nC163 NC_66 Net-_C161-Pad2_ C\nC162 Net-_C162-Pad1_ NC_67 C\nC164 Net-_C162-Pad1_ NC_68 C\nC9 NC_69 Net-_C11-Pad2_ C\nC11 NC_70 Net-_C11-Pad2_ C\nC10 Net-_C10-Pad1_ NC_71 C\nC12 Net-_C10-Pad1_ NC_72 C\nJ6 Net-_C11-Pad2_ NC_73 NC_74 NC_75 NC_76 Net-_C10-Pad1_ InConnector\nJ7 NC_77 NC_78 Net-_J7-Pad3_ Net-_J7-Pad3_ NC_79 NC_80 OutConnector\nR5 Net-_J3-Pad3_ Net-_R1-Pad1_ R\nR2 Net-_R1-Pad1_ Net-_J1-Pad4_ R\nC1 NC_81 Net-_C1-Pad2_ C\nC3 NC_82 Net-_C1-Pad2_ C\nC2 Net-_C2-Pad1_ NC_83 C\nC4 Net-_C2-Pad1_ NC_84 C\nR1 Net-_R1-Pad1_ Net-_J1-Pad3_ R\nJ1 Net-_C1-Pad2_ NC_85 Net-_J1-Pad3_ Net-_J1-Pad4_ NC_86 Net-_C2-Pad1_ InConnector\nJ3 NC_87 NC_88 Net-_J3-Pad3_ Net-_J3-Pad3_ NC_89 NC_90 OutConnector\nU1 NC_91 Net-_R1-Pad1_ NC_92 NC_93 NC_94 Net-_J3-Pad3_ NC_95 NC_96 OPA333xxD\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad2_ Net-_J2-Pad4_ Ext_Input\nR3 Net-_J2-Pad4_ Net-_R1-Pad1_ R\nR4 Net-_J2-Pad1_ Net-_R1-Pad1_ R\n.end\n"
    },
    {
        "filename": "1622.cir",
        "prompt": "Design a circuit with the following features: a dual power supply generating +12V, -12V, and +5V from an input voltage; a 555 timer configured as an astable multivibrator; a voltage regulator providing a stable +3.3V output; an LED indicator with current limiting; and a transistor-based switching circuit. Include decoupling capacitors for each voltage rail and connectors for external signals and power. The circuit should utilize diodes for reverse voltage protection and include both NPN and PNP transistors in the switching stage. The 555 timer output should drive the transistor switching circuit.",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_C2-Pad2_ Net-_R3-Pad2_ Net-_+5V1-PadVO_ Net-_C1-Pad2_ Net-_C2-Pad2_ Net-_R1-Pad1_ NC_02 LM555N\nC1 Net-_+12V1-PadGND_ Net-_C1-Pad2_ 10n\nR2 Net-_R1-Pad1_ Net-_C2-Pad2_ 12k\nR1 Net-_R1-Pad1_ Net-_+5V1-PadVO_ 2.2k\n1N400X1 /18V Net-_1N400X1-Pad2_ D\nC7 /18V Net-_+12V1-PadGND_ 220u\nC8 Net-_+12V1-PadVO_ Net-_+12V1-PadGND_ 47u\nC9 Net-_+5V1-PadVO_ Net-_+12V1-PadGND_ 47u\nR5 Net-_D5-Pad2_ Net-_+5V1-PadVO_ 270\nD5 Net-_+12V1-PadGND_ Net-_D5-Pad2_ LED\n2N2222 Net-_2N2222-Pad1_ Net-_2N2222-Pad2_ Net-_+12V1-PadGND_ Q_NPN_BCE\nR4 /18V Net-_2N2222-Pad2_ 1.8k\n2N2222_1 Net-_2N2222-Pad2_ /18V Net-_2N2222_1-Pad3_ Q_NPN_BCE\n2N2907 Net-_2N2222-Pad2_ Net-_+12V1-PadGND_ Net-_2N2222_1-Pad3_ Q_PNP_BCE\nC3 Net-_2N2222_1-Pad3_ Net-_1N400X2-Pad2_ 47u\n1N400X2 Net-_+12V1-PadGND_ Net-_1N400X2-Pad2_ D\n1N400X3 Net-_1N400X2-Pad2_ Net-_-12V1-PadVI_ D\nC4 Net-_+12V1-PadGND_ Net-_-12V1-PadVI_ 47u\nC5 Net-_+12V1-PadGND_ Net-_-12V1-PadVO_ 47u\nR3 Net-_2N2222-Pad1_ Net-_R3-Pad2_ 3.3k\nC2 Net-_+12V1-PadGND_ Net-_C2-Pad2_ 47n\n-12V1 Net-_+12V1-PadGND_ Net-_-12V1-PadVI_ Net-_-12V1-PadVO_ LM2990\n-5V1 Net-_+12V1-PadGND_ Net-_-12V1-PadVO_ Net-_-5V1-PadVO_ LM2990\nC6 Net-_+12V1-PadGND_ Net-_-5V1-PadVO_ 47u\n+12V1 Net-_+12V1-PadGND_ /18V Net-_+12V1-PadVO_ LM2940\n+5V1 Net-_+12V1-PadGND_ Net-_+12V1-PadVO_ Net-_+5V1-PadVO_ LM2940\nP1 Net-_+12V1-PadGND_ Net-_+5V1-PadVO_ NC_03 NC_04 NC_05 Net-_+12V1-PadVO_ NC_06 Net-_-12V1-PadVO_ NC_07 NC_08 NC_09 Net-_1N400X1-Pad2_ NC_10 NC_11 NC_12 NC_13 NC_14 Net-_-5V1-PadVO_ Net-_+3.3V1-PadVO_ CONN_01X19\n+3.3V1 Net-_+12V1-PadGND_ Net-_+12V1-PadVO_ Net-_+3.3V1-PadVO_ LM1117T\nC10 Net-_+3.3V1-PadVO_ Net-_+12V1-PadGND_ 47u\nP2 Net-_+12V1-PadGND_ Net-_+5V1-PadVO_ NC_15 NC_16 NC_17 Net-_+12V1-PadVO_ NC_18 Net-_-12V1-PadVO_ NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 Net-_-5V1-PadVO_ Net-_+3.3V1-PadVO_ CONN_01X19\n.end\n"
    },
    {
        "filename": "1207.cir",
        "prompt": "Design a dual-channel analog signal processing circuit, likely an effects unit (reverb or similar), utilizing two TL072 op-amps for each channel. Each channel features adjustable \"Tune\" and \"Decay\" controls implemented with potentiometers (1M and 500R respectively). The input stage for each channel includes a JFET-based amplifier (MMBT2222A) and input protection diodes (1N4148). Each channel has separate \"InAccent\" and \"InGate\" inputs with associated potentiometers for level control and zener diode protection. A white noise generator and pink noise generator, based on a TL072, are included, with a potentiometer to blend the noise sources. The output stage includes additional amplification and filtering. The circuit utilizes dual +/-12V power supplies with decoupling capacitors (100nF and 10uF). Include test points for white noise, coupling, and noise inputs. The circuit also includes a jumper for noise input selection. The overall architecture suggests a modular design, potentially for a Eurorack or similar synthesizer format, as indicated by the \"Doepfer_Power_10pin\" connector. There are two identical channels.",
        "content": ".title KiCad schematic\nU203 Net-_C214-Pad2_ Net-_C214-Pad1_ Net-_R233-Pad2_ +12V Net-_R247-Pad1_ Net-_R253-Pad2_ Net-_R240-Pad1_ -12V TL072\nU202 Net-_C211-Pad2_ Net-_C212-Pad1_ Net-_R230-Pad1_ +12V GND Net-_R217-Pad1_ Net-_R217-Pad2_ -12V TL072\nRV204 NC_01 Net-_R217-Pad2_ Net-_R215-Pad1_ 1M Decay\nRV203 Net-_D205-Pad1_ Net-_R214-Pad1_ GND 500R Tune\nC202 GND -12V 100n\nC205 +12V GND 100n\nC206 +12V GND 100n\nC203 GND -12V 100n\nD201 -12V GND 1N1007\nD202 GND +12V 1N1007\nH201 2,5mm\nH202 2,5mm\nH204 2,2mm\nH203 2,2mm\nSW201 NC_02 Net-_C211-Pad1_ Net-_C212-Pad2_ GND Net-_R230-Pad2_ NC_03 Con/Tom\nP201 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nRV206 GND Net-_R234-Pad2_ Net-_C220-Pad1_ 100k A Reverb\nQ204 Net-_Q204-Pad1_ GND Net-_Q204-Pad3_ MMBT2222A\nR220 Net-_Q203-Pad3_ InAccent 4k7\nR218 InAccent +12V 100k\nR251 GND InGate 100k\nC219 InGate Net-_C219-Pad2_ 10n\nR247 Net-_R247-Pad1_ Net-_C219-Pad2_ 47k\nR252 GND Net-_R247-Pad1_ 100k\nR253 +12V Net-_R253-Pad2_ 100k\nR254 Net-_R253-Pad2_ GND 100k\nR221 Net-_Q202-Pad1_ Net-_Q203-Pad3_ 4k7\nR219 Net-_Q202-Pad1_ +12V 100k\nQ203 Net-_Q203-Pad1_ Net-_Q203-Pad2_ Net-_Q203-Pad3_ MMBT2222A\nQ202 Net-_Q202-Pad1_ /KicadJE_AteOhAte2/PNP_E +12V MMBT2222A\nR228 GND /KicadJE_AteOhAte2/PNP_E 4k7\nR235 GND Net-_Q203-Pad2_ 4k7\nR227 Net-_Q203-Pad2_ +12V 10k\nR226 Net-_Q204-Pad3_ Net-_Q203-Pad1_ 15k\nR237 Net-_Q204-Pad1_ GND 10k\nR240 Net-_R240-Pad1_ Net-_Q204-Pad1_ 22k\nR241 Net-_Q206-Pad1_ Net-_R240-Pad1_ 22k\nR246 GND Net-_Q206-Pad1_ 10k\nQ206 Net-_Q206-Pad1_ GND Net-_Q206-Pad3_ MMBT2222A\nR236 Net-_Q206-Pad3_ /KicadJE_AteOhAte2/PNP_B 10k\nR229 /KicadJE_AteOhAte2/PNP_B /KicadJE_AteOhAte2/PNP_E 4k7\nQ205 /KicadJE_AteOhAte2/PNP_B /KicadJE_AteOhAte2/PNP_E /KicadJE_AteOhAte2/Coupling MMBT2907A\nR238 GND /KicadJE_AteOhAte2/Coupling 4k7\nR239 Net-_D208-Pad2_ /KicadJE_AteOhAte2/Coupling 4k7\nD208 Net-_C221-Pad1_ Net-_D208-Pad2_ 1N4148\nC221 Net-_C221-Pad1_ GND C4\nR248 Net-_C221-Pad1_ Net-_C218-Pad2_ 2M2\nR249 Net-_C218-Pad2_ Net-_Q207-Pad1_ 33k\nQ207 Net-_Q207-Pad1_ GND Net-_C217-Pad2_ MMBT2222A\nR242 Net-_C217-Pad2_ +12V 4k7\nC217 Net-_C217-Pad1_ Net-_C217-Pad2_ C6\nC216 Net-_C216-Pad1_ /KicadJE_AteOhAte2/Coupling C8\nD207 Net-_C216-Pad1_ GND 1N4148\nR232 Net-_R230-Pad1_ Net-_C216-Pad1_ 22k\nR230 Net-_R230-Pad1_ Net-_R230-Pad2_ R17\nR231 Net-_R230-Pad1_ GND R18\nR216 Net-_C211-Pad2_ Net-_C212-Pad1_ 820k\nC212 Net-_C212-Pad1_ Net-_C212-Pad2_ C9\nC213 Net-_C212-Pad2_ Net-_C211-Pad2_ C10\nR223 Net-_C211-Pad2_ Net-_R217-Pad1_ 33k\nR217 Net-_R217-Pad1_ Net-_R217-Pad2_ 33k\nR215 Net-_R215-Pad1_ Net-_C212-Pad2_ 470k\nD205 Net-_D205-Pad1_ Net-_C212-Pad2_ 1N4148\nD206 Net-_C212-Pad2_ Net-_D205-Pad1_ 1N4148\nC211 Net-_C211-Pad1_ Net-_C211-Pad2_ C11\nR214 Net-_R214-Pad1_ Net-_C212-Pad2_ 1k\nR224 Net-_R217-Pad2_ Net-_C215-Pad1_ 100k\nC215 Net-_C215-Pad1_ Net-_C214-Pad1_ C12\nR233 GND Net-_R233-Pad2_ 4k7\nR222 Net-_C214-Pad2_ Net-_C214-Pad1_ 470k\nC214 Net-_C214-Pad1_ Net-_C214-Pad2_ 1n\nR250 GND Net-_C217-Pad1_ 22k\nR245 Net-_C217-Pad1_ Net-_C220-Pad1_ 22k\nC220 Net-_C220-Pad1_ GND C7\nR234 Net-_C215-Pad1_ Net-_R234-Pad2_ 100k\nR225 Net-_C214-Pad2_ OutTom 1k\nR209 Net-_J201-PadT_ InAccent 1K\nR210 InAccent GND OPEN\nR211 Net-_J202-PadT_ InGate 1K\nR213 InGate GND OPEN\nJ202 GND Net-_J202-PadT_ GND In Gate\nJ203 GND Net-_J203-PadT_ Out Tom\nD203 InAccent GND D_Zener\nD204 InGate GND D_Zener\nJ201 GND Net-_J201-PadT_ GND In_Accent\nR212 Net-_J203-PadT_ OutTom 0R\nRV205 Net-_C214-Pad1_ Net-_C214-Pad2_ NC_04 100k A Level\nC218 Net-_C218-Pad1_ Net-_C218-Pad2_ 47n\nR243 GND Net-_C218-Pad1_ 3k3\nR244 Net-_C218-Pad1_ NoiseIn 33k\nD209 Net-_C219-Pad2_ GND 1N4148\nU201 /KicadJE_AteOhAte2/WhiteNoise Net-_R203-Pad2_ Net-_C208-Pad1_ +12V Net-_C210-Pad1_ /KicadJE_AteOhAte2/PinkNoise /KicadJE_AteOhAte2/PinkNoise -12V TL072\nR204 +12V Net-_C209-Pad1_ 100R\nC209 Net-_C209-Pad1_ GND 22u\nR206 Net-_C208-Pad2_ Net-_C209-Pad1_ 1M\nQ201 GND Net-_C208-Pad2_ NC_05 MMBT2222A\nC208 Net-_C208-Pad1_ Net-_C208-Pad2_ 1u\nR208 Net-_C208-Pad1_ GND 300R\nR203 Net-_R201-Pad2_ Net-_R203-Pad2_ 330K\nR202 GND Net-_R202-Pad2_ 4k7\nRV201 Net-_R201-Pad2_ Net-_R202-Pad2_ NC_06 100K\nR201 /KicadJE_AteOhAte2/WhiteNoise Net-_R201-Pad2_ 1M\nR205 /KicadJE_AteOhAte2/WhiteNoise Net-_C207-Pad2_ 22k\nR207 Net-_C207-Pad2_ Net-_C210-Pad1_ 22k\nC207 /KicadJE_AteOhAte2/PinkNoise Net-_C207-Pad2_ 39n\nC210 Net-_C210-Pad1_ GND 18n\nRV202 /KicadJE_AteOhAte2/WhiteNoise Net-_JP201-Pad1_ /KicadJE_AteOhAte2/PinkNoise 50K\nJP201 Net-_JP201-Pad1_ NoiseIn Jumper\nTP201 /KicadJE_AteOhAte2/WhiteNoise WhiteNoise\nTP202 GND GND\nTP203 /KicadJE_AteOhAte2/Coupling Coupling\nC201 GND -12V 10u\nC204 +12V GND 10u\nU302 Net-_C310-Pad2_ Net-_C310-Pad1_ Net-_R327-Pad2_ +12V Net-_R341-Pad1_ Net-_R347-Pad2_ Net-_R334-Pad1_ -12V TL072\nU301 Net-_C307-Pad2_ Net-_C308-Pad1_ Net-_R324-Pad1_ +12V GND Net-_R311-Pad1_ Net-_R311-Pad2_ -12V TL072\nRV302 NC_07 Net-_R311-Pad2_ Net-_R309-Pad1_ 1M Decay\nRV301 Net-_D309-Pad1_ Net-_R308-Pad1_ GND 500R Tune\nC302 GND -12V 100n\nC305 +12V GND 100n\nC306 +12V GND 100n\nC303 GND -12V 100n\nD301 -12V GND 1N1007\nD302 GND +12V 1N1007\nH301 2,5mm\nH302 2,5mm\nH304 2,2mm\nH303 2,2mm\nSW301 NC_08 Net-_C307-Pad1_ Net-_C308-Pad2_ GND Net-_R324-Pad2_ NC_09 Con/Tom\nP301 -12V -12V GND GND NC_10 NC_11 GND GND +12V +12V Doepfer_Power_10pin\nRV304 GND Net-_R328-Pad2_ Net-_C316-Pad1_ 100k A Reverb\nQ303 Net-_Q303-Pad1_ GND Net-_Q303-Pad3_ MMBT2222A\nR314 Net-_Q302-Pad3_ InAccent2 4k7\nR312 InAccent2 +12V 100k\nR345 GND InGate2 100k\nC315 InGate2 Net-_C315-Pad2_ 10n\nR341 Net-_R341-Pad1_ Net-_C315-Pad2_ 47k\nR346 GND Net-_R341-Pad1_ 100k\nR347 +12V Net-_R347-Pad2_ 100k\nR348 Net-_R347-Pad2_ GND 100k\nR315 Net-_Q301-Pad1_ Net-_Q302-Pad3_ 4k7\nR313 Net-_Q301-Pad1_ +12V 100k\nQ302 Net-_Q302-Pad1_ Net-_Q302-Pad2_ Net-_Q302-Pad3_ MMBT2222A\nQ301 Net-_Q301-Pad1_ /KicadJE_AteOhAte3/PNP_E +12V MMBT2222A\nR322 GND /KicadJE_AteOhAte3/PNP_E 4k7\nR329 GND Net-_Q302-Pad2_ 4k7\nR321 Net-_Q302-Pad2_ +12V 10k\nR320 Net-_Q303-Pad3_ Net-_Q302-Pad1_ 15k\nR331 Net-_Q303-Pad1_ GND 10k\nR334 Net-_R334-Pad1_ Net-_Q303-Pad1_ 22k\nR335 Net-_Q305-Pad1_ Net-_R334-Pad1_ 22k\nR340 GND Net-_Q305-Pad1_ 10k\nQ305 Net-_Q305-Pad1_ GND Net-_Q305-Pad3_ MMBT2222A\nR330 Net-_Q305-Pad3_ /KicadJE_AteOhAte3/PNP_B 10k\nR323 /KicadJE_AteOhAte3/PNP_B /KicadJE_AteOhAte3/PNP_E 4k7\nQ304 /KicadJE_AteOhAte3/PNP_B /KicadJE_AteOhAte3/PNP_E /KicadJE_AteOhAte3/Coupling MMBT2907A\nR332 GND /KicadJE_AteOhAte3/Coupling 4k7\nR333 Net-_D312-Pad2_ /KicadJE_AteOhAte3/Coupling 4k7\nD312 Net-_C317-Pad1_ Net-_D312-Pad2_ 1N4148\nC317 Net-_C317-Pad1_ GND 33n\nR342 Net-_C317-Pad1_ Net-_C314-Pad2_ 2M2\nR343 Net-_C314-Pad2_ Net-_Q306-Pad1_ 33k\nQ306 Net-_Q306-Pad1_ GND Net-_C313-Pad2_ MMBT2222A\nR336 Net-_C313-Pad2_ +12V 4k7\nC313 Net-_C313-Pad1_ Net-_C313-Pad2_ 33n\nC312 Net-_C312-Pad1_ /KicadJE_AteOhAte3/Coupling 2n7\nD311 Net-_C312-Pad1_ GND 1N4148\nR326 Net-_R324-Pad1_ Net-_C312-Pad1_ 22k\nR324 Net-_R324-Pad1_ Net-_R324-Pad2_ 2k5\nR325 Net-_R324-Pad1_ GND 6k8\nR310 Net-_C307-Pad2_ Net-_C308-Pad1_ 820k\nC308 Net-_C308-Pad1_ Net-_C308-Pad2_ 27n\nC309 Net-_C308-Pad2_ Net-_C307-Pad2_ 12n\nR317 Net-_C307-Pad2_ Net-_R311-Pad1_ 33k\nR311 Net-_R311-Pad1_ Net-_R311-Pad2_ 33k\nR309 Net-_R309-Pad1_ Net-_C308-Pad2_ 470k\nD309 Net-_D309-Pad1_ Net-_C308-Pad2_ 1N4148\nD310 Net-_C308-Pad2_ Net-_D309-Pad1_ 1N4148\nC307 Net-_C307-Pad1_ Net-_C307-Pad2_ 27n\nR308 Net-_R308-Pad1_ Net-_C308-Pad2_ 1k\nR318 Net-_R311-Pad2_ Net-_C311-Pad1_ 100k\nC311 Net-_C311-Pad1_ Net-_C310-Pad1_ 39n\nR327 GND Net-_R327-Pad2_ 4k7\nR316 Net-_C310-Pad2_ Net-_C310-Pad1_ 470k\nC310 Net-_C310-Pad1_ Net-_C310-Pad2_ 1n\nR344 GND Net-_C313-Pad1_ 22k\nR339 Net-_C313-Pad1_ Net-_C316-Pad1_ 22k\nC316 Net-_C316-Pad1_ GND 15n\nR328 Net-_C311-Pad1_ Net-_R328-Pad2_ 100k\nR319 Net-_C310-Pad2_ OutTom2 1k\nR302 Net-_J302-PadT_ InAccent2 1K\nR304 InAccent2 GND OPEN\nR305 Net-_J303-PadT_ InGate2 1K\nR306 InGate2 GND OPEN\nJ303 GND Net-_J303-PadT_ GND In Gate\nJ304 GND Net-_J304-PadT_ Out Tom\nJ302 GND Net-_J302-PadT_ GND In_Accent\nR307 Net-_J304-PadT_ OutTom2 0R\nRV303 Net-_C310-Pad1_ Net-_C310-Pad2_ NC_12 100k A Level\nC314 Net-_C314-Pad1_ Net-_C314-Pad2_ 47n\nR337 GND Net-_C314-Pad1_ 3k3\nR338 Net-_C314-Pad1_ NoiseIn2 33k\nD313 Net-_C315-Pad2_ GND 1N4148\nTP301 /KicadJE_AteOhAte3/Coupling Coupling\nC301 GND -12V 10u\nC304 +12V GND 10u\nR301 Net-_J301-PadT_ NoiseIn2 1K\nR303 NoiseIn2 GND OPEN\nD303 NoiseIn2 Net-_D303-Pad2_ Zener\nJ301 GND Net-_J301-PadT_ GND Noise_In\nD306 GND Net-_D303-Pad2_ Zener\nD304 InAccent2 Net-_D304-Pad2_ Zener\nD307 InGate2 Net-_D307-Pad2_ Zener\nD308 GND Net-_D307-Pad2_ Zener\nD305 GND Net-_D304-Pad2_ Zener\n.end\n"
    },
    {
        "filename": "181.cir",
        "prompt": "Create a circuit with a WD65C816S microprocessor, two IS61C5128AL static RAM chips, and an AT28HC256E EEPROM. The WD65C816S is powered by VCC and GND, and has decoupling capacitors (0.1uF) connected between VCC and GND. The two IS61C5128AL RAM chips share common connections for address and data lines, suggesting a memory expansion configuration. The AT28HC256E EEPROM is also present, likely for program storage. Many pins on the ICs are marked as 'NC' (No Connection). The RAM chips have internal connections between pins 10 and 27.\n\n\n\n",
        "content": ".title KiCad schematic\nU4 GND NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 VCC NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 GND GND NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 VCC NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 WD65C816S_PLCC44-65xx\nC7 GND VCC 0.1uF\nC6 VCC GND 0.1uF\nU1 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 Net-_U1-Pad27_ Net-_U1-Pad10_ NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 Net-_U1-Pad27_ Net-_U1-Pad10_ NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 IS61C5128AL-10KLI\nU2 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 Net-_U2-Pad27_ Net-_U2-Pad10_ NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 NC_94 NC_95 Net-_U2-Pad27_ Net-_U2-Pad10_ NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 IS61C5128AL-10KLI\nU3 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 NC_132 NC_133 NC_134 NC_135 AT28HC256EPLCC32\n.end\n"
    },
    {
        "filename": "704.cir",
        "prompt": "Design a voltage-controlled filter (VCF) circuit, likely a state-variable filter or similar, utilizing multiple UMX1N transistors as core amplifying/switching elements. The circuit should accept two audio inputs (InAudio1, InAudio2) and two control voltages (CV1, CV2) to modulate the filter's cutoff frequency and potentially resonance. Include input buffering, output buffering, and power supply decoupling with +/-12V rails and associated protection diodes (1N1007). Implement adjustable parameters for cutoff frequency (using potentiometers RV201, RV203, RV204) and potentially resonance/Q. Include a TL072 op-amp for additional signal processing or buffering. Provide test points (TP201, TP202) for observing intermediate signals. The circuit should have connectors for audio inputs (J205, J202), CV inputs (J203, J201), and the VCF output (J204). Include a visual indicator (LED) controlled by a voltage. Utilize a combination of resistors, capacitors, and potentiometers to achieve the desired filtering characteristics.",
        "content": ".title KiCad schematic\nR215 Net-_Q209-Pad6_ +12V 22R\nR220 Net-_C211-Pad1_ Net-_R217-Pad1_ 56k\nR230 -12V Net-_Q209-Pad1_ 270k\nQ212 /PNP_B /PNP_E Net-_Q212-Pad3_ SS9015\nR222 Net-_R217-Pad2_ OutVCF 1k\nR227 GND Net-_Q209-Pad5_ 47k\nC211 Net-_C211-Pad1_ Net-_C211-Pad2_ 10u\nR216 /Coupling Net-_C211-Pad2_ 1k\nTP201 Net-_C211-Pad2_ PreOut\nR214 /Coupling +12V 180R\nQ206 Net-_Q206-Pad1_ Net-_C210-Pad2_ Net-_C209-Pad2_ SS9014\nR231 -12V Net-_Q210-Pad1_ 1k2\nR232 -12V Net-_Q209-Pad4_ 270k\nU201 Net-_R217-Pad2_ Net-_R217-Pad1_ GND -12V GND Net-_R218-Pad2_ Net-_R219-Pad2_ +12V TL072\nQ209 Net-_Q209-Pad1_ Net-_Q209-Pad2_ Net-_C211-Pad2_ Net-_Q209-Pad4_ Net-_Q209-Pad5_ Net-_Q209-Pad6_ UMX1N\nQ210 Net-_Q210-Pad1_ Net-_Q209-Pad1_ Net-_C211-Pad2_ Net-_Q210-Pad1_ Net-_Q209-Pad4_ Net-_Q209-Pad6_ UMX1N\nR226 GND Net-_Q209-Pad2_ 47k\nR217 Net-_R217-Pad1_ Net-_R217-Pad2_ 120k\nQ201 Net-_C207-Pad2_ Net-_Q201-Pad2_ +12V Net-_C207-Pad1_ Net-_Q201-Pad2_ +12V UMX1N\nQ208 Net-_Q208-Pad1_ Net-_C212-Pad1_ Net-_C210-Pad1_ Net-_Q208-Pad1_ Net-_Q208-Pad5_ Net-_C210-Pad2_ UMX1N\nQ207 Net-_Q206-Pad1_ Net-_C210-Pad1_ Net-_C209-Pad1_ SS9014\nC209 Net-_C209-Pad1_ Net-_C209-Pad2_ 47n\nQ204 Net-_Q204-Pad1_ Net-_C209-Pad2_ Net-_C208-Pad2_ SS9014\nQ205 Net-_Q204-Pad1_ Net-_C209-Pad1_ Net-_C208-Pad1_ SS9014\nC208 Net-_C208-Pad1_ Net-_C208-Pad2_ 47n\nQ202 Net-_Q202-Pad1_ Net-_C208-Pad2_ Net-_C207-Pad2_ SS9014\nQ203 Net-_Q202-Pad1_ Net-_C208-Pad1_ Net-_C207-Pad1_ SS9014\nC207 Net-_C207-Pad1_ Net-_C207-Pad2_ 47n\nC210 Net-_C210-Pad1_ Net-_C210-Pad2_ 47n\nR201 Net-_Q201-Pad2_ +12V 330R\nR206 Net-_Q202-Pad1_ Net-_Q201-Pad2_ 150R\nR210 Net-_Q204-Pad1_ Net-_Q202-Pad1_ 150R\nR213 Net-_Q206-Pad1_ Net-_Q204-Pad1_ 150R\nQ211 /PNP_E GND Net-_Q211-Pad3_ SS9014\nR228 Net-_Q211-Pad3_ Net-_Q208-Pad1_ 1k\nR225 Net-_C213-Pad1_ Net-_C212-Pad1_ 470R\nR224 Net-_C213-Pad1_ Net-_Q206-Pad1_ 150R\nR229 Net-_C213-Pad1_ Net-_R229-Pad2_ 330R\nR233 GND Net-_C213-Pad1_ 220R\nRV202 Net-_R211-Pad1_ Net-_Q208-Pad5_ Net-_R229-Pad2_ 1k\nRV201 Net-_R211-Pad1_ Net-_R211-Pad2_ /Coupling 50k_emphasis\nR211 Net-_R211-Pad1_ Net-_R211-Pad2_ 0R\nR212 /Coupling Net-_R211-Pad2_ Open\nTP202 Net-_C212-Pad1_ Input\nR239 GND Net-_Q212-Pad3_ 470R\nC214 GND Net-_C213-Pad1_ 22u\nC213 Net-_C213-Pad1_ GND Opt_220u\nC215 GND /PNP_B 100p\nRV205 Net-_R237-Pad1_ GND GND 500R\nR237 Net-_R237-Pad1_ /PNP_B 1k8\nR219 Net-_R218-Pad2_ Net-_R219-Pad2_ 56k\nR223 Net-_R219-Pad2_ Net-_C212-Pad2_ 10k\nR218 InAudio1 Net-_R218-Pad2_ 120k\nC212 Net-_C212-Pad1_ Net-_C212-Pad2_ 10u\nR221 InAudio2 Net-_R218-Pad2_ 120k\nRV203 CV1 Net-_R238-Pad1_ GND 50k_CV1\nR234 Net-_R234-Pad1_ /PNP_B 100k\nR238 Net-_R238-Pad1_ /PNP_B 100k\nRV204 Net-_R235-Pad1_ Net-_R236-Pad2_ GND 10k_Freq\nR236 /PNP_B Net-_R236-Pad2_ 150k\nR235 Net-_R235-Pad1_ +12V 680R\nRV206 CV2 Net-_R234-Pad1_ GND 50k_CV2\nD204 GND Net-_D203-Pad2_ Zener\nD203 CV2 Net-_D203-Pad2_ Zener\nJ201 GND Net-_J201-PadT_ GND CV2\nR204 CV2 GND OPEN\nR202 Net-_J201-PadT_ CV2 1K\nD208 GND Net-_D207-Pad2_ Zener\nD207 CV1 Net-_D207-Pad2_ Zener\nD205 InAudio2 Net-_D205-Pad2_ Zener\nD206 GND Net-_D205-Pad2_ Zener\nC204 -12V GND 10u\nC201 GND +12V 10u\nR208 Net-_J204-PadT_ OutVCF 0R\nJ202 GND Net-_J202-PadT_ GND Input2\nJ204 GND Net-_J204-PadT_ Out VCF\nJ203 GND Net-_J203-PadT_ GND CV1\nR209 CV1 GND OPEN\nR207 Net-_J203-PadT_ CV1 1K\nR205 InAudio2 GND OPEN\nR203 Net-_J202-PadT_ InAudio2 1K\nP201 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nH203 2,2mm\nH204 2,2mm\nH202 2,5mm\nH201 2,5mm\nD202 GND -12V 1N1007\nD201 +12V GND 1N1007\nC203 GND +12V 100n\nC206 -12V GND 100n\nC205 -12V GND 100n\nC202 GND +12V 100n\nJ205 GND Net-_J205-PadT_ GND Input1\nR241 InAudio1 GND OPEN\nR240 Net-_J205-PadT_ InAudio1 1K\nD209 InAudio1 Net-_D209-Pad2_ Zener\nD210 GND Net-_D209-Pad2_ Zener\nR242 -12V Net-_D211-Pad1_ 12K\nD211 Net-_D211-Pad1_ GND LED\nRV207 +12V Net-_R243-Pad2_ GND 10k\nR243 /PNP_E Net-_R243-Pad2_ 100k\n.end\n"
    },
    {
        "filename": "1634.cir",
        "prompt": "Design a circuit featuring an ESP32-WROOM-32 microcontroller, a 3.3V voltage regulator (AMS1117-3.3), a push button, a USB connector, an audio jack with switching functionality, and an LM358 operational amplifier configured as a comparator. The ESP32 is powered by the USB connector and provides 3.3V to itself and the LM358. The push button is connected to +5V and a resistor (1k\u03a9) to an input of the LM358. The audio jack's signal lines are connected to the other input of the LM358 through resistors (10k\u03a9 each). The LM358's output is connected to a LED through a 1k\u03a9 resistor and to ground. Include decoupling capacitors for the 3.3V regulator and ESP32. The circuit should have a 5V supply rail derived from the USB connection.",
        "content": ".title KiCad schematic\nU3 GND +3V3 NC_01 NC_02 NC_03 Net-_R2-Pad1_ Net-_R3-Pad1_ NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 GND NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 GND GND ESP32-WROOM-32\nD1 GND Net-_D1-Pad2_ LED\nSW1 Net-_R1-Pad1_ +5V SW_Push\nJ1 +5V NC_33 NC_34 NC_35 GND NC_36 USB_B_Micro\nC1 +5V GND C\nU1 GND +3V3 +5V AMS1117-3.3\nC2 +3V3 GND CP1\nR1 Net-_R1-Pad1_ Net-_D1-Pad2_ 1000\nJ2 Net-_J2-PadR1_ Net-_J2-PadR1_ NC_37 NC_38 Net-_J2-PadS1_ Net-_J2-PadS1_ NC_39 NC_40 GND GND NC_41 NC_42 AudioJack3_Dual_Switch\nU2 Net-_R3-Pad1_ Net-_R3-Pad2_ Net-_J2-PadS1_ GND Net-_J2-PadS1_ Net-_R2-Pad2_ Net-_R2-Pad1_ +3V3 LM358\nR2 Net-_R2-Pad1_ Net-_R2-Pad2_ 10k\nR3 Net-_R3-Pad1_ Net-_R3-Pad2_ 10k\nR5 Net-_R3-Pad2_ GND 1k\nR4 GND Net-_R2-Pad2_ 1k\n.end\n"
    },
    {
        "filename": "1065.cir",
        "prompt": "Design a circuit featuring a W65C22S serial peripheral interface (SPI) controller, a 74HC164 shift register, a 74AC74 D-type flip-flop, a 74HC138 decoder, a TXS0108EPW level shifter, a diode, and associated resistors and capacitors. The W65C22S provides SPI signals (/SPI_A0, /SPI_A1, /SPI_A2, /SPI5_MOSI, /SPI5_MISO, /SPI5_SCLK). The 74HC138 decodes the address lines (/SPI_A0, /SPI_A1, /SPI_A2) to select one of its outputs. The 74HC164 receives serial data from the W65C22S and shifts it out. The 74AC74 is used as a simple buffer or latch. The TXS0108EPW level shifts signals between +5V and +3.3V. Include pull-up resistors on the SPI lines and decoupling capacitors for the +5V and +3.3V rails. A diode is present, connected to a net. The circuit should be powered by +5V and +3.3V. Include a clock signal (/VIA_CLK) connected to the 74AC74 and 74HC138.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 GNDD /SPI_A0 /SPI_A1 /SPI_A2 NC_01 NC_02 NC_03 NC_04 NC_05 Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U1-Pad17_ /VIA_CLK /SPI5_MOSI +5V Net-_D1-Pad1_ NC_06 NC_07 +5V NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 W65C22S_PDIP\nU3 +5V /SPI5_MISO Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ GNDD /SPI5_SCLK +5V Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U1-Pad17_ +5V 74HC164\nU2 GNDD /VIA_CLK NC_24 +5V NC_25 /SPI5_SCLK 74AC74\nU604 /SPI_A0 /SPI_A1 /SPI_A2 GNDD GNDD +5V Net-_U604-Pad7_ GNDD Net-_U604-Pad9_ Net-_U604-Pad10_ Net-_U604-Pad11_ NC_26 NC_27 NC_28 NC_29 +5V 74HC138\nD1 Net-_D1-Pad1_ NC_30 D\nU605 NC_31 +3V3 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 Net-_R1-Pad2_ GNDD /SPI5_MOSI /SPI5_SCLK /SPI5_MISO NC_39 Net-_U604-Pad7_ Net-_U604-Pad9_ Net-_U604-Pad10_ +5V Net-_U604-Pad11_ TXS0108EPW\nC1 +5V GNDD 100n\nC2 +3V3 GNDD 100n\nR1 /SPI_A2 Net-_R1-Pad2_ 2k7\nR2 GNDD Net-_R1-Pad2_ 4k7\n.end\n"
    },
    {
        "filename": "1163.cir",
        "prompt": "Design a circuit featuring a real-time clock (RTC) module (U1) powered by a battery (BT1) and a VCC supply. The RTC operates at 32.768kHz (Y1) and communicates via I2C (SDA, SCL) pulled high with 4.7k\u03a9 resistors (R1, R2). Include bypass capacitors (C3 - 100nF, C1 & C2 - small value) for VCC and the RTC crystal. Provide connection points for VCC, GND, IRQ, SCL, SDA, and VBAT via a 6-pin connector (P1) and include jumpers (JP1, JP2) for optional VCC connection. The RTC module has specific pad connections for the crystal (Net-_C1-Pad1_, Net-_C2-Pad1_).",
        "content": ".title KiCad schematic\nU1 Net-_C1-Pad1_ Net-_C2-Pad1_ VBAT GND VCC IRQ SCL SDA RTC\nY1 Net-_C1-Pad1_ Net-_C2-Pad1_ 32.768KHz\nJP2 VCC VCC Jumper_NC_Small\nR1 VCC SDA 4K7\nR2 SCL VCC 4K7\nJP1 VCC VCC Jumper_NC_Small\nBT1 VBAT GND Battery\nC3 VCC GND 100nF\nC2 Net-_C2-Pad1_ GND xpF\nC1 Net-_C1-Pad1_ GND xpF\nP1 GND IRQ SCL SDA VCC VBAT CONN_01X06\n.end\n"
    },
    {
        "filename": "1245.cir",
        "prompt": "Create a 24-pin connector with the following connections: Pins 1-5 and 7-13 are not connected (NC). Pin 6 is connected to ground (QGND). Pin 15 is connected to a net labeled \"Net-_J1-Pad15_\". Pins 14-20 are not connected (NC). The connector is labeled \"FPC24\".",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 QGND NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 Net-_J1-Pad15_ Net-_J1-Pad15_ QGND NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 FPC24\n.end\n"
    },
    {
        "filename": "998.cir",
        "prompt": "Create a single NPN Bipolar Junction Transistor (BJT) circuit with a transistor model MJD210. The collector, emitter, and base are connected to a connector named CONN_01X03, with the collector, emitter, and base pins of the connector corresponding to the collector, emitter, and base terminals of the transistor U1 respectively. The transistor is labeled U1.",
        "content": ".title KiCad schematic\nU1 BASE EMITTER COLLECTOR MJD210\nP1 COLLECTOR EMITTER BASE CONN_01X03\n.end\n"
    },
    {
        "filename": "601.cir",
        "prompt": "Create a mixed-signal circuit board designed for sensor data acquisition, processing, and communication. The board features multiple temperature sensors (MCP9700AT) connected to an STM32F407VGTx microcontroller. It includes analog front-ends for sensor signals using operational amplifiers (MCP6H02-E/SN, LM6132A) and instrumentation amplifiers. The board incorporates a 12-bit ADC (AD7795) for digitizing analog signals. It has a DAC (AD5667) for control signals. Power regulation is provided by LD1117A. Communication interfaces include USB (with ESD protection), a debug port (UC_DEBUG_RX/TX), and a programming interface (SWDIO/SWCLK). The board also includes a small LCD interface (LCD_CS, LCD_RST, LCD_A0, LCD_SCK, LCD_SI) and current sensing capabilities (CS1, CS2, CS3). Push buttons (SW1, SW2, SW3) provide user input. The circuit includes filtering capacitors throughout, and test points for debugging. It operates with +5V, +3.3V, and -5V power rails. Include protection diodes (TVS) for power inputs. The board also features coil driving circuitry with MOSFETs (BC817-25, BC847PN-7-F) and inductors (L1, L2, L3, L4, L5, L6). A variable resistor (RV1, RV2, RV3, RV4) is included for calibration.",
        "content": ".title KiCad schematic\nR3 Net-_R3-Pad1_ Net-_R1-Pad1_ 10k 1%\nR1 Net-_R1-Pad1_ +5V 220k 1%\nR5 Net-_J3-Pad3_ GNDA 100R 1%\nR2 Net-_R1-Pad1_ GNDA 220R 1%\nR4 Net-_R3-Pad1_ Net-_C1-Pad2_ 22k 1%\nC19 +5V GNDA 100n 16V X5R\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 1n 16V X5R\nQ2 Net-_C1-Pad1_ Net-_Q2-Pad2_ +5V BC817-25\nJ4 +3V3 Net-_J4-Pad2_ GNDD Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ UC_DEBUG_RX UC_DEBUG_TX NS25-W8P 8-pin 2,54mm\nR17 PROG_SWO Net-_J4-Pad6_ 22R\nR16 PROG_~RST Net-_J4-Pad5_ 22R\nR15 PROG_SWDIO Net-_J4-Pad4_ 22R\nR14 PROG_SWCLK Net-_J4-Pad2_ 22R\nC28 GNDD +3V3 4u7 16V X7R\nC36 Net-_C36-Pad1_ GNDD 4u7 16V X7R\nC35 Net-_C35-Pad1_ GNDD 4u7 16V X7R\nR18 Net-_R18-Pad1_ GNDD 390k\nC25 Net-_C25-Pad1_ Net-_C25-Pad2_ 1u 16V X5R\nC26 Net-_C26-Pad1_ Net-_C26-Pad2_ 1u 16V X5R\nC27 GNDD +3V3 4u7 16V X7R\nU9 NC_01 Net-_C25-Pad2_ Net-_C25-Pad1_ Net-_C26-Pad2_ Net-_C26-Pad1_ +3V3 NC_02 GNDD +3V3 GNDD GNDD GNDD LCD_CS LCD_RST LCD_A0 GNDD GNDD LCD_SCK LCD_SI GNDD GNDD GNDD GNDD GNDD GNDD Net-_R18-Pad1_ Net-_C36-Pad1_ Net-_C35-Pad1_ GNDD NC_03 UG-2864KSWLG01\nSW1 Net-_R21-Pad1_ GNDD SW_Push\nR21 Net-_R21-Pad1_ SWITCH_1 470R\nC37 SWITCH_1 GNDD 100n 16V X5R\nR20 +3V3 SWITCH_1 3k3\nSW2 Net-_R23-Pad1_ GNDD SW_Push\nR23 Net-_R23-Pad1_ SWITCH_2 470R\nC40 SWITCH_2 GNDD 100n 16V X5R\nR22 +3V3 SWITCH_2 3k3\nR19 Net-_R19-Pad1_ GNDA 100R TBD\nU4 +5V TEMP_SENS_OUT_2 GNDA MCP9700AT\nC21 +5V GNDA 100n 16V X5R\nU7 +5V TEMP_SENS_OUT_1 GNDA MCP9700AT\nC23 +5V GNDA 100n 16V X5R\nU5 +5V TEMP_SENS_OUT_3 GNDA MCP9700AT\nC22 +5V GNDA 100n 16V X5R\nU8 +5V TEMP_SENS_OUT_4 GNDA MCP9700AT\nC24 +5V GNDA 100n 16V X5R\nR30 Net-_R26-Pad1_ /SENS_IN_AMP_CH_A_B/SENS_OUT_1 10k 1%\nR32 Net-_R26-Pad1_ /SENS_IN_AMP_CH_C_D/SENS_OUT_1 10k 1%\nR28 Net-_R27-Pad1_ /SENS_IN_AMP_CH_C_D/SENS_OUT_2 10k 1%\nR27 Net-_R27-Pad1_ /SENS_IN_AMP_CH_A_B/SENS_OUT_2 10k 1%\nR33 GNDA Net-_R27-Pad1_ 150k 1%\nR31 Net-_R31-Pad1_ FOC_ERR_2_ADC 51R 1%\nR29 Net-_R26-Pad2_ Net-_C43-Pad2_ 150k 1%\nC43 GNDA Net-_C43-Pad2_ 150p\nR26 Net-_R26-Pad1_ Net-_R26-Pad2_ 150k 1%\nC45 +5V GNDA 100n 16V X5R\nC41 -5V GNDA 100n 16V X5R\nU15 NC_04 +5V +5V GNDA NC_05 REF_2.5V NC_06 NC_07 REF192\nC47 +5V GNDA 100n 16V X5R\nU1 Net-_R6-Pad1_ Net-_C11-Pad2_ Net-_C11-Pad2_ GNDA Net-_C14-Pad2_ Net-_C9-Pad1_ GNDA Net-_C12-Pad1_ Net-_C12-Pad1_ AM10TW-2405DZ\nJ1 Net-_D1-Pad2_ Net-_C11-Pad2_ +12V Supply\nC11 Net-_C11-Pad1_ Net-_C11-Pad2_ 2u2 50V X5R\nC12 Net-_C12-Pad1_ Net-_C11-Pad2_ 2u2 50V X5R\nL2 Net-_C11-Pad1_ Net-_C12-Pad1_ 12u / min 0.83A\nL3 Net-_C14-Pad2_ -5V 82n 1A\nL1 Net-_C9-Pad1_ +5V 82n 1A\nD4 GNDA -5V TVS 7V\nC15 GNDA -5V 22u 50V\nC14 GNDA Net-_C14-Pad2_ 1u 50V X5R\nD2 +5V GNDA TVS 7V\nC10 +5V GNDA 22u 50V\nC9 Net-_C9-Pad1_ GNDA 1u 50V X5R\nD1 Net-_C11-Pad1_ Net-_D1-Pad2_ 40V 2A\nR6 Net-_R6-Pad1_ GNDA 0R\nRV1 +5V Net-_RV1-Pad2_ GNDA 10k\nC29 +5V GNDA 100n 16V X5R\nC30 REF_2.5V GNDA 10n 6V3 X5R\nJ2 SENS_LD_PWR SENS_LD Net-_J2-Pad3_ Conn_01x03\nJ3 SENS_PD_ADC SENS_PD Net-_J3-Pad3_ Conn_01x03\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ +5V BC817-25\nR8 Net-_Q1-Pad1_ DAC_LD_CTRL 1k\nR11 GNDA Net-_Q1-Pad1_ 100k\nD3 Net-_C11-Pad1_ Net-_C11-Pad2_ TVS 40V\nU10 REF_2.5V +5V Net-_TP34-Pad1_ SENS_D SENS_A SENS_B SENS_C Net-_TP45-Pad1_ GNDA Net-_C42-Pad1_ Net-_R19-Pad1_ SENS_PD Net-_CS1-Pad2_ Net-_CS2-Pad2_ COIL_T- COIL_F- KSS-213 Connector\nU12 DAC_OUT_COIL_F_CTRL DAC_OUT_COIL_T_CTRL GNDA DAC_~LDAC DAC_~CLR DAC_ADDR DAC_SCL DAC_SDA Net-_C38-Pad1_ REF_2.5V AD5667\nC39 Net-_C38-Pad1_ GNDA 100n 16V X5R\nC38 Net-_C38-Pad1_ GNDA 10u 10V X5R\nU11 ADC_SCLK Net-_TP99-Pad1_ ADC_~CS NC_08 Net-_C72-Pad1_ GNDA Net-_C71-Pad1_ GNDA Net-_C46-Pad1_ GNDA Net-_C68-Pad1_ GNDA REF_2.5V GNDA Net-_C70-Pad1_ GNDA Net-_C69-Pad1_ GNDA NC_09 GNDA +5V +3V3 ADC_DOUT ADC_DIN AD7795\nC31 +5V GNDA 10u 6V3 Tantal\nC32 +5V GNDA 100n 16V X5R\nC34 +3V3 GNDD 10u 6V3 Tantal\nC33 +3V3 GNDD 100n 16V X5R\nR25 USB_D- Net-_J5-Pad2_ 22R\nR24 USB_D+ Net-_J5-Pad3_ 22R\nC67 Net-_C67-Pad1_ GNDD 2u2 6V3 X5R\nC20 Net-_C20-Pad1_ GNDD 2u2 6V3 X5R\nC6 +3V3 GNDD 100n 16V X5R\nC5 +3V3 GNDD 100n 16V X5R\nC4 +3V3 GNDD 100n 16V X5R\nC7 +3V3 GNDD 100n 16V X5R\nC8 +3V3 GNDD 100n 16V X5R\nC13 +3V3 GNDD 100n 16V X5R\nR7 Net-_R7-Pad1_ GNDD 10k\nC17 +3V3 GNDD 1u 16V X5R\nR9 Net-_R9-Pad1_ Net-_D5-Pad2_ 100R\nR10 Net-_R10-Pad1_ Net-_D6-Pad2_ 100R\nD5 GNDD Net-_D5-Pad2_ LED\nD6 GNDD Net-_D6-Pad2_ LED\nU3 NC_10 NC_11 NC_12 NC_13 NC_14 +3V3 NC_15 NC_16 NC_17 GNDD +3V3 NC_18 NC_19 PROG_~RST TEMP_SENS_OUT_1 TEMP_SENS_OUT_2 TEMP_SENS_OUT_3 TEMP_SENS_OUT_4 +3V3 GNDA NC_20 Net-_C16-Pad1_ SENS_PD_ADC NC_21 NC_22 NC_23 GNDD +3V3 DAC_LD_CTRL NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 LCD_SCK NC_41 Net-_C20-Pad1_ +3V3 LCD_CS LCD_RST LCD_A0 LCD_SI UC_DEBUG_TX UC_DEBUG_RX NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 USB_VBUS NC_53 USB_D- USB_D+ PROG_SWDIO Net-_C67-Pad1_ GNDD +3V3 PROG_SWCLK ADC_~CS ADC_SCLK ADC_DOUT ADC_DIN SWITCH_1 SWITCH_2 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 PROG_SWO NC_60 DAC_ADDR DAC_~CLR DAC_~LDAC Net-_R7-Pad1_ DAC_SCL DAC_SDA Net-_R9-Pad1_ Net-_R10-Pad1_ GNDD +3V3 STM32F407VGTx\nU2 GNDD +3V3 +5V LD1117A\nC3 +3V3 GNDD 10u 10V X5R\nC2 +5V GNDD 100n 16V X5R\nR12 Net-_Q2-Pad2_ Net-_J2-Pad3_ 0R\nR13 Net-_Q1-Pad2_ SENS_LD_PWR 0R\nU6 Net-_R3-Pad1_ Net-_R1-Pad1_ Net-_J3-Pad3_ GNDA Net-_RV1-Pad2_ Net-_C1-Pad2_ Net-_C1-Pad1_ +5V LM6132A\nU22 USB_D+ GNDD USB_D- USB_VBUS +5V NC_61 RCLAMP\nJ5 USB_VBUS Net-_J5-Pad2_ Net-_J5-Pad3_ GNDD GNDD USB_B\nRV2 Net-_R65-Pad1_ Net-_R66-Pad2_ Net-_R64-Pad1_ 10k\nR65 Net-_R65-Pad1_ +5V 22k\nR64 Net-_R64-Pad1_ -5V 22k\nU13 Net-_R26-Pad2_ Net-_R26-Pad1_ Net-_R27-Pad1_ -5V Net-_C43-Pad2_ Net-_R31-Pad1_ Net-_R31-Pad1_ +5V MCP6H02-E/SN\nR66 Net-_R26-Pad1_ Net-_R66-Pad2_ 1M\nTP3 Net-_D1-Pad2_ TP\nTP4 Net-_C11-Pad2_ TP\nTP2 +5V TP\nTP5 -5V TP\nTP1 +3V3 TP\nTP15 SWITCH_2 TP\nTP17 SWITCH_1 TP\nTP23 TEMP_SENS_OUT_1 TP\nTP24 TEMP_SENS_OUT_3 TP\nTP26 TEMP_SENS_OUT_4 TP\nTP25 TEMP_SENS_OUT_2 TP\nTP44 SENS_D TP\nTP42 SENS_B TP\nTP43 SENS_C TP\nTP41 SENS_A TP\nTP34 Net-_TP34-Pad1_ TP\nTP45 Net-_TP45-Pad1_ TP\nTP40 SENS_LD TP\nTP33 Net-_R19-Pad1_ TP\nTP39 SENS_PD TP\nTP38 COIL_F+ TP\nTP37 COIL_F- TP\nTP36 COIL_T- TP\nTP35 COIL_T+ TP\nTP27 DAC_~LDAC TP\nTP28 DAC_~CLR TP\nTP29 DAC_SDA TP\nTP30 DAC_SCL TP\nTP31 DAC_OUT_COIL_T_CTRL TP\nTP32 DAC_OUT_COIL_F_CTRL TP\nTP49 ADC_DOUT TP\nTP48 ADC_DIN TP\nTP47 ADC_SCLK TP\nTP46 ADC_~CS TP\nTP58 FOC_ERR_2_ADC TP\nTP6 LCD_CS TP\nTP7 LCD_RST TP\nTP10 LCD_A0 TP\nTP11 LCD_SCK TP\nTP14 LCD_SI TP\nTP19 Net-_C35-Pad1_ TP\nTP18 Net-_C36-Pad1_ TP\nTP16 Net-_R18-Pad1_ TP\nTP9 Net-_C25-Pad1_ TP\nTP13 Net-_C26-Pad1_ TP\nTP8 Net-_C25-Pad2_ TP\nTP12 Net-_C26-Pad2_ TP\nTP59 REF_2.5V TP\nTP60 /SENS_IN_AMP_CH_C_D/SENS_OUT_1 TP\nTP57 /SENS_IN_AMP_CH_C_D/SENS_OUT_2 TP\nTP56 /SENS_IN_AMP_CH_A_B/SENS_OUT_2 TP\nTP52 /SENS_IN_AMP_CH_A_B/SENS_OUT_1 TP\nTP50 Net-_R26-Pad1_ TP\nTP53 Net-_R27-Pad1_ TP\nTP51 Net-_R26-Pad2_ TP\nTP54 Net-_C43-Pad2_ TP\nTP55 Net-_R31-Pad1_ TP\nTP77 Net-_R1-Pad1_ TP\nTP73 Net-_J3-Pad3_ TP\nTP75 Net-_R3-Pad1_ TP\nTP74 Net-_RV1-Pad2_ TP\nTP78 Net-_C1-Pad2_ TP\nTP70 SENS_PD_ADC TP\nTP72 DAC_LD_CTRL TP\nTP71 SENS_LD_PWR TP\nTP76 Net-_C1-Pad1_ TP\nTP83 Net-_Q1-Pad1_ TP\nTP84 GNDA TP\nL4 Net-_CS3-Pad2_ Net-_C42-Pad1_ 10u\nC42 Net-_C42-Pad1_ GNDA 10u 10V X5R\nC46 Net-_C46-Pad1_ GNDA 100n 16V X5R\nR67 SENS_A Net-_C46-Pad1_ 10k\nC68 Net-_C68-Pad1_ GNDA 100n 16V X5R\nR68 SENS_D Net-_C68-Pad1_ 10k\nC69 Net-_C69-Pad1_ GNDA 100n 16V X5R\nR69 SENS_PD Net-_C69-Pad1_ 10k\nC70 Net-_C70-Pad1_ GNDA 100n 16V X5R\nR70 FOC_ERR_2_ADC Net-_C70-Pad1_ 10k\nTP20 GNDA TP\nTP85 GNDA TP\nTP86 GNDA TP\nTP87 GNDA TP\nTP88 GNDA TP\nTP89 GNDA TP\nTP90 GNDA TP\nTP91 GNDD TP\nTP92 GNDD TP\nTP93 GNDD TP\nTP94 GNDD TP\nTP95 GNDD TP\nTP96 GNDD TP\nTP97 GNDD TP\nTP98 GNDD TP\nR71 GNDA DAC_~LDAC 10k N.M.\nR72 GNDD ADC_~CS 10k N.M.\nTP99 Net-_TP99-Pad1_ TP\nC71 Net-_C71-Pad1_ GNDA 100n 16V X5R\nR73 SENS_B Net-_C71-Pad1_ 10k\nC72 Net-_C72-Pad1_ GNDA 100n 16V X5R\nR74 SENS_C Net-_C72-Pad1_ 10k\nJ7 Net-_D1-Pad2_ Net-_C11-Pad2_ Net-_C11-Pad2_ Barrel_Jack_Switch\nSW3 PROG_~RST GNDD SW_Push\nR75 PROG_~RST +3V3 100k\nC18 PROG_~RST GNDD 100n 16V X5R\nCS1 COIL_F+ Net-_CS1-Pad2_ Curr_Sens\nCS2 COIL_T+ Net-_CS2-Pad2_ Curr_Sens\nCS3 SENS_LD Net-_CS3-Pad2_ Curr_Sens\nTP21 DAC_ADDR TP\nC16 Net-_C16-Pad1_ GNDA 100n 16V X5R\nL5 Net-_C16-Pad1_ +3V3 10u\nL6 +3V3 Net-_C38-Pad1_ 10u\nTP22 Net-_R6-Pad1_ TP\nJ6 GNDA GNDD GNDA-GNDD Jumper\nC54 +5V GNDA 100n 16V X5R\nR42 Net-_R39-Pad2_ GNDA 10k 1%\nR40 +5V Net-_R39-Pad2_ 10k 1%\nR39 COIL_F- Net-_R39-Pad2_ 10k 1%\nR41 COIL_F+ Net-_Q3-Pad2_ 10k\nR38 +5V Net-_Q3-Pad6_ 1R\nR44 Net-_Q3-Pad3_ -5V 1R\nR43 GNDA COIL_F- 10R\nTP80 Net-_R39-Pad2_ TP\nTP79 Net-_Q3-Pad2_ TP\nQ3 COIL_F+ Net-_Q3-Pad2_ Net-_Q3-Pad3_ COIL_F+ Net-_Q3-Pad2_ Net-_Q3-Pad6_ BC847PN-7-F\nRV3 +5V Net-_R39-Pad2_ GNDA 20k\nC57 -5V GNDA 100n 16V X5R\nR49 Net-_R46-Pad2_ GNDA 10k 1%\nR47 +5V Net-_R46-Pad2_ 10k 1%\nR46 COIL_T- Net-_R46-Pad2_ 10k 1%\nR48 COIL_T+ Net-_Q4-Pad2_ 10k\nR45 +5V Net-_Q4-Pad6_ 1R\nR51 Net-_Q4-Pad3_ -5V 1R\nR50 GNDA COIL_T- 10R\nTP82 Net-_R46-Pad2_ TP\nTP81 Net-_Q4-Pad2_ TP\nQ4 COIL_T+ Net-_Q4-Pad2_ Net-_Q4-Pad3_ COIL_T+ Net-_Q4-Pad2_ Net-_Q4-Pad6_ BC847PN-7-F\nRV4 +5V Net-_R46-Pad2_ GNDA 20k\nU14 Net-_Q3-Pad2_ Net-_R39-Pad2_ DAC_OUT_COIL_F_CTRL -5V DAC_OUT_COIL_T_CTRL Net-_R46-Pad2_ Net-_Q4-Pad2_ +5V MCP6H02-E/SN\nR52 Net-_R52-Pad1_ REF_2.5V 10k 1%\nC49 /SENS_IN_AMP_CH_A_B/SENS_OUT_1 Net-_C49-Pad2_ 1p 16V X5R\nR54 GNDA Net-_R52-Pad1_ 22k 1%\nR36 Net-_C49-Pad2_ SENS_A 10k 1%\nR34 /SENS_IN_AMP_CH_A_B/SENS_OUT_1 Net-_C49-Pad2_ 22k 1%\nTP61 Net-_C49-Pad2_ TP\nTP63 Net-_R52-Pad1_ TP\nR53 Net-_R53-Pad1_ REF_2.5V 10k 1%\nC50 /SENS_IN_AMP_CH_A_B/SENS_OUT_2 Net-_C50-Pad2_ 1p 16V X5R\nR55 GNDA Net-_R53-Pad1_ 22k 1%\nR37 Net-_C50-Pad2_ SENS_B 10k 1%\nR35 /SENS_IN_AMP_CH_A_B/SENS_OUT_2 Net-_C50-Pad2_ 22k 1%\nC51 +5V GNDA 100n 16V X5R\nC52 -5V GNDA 100n 16V X5R\nTP62 Net-_C50-Pad2_ TP\nTP64 Net-_R53-Pad1_ TP\nU16 /SENS_IN_AMP_CH_A_B/SENS_OUT_1 Net-_C49-Pad2_ Net-_R52-Pad1_ -5V Net-_R53-Pad1_ Net-_C50-Pad2_ /SENS_IN_AMP_CH_A_B/SENS_OUT_2 +5V MCP6H02-E/SN\nC48 REF_2.5V GNDA 10n 6V3 X5R\nC44 REF_2.5V GNDA 10n 6V3 X5R\nR60 Net-_R60-Pad1_ REF_2.5V 10k 1%\nC53 /SENS_IN_AMP_CH_C_D/SENS_OUT_1 Net-_C53-Pad2_ 1p 16V X5R\nR62 GNDA Net-_R60-Pad1_ 22k 1%\nR58 Net-_C53-Pad2_ SENS_C 10k 1%\nR56 /SENS_IN_AMP_CH_C_D/SENS_OUT_1 Net-_C53-Pad2_ 22k 1%\nTP65 Net-_C53-Pad2_ TP\nTP67 Net-_R60-Pad1_ TP\nR61 Net-_R61-Pad1_ REF_2.5V 10k 1%\nC55 /SENS_IN_AMP_CH_C_D/SENS_OUT_2 Net-_C55-Pad2_ 1p 16V X5R\nR63 GNDA Net-_R61-Pad1_ 22k 1%\nR59 Net-_C55-Pad2_ SENS_D 10k 1%\nR57 /SENS_IN_AMP_CH_C_D/SENS_OUT_2 Net-_C55-Pad2_ 22k 1%\nC56 +5V GNDA 100n 16V X5R\nC58 -5V GNDA 100n 16V X5R\nTP66 Net-_C55-Pad2_ TP\nTP68 Net-_R61-Pad1_ TP\nU17 /SENS_IN_AMP_CH_C_D/SENS_OUT_1 Net-_C53-Pad2_ Net-_R60-Pad1_ -5V Net-_R61-Pad1_ Net-_C55-Pad2_ /SENS_IN_AMP_CH_C_D/SENS_OUT_2 +5V MCP6H02-E/SN\nC60 REF_2.5V GNDA 10n 6V3 X5R\nC59 REF_2.5V GNDA 10n 6V3 X5R\n.end\n"
    },
    {
        "filename": "1512.cir",
        "prompt": "Design a 12V DC circuit with three independently controlled fan outputs (FAN_0_OUT, FAN_1_OUT, FAN_2_OUT) and two independently controlled high-current outputs (Hotend_OUT, Heatbed_OUT). Each output is driven by an N-channel MOSFET (IRLR8743 for high-current, AO3400A for fans). Each fan output has a corresponding LED indicator (LED_RED) connected to ground via a resistor. Each high-current output has a corresponding LED indicator (LED_RED) connected to ground via a resistor. Each output also includes a schottky diode (SS14 or SS54) for reverse voltage protection. The circuit includes connectors (J1, J2, J3, J8, J9) for external power and outputs. Buffering resistors (330 ohms) are used before the LED indicators and 150 ohm resistors are used to drive the MOSFET gates. 10k pull-down resistors are connected to the gates of the MOSFETs that are not directly driven. A separate voltage source V_Bed is used for the heatbed output.",
        "content": ".title KiCad schematic\nR15 GND Net-_Q5-Pad1_ 10k\nR9 GND Net-_Q3-Pad1_ 10k\nR4 GND Net-_Q1-Pad1_ 10k\nR12 GND Net-_Q4-Pad1_ 10k\nR6 GND Net-_Q2-Pad1_ 10k\nD4 +12V /Hotend_OUT SS54\nQ4 Net-_Q4-Pad1_ /Heatbed_OUT GND IRLR8743\nQ2 Net-_Q2-Pad1_ /Hotend_OUT GND IRLR8743\nJ3 +12V /FAN_2_OUT FAN_2_OUT\nD8 GND Net-_D8-Pad2_ LED_RED\nD7 GND Net-_D7-Pad2_ LED_RED\nJ2 +12V /FAN_1_OUT FAN_1_OUT\nD5 GND Net-_D5-Pad2_ LED_RED\nR1 Net-_D1-Pad2_ Hotend_Buff 330\nD1 GND Net-_D1-Pad2_ LED_RED\nJ1 +12V /FAN_0_OUT FAN_0_OUT\nD2 GND Net-_D2-Pad2_ LED_RED\nQ1 Net-_Q1-Pad1_ GND /FAN_0_OUT AO3400A\nD3 +12V /FAN_0_OUT SS14\nR10 Net-_D7-Pad2_ Heatbed_Buff 330\nR5 Net-_Q2-Pad1_ Hotend_Buff 150R\nR11 Net-_Q4-Pad1_ Heatbed_Buff 150R\nR3 Net-_Q1-Pad1_ FAN_0 150R\nR8 Net-_Q3-Pad1_ FAN_1 150R\nR14 Net-_Q5-Pad1_ FAN_2 150R\nR2 Net-_D2-Pad2_ FAN_0 150R\nR7 Net-_D5-Pad2_ FAN_1 150R\nR13 Net-_D8-Pad2_ FAN_2 150R\nQ3 Net-_Q3-Pad1_ GND /FAN_1_OUT AO3400A\nQ5 Net-_Q5-Pad1_ GND /FAN_2_OUT AO3400A\nD9 V_Bed /Heatbed_OUT SS54\nD6 +12V /FAN_1_OUT SS14\nD10 +12V /FAN_2_OUT SS14\nJ8 +12V /Hotend_OUT Hotend_OUT\nJ9 V_Bed /Heatbed_OUT Heatbed_OUT\n.end\n"
    },
    {
        "filename": "229.cir",
        "prompt": "Create a circuit with an Altera MAX10 FPGA connected to three male connectors: a 9-pin connector (J1), another 9-pin connector (J4), and two 5-pin connectors (J2 and J3). The FPGA (U1) has connections to all pins of all connectors. Specify the connector types as Conn_01x09_Male for J1 and J4, and Conn_01x05_Male for J2 and J3.",
        "content": ".title KiCad schematic\nU1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ Net-_J4-Pad7_ Net-_J4-Pad8_ Net-_J4-Pad9_ Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Altera_MAX10\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Conn_01x09_Male\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ Net-_J4-Pad7_ Net-_J4-Pad8_ Net-_J4-Pad9_ Conn_01x09_Male\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Conn_01x05_Male\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Conn_01x05_Male\n.end\n"
    },
    {
        "filename": "1764.cir",
        "prompt": "Create a mixed-signal circuit board featuring a microcontroller (MCP2221) for USB communication, a CAN transceiver (MAX3051) for CAN bus interfacing, an ADC for analog input, several LEDs for visual indication, a speaker for audio output, and three rotary encoders for user input. The board operates on 3.3V, 5V, and 12V power rails, with decoupling capacitors on each rail. Include switches for controlling certain signals, a boost converter (AOZ1280) for generating a regulated voltage, and connectors for various interfaces (USB, CAN, Serial, ADC, I/O, PWM, Encoders). The circuit should have LEDs connected to GPIO pins of the microcontroller, driven by current-limiting resistors. The CAN transceiver should be connected to a CAN bus connector. The rotary encoders should be connected to interrupt pins or GPIO pins for reading encoder values. The boost converter should provide a stable voltage for the CAN transceiver and other components. Include a small inductor and diode in the boost converter circuit. The ADC inputs should be connected to appropriate signal conditioning circuitry.",
        "content": "* C:\\Users\\Mizuta\\Desktop\\RC19_Circuit\\Parent_Turtle_ver.servo_main_ver.5\\Parent_Turtle_RC19main.cir\n\n* EESchema Netlist Version 1.1 (Spice format) creation date: 2019/01/07 20:01:46\n\n* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N\n* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0\n\n* Sheet Name: /\nP1  +3.3V GND /E5 /E6 /C0 /C1 /C2 /C3 /A0 /A1 ? ? ? ? /A6 /A7 ? ? ? ? ? ? ? ? ? ? ? /B10 ? /B11 CONN_02X15\t\t\nP2  GND +5V /B8 /B9 /B6 /B7 ? /B5 /D6 ? ? /D5 ? ? /A10 ? /A8 /A9 /C8 ? /C6 ? /D14 ? /D12 /D13 /D8 /D9 /B15 /B14 CONN_02X15\t\t\nP12  GND +5V 5V_in\t\t\nR5  +5V Net-_D1-Pad1_ 510\t\t\nD1  Net-_D1-Pad1_ GND LED\t\t\nR6  +3.3V Net-_D2-Pad1_ 330\t\t\nD2  Net-_D2-Pad1_ GND LED\t\t\nP10  GND ? /CLK /DIO ? ? WRITING\t\t\nU1  /B6 GND +3.3V /B5 GND /CAN_L /CAN_H Net-_R1-Pad1_ MAX3051\t\t\nP3  GND +12V /CAN_H /CAN_L CAN\t\t\nP4  GND +12V /CAN_H /CAN_L CAN\t\t\nC1  +3.3V GND 0.1u\t\t\nP7  GND +5V /A9 /A10 SERIAL2\t\t\nC3  +5V GND 0.1u\t\t\nP8  GND ? /CLK /DIO WRITING_IN\t\t\nC4  +12V GND 0.1u\t\t\nSW2  GND /B7 SW0\t\t\nR7  +5V /B7 10k\t\t\nD3  Net-_D3-Pad1_ GND LED\t\t\nD4  Net-_D4-Pad1_ GND LED\t\t\nR3  /C8 Net-_D3-Pad1_ 330\t\t\nR4  /A8 Net-_D4-Pad1_ 330\t\t\nSP1  +3.3V Net-_D12-Pad1_ SPEAKER\t\t\nR9  Net-_D12-Pad1_ Net-_Q1-Pad3_ 120\t\t\nR8  Net-_Q1-Pad1_ /B9 10\t\t\nD5  Net-_D5-Pad1_ GND LED\t\t\nR10  /D14 Net-_D5-Pad1_ 330\t\t\nD9  Net-_D9-Pad1_ GND LED\t\t\nR14  +12V Net-_D9-Pad1_ 1.2k\t\t\nQ1  Net-_Q1-Pad1_ GND Net-_Q1-Pad3_ NPN\t\t\nP9  /CAN_L Net-_P9-Pad2_ CAN_JP\t\t\nR15  /CAN_H Net-_P9-Pad2_ 120\t\t\nR1  Net-_R1-Pad1_ GND 100k\t\t\nP11  /C0 /C1 /C2 /C3 ADC\t\t\nP13  GND +3.3V GND +3.3V GND +3.3V GND +3.3V ADC/Vdd/GND\t\t\nP14  /D8 /D9 /B15 /B14 I/O\t\t\nP15  GND +5V GND +5V GND +5V GND +5V I/O /Vdd/GND\t\t\nU2  +3.3V /GP0 /GP1 Net-_R18-Pad1_ /D6 /D5 ? ? ? ? +3.3V /D- /D+ GND MCP2221\t\t\nR18  Net-_R18-Pad1_ +3.3V 10k\t\t\nP6  +5V /D- /D+ ? GND ? SERIAL1\t\t\nR16  Net-_D10-Pad2_ GND 510\t\t\nR17  Net-_D11-Pad2_ GND 510\t\t\nD10  /GP0 Net-_D10-Pad2_ LED\t\t\nD11  /GP1 Net-_D11-Pad2_ LED\t\t\nC2  GND +3.3V 0.1u\t\t\nD12  Net-_D12-Pad1_ +3.3V DIODE\t\t\nP17  GND +5V /B10 /B11 SERIAL0\t\t\nC5  +5V GND 0.1u\t\t\nSW1  GND /B8 SW1\t\t\nR2  +5V /B8 10k\t\t\nP18  GND +5V Net-_P18-Pad3_ Net-_P18-Pad4_ ENC\t\t\nC8  +5V GND 0.1u\t\t\nR20  Net-_P18-Pad4_ /A7 100\t\t\nR19  Net-_P18-Pad3_ /A6 100\t\t\nR23  Net-_P18-Pad3_ +3.3V 1k\t\t\nR25  Net-_P18-Pad4_ +3.3V 1k\t\t\nP20  GND +5V Net-_P20-Pad3_ Net-_P20-Pad4_ ENC\t\t\nC10  +5V GND 0.1u\t\t\nR28  Net-_P20-Pad4_ /A1 100\t\t\nR27  Net-_P20-Pad3_ /A0 100\t\t\nR31  Net-_P20-Pad3_ +3.3V 1k\t\t\nR33  Net-_P20-Pad4_ +3.3V 1k\t\t\nP19  GND +5V Net-_P19-Pad3_ Net-_P19-Pad4_ ENC\t\t\nC9  +5V GND 0.1u\t\t\nR22  Net-_P19-Pad4_ /D13 100\t\t\nR21  Net-_P19-Pad3_ /D12 100\t\t\nR24  Net-_P19-Pad3_ +3.3V 1k\t\t\nR26  Net-_P19-Pad4_ +3.3V 1k\t\t\nP21  GND +5V Net-_P21-Pad3_ Net-_P21-Pad4_ ENC\t\t\nC11  +5V GND 0.1u\t\t\nR30  Net-_P21-Pad4_ /E6 100\t\t\nR29  Net-_P21-Pad3_ /E5 100\t\t\nR32  Net-_P21-Pad3_ +3.3V 1k\t\t\nR34  Net-_P21-Pad4_ +3.3V 1k\t\t\nU3  Net-_C6-Pad2_ GND /FB +12V +12V Net-_C6-Pad1_ AOZ1280\t\t\nL1  Net-_C6-Pad1_ Net-_D14-Pad1_ 10uH\t\t\nD14  Net-_D14-Pad1_ +5V DIODE\t\t\nC7  +12V GND 1u\t\t\nR35  /FB Net-_D14-Pad1_ 50k\t\t\nR36  GND /FB 10k\t\t\nC6  Net-_C6-Pad1_ Net-_C6-Pad2_ 0.1u\t\t\nD13  GND Net-_C6-Pad1_ DIODE\t\t\nP5  ? ? ? ? ? ? ? ? PWM\t\t\nD6  Net-_D6-Pad1_ GND LED\t\t\nR11  /C6 Net-_D6-Pad1_ 330\t\t\n\n.end\n"
    },
    {
        "filename": "620.cir",
        "prompt": "Design a circuit featuring two 74141 BCD-to-decimal decoders (U2 and U3) driving four Nixie tubes (NX1, NX2, NX3, and NX4) to display numerical output. A 74HC595 shift register (U1) provides serial data input to the decoders. Include current-limiting resistors (R1, R2, R3, and R4) for each Nixie tube connected to a +170V supply. A connector (J1) provides access to the shift register's input signals: +5V, GND, SEROUT, nOE, DATA, CLK, and LATCH, as well as the +170V supply. The Nixie tubes share a common anode connection.",
        "content": ".title KiCad schematic\nU3 /NX2_8 /NX2_9 /A2 /D2 +5V /B2 /C2 /NX2_2 /NX2_3 /NX2_7 /NX2_6 GND /NX2_4 /NX2_5 /NX2_1 /NX2_0 74141\nU1 /B1 /C1 /D1 /A2 /B2 /C2 /D2 GND /SEROUT +5V /CLK /LATCH /nOE /DATA /A1 +5V 74HC595\nNX2 /NX2_0 /NX2_1 /NX2_2 /NX2_3 /NX2_4 /NX2_5 /NX2_6 /NX2_7 /NX2_8 /NX2_9 /NX2_Anode IN-1\nR2 /NX2_Anode /+170V 15k\nR1 /NX1_Anode /+170V 15k\nJ1 +5V GND /SEROUT NC_01 /+170V /nOE /DATA /CLK /LATCH Conn_01x09_Male\nU2 /NX1_8 /NX1_9 /A1 /D1 +5V /B1 /C1 /NX1_2 /NX1_3 /NX1_7 /NX1_6 GND /NX1_4 /NX1_5 /NX1_1 /NX1_0 74141\nNX1 /NX1_0 /NX1_1 /NX1_2 /NX1_3 /NX1_4 /NX1_5 /NX1_6 /NX1_7 /NX1_8 /NX1_9 /NX1_Anode IN-1\nNX3 /NX1_0 /NX1_1 /NX1_2 /NX1_3 /NX1_4 /NX1_5 /NX1_6 /NX1_7 /NX1_8 /NX1_9 /NX3_Anode IN-1\nNX4 /NX2_0 /NX2_1 /NX2_2 /NX2_3 /NX2_4 /NX2_5 /NX2_6 /NX2_7 /NX2_8 /NX2_9 /NX4_Anode IN-1\nR3 /+170V /NX3_Anode 22k\nR4 /+170V /NX4_Anode 22k\n.end\n"
    },
    {
        "filename": "695.cir",
        "prompt": "Create a simple circuit with a coaxial connector (J1) connected to an inductor (Ls1) in series with another inductor (Lb1) grounded on the other end.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ GND Conn_Coaxial\nLs1 Net-_J1-Pad1_ Net-_Lb1-Pad2_ L\nLb1 GND Net-_Lb1-Pad2_ L\n.end\n"
    },
    {
        "filename": "822.cir",
        "prompt": "Create a schematic for a multi-function expansion shield for an Arduino Mega, featuring: four LEDs with current-limiting resistors, three momentary push buttons (Function, Select, Reset) with pull-down resistors, a PS/2 port with current-limiting resistors, a microSD card slot with pull-up resistors, two serial ports with pull-down resistors, an audio output with filtering resistors and capacitors, an IEC port with level shifting using BSS138 MOSFETs and associated resistors and capacitors, a VGA connector with resistors for red, green, and blue signals, and horizontal and vertical sync signals. Include power connections for 3.3V and 5V, and ground connections. The shield should have a butterfly logo.",
        "content": ".title KiCad schematic\nLOGO1 BUTTERFLY_LOGO\nR9 GND SW_FUNCTION 47K\nR10 GND SW_SELECT 47K\nR17 GND SW_RESET 47K\nR44 Net-_LED4-PadA_ /BPS6001 Classic Computing Shield_1/LED4 390\nR43 Net-_LED3-PadA_ /BPS6001 Classic Computing Shield_1/LED3 390\nR27 Net-_LED2-PadA_ /BPS6001 Classic Computing Shield_1/LED2 390\nR26 Net-_LED1-PadA_ /BPS6001 Classic Computing Shield_1/LED1 390\nLED4 Net-_LED4-PadA_ GND LEDCHIPLED_0603\nLED3 Net-_LED3-PadA_ GND LEDCHIPLED_0603\nLED2 Net-_LED2-PadA_ GND LEDCHIPLED_0603\nLED1 Net-_LED1-PadA_ GND LEDCHIPLED_0603\nS1 SW_FUNCTION SW_FUNCTION 3V3_PWR6 3V3_PWR6 EVQQ2\nS2 SW_SELECT SW_SELECT 3V3_PWR6 3V3_PWR6 EVQQ2\nS3 SW_RESET SW_RESET 3V3_PWR6 3V3_PWR6 EVQQ2\nH1 3V3_PWR6 5V0 5V 5V JS1_9 JS1_4 JS1_3 JS1_7 JS1_2 JS1_6 JS1_1 SD_~CS SD_SCK SD_MOSI SD_MISO NC_01 JS1_5 IEC-L-DATA IEC-L-CLK IEC-L-ATN IEC-L-RESET IEC-L-SRQ NC_02 NC_03 HORIZONTAL_SYNC JS2_5 VERTICAL_SYNC JS2_4 BLUE1 JS2_3 SW_SELECT JS2_2 SW_RESET JS2_1 BLUE2 JS2_6 BLUE3 JS2_7 BLUE4 JS2_9 GREEN1 /BPS6001 Classic Computing Shield_1/PS2CLK2 GREEN2 /BPS6001 Classic Computing Shield_1/PS2DAT2 GREEN3 AUDIO2-RIGHT GREEN4 AUDIO2-LEFT RED4 /BPS6001 Classic Computing Shield_1/LED1 RED3 /BPS6001 Classic Computing Shield_1/LED2 RED2 /BPS6001 Classic Computing Shield_1/LED3 RED1 /BPS6001 Classic Computing Shield_1/LED4 GND GND GND GND GND NC_04 NC_05 NC_06 NC_07 Arduino Mega Header\nPWR_2 GND NC_08 3V3_PWR6 5V0 POWER_ONLYNOTEXT\nPWR_1 GND NC_09 3V3_PWR6 NC_10 POWER_ONLYNOTEXT\nR47 /BPS6001 Classic Computing Shield_1/PS2DAT2 Net-_PS2_B1-Pad1_ 390\nR48 /BPS6001 Classic Computing Shield_1/PS2CLK2 Net-_PS2_B1-Pad5_ 390\nPS2_B1 Net-_PS2_B1-Pad1_ NC_11 GND 5V0 Net-_PS2_B1-Pad5_ NC_12 MINI-DIN6PTH\nJ1 SW_FUNCTION 3V3_PWR6 SW_SELECT 3V3_PWR6 SW_RESET 3V3_PWR6 Conn_02x03_Row_Letter_Last\nSD1 NC_13 SD_~CS SD_MOSI 3V3_PWR6 SD_SCK GND SD_MISO NC_14 NC_15 NC_16 GND GND MICROSD\nR23 SD_MISO 3V3_PWR6 47K\nR24 SD_MOSI 3V3_PWR6 47K\nR25 SD_~CS 3V3_PWR6 47K\nJS1 JS1_1 JS1_2 JS1_3 JS1_4 JS1_5 JS1_6 JS1_7 GND JS1_9 Serial Port\nR8 JS1_5 3V3_PWR6 47K\nR6 JS1_4 3V3_PWR6 47K\nR5 JS1_3 3V3_PWR6 47K\nR3 JS1_2 3V3_PWR6 47K\nR1 JS1_1 3V3_PWR6 47K\nR2 JS1_6 3V3_PWR6 47K\nR4 JS1_7 3V3_PWR6 47K\nR7 JS1_9 3V3_PWR6 47K\nJS2 JS2_1 JS2_2 JS2_3 JS2_4 JS2_5 JS2_6 JS2_7 GND JS2_9 Serial Port\nR12 JS2_5 3V3_PWR6 47K\nR13 JS2_4 3V3_PWR6 47K\nR14 JS2_3 3V3_PWR6 47K\nR15 JS2_2 3V3_PWR6 47K\nR16 JS2_1 3V3_PWR6 47K\nR19 JS2_6 3V3_PWR6 47K\nR20 JS2_7 3V3_PWR6 47K\nR21 JS2_9 3V3_PWR6 47K\nAJ2 GND GND Net-_AJ2-PadL_ NC_17 Net-_AJ2-PadR_ NC_18 AUDIO-CONNECTOR-6P-SMD-3440030P1\nC8 Net-_AJ2-PadL_ GND 4700pF\nR45 Net-_AJ2-PadL_ AUDIO2-LEFT 3.3K\nC9 Net-_AJ2-PadR_ GND 4700pF\nR46 Net-_AJ2-PadR_ AUDIO2-RIGHT 3.3K\nX2 IEC-H-SRQ GND IEC-H-ATN IEC-H-CLK IEC-H-DATA IEC-H-RESET GND GND MAB6H\nC1 5V0 GND 100nF\nC3 GND 3V3_PWR6 100nF\nQ0 3V3_PWR6 IEC-L-RESET IEC-H-RESET BSS138\nR60 3V3_PWR6 IEC-L-RESET 10K\nR61 5V0 IEC-H-RESET 10K\nC40 IEC-H-RESET GND 15pF\nQ1 3V3_PWR6 IEC-L-DATA IEC-H-DATA BSS138\nR62 3V3_PWR6 IEC-L-DATA 10K\nR63 5V0 IEC-H-DATA 10K\nC41 IEC-H-DATA GND 15pF\nQ2 3V3_PWR6 IEC-L-CLK IEC-H-CLK BSS138\nR64 3V3_PWR6 IEC-L-CLK 10K\nR65 5V0 IEC-H-CLK 10K\nC42 IEC-H-CLK GND 15pF\nQ3 3V3_PWR6 IEC-L-ATN IEC-H-ATN BSS138\nR66 3V3_PWR6 IEC-L-ATN 10K\nR67 5V0 IEC-H-ATN 10K\nC43 IEC-H-ATN GND 15pF\nQ4 3V3_PWR6 IEC-L-SRQ IEC-H-SRQ BSS138\nR69 5V0 IEC-H-SRQ 10K\nC44 IEC-H-SRQ GND 15pF\nR68 3V3_PWR6 IEC-L-SRQ 10K\nX1 /4096 VGA/RED /4096 VGA/GREEN /4096 VGA/BLUE NC_19 NC_20 GND GND GND NC_21 GND GND NC_22 Net-_R29-Pad2_ Net-_R30-Pad2_ NC_23 VGA\nR42 RED1 /4096 VGA/RED 3.9K\nR35 GREEN1 /4096 VGA/GREEN 3.9K\nR31 BLUE1 /4096 VGA/BLUE 3.9K\nR29 HORIZONTAL_SYNC Net-_R29-Pad2_ 82.5\nR30 VERTICAL_SYNC Net-_R30-Pad2_ 82.5\nR41 RED2 /4096 VGA/RED 2K\nR36 GREEN2 /4096 VGA/GREEN 2K\nR32 BLUE2 /4096 VGA/BLUE 2K\nR40 RED3 /4096 VGA/RED 1K\nR39 RED4 /4096 VGA/RED 510\nR37 GREEN3 /4096 VGA/GREEN 1K\nR38 GREEN4 /4096 VGA/GREEN 510\nR33 BLUE3 /4096 VGA/BLUE 1K\nR34 BLUE4 /4096 VGA/BLUE 510\n.end\n"
    },
    {
        "filename": "1828.cir",
        "prompt": "Create a circuit with multiple connectors to facilitate signal routing and power distribution. Include two 2-pin connectors (J7, J6), one 4-pin connector for power (J2 with VDD and GND), one 4-pin connector for a 5V input (J1 with 5V_IN and GND), and two large 16-pin connectors (J3, J4) with odd/even pin arrangement. Connector J4 should connect 5V_IN and VDD to some of its pins, and GND to others. All connectors should be clearly labeled.\n\n\n\n",
        "content": ".title KiCad schematic\nJ7 NC_01 NC_02 Conn_01x02\nJ6 NC_03 NC_04 Conn_01x02\nJ5 NC_05 NC_06 NC_07 NC_08 Conn_01x04\nJ2 NC_09 NC_10 VDD GND Conn_01x04\nJ1 NC_11 NC_12 5V_IN GND Conn_01x04\nJ3 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 Conn_02x16_Odd_Even\nJ4 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 5V_IN NC_73 VDD GND Conn_02x16_Odd_Even\n.end\n"
    },
    {
        "filename": "803.cir",
        "prompt": "Create a circuit board with multiple connectors for interfacing with USB, GPS, and a Microsemi FlashPro JTAG programmer. Include a 20-pin connector (Conn_01x20) used multiple times (J4, J5, J6), a 16-pin connector (J2), and a 10-pin connector specifically for the Microsemi FlashPro JTAG (J7). Connectors J2 and J6 share several signals (LD_GPS, SHDN_GPS, D0-D3_GPS, TXE#_USB, WR#_GPS, SCS_USB, SCLK_USB, SDI_USB, SDO_USB). Include test points (TP1-TP8) connected to various signals for debugging and measurement. Ground connections are present throughout the circuit. Some connector pins are designated as 'NC' (No Connection).\n\n\n\n",
        "content": ".title KiCad schematic\nJ3 /SCS_USB /SDO_USB /SDI_USB /SCLK_USB Net-_J2-Pad12_ NC_01 /WR#_GPS /TXE#_USB Net-_J2-Pad9_ Net-_J2-Pad8_ NC_02 /D3_GPS /D2_GPS /D1_GPS /D0_GPS /SHDN_GPS /LD_GPS NC_03 GND NC_04 Conn_01x20\nJ4 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 GND NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 Conn_01x20\nJ6 NC_24 NC_25 NC_26 NC_27 NC_28 GND NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 Net-_J6-Pad16_ Net-_J6-Pad17_ Net-_J6-Pad18_ Net-_J6-Pad19_ Net-_J6-Pad20_ Conn_01x20\nJ7 Net-_J7-Pad1_ GND Net-_J6-Pad18_ NC_38 Net-_J6-Pad20_ Net-_J6-Pad16_ Net-_J6-Pad19_ Net-_J6-Pad17_ Net-_J5-Pad1_ GND Microsemi_FlashPro-JTAG-10\nJ5 Net-_J5-Pad1_ Net-_J5-Pad2_ NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 GND NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 Conn_01x20\nJ2 GND /LD_GPS /SHDN_GPS /D0_GPS /D1_GPS /D2_GPS /D3_GPS Net-_J2-Pad8_ Net-_J2-Pad9_ /TXE#_USB /WR#_GPS Net-_J2-Pad12_ /SCLK_USB /SDI_USB /SDO_USB /SCS_USB Conn_01x16\nTP3 NC_56 wire jumper\nTP6 Net-_J2-Pad9_ wire jumper\nTP2 NC_57 wire jumper\nTP5 Net-_J2-Pad12_ wire jumper\nTP1 NC_58 wire jumper\nTP4 Net-_J2-Pad8_ wire jumper\nTP7 Net-_J5-Pad2_ wire jumper\nTP8 Net-_J7-Pad1_ wire jumper\n.end\n"
    },
    {
        "filename": "774.cir",
        "prompt": "Create a circuit with two AS5304 absolute rotary position sensors connected in parallel, sharing a common output net. Each sensor has all unused pins left unconnected (NC). The output of each sensor is connected to a net labeled \"Net-_U1-Pad3_\" and \"Net-_U2-Pad3_\" respectively.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 Net-_U1-Pad3_ NC_03 NC_04 NC_05 Net-_U1-Pad3_ NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 AS5304\nU2 NC_19 NC_20 Net-_U2-Pad3_ NC_21 NC_22 NC_23 Net-_U2-Pad3_ NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 AS5304\n.end\n"
    },
    {
        "filename": "665.cir",
        "prompt": "Generate a circuit with a pulsed voltage source connected in series with a resistor and a capacitor, where the voltage source generates pulses from 0V to 4V with a period of 2ms, a pulse width of 2ms, rise and fall times of 1ns, and a delay of 1ns. The capacitor has a capacitance of 5.6uF and the resistor has a resistance of 1k\u03a9. The capacitor and resistor are connected in series between the voltage source and ground.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 5.6u\nR1 Net-_C1-Pad2_ 0 1k\nV1 Net-_C1-Pad1_ 0 pulse(0 4 2m 1n 1n 2m 4m)\n.end\n"
    },
    {
        "filename": "340.cir",
        "prompt": "Design a microcontroller development board centered around an ESP32-WROOM module. The board should include: a 3.3V regulator (REG:3V3) powered by a VIN input (also accepting +5V via a separate connector REG:5V), with input filtering capacitors (10uF and 22uF). Include a USB interface (J2) for programming and serial communication (RX0, TX0, DTR, RTS) with associated pull-up resistors (10K). Add a reset circuit (RESET) with a push button (SW1) and pull-up resistor (10K) and filtering capacitor (1uF). Provide I2C interfaces (J5, J8) with pull-up resistors (4.7K). Include a SD card interface (J4). Add connections for a DHT22 sensor (J12) and a 1-Wire interface (J9). Include digital I/O pins (DIO0-DIO5) accessible via a header (J10, J16). Provide connections for a RFM95HW module (U2). Include a power indicator (D1, D2) and a SAT interface (J14, J15, J19). Include a general purpose header (J11, J13, J15). Include a separate 0 pin with a push button (SW2) and filtering capacitor (1uF). Include a header for an antenna (J7). Include a header for a serial port (J3).\n\n\n\n",
        "content": ".title KiCad schematic\nU2 GND 32 33 25 26 27 DIO5 GND Net-_J7-Pad1_ GND DIO3 DIO4 +3V3 DIO0 DIO1 DIO2 RFM95HW\nU1 GND +3V3 RESET NC_01 NC_02 34 35 32 33 25 26 27 14/SCL 12/SDA GND 13 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 15 2 0 4 16 17 5 18 19 NC_09 21 RX0 TX0 22 23/SAT_SLEEP GND GND ESP32-WROOM\nJ1 Net-_C1-Pad1_ GND +3V3 REG:3V3\nC1 Net-_C1-Pad1_ GND 10 uF\nC2 GND +3V3 22 uF\nQ1 0 Net-_Q1-Pad2_ DTR Q_NPN_CBE\nR2 Net-_Q1-Pad2_ RTS 10K\nQ2 RESET Net-_Q2-Pad2_ RTS Q_NPN_CBE\nR3 Net-_Q2-Pad2_ DTR 10K\nJ2 GND NC_10 VBUS RX0 TX0 RTS DTR prog\nSW1 GND RESET SW_Push\nR1 +3V3 RESET 10K\nC3 RESET GND 1uF\nSW2 GND 0 SW_Push\nR4 +3V3 0 10K\nC4 0 GND 1uF\nJ4 15 4 GND +3V3 16 GND 17 sdcard\nJ5 12/SDA 14/SCL GND +3V3 i2c-a\nJ7 Net-_J7-Pad1_ ANT\nJ8 +3V3 GND 12/SDA 14/SCL i2c-c\nJ9 GND 22 +3V3 1wire\nJ12 +3V3 18 NC_11 GND dht22\nR7 +3V3 18 4.7K\nJ3 VIN GND VINS\nR5 +3V3 12/SDA 4.7K\nR6 +3V3 14/SCL 4.7K\nJ6 VIN GND +5V REG:5V\nC5 VIN GND 10 uF\nC6 GND +5V 22 uF\nJ14 SAT_RING_INDICATOR SAT_NETWORK_AVAIL 23/SAT_SLEEP SAT_LION satx\nJ15 +5V 35 21 19 5 2 0 VIN GND +3V3 14/SCL 12/SDA misc\nJ11 +3V3 VIN 21 19 GND uart\nJ19 GND +5V NC_12 SAT_RING_INDICATOR SAT_NETWORK_AVAIL 23/SAT_SLEEP SAT_LION GND 9602-b\nJ13 NC_13 34 13 +5V NC_14 GND 9602-a\nR8 +3V3 22 R\nJ10 DIO2 DIO1 DIO0 +3V3 DIO4 DIO3 LBD\nJ16 33 32 26 25 DIO5 27 LBO\nD1 Net-_C1-Pad1_ VBUS D\nD2 Net-_C1-Pad1_ VIN D\n.end\n"
    },
    {
        "filename": "1632.cir",
        "prompt": "Design a circuit with a VCC and GND power supply, a 3-pin connector (J3) for input, a 3-pin connector (J1) for power, a single PNP transistor (Q1) acting as a switch, a diode (D1) for protection, and resistors (R1, R2, R3) for biasing and current limiting. Include jumpers (JP1, JP2) for optional connections. Connector J4 is the VCC output and J2 is the diode output. The transistor is controlled by the input signal from J3, and the output is connected to the diode. The circuit should include a relay (K1) controlled by the state of the transistor and diode.",
        "content": ".title KiCad schematic\nK1 Net-_J3-Pad2_ Net-_J3-Pad1_ Net-_J3-Pad3_ Net-_D1-Pad1_ Net-_D1-Pad2_ FINDER-40.31\nJ1 GND Net-_J1-Pad2_ VCC Conn_01x03\nU1 Net-_R1-Pad1_ GND Net-_D1-Pad2_ Net-_R2-Pad2_ PC817\nR1 Net-_R1-Pad1_ Net-_J1-Pad2_ 1k\nJP2 GND Net-_D1-Pad2_ Jumper\nJP1 VCC Net-_J4-Pad1_ Jumper\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Conn_01x03\nJ4 Net-_J4-Pad1_ Conn_01x01\nJ2 Net-_D1-Pad2_ Conn_01x01\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D_Small\nQ1 Net-_Q1-Pad1_ Net-_J4-Pad1_ Net-_D1-Pad1_ Q_PNP_BEC\nR2 Net-_Q1-Pad1_ Net-_R2-Pad2_ 1k\nR3 Net-_Q1-Pad1_ Net-_J4-Pad1_ 1k\n.end\n"
    },
    {
        "filename": "106.cir",
        "prompt": "Design a circuit with two independent amplifier outputs (AMP1, AMP2) powered by a common voltage source (VCC) and ground (GND). Each amplifier output has a 220 Ohm pull-up resistor to VCC and a 100uF decoupling capacitor to VCC. Include connectors for battery input (BAT), charge output (CHG_OUT), charge input (CHG_IN), a voltage source (V27), and a sensor input (B_SENS). Utilize two LY2NJ switches (K1, K2) to route signals between various nodes, including ground, no connection (NC_01, NC_02), and the other connectors. The switches should have a common terminal connected to ground.",
        "content": ".title KiCad schematic\nK1 GND Net-_J3-Pad2_ Net-_J1-Pad2_ VCC GND Net-_J1-Pad1_ Net-_J3-Pad1_ Net-_C1-Pad2_ LY2NJ\nK2 GND NC_01 Net-_J4-Pad2_ Net-_J3-Pad2_ Net-_J3-Pad1_ Net-_J4-Pad1_ NC_02 Net-_C2-Pad2_ LY2NJ\nR1 Net-_C1-Pad2_ VCC 220\nR2 Net-_C2-Pad2_ VCC 220\nC1 VCC Net-_C1-Pad2_ 100uF\nC2 VCC Net-_C2-Pad2_ 100uF\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ AMP2\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ AMP1\nJ5 Net-_J3-Pad1_ Net-_J3-Pad2_ BAT\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ CHG_OUT\nJ6 GND VCC CHG_IN\nJ7 GND VCC V27\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ B_SENS\n.end\n"
    },
    {
        "filename": "1778.cir",
        "prompt": "Design a mixed-signal embedded system featuring a PIC18F452 microcontroller, an LM35 temperature sensor, a pressure sensor, a 16x2 character LCD, and an RS232 interface. The system includes a 5V regulated power supply derived from a +12V input, utilizing a 7805 voltage regulator with appropriate filtering capacitors. The PIC microcontroller is clocked with an 8MHz crystal oscillator. The LCD is connected via a parallel interface, and the RS232 interface is implemented using a MAX232 chip for level shifting. An AVR-ISP connector is included for programming the PIC. The circuit also incorporates op-amp based signal conditioning for the sensors, with adjustable gain via a potentiometer for the pressure sensor. A push button provides a reset signal to the microcontroller. Include appropriate decoupling capacitors throughout the circuit. A screw terminal provides access to the +12V, -12V, and GND rails.",
        "content": ".title KiCad schematic\nU6 /RST /AN0 /AN1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 +5V GND Net-_C6-Pad1_ Net-_C5-Pad1_ /RS /R-W /E /SCK /DB0 /DB1 /DB2 /DB3 /MOSI /MISO /TX_L /RX_L /DB4 /DB5 /DB6 /DB7 GND +5V NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 PIC18F452-IP\nR9 +5V Net-_R10-Pad2_ 10k\nSW1 GND Net-_R10-Pad2_ SW_Push\nY1 Net-_C5-Pad1_ Net-_C6-Pad1_ 8MHz\nC5 Net-_C5-Pad1_ GND 22pF\nC6 Net-_C6-Pad1_ GND 22pF\nR10 /RST Net-_R10-Pad2_ 270\nC7 +5V GND 220uF\nC8 +5V GND .1uF\nC9 +5V GND 1uF\nU4 NC_16 Net-_R4-Pad1_ Net-_U1-Pad2_ -12V NC_17 /AN0 +12V NC_18 OP07\nR4 Net-_R4-Pad1_ GND 1k\nR1 Net-_R1-Pad1_ GND 6.67K\nR2 Net-_R2-Pad1_ Net-_J2-Pad2_ 20K\nU2 NC_19 Net-_R2-Pad1_ Net-_R1-Pad1_ -12V NC_20 Net-_R3-Pad1_ +12V NC_21 OP07\nR3 Net-_R3-Pad1_ Net-_R2-Pad1_ 10k\nR5 Net-_R5-Pad1_ Net-_R3-Pad1_ 10K\nU3 +12V GND +5V L7805\nC1 +12V GND 1500uF\nC3 +5V GND .1uF\nC2 +12V GND .33uF\nC4 +5V GND 440uF\nU5 NC_22 Net-_R5-Pad1_ Net-_R6-Pad1_ -12V NC_23 /AN1 +12V NC_24 OP07\nR6 Net-_R6-Pad1_ GND 5K\nRV1 GND Net-_DS1-Pad3_ +5V R_POT\nR11 +5V Net-_DS1-Pad15_ 1k\nR8 /AN1 Net-_R5-Pad1_ 10k\nR7 /AN0 Net-_R4-Pad1_ 2.33k\nU1 +5V Net-_U1-Pad2_ GND LM35-LP\nJ2 +5V Net-_J2-Pad2_ GND Pressure Sensor\nJ1 -12V GND +12V Screw_Terminal_01x03\nU7 Net-_C10-Pad1_ Net-_C12-Pad2_ Net-_C10-Pad2_ Net-_C11-Pad1_ Net-_C11-Pad2_ Net-_C13-Pad2_ NC_25 NC_26 NC_27 NC_28 /TX_L /RX_L /RX_H /TX_H GND +5V MAX232\nDS1 GND +5V Net-_DS1-Pad3_ /RS /R-W /E /DB0 /DB1 /DB2 /DB3 /DB4 /DB5 /DB6 /DB7 Net-_DS1-Pad15_ GND WC1602A\nC10 Net-_C10-Pad1_ Net-_C10-Pad2_ 1uF\nC11 Net-_C11-Pad1_ Net-_C11-Pad2_ 1uF\nC12 GND Net-_C12-Pad2_ 1uF\nC13 GND Net-_C13-Pad2_ 1uF\nJ4 GND NC_29 /RX_H /TX_H NC_30 GND NC_31 NC_32 NC_33 NC_34 DB9_Female_MountingHoles\nJ3 /MISO +5V /SCK /MOSI /RST GND AVR-ISP-6\n.end\n"
    },
    {
        "filename": "1720.cir",
        "prompt": "Create a schematic for a matrix keypad with 5 rows (ROW0-ROW4) and 19 columns (COL0-COL19). The keypad uses diode-based row-to-column switching. Include connections for a microcontroller (ATXMEGA-A4U) with pins for data input (PDI), reset (RST), VCC, and GND. Also include a USB Type-C connector for power and data, a 5V power supply (MIC550X), pull-up resistors (5.1k) for data lines connected to the USB connector, and decoupling capacitors (10uF and 0.4uF). Include a SparkFun Pro Micro board with connections to the keypad matrix and USB. Include additional keyswitches connected to COL12 and COL3.",
        "content": ".title KiCad schematic\nK21 COL0 Net-_D21-Pad2_ KEYSW\nD21 ROW1 Net-_D21-Pad2_ D\nK22 COL1 Net-_D22-Pad2_ KEYSW\nD22 ROW1 Net-_D22-Pad2_ D\nK23 COL2 Net-_D23-Pad2_ KEYSW\nD23 ROW1 Net-_D23-Pad2_ D\nK24 COL3 Net-_D24-Pad2_ KEYSW\nD24 ROW1 Net-_D24-Pad2_ D\nK25 COL4 Net-_D25-Pad2_ KEYSW\nD25 ROW1 Net-_D25-Pad2_ D\nK26 COL5 Net-_D26-Pad2_ KEYSW\nD26 ROW1 Net-_D26-Pad2_ D\nK27 COL6 Net-_D27-Pad2_ KEYSW\nD27 ROW1 Net-_D27-Pad2_ D\nK28 Net-_K115-Pad1_ Net-_D28-Pad2_ KEYSW\nD28 ROW1 Net-_D28-Pad2_ D\nK29 COL7 Net-_D29-Pad2_ KEYSW\nD29 ROW1 Net-_D29-Pad2_ D\nK30 COL8 Net-_D30-Pad2_ KEYSW\nD30 ROW1 Net-_D30-Pad2_ D\nK31 COL9 Net-_D31-Pad2_ KEYSW\nD31 ROW1 Net-_D31-Pad2_ D\nK32 COL10 Net-_D32-Pad2_ KEYSW\nD32 ROW1 Net-_D32-Pad2_ D\nK33 Net-_K117-Pad1_ Net-_D33-Pad2_ KEYSW\nD33 ROW1 Net-_D33-Pad2_ D\nK34 COL11 Net-_D34-Pad2_ KEYSW\nD34 ROW1 Net-_D34-Pad2_ D\nK35 COL12 Net-_D35-Pad2_ KEYSW\nD35 ROW1 Net-_D35-Pad2_ D\nK36 COL13 Net-_D36-Pad2_ KEYSW\nD36 ROW1 Net-_D36-Pad2_ D\nK37 COL14 Net-_D37-Pad2_ KEYSW\nD37 ROW1 Net-_D37-Pad2_ D\nK38 COL15 Net-_D38-Pad2_ KEYSW\nD38 ROW1 Net-_D38-Pad2_ D\nK39 COL16 Net-_D39-Pad2_ KEYSW\nD39 ROW1 Net-_D39-Pad2_ D\nK40 COL17 Net-_D40-Pad2_ KEYSW\nD40 ROW1 Net-_D40-Pad2_ D\nK41 COL18 Net-_D41-Pad2_ KEYSW\nD41 ROW1 Net-_D41-Pad2_ D\nK42 COL19 Net-_D42-Pad2_ KEYSW\nD42 ROW1 Net-_D42-Pad2_ D\nK1 COL0 Net-_D1-Pad2_ KEYSW\nD1 ROW0 Net-_D1-Pad2_ D\nK2 COL1 Net-_D2-Pad2_ KEYSW\nD2 ROW0 Net-_D2-Pad2_ D\nK3 COL2 Net-_D3-Pad2_ KEYSW\nD3 ROW0 Net-_D3-Pad2_ D\nK4 COL3 Net-_D4-Pad2_ KEYSW\nD4 ROW0 Net-_D4-Pad2_ D\nK5 COL4 Net-_D5-Pad2_ KEYSW\nD5 ROW0 Net-_D5-Pad2_ D\nK6 COL5 Net-_D6-Pad2_ KEYSW\nD6 ROW0 Net-_D6-Pad2_ D\nK7 COL6 Net-_D7-Pad2_ KEYSW\nD7 ROW0 Net-_D7-Pad2_ D\nK8 COL7 Net-_D8-Pad2_ KEYSW\nD8 ROW0 Net-_D8-Pad2_ D\nK9 COL8 Net-_D9-Pad2_ KEYSW\nD9 ROW0 Net-_D9-Pad2_ D\nK10 COL9 Net-_D10-Pad2_ KEYSW\nD10 ROW0 Net-_D10-Pad2_ D\nK11 COL10 Net-_D11-Pad2_ KEYSW\nD11 ROW0 Net-_D11-Pad2_ D\nK12 COL11 Net-_D12-Pad2_ KEYSW\nD12 ROW0 Net-_D12-Pad2_ D\nK13 COL12 Net-_D13-Pad2_ KEYSW\nD13 ROW0 Net-_D13-Pad2_ D\nK14 COL13 Net-_D14-Pad2_ KEYSW\nD14 ROW0 Net-_D14-Pad2_ D\nK15 COL14 Net-_D15-Pad2_ KEYSW\nD15 ROW0 Net-_D15-Pad2_ D\nK16 COL15 Net-_D16-Pad2_ KEYSW\nD16 ROW0 Net-_D16-Pad2_ D\nK17 COL16 Net-_D17-Pad2_ KEYSW\nD17 ROW0 Net-_D17-Pad2_ D\nK18 COL17 Net-_D18-Pad2_ KEYSW\nD18 ROW0 Net-_D18-Pad2_ D\nK19 COL18 Net-_D19-Pad2_ KEYSW\nD19 ROW0 Net-_D19-Pad2_ D\nK20 COL19 Net-_D20-Pad2_ KEYSW\nD20 ROW0 Net-_D20-Pad2_ D\nK44 COL14 Net-_D37-Pad2_ KEYSW\nK43 COL13 Net-_D36-Pad2_ KEYSW\nK45 COL0 Net-_D43-Pad2_ KEYSW\nD43 ROW2 Net-_D43-Pad2_ D\nK46 COL1 Net-_D44-Pad2_ KEYSW\nD44 ROW2 Net-_D44-Pad2_ D\nK47 COL2 Net-_D45-Pad2_ KEYSW\nD45 ROW2 Net-_D45-Pad2_ D\nK48 COL3 Net-_D46-Pad2_ KEYSW\nD46 ROW2 Net-_D46-Pad2_ D\nK49 COL4 Net-_D47-Pad2_ KEYSW\nD47 ROW2 Net-_D47-Pad2_ D\nK50 COL5 Net-_D48-Pad2_ KEYSW\nD48 ROW2 Net-_D48-Pad2_ D\nK51 COL6 Net-_D49-Pad2_ KEYSW\nD49 ROW2 Net-_D49-Pad2_ D\nK52 Net-_K115-Pad1_ Net-_D50-Pad2_ KEYSW\nD50 ROW2 Net-_D50-Pad2_ D\nK53 COL7 Net-_D51-Pad2_ KEYSW\nD51 ROW2 Net-_D51-Pad2_ D\nK54 COL8 Net-_D52-Pad2_ KEYSW\nD52 ROW2 Net-_D52-Pad2_ D\nK55 COL9 Net-_D53-Pad2_ KEYSW\nD53 ROW2 Net-_D53-Pad2_ D\nK56 COL10 Net-_D54-Pad2_ KEYSW\nD54 ROW2 Net-_D54-Pad2_ D\nK57 Net-_K117-Pad1_ Net-_D55-Pad2_ KEYSW\nD55 ROW2 Net-_D55-Pad2_ D\nK58 COL11 Net-_D56-Pad2_ KEYSW\nD56 ROW2 Net-_D56-Pad2_ D\nK59 COL12 Net-_D57-Pad2_ KEYSW\nD57 ROW2 Net-_D57-Pad2_ D\nK60 COL14 Net-_D58-Pad2_ KEYSW\nD58 ROW2 Net-_D58-Pad2_ D\nK61 COL15 Net-_D59-Pad2_ KEYSW\nD59 ROW2 Net-_D59-Pad2_ D\nK62 COL16 Net-_D60-Pad2_ KEYSW\nD60 ROW2 Net-_D60-Pad2_ D\nK63 COL17 Net-_D61-Pad2_ KEYSW\nD61 ROW2 Net-_D61-Pad2_ D\nK64 COL18 Net-_D62-Pad2_ KEYSW\nD62 ROW2 Net-_D62-Pad2_ D\nK65 COL19 Net-_D63-Pad2_ KEYSW\nD63 ROW2 Net-_D63-Pad2_ D\nK66 COL19 Net-_D83-Pad2_ KEYSW\nK67 COL0 Net-_D64-Pad2_ KEYSW\nD64 ROW3 Net-_D64-Pad2_ D\nK68 COL1 Net-_D65-Pad2_ KEYSW\nD65 ROW3 Net-_D65-Pad2_ D\nK69 COL2 Net-_D66-Pad2_ KEYSW\nD66 ROW3 Net-_D66-Pad2_ D\nK70 COL3 Net-_D67-Pad2_ KEYSW\nD67 ROW3 Net-_D67-Pad2_ D\nK71 COL4 Net-_D68-Pad2_ KEYSW\nD68 ROW3 Net-_D68-Pad2_ D\nK72 COL5 Net-_D69-Pad2_ KEYSW\nD69 ROW3 Net-_D69-Pad2_ D\nK73 COL6 Net-_D70-Pad2_ KEYSW\nD70 ROW3 Net-_D70-Pad2_ D\nK74 Net-_K115-Pad1_ Net-_D71-Pad2_ KEYSW\nD71 ROW3 Net-_D71-Pad2_ D\nK75 COL7 Net-_D72-Pad2_ KEYSW\nD72 ROW3 Net-_D72-Pad2_ D\nK76 COL8 Net-_D73-Pad2_ KEYSW\nD73 ROW3 Net-_D73-Pad2_ D\nK77 COL9 Net-_D74-Pad2_ KEYSW\nD74 ROW3 Net-_D74-Pad2_ D\nK78 COL10 Net-_D75-Pad2_ KEYSW\nD75 ROW3 Net-_D75-Pad2_ D\nK79 Net-_K117-Pad1_ Net-_D76-Pad2_ KEYSW\nD76 ROW3 Net-_D76-Pad2_ D\nK80 COL11 Net-_D77-Pad2_ KEYSW\nD77 ROW3 Net-_D77-Pad2_ D\nK81 COL12 Net-_D78-Pad2_ KEYSW\nD78 ROW3 Net-_D78-Pad2_ D\nK82 COL15 Net-_D79-Pad2_ KEYSW\nD79 ROW3 Net-_D79-Pad2_ D\nK83 COL16 Net-_D80-Pad2_ KEYSW\nD80 ROW3 Net-_D80-Pad2_ D\nK84 COL17 Net-_D81-Pad2_ KEYSW\nD81 ROW3 Net-_D81-Pad2_ D\nK85 COL18 Net-_D82-Pad2_ KEYSW\nD82 ROW3 Net-_D82-Pad2_ D\nK86 COL19 Net-_D83-Pad2_ KEYSW\nD83 ROW3 Net-_D83-Pad2_ D\nK87 COL0 Net-_D84-Pad2_ KEYSW\nD84 ROW4 Net-_D84-Pad2_ D\nK88 COL1 Net-_D85-Pad2_ KEYSW\nD85 ROW4 Net-_D85-Pad2_ D\nK89 COL2 Net-_D86-Pad2_ KEYSW\nD86 ROW4 Net-_D86-Pad2_ D\nK90 COL3 Net-_D87-Pad2_ KEYSW\nD87 ROW4 Net-_D87-Pad2_ D\nK91 COL4 Net-_D88-Pad2_ KEYSW\nD88 ROW4 Net-_D88-Pad2_ D\nK92 COL5 Net-_D89-Pad2_ KEYSW\nD89 ROW4 Net-_D89-Pad2_ D\nK93 COL6 Net-_D90-Pad2_ KEYSW\nD90 ROW4 Net-_D90-Pad2_ D\nK94 Net-_K115-Pad1_ Net-_D91-Pad2_ KEYSW\nD91 ROW4 Net-_D91-Pad2_ D\nK95 COL7 Net-_D92-Pad2_ KEYSW\nD92 ROW4 Net-_D92-Pad2_ D\nK96 COL8 Net-_D93-Pad2_ KEYSW\nD93 ROW4 Net-_D93-Pad2_ D\nK97 COL9 Net-_D94-Pad2_ KEYSW\nD94 ROW4 Net-_D94-Pad2_ D\nK98 COL10 Net-_D95-Pad2_ KEYSW\nD95 ROW4 Net-_D95-Pad2_ D\nK99 Net-_K117-Pad1_ Net-_D96-Pad2_ KEYSW\nD96 ROW4 Net-_D96-Pad2_ D\nK100 COL11 Net-_D97-Pad2_ KEYSW\nD97 ROW4 Net-_D97-Pad2_ D\nK101 COL12 Net-_D98-Pad2_ KEYSW\nD98 ROW4 Net-_D98-Pad2_ D\nK102 COL14 Net-_D99-Pad2_ KEYSW\nD99 ROW4 Net-_D99-Pad2_ D\nK103 COL15 Net-_D100-Pad2_ KEYSW\nD100 ROW4 Net-_D100-Pad2_ D\nK108 COL3 Net-_D87-Pad2_ KEYSW\nK104 COL16 Net-_D101-Pad2_ KEYSW\nD101 ROW4 Net-_D101-Pad2_ D\nK105 COL17 Net-_D102-Pad2_ KEYSW\nD102 ROW4 Net-_D102-Pad2_ D\nK106 COL18 Net-_D103-Pad2_ KEYSW\nD103 ROW4 Net-_D103-Pad2_ D\nK107 COL19 Net-_D104-Pad2_ KEYSW\nD104 ROW4 Net-_D104-Pad2_ D\nK109 COL19 Net-_D119-Pad2_ KEYSW\nK111 COL0 Net-_D105-Pad2_ KEYSW\nD105 ROW5 Net-_D105-Pad2_ D\nK112 COL1 Net-_D106-Pad2_ KEYSW\nD106 ROW5 Net-_D106-Pad2_ D\nK113 COL2 Net-_D107-Pad2_ KEYSW\nD107 ROW5 Net-_D107-Pad2_ D\nK114 COL5 Net-_D108-Pad2_ KEYSW\nD108 ROW5 Net-_D108-Pad2_ D\nK110 COL9 Net-_D110-Pad2_ KEYSW\nD109 ROW5 Net-_D109-Pad2_ D\nK116 COL9 Net-_D110-Pad2_ KEYSW\nK126 COL9 Net-_D110-Pad2_ KEYSW\nK115 Net-_K115-Pad1_ Net-_D109-Pad2_ KEYSW\nD110 ROW5 Net-_D110-Pad2_ D\nK127 Net-_K117-Pad1_ Net-_D111-Pad2_ KEYSW\nK117 Net-_K117-Pad1_ Net-_D111-Pad2_ KEYSW\nD111 ROW5 Net-_D111-Pad2_ D\nK118 COL11 Net-_D112-Pad2_ KEYSW\nD112 ROW5 Net-_D112-Pad2_ D\nK119 COL12 Net-_D113-Pad2_ KEYSW\nD113 ROW5 Net-_D113-Pad2_ D\nK120 COL14 Net-_D114-Pad2_ KEYSW\nD114 ROW5 Net-_D114-Pad2_ D\nK121 COL15 Net-_D115-Pad2_ KEYSW\nD115 ROW5 Net-_D115-Pad2_ D\nK122 COL16 Net-_D116-Pad2_ KEYSW\nD116 ROW5 Net-_D116-Pad2_ D\nK123 COL17 Net-_D117-Pad2_ KEYSW\nD117 ROW5 Net-_D117-Pad2_ D\nK124 COL18 Net-_D118-Pad2_ KEYSW\nD118 ROW5 Net-_D118-Pad2_ D\nD119 ROW5 Net-_D119-Pad2_ D\nK128 COL16 Net-_D116-Pad2_ KEYSW\nK125 COL19 Net-_D119-Pad2_ KEYSW\nU2 COL10 COL11 COL12 COL14 COL15 COL16 COL17 GND VCC COL18 COL19 NC_01 COL1 ROW3 ROW4 ROW5 COL0 GND VCC ROW2 ROW0 ROW1 COL3 COL4 NC_02 Net-_J1-PadA7_ Net-_J1-PadA6_ NC_03 NC_04 GND VCC COL2 NC_05 PDI RST NC_06 COL5 GND VCC NC_07 COL6 COL7 COL8 COL9 ATXMEGA-A4U\nJ1 GND +5V Net-_J1-PadA5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_08 +5V GND GND +5V Net-_J1-PadB5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_09 +5V GND GND USB_Type_C_2.0_Receptacle\nP1 PDI VCC NC_10 NC_11 RST GND TC2030-IDC\nU1 +5V GND +5V NC_12 VCC MIC550X\nR1 Net-_J1-PadB5_ GND 5.1k\nR2 Net-_J1-PadA5_ GND 5.1k\nC2 VCC GND 0.4uf\nC1 VCC GND 10uf\nK129 Net-_D78-Pad2_ COL12 KEYSW\nK130 COL3 Net-_D120-Pad2_ KEYSW\nD120 ROW5 Net-_D120-Pad2_ D\nB1 NC_13 NC_14 NC_15 NC_16 COL18 COL19 ROW0 ROW5 ROW4 ROW3 ROW2 ROW1 COL17 COL16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 SPARKFUN_PRO_MICRO\n.end\n"
    },
    {
        "filename": "1098.cir",
        "prompt": "Design a dual-stage battery charger circuit. The first stage utilizes an LTC4002 linear charger IC for charging a battery (VBATT) connected via a J202 connector. This stage includes current sensing (RSENSE201), filtering capacitors (C201, C202, C203, CC201), and status indication (R201, TP201). Diodes D201 and D202 provide protection. A MOSFET (M201) is used in conjunction with the LTC4002. The second stage is a SEPIC converter based on the LM3488, boosting the battery voltage (V+ToBoost) to a regulated 5V output (connected to J302) for powering external devices. This stage includes an inductor (L301), output capacitors (COUT301, COUT302, COUT303), compensation network (CCOMP301, RFB301), filtering (CFILT301, RFILT301), current sensing (RSENSE301), and feedback network (RFB302). MOSFET M301 is used as the switching element. D301 provides output diode protection. Include test points for VBATT (TP202) and CHSTAT (TP302) and V+CH (TP301). J201 provides charging control signals (CHG_CON).\n\n\n\n",
        "content": ".title KiCad schematic\nJ202 GND GND Net-_J202-PadP$3_ /Charger/VBATT /Charger/VBATT 2MM-1X5\nU201 Net-_CC201-Pad1_ Net-_C201-Pad1_ Net-_M201-Pad4_ GND Net-_R201-Pad1_ /Charger/VBATT Net-_L201-Pad1_ Net-_J202-PadP$3_ LTC4002ES8-4.2PBFSO-8_S-M\nM201 Net-_C201-Pad1_ Net-_C201-Pad1_ Net-_C201-Pad1_ Net-_M201-Pad4_ Net-_D202-Pad1_ Net-_D202-Pad1_ Net-_D202-Pad1_ Net-_D202-Pad1_ IRF7205\nL201 Net-_L201-Pad1_ Net-_D202-Pad1_ 6.8uH\nD201 Net-_C201-Pad1_ /Charger/V+CH B330A-13\nD202 Net-_D202-Pad1_ GND B330A-13\nRSENSE201 /Charger/VBATT Net-_L201-Pad1_ 68mOhms\nC202 Net-_C201-Pad1_ GND 10uF\nC203 /Charger/VBATT GND 22uF\nC201 Net-_C201-Pad1_ GND 0.1uF\nCC201 Net-_CC201-Pad1_ Net-_CC201-Pad2_ 0.47uF\nRC201 GND Net-_CC201-Pad2_ R-US_R1206\nR201 Net-_R201-Pad1_ /Charger/CHSTAT 2K\nR202 GND /Charger/V+CH 56K\nQ201 /Charger/V+ToBoost /Charger/V+ToBoost /Charger/V+ToBoost /Charger/V+CH /Charger/VBATT /Charger/VBATT /Charger/VBATT /Charger/VBATT IRF7205\nJ201 /Charger/V+CH GND /Charger/CHG_CON Net-_J201-PadS1_ Net-_J201-PadS1_ PJ-079AH\nD203 /Charger/V+ToBoost /Charger/V+CH B330A-13\nTP201 /Charger/CHSTAT TEST_POINTROUND-1MM\nTP202 /Charger/VBATT TEST_POINTROUND-1MM\nU301 /SEPIC Converter/ISEN /SEPIC Converter/COMP /SEPIC Converter/FB GND GND /SEPIC Converter/DR /SEPIC Converter/FA /SEPIC Converter/VIN LM3488\nL301 /Charger/V+ToBoost /SEPIC Converter/VOUT /SEPIC Converter/VIN3 GND INDUCTOR_DUAL\nCOUT303 5V GND 47uF\nCOUT301 5V GND 47uF\nCOUT302 5V GND 47uF\nCCOMP301 /SEPIC Converter/COMP GND 15nF\nRFB301 /SEPIC Converter/FB 5V 29.4K\nCFILT301 /SEPIC Converter/ISEN GND 1.5nF\nRSENSE301 GND /SEPIC Converter/SOURCE 0.009\nCCOMP302 Net-_CCOMP302-Pad1_ GND 0.47uF\nCSEP301 /SEPIC Converter/VOUT /SEPIC Converter/VIN3 3.3uF\nCSEP302 /SEPIC Converter/VOUT /SEPIC Converter/VIN3 3.3uF\nRFB302 GND /SEPIC Converter/FB 10k\nCBP301 /SEPIC Converter/VIN GND 0.1uF\nRFILT301 /SEPIC Converter/SOURCE /SEPIC Converter/ISEN 100\nRFADJ301 GND /SEPIC Converter/FA 76.8K\nRBP301 /SEPIC Converter/VIN /Charger/V+ToBoost 20\nRCOMP301 Net-_CCOMP302-Pad1_ /SEPIC Converter/COMP 215\nM301 /SEPIC Converter/SOURCE /SEPIC Converter/SOURCE /SEPIC Converter/SOURCE /SEPIC Converter/DR /SEPIC Converter/VIN3 /SEPIC Converter/VIN3 /SEPIC Converter/VIN3 /SEPIC Converter/VIN3 MOSFET_NSI4778DY\nD301 5V /SEPIC Converter/VOUT SL44-E3_57TDIODE_DO214AB-M\nCIN301 /Charger/V+ToBoost GND 3.3uF\nCIN302 /Charger/V+ToBoost GND 3.3uF\nTP301 /Charger/V+CH Charger+\nJ302 5V GND 5V GND 5V GND 5V GND 5V GND 5V GND 5V GND NC_01 GND NC_02 /Charger/VBATT /Charger/CHG_CON /Charger/CHSTAT 2X10-2MMSMD\nTP302 /Charger/CHSTAT ChStat\n.end\n"
    },
    {
        "filename": "1026.cir",
        "prompt": "Create a SPICE netlist for a simple power distribution network. The circuit consists of a single 5V power supply connected to ground, and then fanned out to ten separate nodes. Specifically, there are ten 5V outputs (nodes 1-10) all connected to the 5V supply and ground. Additionally, include four unconnected nodes (NC_01, NC_02, NC_03, NC_04) connected to ground, and one unconnected node (NC_05). The power supply is represented by a voltage source named 'J1' with a voltage of 5V connected between the 5V net and ground. Use a 2x10 header footprint '2X10-2MMSMD' for the connections.",
        "content": ".title KiCad schematic\nJ1 5V GND 5V GND 5V GND 5V GND 5V GND 5V GND 5V GND NC_01 GND NC_02 NC_03 NC_04 NC_05 2X10-2MMSMD\n.end\n"
    },
    {
        "filename": "513.cir",
        "prompt": "Create a circuit with a Z80 microprocessor (represented by the 'Z80ACPU' component) connected to eight LEDs via current-limiting resistors and a single SPST switch. The Z80 has a VCC and GND connection. Each LED (D1-D8) is connected to ground on one side and to a resistor (R1-R9) on the other. The resistors are connected to individual pins on the Z80 (NC_01-NC_09). A switch (SW1) is connected between ground and the first resistor (R1). A 1uF capacitor (C1) is connected between VCC and GND for power supply decoupling. The Z80 also has multiple unconnected pins (NC_02, NC_03, NC_04, NC_05, NC_06, NC_07, NC_08, NC_09, NC_10, NC_11, NC_12, NC_13, NC_14, NC_15, NC_16, NC_17). All resistors are 470 ohms and 330 ohms, and all diodes are LEDs.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 GND GND GND GND VCC GND GND GND GND VCC VCC NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 VCC VCC Net-_R1-Pad2_ NC_13 NC_14 GND Net-_R2-Pad2_ Net-_R3-Pad2_ Net-_R4-Pad2_ Net-_R5-Pad2_ Net-_R6-Pad2_ Net-_R7-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad2_ NC_15 NC_16 NC_17 Z80ACPU\nC1 VCC GND 1\u03bcF\nR1 VCC Net-_R1-Pad2_ 470\nSW1 GND Net-_R1-Pad2_ SW_SPST\nR2 Net-_D1-Pad2_ Net-_R2-Pad2_ 330\nR3 Net-_D2-Pad2_ Net-_R3-Pad2_ 330\nR4 Net-_D3-Pad2_ Net-_R4-Pad2_ 330\nR5 Net-_D4-Pad2_ Net-_R5-Pad2_ 330\nR6 Net-_D5-Pad2_ Net-_R6-Pad2_ 330\nR7 Net-_D6-Pad2_ Net-_R7-Pad2_ 330\nR8 Net-_D7-Pad2_ Net-_R8-Pad2_ 330\nR9 Net-_D8-Pad2_ Net-_R9-Pad2_ 330\nD1 GND Net-_D1-Pad2_ LED\nD2 GND Net-_D2-Pad2_ LED\nD3 GND Net-_D3-Pad2_ LED\nD4 GND Net-_D4-Pad2_ LED\nD5 GND Net-_D5-Pad2_ LED\nD6 GND Net-_D6-Pad2_ LED\nD8 GND Net-_D8-Pad2_ LED\nD7 GND Net-_D7-Pad2_ LED\n.end\n"
    },
    {
        "filename": "11.cir",
        "prompt": "Create a mixed-signal embedded system development board based around two ATmega328P microcontrollers, an ESP8266 WiFi module, and a CH340 USB-to-serial converter. The board should include multiple power rails (+3.3V, +5V, +/-30V) generated from a +30V input, regulated by an L7805. It must feature a variety of peripherals including: an HC-05 Bluetooth module, an HC-SR04 ultrasonic sensor, an IR receiver, a 16x2 I2C LCD, a MAX7219 LED matrix driver, servo motor connections, multiple digital and analog input/output pins brought out to connectors, a relay control circuit, PWM outputs for LED dimming and motor control, a crystal oscillator for precise timing, and ICSP headers for programming. Include connectors for external shields and sensors, and potentiometers for adjustable voltage dividers. Implement a 555 timer-based circuit for signal generation. The board should also have connections for a microphone and a motor. Provide appropriate decoupling capacitors and pull-up/pull-down resistors where necessary.",
        "content": ".title KiCad schematic\nC3 GND /C3 22pf\nY1 /C3 /C4 XL\nC4 /C4 GND 22pf\nR2 RST +5V 10K\nJ3 +30V -30V Conn_01x02_Female\nCON1 NC IOREF RST +3V3 +5V GND GND VIN AIN0 AIN1 AIN2 AIN3 SDA SCL RX TX D2 PWM3 D4 PWM5 PWM6 D7 D8 PWM9 PWM10 PWM11 D12 D13 GND AREF SDA SCL SheldArduino\nCONN4 NC IOREF RST +3V3 +5V GND GND VIN AIN0 AIN1 AIN2 AIN3 SDA SCL RX TX D2 PWM3 D4 PWM5 PWM6 D7 D8 PWM9 PWM10 PWM11 D12 D13 GND AREF SDA SCL ArduinoSheldExt\nR7 /L10 PWM10 1K\nR8 /L11 PWM11 1K\nR9 /L12 D12 1K\nR10 /L13 D13 1K\nR4 +5V /LON 1K\nJP3 Net-_JP3-Pad1_ GND MOTOR\nR3 /LDR +5V 100K\nJP2 /LDR AIN0 A0\nC5 DT RST 0.1uf\nRelay1 /QE C +5V /RNC /RNA SRD_05VD\nQ1 GND /QB /QE 2222A\nR1 /QB /RL 10K\nD3 /LED /L9 L9\nD4 /LED /L10 L10\nD5 /LED /L11 L11\nD6 /LED /L12 L12\nR6 /L9 PWM9 1K\nD7 /LED /L13 L13\nD2 GND /LON ON\nCONN9 /M15 /M16 /M29 /M210 MOTOR\nU4 +5V PWM6 /M16 GND GND /M15 PWM5 Net-_JP3-Pad1_ +5V PWM9 /M29 GND GND /M210 PWM10 +5V L293D\nJP4 +5V +S Servos\nR5 GND /LDR LDR-A0\nJP1 /RL D12 Relay\nMOD3 NC_01 +5V GND RX TX NC_02 HC-05_06\nMOD4 GND +5V RX TX DT Net-_J2-Pad1_ CH340E\nU1 RST RX TX D2 PWM3 D4 +5V GND /C3 /C4 PWM5 PWM6 D7 D8 PWM9 PWM10 PWM11 D12 D13 +5V AREF GND AIN0 AIN1 AIN2 AIN3 SDA SCL ATmega328P-PU\nCONN2 GND +S D4 S1\nCONN3 GND +S D7 S2\nCONN5 GND +S D8 S3\nSw1 RST GND RESET\nMOD2 GND D2 PWM3 +5V HC-SR04\nSEN1 D2 GND +5V IR1838B\nJP5 /LED GND LED\nD1 +5V /QE 1N4004\nCONN7 /RNA C /RNC Bornera_5.0_3P\nMOD1 TX1 CH RS 3V3 RX1 IO0 IO2 GND ESP8266\nCONN6 TX1 CH RS 3V3 RX1 IO0 IO2 GND ESP8266\nCONN8 D13 D12 PWM11 GND +5V Max7219_8x8>>\nC2 Reg GND 0.1uf\nC1 PR GND 0.33uf\nU2 PR GND Reg L7805\nLCD1 GND +5V SDA SCL LCD_I2C1604\nJ1 +5V GND Conn_01x02_Female\nJP6 Reg +5V REG\nU5 +30V PR -30V GND 2W10_2A\nJ2 Net-_J2-Pad1_ 3V3\nU8 /OF1 /INA GND1 VCC- /OF2 /OUTA VCC+ NC_03 TL081\nRV3 /OF2 /RPT /OF1 100K\nR17 /RPT VCC- 1.5K\nJ8 GND1 VCC+ VCC- Conn_01x03_Female\nR16 /INA /OUTA 1K\nJ6 /OUTA OUT\nJ5 /INA IN\nU7 GND2 /Q2E /SSAL NC_04 NC_05 /C8 /R18 /J412V NE555\nR18 /R18 /J412V 1K\nC8 /C8 GND2 47uf\nR19 /SAL /SSAL 1K\nR13 /J412V /Q2E 100K\nQ2 GND2 /Q2B /Q2E 2222A\nR12 /Q2B /M+ 1K\nR11 /M+ /RV1 10K\nRV1 NC_06 /RV1 /J412V 100K\nJ4 GND2 /J412V 12V\nJ7 /SAL SAL\nM1 GND2 /M+ MIC\nCONN1 D12 +5V D13 PWM11 RST GND ICSP\nU3 -3 4 GND3 VC+ GND3 VC+ XT1 XT2 -5 -6 7 8 -9 -10 -11 12 13 VC+ AD6 ARF GND3 AD7 AN0 AN1 AN2 AN3 AN4 AN5 RS1 TX2 RX2 NC_07 ATmega328-AU\nY2 XT1 XT2 XL\nC6 GND3 XT1 22p\nC7 GND3 XT2 22p\nU6 OF1 INS GND3 V- OF2 OUTS V+ NC_08 TL081\nRV2 OF2 /Micro328U/PV OF1 R_POT\nR20 /Micro328U/PV V- 1.5K\nR15 OUTS INS 1K\nR14 VC+ RS1 1K\nJ11 -6 7 8 -9 -10 -11 12 DIGITAL\nJ10 13 ARF AD6 AD7 AN0 AN1 AN2 DIGITAL\nJ12 -5 4 -3 RX2 TX2 GND3 GND3 Alimentacion\nJ9 V- VC+ V+ RS1 AN5 AN4 AN3 ANALOG\nJ13 OUTS INS Conn_01x02_Female\n.end\n"
    },
    {
        "filename": "398.cir",
        "prompt": "Design a stereo audio amplifier circuit using two TDA7294V amplifier ICs, one for the left channel and one for the right channel. Each channel should include input coupling capacitors, input resistors, output resistors, and appropriate bypass capacitors for power supply decoupling and stability. Include a mute function controlled by a transistor switch, and a standby function also controlled by a transistor switch. Provide connections for left and right audio inputs (IN-L, IN-R) and left and right speaker outputs (OUT-L, OUT-R). Include power supply connections (VDD, VSS, GNDA) and a mute output. Use BC846 and BC856 transistors for the mute and standby control circuits. Include appropriate resistors and diodes for biasing and switching. Add output inductors (L) for speaker protection. Include a common ground (GND).",
        "content": ".title KiCad schematic\nU1 GNDA Net-_R1-Pad2_ Net-_C17-Pad1_ GNDA Net-_C4-Pad1_ VDD VSS xStby xMute VDD /OutL VSS TDA7294V\nC7 GND VSS 220n\nC8 GND VSS 2200u\nC9 GND VSS 2200u\nC1 VDD GND 220n\nC2 VDD GND 2200u\nC3 VDD GND 2200u\nC6 Net-_C17-Pad1_ /InL 1u\nR3 Net-_C17-Pad1_ GNDA 22k\nP2 GNDA /InL IN-L\nR1 /OutL Net-_R1-Pad2_ 22k\nR2 Net-_C5-Pad1_ Net-_R1-Pad2_ 680\nC5 Net-_C5-Pad1_ GNDA 22u/25V\nC4 Net-_C4-Pad1_ /OutL 22u/63V\nP1 Net-_L1-Pad2_ GND OUT-L\nP3 GND GND VDD VSS POWER\nU2 GNDA Net-_R8-Pad2_ Net-_C16-Pad1_ GNDA Net-_C14-Pad1_ VDD VSS xStby xMute VDD /OutR VSS TDA7294V\nC16 Net-_C16-Pad1_ /InR 1u\nR10 Net-_C16-Pad1_ GNDA 22k\nP6 GNDA /InR IN-R\nR8 /OutR Net-_R8-Pad2_ 22k\nR9 Net-_C15-Pad1_ Net-_R8-Pad2_ 680\nC15 Net-_C15-Pad1_ GNDA 22u/25V\nC14 Net-_C14-Pad1_ /OutR 22u/63V\nP5 Net-_L2-Pad2_ GND OUT-R\nP4 GNDA Net-_P4-Pad2_ MUTE\nC10 xMute GNDA 10u\nC11 xStby GNDA 10u\nR15 Net-_D1-Pad1_ xMute 22k\nR14 Net-_D1-Pad1_ xStby 10k\nD1 Net-_D1-Pad1_ xMute 1N4148\nR6 VDD Net-_Q1-Pad3_ 100k\nR4 VDD Net-_P4-Pad2_ 47k\nR5 Net-_P4-Pad2_ GNDA 47k\nQ1 Net-_P4-Pad2_ GNDA Net-_Q1-Pad3_ BC846\nQ2 Net-_Q1-Pad3_ GNDA Net-_Q2-Pad3_ BC846\nR11 Net-_Q3-Pad1_ Net-_Q2-Pad3_ 68k\nR7 VDD Net-_Q3-Pad1_ 30k\nQ3 Net-_Q3-Pad1_ VDD Net-_Q3-Pad3_ BC856\nR12 Net-_Q3-Pad3_ Net-_D1-Pad1_ 20k\nQ4 Net-_P4-Pad2_ GNDA Net-_D1-Pad1_ BC846\nR13 Net-_D1-Pad1_ GNDA *\nC12 VDD GND 220n\nC13 GND VSS 220n\nL1 /OutL Net-_L1-Pad2_ L\nC17 Net-_C17-Pad1_ /InL 1u\nC18 Net-_C16-Pad1_ /InR 1u\nR16 GND GNDA 47\nL2 /OutR Net-_L2-Pad2_ L\n.end\n"
    },
    {
        "filename": "362.cir",
        "prompt": "Design a circuit with three input channels (IN, CV1, CV2) and one output (OUT). Each input channel has a potentiometer for adjustable signal levels. CV1 and CV2 inputs are biased with a dual +/-12V supply. The IN input is connected through a resistor and a DPDT switch to ground. The output is buffered by a resistor. Include connectors for all inputs and outputs, and a potentiometer to adjust the voltage between +12V and -12V. Use potentiometers with values of 100k, 50k, and 100k, and resistors with values of 100k, 47k, and 68k. The circuit should be powered by +12V, -12V, and GND.\n\n\n\n",
        "content": ".title KiCad schematic\nRV1 GND Net-_RV1-Pad2_ Net-_J1-PadT_ A100K\nR2 CVIN Net-_J3-PadT_ 100K\nRV3 -12V Net-_R3-Pad2_ +12V B50K\nR3 CVIN Net-_R3-Pad2_ 100K\nRV2 GND VERT Net-_J2-PadT_ A100K\nR1 V2 Net-_J2-PadT_ 47K\nJ2 GND Net-_J2-PadT_ NC_01 CV1\nJ3 GND Net-_J3-PadT_ NC_02 CV2\nJ1 GND Net-_J1-PadT_ NC_03 IN\nJ5 S2 NC_04 V2 OUT VERT IN Conn_01x06\nJ6 GND CVIN +12V QR -12V QW Conn_01x06\nJ4 GND Net-_J4-PadT_ NC_05 OUT\nR7 Net-_J4-PadT_ OUT 47K\nRV4 GND QW QR A100K\nSW1 Net-_R5-Pad2_ GND S2 S2 Net-_RV1-Pad2_ Net-_R5-Pad2_ SW_Push_DPDT\nR5 IN Net-_R5-Pad2_ 68K\n.end\n"
    },
    {
        "filename": "1364.cir",
        "prompt": "Design a circuit with a microphone input, signal conditioning, and an LM2904 op-amp based amplifier stage. The microphone signal is AC-coupled to the amplifier through a 1uF capacitor (C1). A 10k resistor (R1) biases the microphone input. The amplifier's gain is set by resistors R2 (100k), R3 (16k), R4 (560k), and R6 (47k). Feedback and input impedances are carefully chosen for stable amplification. A 4.7uF capacitor (C2) and 4.7pF capacitor (C6) are used for DC blocking and frequency response shaping. A 100nF capacitor (C4) provides VCC decoupling. Additional resistors (R5: 1k, R7: 1k, R8: 100k, R9: 10k) are used for biasing and signal routing. The amplified signal is output through a 1uF capacitor (C3) to a signal output (/Signal). Include a second microphone input (MIC2) and a sensor component (U4) connected to the microphone signal. A connector (J2) provides access to VCC, GND, and the signal output.\n\n\n\n",
        "content": ".title KiCad schematic\nJ2 /Signal NC_01 /VCC /GND TWIG_2.0\nC1 /MIC Net-_C1-Pad2_ 1uF\nR1 /MIC /VCC 10k\nU1 /VCC /VCC Net-_R2-Pad2_ /GND Net-_C2-Pad1_ Net-_R4-Pad1_ Net-_R4-Pad2_ /VCC LM2904DR\nR2 Net-_C1-Pad2_ Net-_R2-Pad2_ 100k\nR3 /GND Net-_C2-Pad1_ 16K\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 4.7uF\nR4 Net-_R4-Pad1_ Net-_R4-Pad2_ 560k\nC4 /VCC /GND 100nF\nR7 Net-_R5-Pad2_ NC_02 Net-_R4-Pad1_ 1k\nMIC1 /MIC /GND  microphone\nMIC2 /MIC /GND  microphone\nU4 /MIC /GND /GND /VCC SENSOR-MULPS4CX\nC5 /GND /VCC 1uF\nR8 /GND Net-_C1-Pad2_ 100k\nR5 /GND Net-_R5-Pad2_ 1K\nR9 /VCC Net-_C2-Pad2_ 10K\nC6 /GND Net-_C2-Pad2_ 4.7pF\nR6 Net-_R4-Pad2_ /Signal 47K\nC3 /Signal /GND 1uF\n.end\n"
    },
    {
        "filename": "375.cir",
        "prompt": "Design a circuit with a microphone input (MIC) that is amplified and filtered, then provides two output voltages: VOUT and VOUT_UC. The microphone signal is AC-coupled to an LM358 operational amplifier configured as a non-inverting amplifier with a gain determined by resistors R1, R2, and R5. A capacitor (CP1) provides DC blocking for the microphone. The amplified signal is then filtered with a low-pass filter consisting of resistors R3 and R4. VOUT_UC is the output of the amplifier, while VOUT is further smoothed by a larger capacitor (CP2). A bypass capacitor (C1) stabilizes the power supply (VCC). Connectors (P1-P4) provide access to MIC, VOUT, VOUT_UC, and VCC, all referenced to ground (GND). Use resistor values of 10K for R1 and R3, 1K for R2, 100K for R5, and capacitors of 10uF for CP1 and 220uF for CP2, and 100nF for C1. VCC is the positive supply voltage.",
        "content": ".title KiCad schematic\nU1 VOUT_UC Net-_R2-Pad1_ Net-_R3-Pad2_ GND VCC LM358\nR3 VCC Net-_R3-Pad2_ 10K\nR4 Net-_R3-Pad2_ GND 10K\nR5 VOUT_UC Net-_R2-Pad1_ 100K\nR1 VCC MIC 10K\nR2 Net-_R2-Pad1_ Net-_CP1-Pad2_ 1K\nCP1 MIC Net-_CP1-Pad2_ 10uF\nCP2 VOUT_UC VOUT 220uF\nC1 VCC GND 100nF\nP1 GND MIC CONN_01X02\nP2 GND VOUT CONN_01X02\nP3 GND VOUT_UC CONN_01X02\nP4 GND VCC CONN_01X02\n.end\n"
    },
    {
        "filename": "1611.cir",
        "prompt": "Create a schematic for a microcontroller-based system featuring an STM32F405RG microcontroller. The system includes power regulation (3.3V and 5V generation from 12V and battery input), multiple communication interfaces (USART1, USART2, I2C2, CAN, USB/SWD), analog inputs (ADC12 with multiple channels), PWM outputs (TIM1), GPIOs with pull-up resistors, a crystal oscillator (8MHz), reset circuitry, and various supporting components like decoupling capacitors, diodes for protection, and LEDs. Include connections for a relay, a serial interface, and multiple power inputs/outputs. The design should also incorporate buttons for reset and user input, and connectors for external devices. Include ACS781 current sensors and a MAX3051 CAN transceiver. The system should have emergency shutdown functionality.",
        "content": ".title KiCad schematic\nU2 +3.3V /PC13 NC_01 NC_02 /OSC_IN /OSC_OUT /~NRST /PC0 NC_03 /PC2 NC_04 GND +3.3V /ADC12_IN2 /ADC12_IN1 /USART2_TX /USART2_RX GND +3.3V NC_05 NC_06 NC_07 NC_08 /PC4 /PC5 /ADC12_IN8 /ADC12_IN9 NC_09 /I2C2_SCL /I2C2_SDA Net-_C11-Pad1_ +3.3V NC_10 NC_11 /PB14 /PB15 /PC6 /PC7 /PC8 /PC9 /TIM1_CH1 /TIM1_CH2 /TIM1_CH3 /TIM1_CH4 NC_12 /SWDIO Net-_C13-Pad1_ +3.3V /SWCLK NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 /USART1_TX /USART1_RX Net-_R8-Pad1_ /CAN1_RX /CAN1_TX GND +3.3V STM32F405RG\nC8 GND +3.3V 0.1u\nC9 GND +3.3V 0.1u\nC10 GND +3.3V 0.1u\nC12 GND +3.3V 0.1u\nC15 GND +3.3V 1u\nR8 Net-_R8-Pad1_ GND 10k\nC11 Net-_C11-Pad1_ GND 2.2u\nC13 Net-_C13-Pad1_ GND 2.2u\nSW1 /~NRST GND RST\nC3 /~NRST GND 0.1u\nX1 /OSC_IN /OSC_OUT 8MHz\nC1 /OSC_IN GND 22p\nC5 /OSC_OUT GND 22p\nU8 +BATT /Coil /Relay_Out Net-_U11-Pad5_ V23134J1052D642\nP9 Net-_D10-Pad3_ /24V MAIN_SW\nP10 +12C Net-_P10-Pad2_ EMERGENCY\nP11 Net-_P10-Pad2_ Net-_P11-Pad2_ EMERGENCY\nSP1 +3.3V Net-_D9-Pad1_ SPEAKER\nP13 GNDPWR +BATT BATT_IN\nP16 GNDPWR +BATT BATT_IN\nP14 GNDPWR POWER_Vdd POWER_OUT\nP17 GNDPWR POWER_Vdd POWER_OUT\nP15 GNDPWR FUN_Vdd FUN_OUT\nP18 GNDPWR FUN_Vdd FUN_OUT\nU11 +3.3V GND Net-_R40-Pad2_ Net-_U11-Pad5_ POWER_Vdd ACS781\nR40 /ADC12_IN1 Net-_R40-Pad2_ 100-1k\nC33 /ADC12_IN1 GND 1u\nC34 +3.3V GND 0.1u\nU12 +BATT /Coil /Relay_Out Net-_U12-Pad87_ V23134J1052D642\nU14 +3.3V GND Net-_R44-Pad2_ Net-_U12-Pad87_ FUN_Vdd ACS781\nR44 /ADC12_IN2 Net-_R44-Pad2_ 100-1k\nC39 /ADC12_IN2 GND 1u\nC40 +3.3V GND 0.1u\nD10 +BATT +BATT Net-_D10-Pad3_ SBR_DIODE\nD9 Net-_D9-Pad1_ +3.3V DIODE\nQ2 Net-_Q2-Pad1_ GND Net-_Q2-Pad3_ NPN\nR20 Net-_Q2-Pad1_ /TIM1_CH1 10\nQ3 Net-_Q3-Pad1_ GND Net-_Q3-Pad3_ NPN\nR29 Net-_Q3-Pad3_ Net-_R29-Pad2_ 120\nR28 Net-_Q3-Pad1_ /PC13 10\nD14 Net-_D14-Pad1_ GNDPWR BATT_IN\nR33 Net-_D14-Pad1_ +BATT 4.7k\nR34 Net-_D15-Pad1_ /24V 4.7k\nD15 Net-_D15-Pad1_ GNDPWR MAIN_SW\nD16 Net-_D16-Pad1_ GNDPWR POWER_OUT\nD17 Net-_D17-Pad1_ GNDPWR FUN_OUT\nR35 Net-_D16-Pad1_ POWER_Vdd 4.7k\nR36 Net-_D17-Pad1_ FUN_Vdd 4.7k\nC21 Net-_C21-Pad1_ Net-_C21-Pad2_ 1u\nC19 +3.3V GND 0.1u\nR27 /I2C2_SDA +3.3V 10k\nR26 /I2C2_SCL +3.3V 10k\nC20 +3.3V Net-_C20-Pad2_ 1u\nP12 GNDPWR FRAME_GRAND\nR38 Net-_D19-Pad1_ +12C 2.2k\nD19 Net-_D19-Pad1_ GNDPWR +12P\nD18 Net-_D18-Pad1_ GNDPWR RELAY_ON\nR37 Net-_D18-Pad1_ /Coil 2.2k\nIC2 Net-_IC2-Pad1_ GND Net-_IC2-Pad3_ Net-_IC2-Pad4_ MAIN_SHUTDOWN\nR15 Net-_IC2-Pad1_ /Fource_shutdown 330\nP4 GND +12V /Fource_shutdown /Relay_state EMERGENCY_SIGNAL\nC7 +12V GND 0.1u\nIC3 /Coil Net-_IC3-Pad2_ GND /Relay_state RELAY_STATE\nR17 /Relay_state +12V 10k\nR11 GNDPWR Net-_IC3-Pad2_ 2.2k\nR9 NC_21 Net-_IC2-Pad4_ 4.7k\nQ1 Net-_IC2-Pad3_ GNDPWR /Relay_Out FET_N\nR7 GNDPWR Net-_IC2-Pad3_ 10k\nJP1 GNDPWR /Relay_Out Relay_JP\nP5 GND +12V /Fource_shutdown /Relay_state EMERGENCY_SIGNAL\nC14 +12V GND 0.1u\nU6 3V3 3V3 /Voltage NC_22 NC_23 NC_24 Net-_IC4-Pad4_ GNDPWR GND +3.3V NC_25 /USART2_RX /USART2_TX NC_26 NC_27 +3.3V SI8900\nU15 3V3 GNDPWR +12C BD33FA1\nC37 GNDPWR +12C 1u\nC43 GNDPWR 3V3 1u\nR39 Net-_D20-Pad1_ 3V3 510\nD20 Net-_D20-Pad1_ GNDPWR +3.3P\nC27 +3.3V GND 0.1u\nC22 GNDPWR 3V3 0.1u\nC28 +3.3V GND 10u\nR30 3V3 Net-_IC4-Pad4_ 4.7k\nR45 /Voltage +BATT 1M\nR46 GNDPWR /Voltage 100k\nC38 /Voltage GNDPWR 0.1u\nIC4 /PB15 Net-_IC4-Pad2_ GNDPWR Net-_IC4-Pad4_ ADC_RST\nR25 GND Net-_IC4-Pad2_ 330\nR16 /PC9 Net-_D8-Pad1_ 330\nR14 /PC8 Net-_D7-Pad1_ 330\nR13 /PC7 Net-_D6-Pad1_ 330\nR10 /PC6 Net-_D5-Pad1_ 330\nP2 GND +12V /CAN_H /CAN_L CAN\nC2 +12V GND 0.1u\nP3 GND +12V /CAN_H /CAN_L CAN\nC6 +12V GND 0.1u\nJP3 Net-_JP3-Pad1_ /CAN_L CAN_JP\nR6 /CAN_H Net-_JP3-Pad1_ 120\nU1 /CAN1_TX GND +3.3V /CAN1_RX NC_28 /CAN_L /CAN_H Net-_R12-Pad1_ MAX3051\nC4 +3.3V GND 0.1u\nR12 Net-_R12-Pad1_ GND R_JP\nR24 Net-_Q2-Pad3_ Net-_D9-Pad1_ 120\nU9 /24V GNDPWR GNDPWR NC_29 GND Net-_C35-Pad1_ RPA60-12FW/N\nC32 /24V GNDPWR 220u\nC35 Net-_C35-Pad1_ GND 100u\nP6 GND +12V 12V_OUT\nC16 +12V GND 0.1u\nP7 GND +12V 12V_OUT\nC17 +12V GND 0.1u\nC41 +3.3V GND 0.1u\nC18 GND +3.3V 0.1u\nD8 Net-_D8-Pad1_ GND LED3\nD7 Net-_D7-Pad1_ GND LED2\nD6 Net-_D6-Pad1_ GND LED1\nD5 Net-_D5-Pad1_ GND LED0\nR47 /ADC12_IN9 Net-_R47-Pad2_ 100-1k\nC42 /ADC12_IN9 GND 1u\nU13 Net-_C35-Pad1_ Net-_C35-Pad1_ +12V +12V GND Net-_R47-Pad2_ +3.3V ACS70331\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ DIODE\nJP2 Net-_D1-Pad2_ +3.3V SWD_3.3V\nD4 Net-_D4-Pad1_ GND +3.3C\nR4 Net-_D4-Pad1_ +3.3V 330\nD3 Net-_D3-Pad1_ GND +5C\nR3 Net-_D3-Pad1_ +5V 510\nD2 Net-_D2-Pad1_ GND +12C\nR2 Net-_D2-Pad1_ +12V 1.2k\nU5 Net-_C23-Pad2_ GND /FB Net-_C25-Pad1_ Net-_C25-Pad1_ Net-_C23-Pad1_ AP3211\nC25 Net-_C25-Pad1_ GND 1u\nC23 Net-_C23-Pad1_ Net-_C23-Pad2_ 0.1u\nD11 GND Net-_C23-Pad1_ DIODE\nL1 Net-_C23-Pad1_ Net-_D13-Pad1_ 22uH\nR31 /FB Net-_D13-Pad1_ 50k\nD12 +12V Net-_C25-Pad1_ DIODE\nR32 GND /FB 10k\nD13 Net-_D13-Pad1_ +5V DIODE\nC29 +5V GND 0.1u\nU7 GND +3.3V +5V AZ1086H\nC24 +5V GND 10u\nC26 +3.3V GND 10u\nP1 GND Net-_D1-Pad1_ /SWCLK /SWDIO /~NRST NC_30 SWD\nD22 /Relay_Out /Coil DIODE\nD23 /Relay_Out /Coil DIODE\nR48 /PC2 Net-_Q7-Pad1_ 10\nR52 /ADC12_IN8 Net-_C35-Pad1_ 49.9k\nR53 GND /ADC12_IN8 10k\nC44 /ADC12_IN8 GND 0.1u\nU17 LOGO\nU18 LOGO\nU20 /PC0 GND +5V OSRB38C9AA\nU21 /PC0 GND +5V OSRB38C9AA\nC47 +5V GND 0.1u\nC48 +5V GND 0.1u\nD25 Net-_D25-Pad1_ +5V DIODE\nR18 GND /PC2 10k\nQ7 Net-_Q7-Pad1_ GND Net-_D25-Pad1_ FET_N\nJ1 Net-_D29-Pad1_ /D- /D+ NC_31 GND NC_32 SERIAL\nU19 +3.3V Net-_R19-Pad2_ Net-_R51-Pad2_ Net-_R59-Pad2_ /USART1_TX /USART1_RX Net-_R58-Pad2_ NC_33 NC_34 NC_35 +3.3V /D- /D+ GND MCP2221A\nD29 Net-_D29-Pad1_ +5V DIODE\nD26 +3.3V Net-_D26-Pad2_ TX\nD27 +3.3V Net-_D27-Pad2_ RX\nR59 +3.3V Net-_R59-Pad2_ 10k\nR19 Net-_D26-Pad2_ Net-_R19-Pad2_ 330\nR51 Net-_D27-Pad2_ Net-_R51-Pad2_ 330\nD28 +3.3V Net-_D28-Pad2_ SERIAL\nR58 Net-_D28-Pad2_ Net-_R58-Pad2_ 330\nU22 Net-_P11-Pad2_ Net-_D25-Pad1_ NC_36 /Coil +5V HSIN_946\nC49 +3.3V GND 10u\nSW2 GND /PC5 SW0\nSW3 GND /PC4 SW1\nU3 Net-_R1-Pad2_ Net-_R5-Pad2_ Net-_R21-Pad2_ GND GND GND FULL COLOR\nR1 /TIM1_CH4 Net-_R1-Pad2_ 330\nR5 /TIM1_CH3 Net-_R5-Pad2_ 330\nR21 /TIM1_CH2 Net-_R21-Pad2_ 330\nR22 +3.3V /PC5 10k\nR23 +3.3V /PC4 10k\nU4 NC_37 Net-_C20-Pad2_ Net-_C21-Pad2_ Net-_C21-Pad1_ +3.3V GND /I2C2_SDA /I2C2_SCL +3.3V +3.3V Net-_R29-Pad2_ AQM0802_BL\nU16 LOGO\nU23 LOGO\nU24 LOGO\nU25 LOGO\nU26 LOGO\nC31 +12C GNDPWR 22u\nC30 Net-_C30-Pad1_ GNDPWR 10u\nU10 Net-_C30-Pad1_ GNDPWR +12C NJM7812\nR41 Net-_C30-Pad1_ /24V 47\nIC1 +BATT Net-_IC1-Pad2_ GND /PB14 POW_ON\nR43 Net-_IC1-Pad2_ GNDPWR 10k\nR42 /PB14 +3.3V 10k\nR49 /ADC12_IN1 GND 10k\nR50 /ADC12_IN2 GND 10k\nR54 /ADC12_IN9 GND 10k\nU27 LOGO\nU28 LOGO\n.end\n"
    },
    {
        "filename": "804.cir",
        "prompt": "Create a schematic with four ADF7242 transceivers, each connected to a 32kHz crystal oscillator (XTAL4PIN). Each transceiver has associated input and output matching networks consisting of capacitors (ranging from 10pF to 220nF) and inductors (3.8nH). Each transceiver has a dedicated chip select (/~CS~) line, driven by a 10k resistor pull-up to VCC. Data, clock, interrupt, and transmit enable signals (/DRx, /IRQx, /TRFSx, /TXENx) are routed to various pins. Power supply decoupling capacitors (1nF and 220nF) are present. Baluns (ADF7242_balun) are used for the RF outputs. Two HHM2293A1 ICs are used to connect the RF inputs. Multiple test points are provided for signal access. Mounting holes are included. Connectors (Conn_Coaxial, Conn_01x08, TEST_2P) are used for external connections. Include a VCC and GND net.",
        "content": ".title KiCad schematic\nJ2 GND NC_01 NC_02 NC_03 NC_04 NC_05 /P4_4 NC_06 /P4_3 NC_07 NC_08 NC_09 NC_10 NC_11 /P2_6 /P7_7 NC_12 /P2_5 /P2_4 NC_13 NC_14 NC_15 /P7_2 /P3_1 /P7_1 NC_16 /P7_0 NC_17 /P6_8 NC_18 /P6_7 NC_19 /P2_2 /P6_6 /P2_1 /P6_3 NC_20 NC_21 NC_22 NC_23 NEIGHBOR2\nJ1 GND VCC /P4_9 NC_24 /P4_10 NC_25 /P1_0 NC_26 NC_27 NC_28 NC_29 NC_30 /P1_5 /P5_2 NC_31 /P1_6 NC_32 /P1_8 NC_33 NC_34 /P1_12 NC_35 NC_36 NC_37 /P1_14 /P1_13 NC_38 /P1_15 NC_39 /P1_16 NC_40 /P1_17 /P9_5 /P9_6 /P2_0 NC_41 /P1_20 /P1_19 /P1_4 /P1_3 NEIGHBOR1\nJ7 GND NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 GND NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 GND VCC BONUS_ROW\nMH3 GND MOUNTING_HOLE\nMH4 GND MOUNTING_HOLE\nMH1 GND MOUNTING_HOLE\nMH2 GND MOUNTING_HOLE\nU1 GND Net-_C3-Pad2_ Net-_R1-Pad2_ Net-_C1-Pad2_ /RFIN1_P /RFIN1_N /RFOUT1_P /RFOUT1_N Net-_C6-Pad1_ Net-_C10-Pad1_ Net-_C10-Pad1_ Net-_C11-Pad1_ Net-_C21-Pad1_ Net-_C28-Pad1_ Net-_C24-Pad1_ Net-_C24-Pad1_ /DR1 /DT1 /TRFS1 /P1_12 /IRQ1 /P1_3 /P1_19 /P1_4 /~CS~1 /TXEN1 NC_58 Net-_C23-Pad2_ /XOSC32KP1 /XOSC32KN1 VCC /PAVSUP1 /PABIAOP1 ADF7242\nC5 GND Net-_C3-Pad2_ 27pF\nC3 GND Net-_C3-Pad2_ 220nF\nR1 GND Net-_R1-Pad2_ 27k\nC1 GND Net-_C1-Pad2_ 100pF\nC6 Net-_C6-Pad1_ GND 100pF\nC10 Net-_C10-Pad1_ GND 220nF\nC16 Net-_C10-Pad1_ GND 27pF\nC11 Net-_C11-Pad1_ GND 220nF\nC17 Net-_C11-Pad1_ GND 27pF\nC21 Net-_C21-Pad1_ GND 18pF\nC28 Net-_C28-Pad1_ GND 18pF\nX1 Net-_C21-Pad1_ GND Net-_C28-Pad1_ GND XTAL4PIN\nC24 Net-_C24-Pad1_ GND 220nF\nC27 Net-_C24-Pad1_ GND 27pF\nC23 GND Net-_C23-Pad2_ 1nF\nJ17 Net-_C63-Pad2_ GND Conn_Coaxial\nJ18 Net-_C83-Pad2_ GND Conn_Coaxial\nU3 GND Net-_C4-Pad2_ Net-_R2-Pad2_ Net-_C2-Pad2_ /RFIN3_P /RFIN3_N /RFOUT3_P /RFOUT3_N Net-_C8-Pad1_ Net-_C13-Pad1_ Net-_C13-Pad1_ Net-_C14-Pad1_ Net-_C22-Pad1_ Net-_C30-Pad1_ Net-_C26-Pad1_ Net-_C26-Pad1_ /DR3 /DT3 /TRFS3 /P1_14 /IRQ3 /P1_3 /P1_19 /P1_4 /~CS~3 /TXEN3 NC_59 Net-_C25-Pad2_ /XOSC32KP3 /XOSC32KN3 VCC /PAVSUP3 /PABIAOP3 ADF7242\nC7 GND Net-_C4-Pad2_ 27pF\nC4 GND Net-_C4-Pad2_ 220nF\nR2 GND Net-_R2-Pad2_ 27k\nC2 GND Net-_C2-Pad2_ 100pF\nC8 Net-_C8-Pad1_ GND 100pF\nC13 Net-_C13-Pad1_ GND 220nF\nC19 Net-_C13-Pad1_ GND 27pF\nC14 Net-_C14-Pad1_ GND 220nF\nC20 Net-_C14-Pad1_ GND 27pF\nC22 Net-_C22-Pad1_ GND 18pF\nC30 Net-_C30-Pad1_ GND 18pF\nX2 Net-_C22-Pad1_ GND Net-_C30-Pad1_ GND XTAL4PIN\nC26 Net-_C26-Pad1_ GND 220nF\nC29 Net-_C26-Pad1_ GND 27pF\nC25 GND Net-_C25-Pad2_ 1nF\nU2 GND Net-_C33-Pad2_ Net-_R5-Pad2_ Net-_C31-Pad2_ /RFIN2_P /RFIN2_N /RFOUT2_P /RFOUT2_N Net-_C36-Pad1_ Net-_C40-Pad1_ Net-_C40-Pad1_ Net-_C41-Pad1_ Net-_C51-Pad1_ Net-_C58-Pad1_ Net-_C54-Pad1_ Net-_C54-Pad1_ /DR2 /DT2 /TRFS2 /P1_13 /IRQ2 /P1_3 /P1_19 /P1_4 /~CS~2 /TXEN2 NC_60 Net-_C53-Pad2_ /XOSC32KP2 /XOSC32KN2 VCC /PAVSUP2 /PABIAOP2 ADF7242\nC35 GND Net-_C33-Pad2_ 27pF\nC33 GND Net-_C33-Pad2_ 220nF\nR5 GND Net-_R5-Pad2_ 27k\nC31 GND Net-_C31-Pad2_ 100pF\nC36 Net-_C36-Pad1_ GND 100pF\nC40 Net-_C40-Pad1_ GND 220nF\nC46 Net-_C40-Pad1_ GND 27pF\nC41 Net-_C41-Pad1_ GND 220nF\nC47 Net-_C41-Pad1_ GND 27pF\nC51 Net-_C51-Pad1_ GND 18pF\nC58 Net-_C58-Pad1_ GND 18pF\nX3 Net-_C51-Pad1_ GND Net-_C58-Pad1_ GND XTAL4PIN\nC54 Net-_C54-Pad1_ GND 220nF\nC57 Net-_C54-Pad1_ GND 27pF\nC53 GND Net-_C53-Pad2_ 1nF\nU4 GND Net-_C34-Pad2_ Net-_R6-Pad2_ Net-_C32-Pad2_ /RFIN4_P /RFIN4_N /RFOUT4_P /RFOUT4_N Net-_C38-Pad1_ Net-_C43-Pad1_ Net-_C43-Pad1_ Net-_C44-Pad1_ Net-_C52-Pad1_ Net-_C60-Pad1_ Net-_C56-Pad1_ Net-_C56-Pad1_ /DR4 /DT4 /TRFS4 /P1_17 /IRQ4 /P1_3 /P1_19 /P1_4 /~CS~4 /TXEN4 NC_61 Net-_C55-Pad2_ /XOSC32KP4 /XOSC32KN4 VCC /PAVSUP4 /PABIAOP4 ADF7242\nC37 GND Net-_C34-Pad2_ 27pF\nC34 GND Net-_C34-Pad2_ 220nF\nR6 GND Net-_R6-Pad2_ 27k\nC32 GND Net-_C32-Pad2_ 100pF\nC38 Net-_C38-Pad1_ GND 100pF\nC43 Net-_C43-Pad1_ GND 220nF\nC49 Net-_C43-Pad1_ GND 27pF\nC44 Net-_C44-Pad1_ GND 220nF\nC50 Net-_C44-Pad1_ GND 27pF\nC52 Net-_C52-Pad1_ GND 18pF\nC60 Net-_C60-Pad1_ GND 18pF\nX4 Net-_C52-Pad1_ GND Net-_C60-Pad1_ GND XTAL4PIN\nC56 Net-_C56-Pad1_ GND 220nF\nC59 Net-_C56-Pad1_ GND 27pF\nC55 GND Net-_C55-Pad2_ 1nF\nR3 VCC /~CS~1 10k\nR7 VCC /~CS~2 10k\nR4 VCC /~CS~3 10k\nR8 VCC /~CS~4 10k\nC15 GND VCC 27pF\nC39 GND VCC 220nF\nC45 GND VCC 27pF\nC42 GND VCC 220nF\nC48 GND VCC 27pF\nC12 GND VCC 220nF\nC18 GND VCC 27pF\nJ19 /~CS~1 /P4_3 TEST_2P\nJ20 /~CS~1 /P4_4 TEST_2P\nJ21 /~CS~2 /P5_2 TEST_2P\nJ22 /~CS~2 /P1_6 TEST_2P\nJ23 /~CS~3 /P6_7 TEST_2P\nJ24 /~CS~3 /P3_1 TEST_2P\nJ25 /~CS~4 /P9_6 TEST_2P\nJ26 /~CS~4 /P9_5 TEST_2P\nJ9 /DR1 /P6_3 TEST_2P\nJ10 /DR1 /P2_5 TEST_2P\nJ11 /DR2 /P1_0 TEST_2P\nJ12 /DR2 /P1_5 TEST_2P\nJ13 /DR3 /P2_2 TEST_2P\nJ14 /DR3 /P6_8 TEST_2P\nJ15 /DR4 /P1_16 TEST_2P\nJ16 /DR4 /P1_20 TEST_2P\nU5 GND Net-_C62-Pad2_ /P7_2 NC_62 /P2_4 Net-_C66-Pad1_ Net-_C82-Pad2_ /P7_1 Net-_C83-Pad1_ /P7_0 Net-_C67-Pad1_ SKY13322\nU9 /RFOUT1 GND Net-_C69-Pad1_ Net-_C65-Pad1_ GND GND ADF7242_balun\nC65 Net-_C65-Pad1_ /RFOUT1_P 10nF\nC69 Net-_C69-Pad1_ /RFOUT1_N 10nF\nU11 /RFOUT2 GND Net-_C73-Pad1_ Net-_C71-Pad1_ GND GND ADF7242_balun\nC71 Net-_C71-Pad1_ /RFOUT2_P 10nF\nC73 Net-_C73-Pad1_ /RFOUT2_N 10nF\nU15 /RFOUT3 GND Net-_C77-Pad1_ Net-_C75-Pad1_ GND GND ADF7242_balun\nC75 Net-_C75-Pad1_ /RFOUT3_P 10nF\nC77 Net-_C77-Pad1_ /RFOUT3_N 10nF\nU17 /RFOUT4 GND Net-_C81-Pad1_ Net-_C79-Pad1_ GND GND ADF7242_balun\nC79 Net-_C79-Pad1_ /RFOUT4_P 10nF\nC81 Net-_C81-Pad1_ /RFOUT4_N 10nF\nU8 /RFIN1 GND Net-_C68-Pad1_ Net-_C64-Pad1_ GND GND ADF7242_balun\nC64 Net-_C64-Pad1_ /RFIN1_P 10nF\nC68 Net-_C68-Pad1_ /RFIN1_N 10nF\nU10 /RFIN2 GND Net-_C72-Pad1_ Net-_C70-Pad1_ GND GND ADF7242_balun\nC70 Net-_C70-Pad1_ /RFIN2_P 10nF\nC72 Net-_C72-Pad1_ /RFIN2_N 10nF\nU14 /RFIN3 GND Net-_C76-Pad1_ Net-_C74-Pad1_ GND GND ADF7242_balun\nC74 Net-_C74-Pad1_ /RFIN3_P 10nF\nC76 Net-_C76-Pad1_ /RFIN3_N 10nF\nU16 /RFIN4 GND Net-_C80-Pad1_ Net-_C78-Pad1_ GND GND ADF7242_balun\nC78 Net-_C78-Pad1_ /RFIN4_P 10nF\nC80 Net-_C80-Pad1_ /RFIN4_N 10nF\nL1 /RFIN Net-_C63-Pad1_ 3.8nH\nC63 Net-_C63-Pad1_ Net-_C63-Pad2_ 1nF\nJ3 /PABIAOP1 /PAVSUP1 /XOSC32KN1 /XOSC32KP1 /TXEN1 /IRQ1 /TRFS1 /DT1 Conn_01x08\nC9 GND VCC 220nF\nJ5 /PABIAOP2 /PAVSUP2 /XOSC32KN2 /XOSC32KP2 /TXEN2 /IRQ2 /TRFS2 /DT2 Conn_01x08\nJ4 /PABIAOP3 /PAVSUP3 /XOSC32KN3 /XOSC32KP3 /TXEN3 /IRQ3 /TRFS3 /DT3 Conn_01x08\nJ27 /P7_7 /TRFS1 TEST_2P\nJ8 /P2_6 /IRQ1 TEST_2P\nJ30 /P1_8 /IRQ2 TEST_2P\nJ31 /P4_9 /TRFS2 TEST_2P\nJ28 /P6_6 /IRQ3 TEST_2P\nJ29 /P2_1 /TRFS3 TEST_2P\nJ32 /P2_0 /IRQ4 TEST_2P\nJ33 /P1_15 /TRFS4 TEST_2P\nU7 /RFIN3 GND /RFIN1 GND Net-_R11-Pad2_ GND HHM2293A1\nU6 /RFIN2 GND /RFIN4 GND Net-_R11-Pad1_ GND HHM2293A1\nR11 Net-_R11-Pad1_ Net-_R11-Pad2_ 100\nR9 /RFIN4 /RFIN2 100\nR10 /RFIN1 /RFIN3 100\nC61 GND VCC 1nF\nU13 GND VCC Net-_U12-Pad5_ GND /RFIN /P4_10 BGA7H1N6\nJ6 /PABIAOP4 /PAVSUP4 /XOSC32KN4 /XOSC32KP4 /TXEN4 /IRQ4 /TRFS4 /DT4 Conn_01x08\nU12 Net-_R11-Pad2_ GND Net-_R11-Pad1_ GND Net-_U12-Pad5_ GND HHM2293A1\nC66 Net-_C66-Pad1_ /RFOUT1 47pF\nC62 /RFOUT2 Net-_C62-Pad2_ 47pF\nC67 Net-_C67-Pad1_ /RFOUT4 47pF\nC82 /RFOUT3 Net-_C82-Pad2_ 47pF\nC83 Net-_C83-Pad1_ Net-_C83-Pad2_ 47pF\n.end\n"
    },
    {
        "filename": "1629.cir",
        "prompt": "Create a schematic of a keyboard matrix with multiple rows and columns of keys. The matrix includes standard alphanumeric keys (0-9, a-z, ;, ', \\, -, =, [, ], backspace, enter, spacebar), function keys (F1-F12), control keys (Ctrl, Alt, Shift), arrow keys, and other special keys (Esc, Tab, Caps Lock, Delete, Pause, Scroll Lock, Print Screen,tilde, backtilde).  Each key is represented by a switch (KEYSW) connected to a row and a column.  Include diodes (D) in each key's circuit to prevent ghosting.  The matrix is connected to a microcontroller (TEENSY2.0) with numerous pins for reading the key states. The microcontroller has pins labeled NC_01 through NC_36, and row connections to row1, row2, row3, row5, and row6.  The specific key assignments and pin connections are detailed in the netlist, including multiple keys sharing some column connections.",
        "content": ".title KiCad schematic\nKesc1 col1 Net-_D1-Pad2_ KEYSW\nD1 row1 Net-_D1-Pad2_ D\nKf1b1 col3 Net-_D3-Pad2_ KEYSW\nD2 row1 Net-_D2-Pad2_ D\nKprnt1 col16 Net-_D15-Pad2_ KEYSW\nD15 row1 Net-_D15-Pad2_ D\nKscrll1 col17 Net-_D16-Pad2_ KEYSW\nD16 row1 Net-_D16-Pad2_ D\nKpause1 col18 Net-_D17-Pad2_ KEYSW\nD17 row1 Net-_D17-Pad2_ D\nKtilde1 col1 Net-_D19-Pad2_ KEYSW\nD19 row2 Net-_D19-Pad2_ D\nK1 col2 Net-_D20-Pad2_ KEYSW\nD20 row2 Net-_D20-Pad2_ D\nK2 col3 Net-_D21-Pad2_ KEYSW\nD21 row2 Net-_D21-Pad2_ D\nK3 col4 Net-_D22-Pad2_ KEYSW\nD22 row2 Net-_D22-Pad2_ D\nK4 col5 Net-_D23-Pad2_ KEYSW\nD23 row2 Net-_D23-Pad2_ D\nK5 col6 Net-_D24-Pad2_ KEYSW\nD24 row2 Net-_D24-Pad2_ D\nK6 col7 Net-_D25-Pad2_ KEYSW\nD25 row2 Net-_D25-Pad2_ D\nK7 col8 Net-_D26-Pad2_ KEYSW\nD26 row2 Net-_D26-Pad2_ D\nK8 col9 Net-_D27-Pad2_ KEYSW\nD27 row2 Net-_D27-Pad2_ D\nK9 col10 Net-_D28-Pad2_ KEYSW\nD28 row2 Net-_D28-Pad2_ D\nK0 col11 Net-_D29-Pad2_ KEYSW\nD29 row2 Net-_D29-Pad2_ D\nK-1 col12 Net-_D30-Pad2_ KEYSW\nD30 row2 Net-_D30-Pad2_ D\nK=1 col13 Net-_D31-Pad2_ KEYSW\nD31 row2 Net-_D31-Pad2_ D\nKbsa1 Net-_Kbsa1-Pad1_ Net-_D32-Pad2_ KEYSW\nD32 row2 Net-_D32-Pad2_ D\nKdel2 col15 Net-_D33-Pad2_ KEYSW\nD33 row2 Net-_D33-Pad2_ D\nKbsb1 col15 Net-_D33-Pad2_ KEYSW\nK7b1 col16 Net-_D52-Pad2_ KEYSW\nD52 row3 Net-_D52-Pad2_ D\nK8b1 col17 Net-_D53-Pad2_ KEYSW\nD53 row3 Net-_D53-Pad2_ D\nK9b1 col18 Net-_D54-Pad2_ KEYSW\nD54 row3 Net-_D54-Pad2_ D\nKtab1 col1 Net-_D38-Pad2_ KEYSW\nD38 row3 Net-_D38-Pad2_ D\nq1 col2 Net-_D39-Pad2_ KEYSW\nD39 row3 Net-_D39-Pad2_ D\nw1 col3 Net-_D40-Pad2_ KEYSW\nD40 row3 Net-_D40-Pad2_ D\ne1 col4 Net-_D41-Pad2_ KEYSW\nD41 row3 Net-_D41-Pad2_ D\nr1 col5 Net-_D42-Pad2_ KEYSW\nD42 row3 Net-_D42-Pad2_ D\nt1 col6 Net-_D43-Pad2_ KEYSW\nD43 row3 Net-_D43-Pad2_ D\ny1 col7 Net-_D44-Pad2_ KEYSW\nD44 row3 Net-_D44-Pad2_ D\nu1 col8 Net-_D45-Pad2_ KEYSW\nD45 row3 Net-_D45-Pad2_ D\ni1 col9 Net-_D46-Pad2_ KEYSW\nD46 row3 Net-_D46-Pad2_ D\no1 col10 Net-_D47-Pad2_ KEYSW\nD47 row3 Net-_D47-Pad2_ D\np1 col11 Net-_D48-Pad2_ KEYSW\nD48 row3 Net-_D48-Pad2_ D\nK11 col12 Net-_D49-Pad2_ KEYSW\nD49 row3 Net-_D49-Pad2_ D\nK12 col13 Net-_D50-Pad2_ KEYSW\nD50 row3 Net-_D50-Pad2_ D\nKnum1 col16 Net-_D34-Pad2_ KEYSW\nD34 row2 Net-_D34-Pad2_ D\nK/b1 col17 Net-_D35-Pad2_ KEYSW\nD35 row2 Net-_D35-Pad2_ D\nK*b1 col18 Net-_D36-Pad2_ KEYSW\nD36 row2 Net-_D36-Pad2_ D\nKcaps1 col1 Net-_D56-Pad2_ KEYSW\nD56 col15 Net-_D56-Pad2_ D\na1 col2 Net-_D57-Pad2_ KEYSW\nD57 col15 Net-_D57-Pad2_ D\ns1 col3 Net-_D58-Pad2_ KEYSW\nD58 col15 Net-_D58-Pad2_ D\nd1 col4 Net-_D59-Pad2_ KEYSW\nD59 col15 Net-_D59-Pad2_ D\nf1 col5 Net-_D60-Pad2_ KEYSW\nD60 col15 Net-_D60-Pad2_ D\ng1 col6 Net-_D61-Pad2_ KEYSW\nD61 col15 Net-_D61-Pad2_ D\nh1 col7 Net-_D62-Pad2_ KEYSW\nD62 col15 Net-_D62-Pad2_ D\nj1 col8 Net-_D63-Pad2_ KEYSW\nD63 col15 Net-_D63-Pad2_ D\nk1 col9 Net-_D64-Pad2_ KEYSW\nD64 col15 Net-_D64-Pad2_ D\nl1 col10 Net-_D65-Pad2_ KEYSW\nD65 col15 Net-_D65-Pad2_ D\n;1 col11 Net-_;1-Pad2_ KEYSW\nD66 col15 Net-_;1-Pad2_ D\nK'1 col12 Net-_D67-Pad2_ KEYSW\nD67 col15 Net-_D67-Pad2_ D\nKenter1 col13 Net-_D68-Pad2_ KEYSW\nD68 col15 Net-_D68-Pad2_ D\nKshftc1 col1 Net-_D73-Pad2_ KEYSW\nD73 row5 Net-_D73-Pad2_ D\nD74 row5 Net-_D74-Pad2_ D\nx1 col4 Net-_D76-Pad2_ KEYSW\nD75 row5 Net-_D75-Pad2_ D\nc1 col5 Net-_D77-Pad2_ KEYSW\nD76 row5 Net-_D76-Pad2_ D\nv1 col6 Net-_D78-Pad2_ KEYSW\nD77 row5 Net-_D77-Pad2_ D\nb1 col7 Net-_D79-Pad2_ KEYSW\nD78 row5 Net-_D78-Pad2_ D\nn1 col8 Net-_D80-Pad2_ KEYSW\nD79 row5 Net-_D79-Pad2_ D\nm1 col9 Net-_D81-Pad2_ KEYSW\nD80 row5 Net-_D80-Pad2_ D\nK,1 col10 Net-_D82-Pad2_ KEYSW\nD81 row5 Net-_D81-Pad2_ D\nK.1 col11 Net-_D83-Pad2_ KEYSW\nD82 row5 Net-_D82-Pad2_ D\nK/a1 col12 Net-_D84-Pad2_ KEYSW\nD83 row5 Net-_D83-Pad2_ D\nK/b2 col12 Net-_D84-Pad2_ KEYSW\nD84 row5 Net-_D84-Pad2_ D\nKshftb1 col1 Net-_D73-Pad2_ KEYSW\nK2b1 col17 Net-_D87-Pad2_ KEYSW\nD87 row5 Net-_D87-Pad2_ D\nKctrlb1 col1 Net-_D90-Pad2_ KEYSW\nD90 row6 Net-_D90-Pad2_ D\nKwinb1 col2 Net-_D91-Pad2_ KEYSW\nD91 row6 Net-_D91-Pad2_ D\nKaltb1 col3 Net-_D92-Pad2_ KEYSW\nD92 row6 Net-_D92-Pad2_ D\nKspaceg1 col7 Net-_D94-Pad2_ KEYSW\nD94 row6 Net-_D94-Pad2_ D\nKctrld1 col12 Net-_D97-Pad2_ KEYSW\nD97 row6 Net-_D97-Pad2_ D\nD98 row6 Net-_D98-Pad2_ D\nKaltd1 col15 Net-_D99-Pad2_ KEYSW\nD99 row6 Net-_D99-Pad2_ D\nK0c1 col17 Net-_D101-Pad2_ KEYSW\nD101 row6 Net-_D101-Pad2_ D\nK.b1 col18 Net-_D102-Pad2_ KEYSW\nD102 row6 Net-_D102-Pad2_ D\nz1 col3 Net-_D75-Pad2_ KEYSW\nKfn1 col13 Net-_D85-Pad2_ KEYSW\nD85 row5 Net-_D85-Pad2_ D\nKshfte1 col13 Net-_D85-Pad2_ KEYSW\nKf1a1 col2 Net-_D2-Pad2_ KEYSW\nKf2b1 col4 Net-_D4-Pad2_ KEYSW\nD3 row1 Net-_D3-Pad2_ D\nKf2a1 col3 Net-_D3-Pad2_ KEYSW\nKf3b1 col5 Net-_D5-Pad2_ KEYSW\nD4 row1 Net-_D4-Pad2_ D\nKf3a1 col4 Net-_D4-Pad2_ KEYSW\nKf4b1 col6 Net-_D6-Pad2_ KEYSW\nD5 row1 Net-_D5-Pad2_ D\nKf4a1 col5 Net-_D5-Pad2_ KEYSW\nD6 row1 Net-_D6-Pad2_ D\nKf5a1 col6 Net-_D6-Pad2_ KEYSW\nD7 row1 Net-_D7-Pad2_ D\nKf6a1 col7 Net-_D7-Pad2_ KEYSW\nD8 row1 Net-_D8-Pad2_ D\nKf7a1 col8 Net-_D8-Pad2_ KEYSW\nKf8b1 col10 Net-_D10-Pad2_ KEYSW\nD9 row1 Net-_D9-Pad2_ D\nKf8a1 col9 Net-_D9-Pad2_ KEYSW\nKf9b1 col11 Net-_D11-Pad2_ KEYSW\nD10 row1 Net-_D10-Pad2_ D\nKf9a1 col10 Net-_D10-Pad2_ KEYSW\nKf10b1 col12 Net-_D12-Pad2_ KEYSW\nD11 row1 Net-_D11-Pad2_ D\nKf10a1 col11 Net-_D11-Pad2_ KEYSW\nKf11b1 col13 Net-_D13-Pad2_ KEYSW\nD12 row1 Net-_D12-Pad2_ D\nKf11a1 col12 Net-_D12-Pad2_ KEYSW\nD13 row1 Net-_D13-Pad2_ D\nKf12a1 col13 Net-_D13-Pad2_ KEYSW\nD14 row1 Net-_D14-Pad2_ D\nKesc2 col15 Net-_D14-Pad2_ KEYSW\nK0b1 col16 Net-_D100-Pad2_ KEYSW\nD100 row6 Net-_D100-Pad2_ D\nKctrla1 col1 Net-_D90-Pad2_ KEYSW\nKwina1 col2 Net-_D91-Pad2_ KEYSW\nKalta1 col3 Net-_D92-Pad2_ KEYSW\nkctrlc1 col12 Net-_D97-Pad2_ KEYSW\nKwinc1 col13 Net-_D98-Pad2_ KEYSW\nKwind1 col13 Net-_D98-Pad2_ KEYSW\nKaltc1 col15 Net-_D99-Pad2_ KEYSW\nKspaced1 col7 Net-_D94-Pad2_ KEYSW\nD93 row6 Net-_D93-Pad2_ D\nKspaceb1 col5 Net-_D93-Pad2_ KEYSW\nD95 row6 Net-_D95-Pad2_ D\nKspacei1 col9 Net-_D95-Pad2_ KEYSW\nKspacea1 col5 Net-_D93-Pad2_ KEYSW\nKspaceh1 col9 Net-_D95-Pad2_ KEYSW\nKiso1u1 col2 Net-_D74-Pad2_ KEYSW\nD51 row3 Net-_D51-Pad2_ D\nK\\1 col15 Net-_D51-Pad2_ KEYSW\nU1 NC_01 NC_02 col18 col17 col16 col12 col9 col8 col7 col6 col11 col10 col4 NC_03 NC_04 NC_05 col5 col3 col2 col15 NC_06 col13 row1 row2 row3 col15 row5 row6 NC_07 NC_08 col1 TEENSY2.0\nKtilde2 col1 NC_09 KEYSW\nK10 col2 NC_10 KEYSW\nK13 col3 NC_11 KEYSW\nK14 col4 NC_12 KEYSW\nK15 col5 NC_13 KEYSW\nK16 col6 NC_14 KEYSW\nK17 col7 NC_15 KEYSW\nK18 col8 NC_16 KEYSW\nK19 col9 NC_17 KEYSW\nK20 col10 NC_18 KEYSW\nK21 col11 NC_19 KEYSW\nK-2 col12 NC_20 KEYSW\nK=2 col13 NC_21 KEYSW\nKdel1 col15 NC_22 KEYSW\nKbsa2 Net-_Kbsa1-Pad1_ NC_23 KEYSW\nKcaps2 col1 NC_24 KEYSW\na2 col2 NC_25 KEYSW\ns2 col3 NC_26 KEYSW\nd2 col4 NC_27 KEYSW\nf2 col5 NC_28 KEYSW\ng2 col6 NC_29 KEYSW\nh2 col7 NC_30 KEYSW\nj2 col8 NC_31 KEYSW\nk2 col9 NC_32 KEYSW\nl2 col10 NC_33 KEYSW\n;2 col11 NC_34 KEYSW\nK'2 col12 NC_35 KEYSW\nKenter2 col13 NC_36 KEYSW\nKenter3 col15 Net-_D18-Pad2_ KEYSW\nD18 col15 Net-_D18-Pad2_ D\n.end\n"
    },
    {
        "filename": "682.cir",
        "prompt": "Design a dual-rail power supply circuit providing +12V and -12V outputs, with input power connection via a 4-pin connector (J1) accepting -12V, GND, GND, and +12V. The +12V and -12V rails are further distributed through six 5-pin connectors (J2-J7) with an odd-even pin configuration. Include large electrolytic capacitors (6800uF) for smoothing on both the +12V and -12V rails (C1 and C2 respectively). Implement voltage limiting on both rails using diodes (D1 and D2) with 1K resistors (R1 and R2) connected to +12V and -12V respectively, before the diodes. Include four mounting holes (H1-H4) connected to ground.",
        "content": ".title KiCad schematic\nJ1 -12V GND GND +12V Conn_01x04\nJ2 +12V +12V GND GND GND GND GND GND -12V -12V Conn_02x05_Odd_Even\nJ3 +12V +12V GND GND GND GND GND GND -12V -12V Conn_02x05_Odd_Even\nJ4 +12V +12V GND GND GND GND GND GND -12V -12V Conn_02x05_Odd_Even\nJ5 +12V +12V GND GND GND GND GND GND -12V -12V Conn_02x05_Odd_Even\nJ6 +12V +12V GND GND GND GND GND GND -12V -12V Conn_02x05_Odd_Even\nC1 +12V GND 6800uF\nC2 GND -12V 6800uF\nR1 Net-_D1-Pad2_ +12V 1K\nR2 -12V Net-_D2-Pad1_ 1K\nD1 GND Net-_D1-Pad2_ +12V\nD2 Net-_D2-Pad1_ GND -12V\nH1 GND MountingHole_Pad\nH2 GND MountingHole_Pad\nH3 GND MountingHole_Pad\nH4 GND MountingHole_Pad\nJ7 +12V +12V GND GND GND GND GND GND -12V -12V Conn_02x05_Odd_Even\n.end\n"
    },
    {
        "filename": "1046.cir",
        "prompt": "Generate a simple 555 timer astable multivibrator circuit with two timing capacitors and a single resistor controlling the charging and discharging cycles, powered by a voltage source connected through a connector. Include a diode to indicate the output state with an LED. The 555 timer should be configured in standard astable mode with all necessary connections for oscillation.",
        "content": ".title KiCad schematic\nU1 NC_01 VCC Net-_D1-Pad2_ VCC Net-_C1-Pad1_ Net-_C2-Pad1_ Net-_C2-Pad1_ NC_02 LM555\nR2 Net-_D1-Pad1_ GND R\nR1 VCC Net-_C2-Pad1_ R\nC2 Net-_C2-Pad1_ GND CP\nC1 Net-_C1-Pad1_ GND CP\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nJ1 GND VCC Conn_01x02_Female\n.end\n"
    },
    {
        "filename": "900.cir",
        "prompt": "Design a dual \u00b115V power supply circuit featuring adjustable positive and negative voltage outputs using LM317 and LM337 voltage regulators. Include input filtering with capacitors (15u, 150n, 1500u) and output filtering with capacitors (3u3, 33n, 100u, 4u7, 47n, 470u, 10u). Implement current limiting and protection with diodes (1N5408, MRA4003T3G) and resistors (220, 240, 5k, 1Meg). Utilize NPN transistors (TIP120, TIP125) for additional regulation or switching. Include heatsinks for regulators and transistors. Provide test points for +15V, -15V, and key intermediate nodes. The circuit should have a common ground.",
        "content": ".title KiCad schematic\nR13 /+15V_aus Net-_C9-Pad1_ 240\nR14 Net-_C10-Pad2_ /-15V_aus 240\nC9 Net-_C9-Pad1_ /GND_aus 10u\nC10 /GND_aus Net-_C10-Pad2_ 10u\nHS3 Heatsink\nRV1 /GND_aus /GND_aus Net-_C9-Pad1_ 5k\nRV2 /GND_aus /GND_aus Net-_C10-Pad2_ 5k\nHS4 Heatsink\nD11 /+15V_aus /GND_aus 1N5408\nD12 /GND_aus /-15V_aus 1N5408\nD7 Net-_C19-Pad1_ /+15V_aus MRA4003T3G\nD8 /-15V_aus Net-_C20-Pad2_ MRA4003T3G\nTP13 /+15V_aus TestPoint\nTP14 /-15V_aus TestPoint\nU2 Net-_C10-Pad2_ Net-_C20-Pad2_ /-15V_aus LM337_TO220\nU1 Net-_C9-Pad1_ /+15V_aus Net-_C19-Pad1_ LM317_TO-220\nTP12 /GND_aus TestPoint\nD9 /+15V_aus Net-_C9-Pad1_ MRA4003T3G\nD10 Net-_C10-Pad2_ /-15V_aus MRA4003T3G\nR9 Net-_C1-Pad1_ /VDC+ 220\nHS1 Heatsink\nQ7 Net-_C1-Pad1_ /VDC+ Net-_C19-Pad1_ TIP120\nQ8 Net-_C14-Pad2_ /VDC- Net-_C20-Pad2_ TIP125\nR10 Net-_C14-Pad2_ /VDC- 220\nC3 Net-_C1-Pad1_ /GND_aus 47n\nC1 Net-_C1-Pad1_ /GND_aus 4u7\nC13 Net-_C1-Pad1_ /GND_aus 470u\nTP10 Net-_C19-Pad1_ TestPoint\nTP11 Net-_C20-Pad2_ TestPoint\nHS2 Heatsink\nC15 /+15V_aus /GND_aus 150n\nC11 /+15V_aus /GND_aus 15u\nC16 /GND_aus /-15V_aus 150n\nC12 /GND_aus /-15V_aus 15u\nC5 Net-_C19-Pad1_ /GND_aus 3u3\nC7 Net-_C19-Pad1_ /GND_aus 33n\nC19 Net-_C19-Pad1_ /GND_aus 100u\nC6 /GND_aus Net-_C20-Pad2_ 3u3\nC8 /GND_aus Net-_C20-Pad2_ 33n\nC20 /GND_aus Net-_C20-Pad2_ 100u\nR11 Net-_C1-Pad1_ /GND_aus 1Meg\nR12 /GND_aus Net-_C14-Pad2_ 1Meg\nC4 /GND_aus Net-_C14-Pad2_ 47n\nC2 /GND_aus Net-_C14-Pad2_ 4u7\nC14 /GND_aus Net-_C14-Pad2_ 470u\nC27 /+15V_aus /GND_aus 1500u\nC28 /GND_aus /-15V_aus 1500u\n.end\n"
    },
    {
        "filename": "1041.cir",
        "prompt": "Create a schematic for a multi-port Gigabit Ethernet switch featuring eight SGMII interfaces, each connected to a DP83867 PHY. The design includes multiple voltage rails (5V, 3.3V, 2.5V, 1.8V, and 1V) generated from a primary 5V supply using switching regulators (LTC3374 for 1V, and unspecified for 2.5V and 1.8V). Each PHY is powered by dedicated voltage rails (A1V0, A1V8, A2V5) filtered with 4.7uF and 0.47uF capacitors.  Each PHY interface includes differential signal pairs for transmit and receive (TX_P/N, RX_P/N) and a clock signal (CLK_25MHZ).  Each PHY has associated LED driver circuitry with current limiting resistors and N-channel MOSFETs (SSM6N58NU).  Power monitoring is implemented using INA226 current sensors on each voltage rail (1V, 2.5V, 1.8V) with shunt resistors (10m\u03a9 for 1V and 2.5V, unspecified for 1.8V).  A temperature sensor (SI7050) is included.  The design incorporates a 3.3V LDO regulator (MCP1703T-3302E) and decoupling capacitors throughout.  Include connectors for the Ethernet ports (STEWART_SS_74500_024) and a general-purpose connector (CONN_LATENTRED_LINECARD_DEVICE). Include a crystal oscillator (DSC6101CI2A-025.0000) and a clock buffer (5PB1108CMG) for the 25MHz clock signal. Include shielding capacitors (10nF, 2kV) connected to PHYs shield pins. Include pull-up resistors (10k) on enable pins (1V0_EN, 1V8_EN, 2V5_EN). Include current limiting resistors on RX_CTRL lines.",
        "content": ".title KiCad schematic\nJ1 /5V0 /5V0 /5V0 /5V0 /GND /GND /GND /GND /PSU_PGOOD /1V0_EN /2V5_EN /1V8_EN /I2C_SCL /I2C_SDA /JTAG_TDI /MGMT_MDC /JTAG_TCK /MGMT_MDIO /JTAG_TMS /JTAG_TDO /PHY_RST_N /SGMII6_RX_N /PHYs/SGMII0_TX_P /SGMII6_RX_P /PHYs/SGMII0_TX_N /PHYs/SGMII6_TX_N /SGMII0_RX_P /PHYs/SGMII6_TX_P /SGMII0_RX_N /PHYs/SGMII7_TX_P /SGMII1_RX_N /PHYs/SGMII7_TX_N /SGMII1_RX_P /SGMII7_RX_P /PHYs/SGMII1_TX_N /SGMII7_RX_N /PHYs/SGMII1_TX_P /SGMII4_RX_N /PHYs/SGMII2_TX_P /SGMII4_RX_P /PHYs/SGMII2_TX_N /PHYs/SGMII4_TX_N /SGMII2_RX_P /PHYs/SGMII4_TX_P /SGMII2_RX_N /PHYs/SGMII5_TX_P /SGMII3_RX_N /PHYs/SGMII5_TX_N /SGMII3_RX_P /SGMII5_RX_P /PHYs/SGMII3_TX_N /SGMII5_RX_N /PHYs/SGMII3_TX_P /GND CONN_LATENTRED_LINECARD_DEVICE\nR155 /3V3 /I2C_SDA 4.7k\nR156 /3V3 /I2C_SCL 4.7k\nMH1 NC_01 HOLE_4_40\nMH2 NC_02 HOLE_4_40\nMH3 NC_03 HOLE_4_40\nMH4 NC_04 HOLE_4_40\nR159 /GND /PHY_RST_N 1K\nU2 /Power Supply/1V0_FB /5V0 /Power Supply/1V0_SW /Power Supply/1V0_SW /5V0 /5V0 /5V0 /5V0 /Power Supply/1V0_SW NC_05 NC_06 NC_07 /GND /GND /PSU_PGOOD /GND /5V0 /GND /2V5_EN Net-_R11-Pad2_ /5V0 /Power Supply/2V5_SW /Power Supply/2V5_SW /5V0 /5V0 Net-_R12-Pad2_ /5V0 /Power Supply/1V8_SW /Power Supply/1V8_SW /5V0 /5V0 /GND /1V8_EN /5V0 /5V0 /Power Supply/SMPS_TEMP /GND /1V0_EN /GND LTC3374-QFN\nL1 /Power Supply/1V0_DECOUPLE /Power Supply/1V0_SW NR6028T2R2N\nU4 /GND /GND /3V3 /3V3 /GND /Power Supply/SMPS_TEMP /I2C_SCL /I2C_SDA /GND LTC2451\nR13 /3V3 /PSU_PGOOD 4.7k\nL2 /Power Supply/2V5_DECOUPLE /Power Supply/2V5_SW NR6028T2R2N\nL3 /Power Supply/1V8_DECOUPLE /Power Supply/1V8_SW NR6028T2R2N\nU1 /3V3 /GND /5V0 /GND MCP1703T-3302E\nC5 /3V3 /GND 0.47 uF\nU3 /I2C_SDA /GND /3V3 /I2C_SCL SI7050\nC6 /3V3 /GND 0.47 uF\nU7 /GND /3V3 NC_08 /I2C_SDA /I2C_SCL /3V3 /GND /PHYs/1V0 Net-_C3-Pad2_ Net-_C3-Pad1_ INA226\nR7 /Power Supply/1V0_SHUNT_LO /PHYs/1V0 /Power Supply/1V0_SHUNT_HI /Power Supply/1V0_DECOUPLE 10m\nR8 /Power Supply/2V5_SHUNT_LO /PHYs/2V5 /Power Supply/2V5_SHUNT_HI /Power Supply/2V5_DECOUPLE 10m\nR9 /Power Supply/1V8_SHUNT_LO /PHYs/1V8 /Power Supply/1V8_SHUNT_HI /Power Supply/1V8_DECOUPLE 10m\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 0.47 uF\nU6 /GND /I2C_SDA NC_09 /I2C_SDA /I2C_SCL /3V3 /GND /PHYs/1V8 Net-_C2-Pad2_ Net-_C2-Pad1_ INA226\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 0.47 uF\nU5 /GND /I2C_SCL NC_10 /I2C_SDA /I2C_SCL /3V3 /GND /PHYs/2V5 Net-_C1-Pad2_ Net-_C1-Pad1_ INA226\nR14 /Power Supply/2V5_SHUNT_HI Net-_C1-Pad1_ 2\nR15 /Power Supply/2V5_SHUNT_LO Net-_C1-Pad2_ 2\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.47 uF\nC9 /3V3 /GND 4.7 uF\nC7 /3V3 /GND 0.47 uF\nC10 /3V3 /GND 0.47 uF\nC11 /3V3 /GND 0.47 uF\nR16 /Power Supply/1V8_SHUNT_HI Net-_C2-Pad1_ 2\nR17 /Power Supply/1V8_SHUNT_LO Net-_C2-Pad2_ 2\nR18 /Power Supply/1V0_SHUNT_HI Net-_C3-Pad1_ 2\nR19 /Power Supply/1V0_SHUNT_LO Net-_C3-Pad2_ 2\nR4 /Power Supply/1V0_FB /Power Supply/1V0_SENSE 255k\nR10 /GND /Power Supply/1V0_FB 1.02M\nR1 /Power Supply/1V0_SENSE /PHYs/1V0 0\nR5 Net-_R11-Pad2_ /Power Supply/2V5_SENSE 1.02M\nR11 /GND Net-_R11-Pad2_ 475k\nR2 /Power Supply/2V5_SENSE /PHYs/2V5 0\nR6 Net-_R12-Pad2_ /Power Supply/1V8_SENSE 806k\nR12 /GND Net-_R12-Pad2_ 649k\nR3 /Power Supply/1V8_SENSE /PHYs/1V8 0\nC33 /5V0 /GND 47 uF\nC36 /5V0 /GND 47 uF\nC38 /5V0 /GND 47 uF\nC41 /5V0 /GND 0.47 uF\nC43 /5V0 /GND 4.7 uF\nC34 /Power Supply/1V8_DECOUPLE /GND 47 uF\nC39 /Power Supply/2V5_DECOUPLE /GND 47 uF\nC35 /5V0 /GND 4.7 uF\nC37 /3V3 /GND 4.7 uF\nC40 /3V3 /GND 0.47 uF\nC42 /Power Supply/2V5_DECOUPLE /GND 47 uF\nC44 /Power Supply/1V0_DECOUPLE /GND 47 uF\nC45 /Power Supply/1V0_DECOUPLE /GND 47 uF\nR152 /GND /1V0_EN 10K\nR153 /GND /1V8_EN 10K\nR154 /GND /2V5_EN 10K\nU8 /PHYs/ETH0_A_P /PHYs/ETH0_A_N /PHYs/A2V5_1 /PHYs/ETH0_B_P /PHYs/ETH0_B_N /PHYs/A1V0_1 /PHYs/ETH0_C_P /PHYs/ETH0_C_N /PHYs/A2V5_1 /PHYs/ETH0_D_P /PHYs/ETH0_D_N Net-_R20-Pad2_ /PHYs/A1V8_1 NC_11 /PHYs/CLK_25MHZ_0 /MGMT_MDC /MGMT_MDIO NC_12 /PHYs/1V8 /JTAG_TCK /PHYs/JTAG_TDO_0 /JTAG_TMS /JTAG_TDI /PHYs/A1V0_1 NC_13 NC_14 /PHYs/SGMII0_TX_C_P /PHYs/SGMII0_TX_C_N NC_15 /PHYs/1V8 /PHYs/A1V0_1 NC_16 NC_17 NC_18 /PHYs/SGMII0_RX_C_P /PHYs/SGMII0_RX_C_N NC_19 /PHYs/RX_CTRL_0 NC_20 NC_21 /PHYs/1V8 /PHYs/A1V0_1 /PHY_RST_N Net-_R21-Pad2_ NC_22 /PHYs/LED_1_0 /PHYs/LED_0_0 /PHYs/A1V8_1 /GND DP83867\nR20 /GND Net-_R20-Pad2_ 11K\nR21 /PHYs/1V8 Net-_R21-Pad2_ 10k\nC12 /PHYs/SGMII0_TX_C_P /PHYs/SGMII0_TX_P 0.1 uF\nC13 /PHYs/SGMII0_TX_C_N /PHYs/SGMII0_TX_N 0.1 uF\nC14 /PHYs/SGMII0_RX_C_P /SGMII0_RX_P 0.1 uF\nC15 /PHYs/SGMII0_RX_C_N /SGMII0_RX_N 0.1 uF\nC21 /PHYs/A2V5_1 /GND 4.7 uF\nC25 /PHYs/A2V5_1 /GND 0.47 uF\nC28 /PHYs/A2V5_1 /GND 0.47 uF\nC22 /PHYs/A1V8_1 /GND 4.7 uF\nC26 /PHYs/A1V8_1 /GND 0.47 uF\nC29 /PHYs/A1V8_1 /GND 0.47 uF\nC23 /PHYs/A1V0_1 /GND 4.7 uF\nC27 /PHYs/A1V0_1 /GND 0.47 uF\nC30 /PHYs/A1V0_1 /GND 0.47 uF\nC31 /PHYs/A1V0_1 /GND 0.47 uF\nC32 /PHYs/A1V0_1 /GND 0.47 uF\nC16 /PHYs/1V8 /GND 0.47 uF\nC20 /PHYs/1V8 /GND 0.47 uF\nC24 /PHYs/1V8 /GND 0.47 uF\nR28 /PHYs/1V8 /MGMT_MDIO 2.0K\nR22 /PHYs/RX_CTRL_0 /PHYs/1V8 5.76K\nR23 /GND /PHYs/RX_CTRL_0 2.49K\nQ1 Net-_Q1-PadD1_ Net-_Q1-PadD2_ /PHYs/LED_1_0 /PHYs/LED_0_0 /GND /GND SSM6N58NU\nR24 /PHYs/LED1_0_N Net-_Q1-PadD1_ 470\nR27 /PHYs/LED0_0_N Net-_Q1-PadD2_ 470\nR25 /PHYs/1V8 /PHYs/LED_0_0 10K\nR26 /PHYs/LED_0_0 /GND 2.49K\nL7 Net-_L7-Pad1_ /PHYs/ETH0_AM_P /PHYs/ETH0_AM_N Net-_L7-Pad4_ /PHYs/ETH0_BM_N /PHYs/ETH0_BM_P Net-_L7-Pad7_ /PHYs/ETH0_CM_P /PHYs/ETH0_CM_N Net-_L7-Pad10_ /PHYs/ETH0_DM_N /PHYs/ETH0_DM_P /PHYs/ETH0_D_N /PHYs/ETH0_D_P Net-_C46-Pad2_ /PHYs/ETH0_C_N /PHYs/ETH0_C_P Net-_C47-Pad2_ /PHYs/ETH0_B_N /PHYs/ETH0_B_P Net-_C48-Pad2_ /PHYs/ETH0_A_N /PHYs/ETH0_A_P Net-_C49-Pad2_ BOURNS_PT6120EL\nC49 /GND Net-_C49-Pad2_ 0.1 uF\nC48 /GND Net-_C48-Pad2_ 0.1 uF\nC47 /GND Net-_C47-Pad2_ 0.1 uF\nC46 /GND Net-_C46-Pad2_ 0.1 uF\nR29 Net-_C50-Pad2_ Net-_L7-Pad1_ 75\nR30 Net-_C50-Pad2_ Net-_L7-Pad4_ 75\nR31 Net-_C50-Pad2_ Net-_L7-Pad7_ 75\nR32 Net-_C50-Pad2_ Net-_L7-Pad10_ 75\nC50 /PHYs/SHIELD Net-_C50-Pad2_ 10 nF 2 kV\nJ2 /PHYs/ETH0_AM_P /PHYs/ETH0_AM_N /PHYs/ETH0_BM_P /PHYs/ETH0_CM_P /PHYs/ETH0_CM_N /PHYs/ETH0_BM_N /PHYs/ETH0_DM_P /PHYs/ETH0_DM_N /PHYs/3V3 /PHYs/LED0_0_N /PHYs/3V3 /PHYs/LED1_0_N /PHYs/ETH1_AM_P /PHYs/ETH1_AM_N /PHYs/ETH1_BM_P /PHYs/ETH1_CM_P /PHYs/ETH1_CM_N /PHYs/ETH1_BM_N /PHYs/ETH1_DM_P /PHYs/ETH1_DM_N /PHYs/3V3 /PHYs/LED0_1_N /PHYs/3V3 /PHYs/LED1_1_N /PHYs/ETH2_AM_P /PHYs/ETH2_AM_N /PHYs/ETH2_BM_P /PHYs/ETH2_CM_P /PHYs/ETH2_CM_N /PHYs/ETH2_BM_N /PHYs/ETH2_DM_P /PHYs/ETH2_DM_N /PHYs/3V3 /PHYs/LED0_2_N /PHYs/3V3 /PHYs/LED1_2_N /PHYs/ETH3_AM_P /PHYs/ETH3_AM_N /PHYs/ETH3_BM_P /PHYs/ETH3_CM_P /PHYs/ETH3_CM_N /PHYs/ETH3_BM_N /PHYs/ETH3_DM_P /PHYs/ETH3_DM_N /PHYs/3V3 /PHYs/LED0_3_N /PHYs/3V3 /PHYs/LED1_3_N /PHYs/ETH4_AM_P /PHYs/ETH4_AM_N /PHYs/ETH4_BM_P /PHYs/ETH4_CM_P /PHYs/ETH4_CM_N /PHYs/ETH4_BM_N /PHYs/ETH4_DM_P /PHYs/ETH4_DM_N /PHYs/3V3 /PHYs/LED0_4_N /PHYs/3V3 /PHYs/LED1_4_N /PHYs/ETH5_AM_P /PHYs/ETH5_AM_N /PHYs/ETH5_BM_P /PHYs/ETH5_CM_P /PHYs/ETH5_CM_N /PHYs/ETH5_BM_N /PHYs/ETH5_DM_P /PHYs/ETH5_DM_N /PHYs/3V3 /PHYs/LED0_5_N /PHYs/3V3 /PHYs/LED1_5_N /PHYs/ETH6_AM_P /PHYs/ETH6_AM_N /PHYs/ETH6_BM_P /PHYs/ETH6_CM_P /PHYs/ETH6_CM_N /PHYs/ETH6_BM_N /PHYs/ETH6_DM_P /PHYs/ETH6_DM_N /PHYs/3V3 /PHYs/LED0_6_N /PHYs/3V3 /PHYs/LED1_6_N /PHYs/ETH7_AM_P /PHYs/ETH7_AM_N /PHYs/ETH7_BM_P /PHYs/ETH7_CM_P /PHYs/ETH7_CM_N /PHYs/ETH7_BM_N /PHYs/ETH7_DM_P /PHYs/ETH7_DM_N /PHYs/3V3 /PHYs/LED0_7_N /PHYs/3V3 /PHYs/LED1_7_N /PHYs/SHIELD STEWART_SS_74500_024\nU9 /PHYs/ETH1_A_P /PHYs/ETH1_A_N /PHYs/A2V5_1 /PHYs/ETH1_B_P /PHYs/ETH1_B_N /PHYs/A1V0_1 /PHYs/ETH1_C_P /PHYs/ETH1_C_N /PHYs/A2V5_1 /PHYs/ETH1_D_P /PHYs/ETH1_D_N Net-_R33-Pad2_ /PHYs/A1V8_1 NC_23 /PHYs/CLK_25MHZ_1 /MGMT_MDC /MGMT_MDIO NC_24 /PHYs/1V8 /JTAG_TCK /PHYs/JTAG_TDO_1 /JTAG_TMS /PHYs/JTAG_TDO_0 /PHYs/A1V0_1 NC_25 NC_26 /PHYs/SGMII1_TX_C_P /PHYs/SGMII1_TX_C_N NC_27 /PHYs/1V8 /PHYs/A1V0_1 NC_28 /PHYs/RX_D0_1 NC_29 /PHYs/SGMII1_RX_C_P /PHYs/SGMII1_RX_C_N NC_30 /PHYs/RX_CTRL_1 NC_31 NC_32 /PHYs/1V8 /PHYs/A1V0_1 /PHY_RST_N Net-_R34-Pad2_ NC_33 /PHYs/LED_1_1 /PHYs/LED_0_1 /PHYs/A1V8_1 /GND DP83867\nL8 /PHYs/A2V5_1 /PHYs/2V5 600R\nL10 /PHYs/A1V0_1 /PHYs/1V0 600R\nL9 /PHYs/A1V8_1 /PHYs/1V8 600R\nR33 /GND Net-_R33-Pad2_ 11K\nR34 /PHYs/1V8 Net-_R34-Pad2_ 10k\nC51 /PHYs/SGMII1_TX_C_P /PHYs/SGMII1_TX_P 0.1 uF\nC52 /PHYs/SGMII1_TX_C_N /PHYs/SGMII1_TX_N 0.1 uF\nC53 /PHYs/SGMII1_RX_C_P /SGMII1_RX_P 0.1 uF\nC54 /PHYs/SGMII1_RX_C_N /SGMII1_RX_N 0.1 uF\nC64 /PHYs/2V5 /GND 4.7 uF\nC78 /PHYs/A2V5_1 /GND 4.7 uF\nC93 /PHYs/A2V5_1 /GND 0.47 uF\nC105 /PHYs/A2V5_1 /GND 0.47 uF\nC65 /PHYs/1V8 /GND 4.7 uF\nC79 /PHYs/A1V8_1 /GND 4.7 uF\nC94 /PHYs/A1V8_1 /GND 0.47 uF\nC106 /PHYs/A1V8_1 /GND 0.47 uF\nC66 /PHYs/1V0 /GND 4.7 uF\nC80 /PHYs/A1V0_1 /GND 4.7 uF\nC95 /PHYs/A1V0_1 /GND 0.47 uF\nC107 /PHYs/A1V0_1 /GND 0.47 uF\nC117 /PHYs/A1V0_1 /GND 0.47 uF\nC123 /PHYs/A1V0_1 /GND 0.47 uF\nC63 /PHYs/1V8 /GND 0.47 uF\nC75 /PHYs/1V8 /GND 0.47 uF\nC87 /PHYs/1V8 /GND 0.47 uF\nR39 /PHYs/RX_CTRL_1 /PHYs/1V8 5.76K\nR45 /GND /PHYs/RX_CTRL_1 2.49K\nQ2 Net-_Q2-PadD1_ Net-_Q2-PadD2_ /PHYs/LED_1_1 /PHYs/LED_0_1 /GND /GND SSM6N58NU\nR57 /PHYs/LED1_1_N Net-_Q2-PadD1_ 470\nQ3 Net-_Q3-PadD1_ Net-_Q3-PadD2_ /PHYs/LED_1_2 /PHYs/LED_0_2 /GND /GND SSM6N58NU\nR71 /PHYs/LED0_1_N Net-_Q2-PadD2_ 470\nR65 /PHYs/1V8 /PHYs/LED_0_1 10K\nR66 /PHYs/LED_0_1 /GND 2.49K\nL17 Net-_L17-Pad1_ /PHYs/ETH1_AM_P /PHYs/ETH1_AM_N Net-_L17-Pad4_ /PHYs/ETH1_BM_N /PHYs/ETH1_BM_P Net-_L17-Pad7_ /PHYs/ETH1_CM_P /PHYs/ETH1_CM_N Net-_L17-Pad10_ /PHYs/ETH1_DM_N /PHYs/ETH1_DM_P /PHYs/ETH1_D_N /PHYs/ETH1_D_P Net-_C90-Pad2_ /PHYs/ETH1_C_N /PHYs/ETH1_C_P Net-_C102-Pad2_ /PHYs/ETH1_B_N /PHYs/ETH1_B_P Net-_C114-Pad2_ /PHYs/ETH1_A_N /PHYs/ETH1_A_P Net-_C120-Pad2_ BOURNS_PT6120EL\nC120 /GND Net-_C120-Pad2_ 0.1 uF\nC114 /GND Net-_C114-Pad2_ 0.1 uF\nC102 /GND Net-_C102-Pad2_ 0.1 uF\nC90 /GND Net-_C90-Pad2_ 0.1 uF\nR50 Net-_C126-Pad2_ Net-_L17-Pad1_ 75\nR53 Net-_C126-Pad2_ Net-_L17-Pad4_ 75\nR56 Net-_C126-Pad2_ Net-_L17-Pad7_ 75\nR62 Net-_C126-Pad2_ Net-_L17-Pad10_ 75\nC126 /PHYs/SHIELD Net-_C126-Pad2_ 10 nF 2 kV\nR40 /PHYs/RX_D0_1 /PHYs/1V8 10K\nR46 /GND /PHYs/RX_D0_1 2.49K\nU10 /PHYs/ETH2_A_P /PHYs/ETH2_A_N /PHYs/A2V5_3 /PHYs/ETH2_B_P /PHYs/ETH2_B_N /PHYs/A1V0_3 /PHYs/ETH2_C_P /PHYs/ETH2_C_N /PHYs/A2V5_3 /PHYs/ETH2_D_P /PHYs/ETH2_D_N Net-_R35-Pad2_ /PHYs/A1V8_3 NC_34 /PHYs/CLK_25MHZ_2 /MGMT_MDC /MGMT_MDIO NC_35 /PHYs/1V8 /JTAG_TCK /PHYs/JTAG_TDO_2 /JTAG_TMS /PHYs/JTAG_TDO_1 /PHYs/A1V0_3 NC_36 NC_37 /PHYs/SGMII2_TX_C_P /PHYs/SGMII2_TX_C_N NC_38 /PHYs/1V8 /PHYs/A1V0_3 NC_39 /PHYs/RX_D0_2 NC_40 /PHYs/SGMII2_RX_C_P /PHYs/SGMII2_RX_C_N NC_41 /PHYs/RX_CTRL_2 NC_42 NC_43 /PHYs/1V8 /PHYs/A1V0_3 /PHY_RST_N Net-_R36-Pad2_ NC_44 /PHYs/LED_1_2 /PHYs/LED_0_2 /PHYs/A1V8_3 /GND DP83867\nR35 /GND Net-_R35-Pad2_ 11K\nR36 /PHYs/1V8 Net-_R36-Pad2_ 10k\nC55 /PHYs/SGMII2_TX_C_P /PHYs/SGMII2_TX_P 0.1 uF\nC56 /PHYs/SGMII2_TX_C_N /PHYs/SGMII2_TX_N 0.1 uF\nC57 /PHYs/SGMII2_RX_C_P /SGMII2_RX_P 0.1 uF\nC58 /PHYs/SGMII2_RX_C_N /SGMII2_RX_N 0.1 uF\nC81 /PHYs/A2V5_3 /GND 4.7 uF\nC96 /PHYs/A2V5_3 /GND 0.47 uF\nC108 /PHYs/A2V5_3 /GND 0.47 uF\nC82 /PHYs/A1V8_3 /GND 4.7 uF\nC97 /PHYs/A1V8_3 /GND 0.47 uF\nC109 /PHYs/A1V8_3 /GND 0.47 uF\nC83 /PHYs/A1V0_3 /GND 4.7 uF\nC98 /PHYs/A1V0_3 /GND 0.47 uF\nC110 /PHYs/A1V0_3 /GND 0.47 uF\nC118 /PHYs/A1V0_3 /GND 0.47 uF\nC124 /PHYs/A1V0_3 /GND 0.47 uF\nC67 /PHYs/1V8 /GND 0.47 uF\nC76 /PHYs/1V8 /GND 0.47 uF\nC88 /PHYs/1V8 /GND 0.47 uF\nR41 /PHYs/RX_CTRL_2 /PHYs/1V8 5.76K\nR47 /GND /PHYs/RX_CTRL_2 2.49K\nR59 /PHYs/LED1_2_N Net-_Q3-PadD1_ 470\nQ4 Net-_Q4-PadD1_ Net-_Q4-PadD2_ /PHYs/LED_1_3 /PHYs/LED_0_3 /GND /GND SSM6N58NU\nR72 /PHYs/LED0_2_N Net-_Q3-PadD2_ 470\nR67 /PHYs/1V8 /PHYs/LED_0_2 10K\nR68 /PHYs/LED_0_2 /GND 2.49K\nL18 Net-_L18-Pad1_ /PHYs/ETH2_AM_P /PHYs/ETH2_AM_N Net-_L18-Pad4_ /PHYs/ETH2_BM_N /PHYs/ETH2_BM_P Net-_L18-Pad7_ /PHYs/ETH2_CM_P /PHYs/ETH2_CM_N Net-_L18-Pad10_ /PHYs/ETH2_DM_N /PHYs/ETH2_DM_P /PHYs/ETH2_D_N /PHYs/ETH2_D_P Net-_C91-Pad2_ /PHYs/ETH2_C_N /PHYs/ETH2_C_P Net-_C103-Pad2_ /PHYs/ETH2_B_N /PHYs/ETH2_B_P Net-_C115-Pad2_ /PHYs/ETH2_A_N /PHYs/ETH2_A_P Net-_C121-Pad2_ BOURNS_PT6120EL\nC121 /GND Net-_C121-Pad2_ 0.1 uF\nC115 /GND Net-_C115-Pad2_ 0.1 uF\nC103 /GND Net-_C103-Pad2_ 0.1 uF\nC91 /GND Net-_C91-Pad2_ 0.1 uF\nR51 Net-_C127-Pad2_ Net-_L18-Pad1_ 75\nR54 Net-_C127-Pad2_ Net-_L18-Pad4_ 75\nR58 Net-_C127-Pad2_ Net-_L18-Pad7_ 75\nR63 Net-_C127-Pad2_ Net-_L18-Pad10_ 75\nC127 /PHYs/SHIELD Net-_C127-Pad2_ 10 nF 2 kV\nR42 /PHYs/RX_D0_2 /PHYs/1V8 5.76k\nR48 /GND /PHYs/RX_D0_2 2.49K\nU11 /PHYs/ETH3_A_P /PHYs/ETH3_A_N /PHYs/A2V5_3 /PHYs/ETH3_B_P /PHYs/ETH3_B_N /PHYs/A1V0_3 /PHYs/ETH3_C_P /PHYs/ETH3_C_N /PHYs/A2V5_3 /PHYs/ETH3_D_P /PHYs/ETH3_D_N Net-_R37-Pad2_ /PHYs/A1V8_3 NC_45 /PHYs/CLK_25MHZ_3 /MGMT_MDC /MGMT_MDIO NC_46 /PHYs/1V8 /JTAG_TCK /PHYs/JTAG_TDO_3 /JTAG_TMS /PHYs/JTAG_TDO_2 /PHYs/A1V0_3 NC_47 NC_48 /PHYs/SGMII3_TX_C_P /PHYs/SGMII3_TX_C_N NC_49 /PHYs/1V8 /PHYs/A1V0_3 NC_50 /PHYs/RX_D0_3 NC_51 /PHYs/SGMII3_RX_C_P /PHYs/SGMII3_RX_C_N NC_52 /PHYs/RX_CTRL_3 NC_53 NC_54 /PHYs/1V8 /PHYs/A1V0_3 /PHY_RST_N Net-_R38-Pad2_ NC_55 /PHYs/LED_1_3 /PHYs/LED_0_3 /PHYs/A1V8_3 /GND DP83867\nL14 /PHYs/A2V5_3 /PHYs/2V5 600R\nL16 /PHYs/A1V0_3 /PHYs/1V0 600R\nL15 /PHYs/A1V8_3 /PHYs/1V8 600R\nR37 /GND Net-_R37-Pad2_ 11K\nR38 /PHYs/1V8 Net-_R38-Pad2_ 10k\nC59 /PHYs/SGMII3_TX_C_P /PHYs/SGMII3_TX_P 0.1 uF\nC60 /PHYs/SGMII3_TX_C_N /PHYs/SGMII3_TX_N 0.1 uF\nC61 /PHYs/SGMII3_RX_C_P /SGMII3_RX_P 0.1 uF\nC62 /PHYs/SGMII3_RX_C_N /SGMII3_RX_N 0.1 uF\nC72 /PHYs/2V5 /GND 4.7 uF\nC84 /PHYs/A2V5_3 /GND 4.7 uF\nC99 /PHYs/A2V5_3 /GND 0.47 uF\nC111 /PHYs/A2V5_3 /GND 0.47 uF\nC73 /PHYs/1V8 /GND 4.7 uF\nC85 /PHYs/A1V8_3 /GND 4.7 uF\nC100 /PHYs/A1V8_3 /GND 0.47 uF\nC112 /PHYs/A1V8_3 /GND 0.47 uF\nC74 /PHYs/1V0 /GND 4.7 uF\nC86 /PHYs/A1V0_3 /GND 4.7 uF\nC101 /PHYs/A1V0_3 /GND 0.47 uF\nC113 /PHYs/A1V0_3 /GND 0.47 uF\nC119 /PHYs/A1V0_3 /GND 0.47 uF\nC125 /PHYs/A1V0_3 /GND 0.47 uF\nC71 /PHYs/1V8 /GND 0.47 uF\nC77 /PHYs/1V8 /GND 0.47 uF\nC89 /PHYs/1V8 /GND 0.47 uF\nR43 /PHYs/RX_CTRL_3 /PHYs/1V8 5.76K\nR49 /GND /PHYs/RX_CTRL_3 2.49K\nR61 /PHYs/LED1_3_N Net-_Q4-PadD1_ 470\nR73 /PHYs/LED0_3_N Net-_Q4-PadD2_ 470\nR69 /PHYs/1V8 /PHYs/LED_0_3 10K\nR70 /PHYs/LED_0_3 /GND 2.49K\nL19 Net-_L19-Pad1_ /PHYs/ETH3_AM_P /PHYs/ETH3_AM_N Net-_L19-Pad4_ /PHYs/ETH3_BM_N /PHYs/ETH3_BM_P Net-_L19-Pad7_ /PHYs/ETH3_CM_P /PHYs/ETH3_CM_N Net-_L19-Pad10_ /PHYs/ETH3_DM_N /PHYs/ETH3_DM_P /PHYs/ETH3_D_N /PHYs/ETH3_D_P Net-_C92-Pad2_ /PHYs/ETH3_C_N /PHYs/ETH3_C_P Net-_C104-Pad2_ /PHYs/ETH3_B_N /PHYs/ETH3_B_P Net-_C116-Pad2_ /PHYs/ETH3_A_N /PHYs/ETH3_A_P Net-_C122-Pad2_ BOURNS_PT6120EL\nC122 /GND Net-_C122-Pad2_ 0.1 uF\nC116 /GND Net-_C116-Pad2_ 0.1 uF\nC104 /GND Net-_C104-Pad2_ 0.1 uF\nC92 /GND Net-_C92-Pad2_ 0.1 uF\nR52 Net-_C128-Pad2_ Net-_L19-Pad1_ 75\nR55 Net-_C128-Pad2_ Net-_L19-Pad4_ 75\nR60 Net-_C128-Pad2_ Net-_L19-Pad7_ 75\nR64 Net-_C128-Pad2_ Net-_L19-Pad10_ 75\nC128 /PHYs/SHIELD Net-_C128-Pad2_ 10 nF 2 kV\nR44 /PHYs/RX_D0_3 /PHYs/1V8 2.49K\nU12 /PHYs/ETH4_A_P /PHYs/ETH4_A_N /PHYs/A2V5_5 /PHYs/ETH4_B_P /PHYs/ETH4_B_N /PHYs/A1V0_5 /PHYs/ETH4_C_P /PHYs/ETH4_C_N /PHYs/A2V5_5 /PHYs/ETH4_D_P /PHYs/ETH4_D_N Net-_R74-Pad2_ /PHYs/A1V8_5 NC_56 /PHYs/CLK_25MHZ_4 /MGMT_MDC /MGMT_MDIO NC_57 /PHYs/1V8 /JTAG_TCK /PHYs/JTAG_TDO_4 /JTAG_TMS /PHYs/JTAG_TDO_3 /PHYs/A1V0_5 NC_58 NC_59 /PHYs/SGMII4_TX_C_P /PHYs/SGMII4_TX_C_N NC_60 /PHYs/1V8 /PHYs/A1V0_5 NC_61 NC_62 NC_63 /PHYs/SGMII4_RX_C_P /PHYs/SGMII4_RX_C_N NC_64 /PHYs/RX_CTRL_4 NC_65 NC_66 /PHYs/1V8 /PHYs/A1V0_5 /PHY_RST_N Net-_R75-Pad2_ NC_67 /PHYs/LED_1_4 /PHYs/LED_0_4 /PHYs/A1V8_5 /GND DP83867\nR74 /GND Net-_R74-Pad2_ 11K\nR75 /PHYs/1V8 Net-_R75-Pad2_ 10k\nC129 /PHYs/SGMII4_TX_C_P /PHYs/SGMII4_TX_P 0.1 uF\nC130 /PHYs/SGMII4_TX_C_N /PHYs/SGMII4_TX_N 0.1 uF\nC131 /PHYs/SGMII4_RX_C_P /SGMII4_RX_P 0.1 uF\nC132 /PHYs/SGMII4_RX_C_N /SGMII4_RX_N 0.1 uF\nC165 /PHYs/A2V5_5 /GND 4.7 uF\nC185 /PHYs/A2V5_5 /GND 0.47 uF\nC201 /PHYs/A2V5_5 /GND 0.47 uF\nC166 /PHYs/A1V8_5 /GND 4.7 uF\nC186 /PHYs/A1V8_5 /GND 0.47 uF\nC202 /PHYs/A1V8_5 /GND 0.47 uF\nC167 /PHYs/A1V0_5 /GND 4.7 uF\nC187 /PHYs/A1V0_5 /GND 0.47 uF\nC203 /PHYs/A1V0_5 /GND 0.47 uF\nC217 /PHYs/A1V0_5 /GND 0.47 uF\nC225 /PHYs/A1V0_5 /GND 0.47 uF\nC145 /PHYs/1V8 /GND 0.47 uF\nC161 /PHYs/1V8 /GND 0.47 uF\nC177 /PHYs/1V8 /GND 0.47 uF\nR82 /PHYs/RX_CTRL_4 /PHYs/1V8 5.76K\nR97 /GND /PHYs/RX_CTRL_4 2.49K\nQ5 Net-_Q5-PadD1_ Net-_Q5-PadD2_ /PHYs/LED_1_4 /PHYs/LED_0_4 /GND /GND SSM6N58NU\nR120 /PHYs/LED1_4_N Net-_Q5-PadD1_ 470\nQ7 Net-_Q7-PadD1_ Net-_Q7-PadD2_ /PHYs/LED_1_5 /PHYs/LED_0_5 /GND /GND SSM6N58NU\nR139 /PHYs/LED0_4_N Net-_Q5-PadD2_ 470\nR131 /PHYs/1V8 /PHYs/LED_0_4 10K\nR132 /PHYs/LED_0_4 /GND 2.49K\nL32 Net-_L32-Pad1_ /PHYs/ETH4_AM_P /PHYs/ETH4_AM_N Net-_L32-Pad4_ /PHYs/ETH4_BM_N /PHYs/ETH4_BM_P Net-_L32-Pad7_ /PHYs/ETH4_CM_P /PHYs/ETH4_CM_N Net-_L32-Pad10_ /PHYs/ETH4_DM_N /PHYs/ETH4_DM_P /PHYs/ETH4_D_N /PHYs/ETH4_D_P Net-_C181-Pad2_ /PHYs/ETH4_C_N /PHYs/ETH4_C_P Net-_C197-Pad2_ /PHYs/ETH4_B_N /PHYs/ETH4_B_P Net-_C213-Pad2_ /PHYs/ETH4_A_N /PHYs/ETH4_A_P Net-_C221-Pad2_ BOURNS_PT6120EL\nC221 /GND Net-_C221-Pad2_ 0.1 uF\nC213 /GND Net-_C213-Pad2_ 0.1 uF\nC197 /GND Net-_C197-Pad2_ 0.1 uF\nC181 /GND Net-_C181-Pad2_ 0.1 uF\nR111 Net-_C229-Pad2_ Net-_L32-Pad1_ 75\nR115 Net-_C229-Pad2_ Net-_L32-Pad4_ 75\nR119 Net-_C229-Pad2_ Net-_L32-Pad7_ 75\nR127 Net-_C229-Pad2_ Net-_L32-Pad10_ 75\nC229 /PHYs/SHIELD Net-_C229-Pad2_ 10 nF 2 kV\nU13 /PHYs/ETH5_A_P /PHYs/ETH5_A_N /PHYs/A2V5_5 /PHYs/ETH5_B_P /PHYs/ETH5_B_N /PHYs/A1V0_5 /PHYs/ETH5_C_P /PHYs/ETH5_C_N /PHYs/A2V5_5 /PHYs/ETH5_D_P /PHYs/ETH5_D_N Net-_R76-Pad2_ /PHYs/A1V8_5 NC_68 /PHYs/CLK_25MHZ_5 /MGMT_MDC /MGMT_MDIO NC_69 /PHYs/1V8 /JTAG_TCK /PHYs/JTAG_TDO_5 /JTAG_TMS /PHYs/JTAG_TDO_4 /PHYs/A1V0_5 NC_70 NC_71 /PHYs/SGMII5_TX_C_P /PHYs/SGMII5_TX_C_N NC_72 /PHYs/1V8 /PHYs/A1V0_5 NC_73 /PHYs/RX_D0_5 NC_74 /PHYs/SGMII5_RX_C_P /PHYs/SGMII5_RX_C_N NC_75 /PHYs/RX_CTRL_5 NC_76 NC_77 /PHYs/1V8 /PHYs/A1V0_5 /PHY_RST_N Net-_R77-Pad2_ NC_78 /PHYs/LED_1_5 /PHYs/LED_0_5 /PHYs/A1V8_5 /GND DP83867\nL23 /PHYs/A2V5_5 /PHYs/2V5 600R\nL25 /PHYs/A1V0_5 /PHYs/1V0 600R\nL24 /PHYs/A1V8_5 /PHYs/1V8 600R\nR76 /GND Net-_R76-Pad2_ 11K\nR77 /PHYs/1V8 Net-_R77-Pad2_ 10k\nC133 /PHYs/SGMII5_TX_C_P /PHYs/SGMII5_TX_P 0.1 uF\nC134 /PHYs/SGMII5_TX_C_N /PHYs/SGMII5_TX_N 0.1 uF\nC135 /PHYs/SGMII5_RX_C_P /SGMII5_RX_P 0.1 uF\nC136 /PHYs/SGMII5_RX_C_N /SGMII5_RX_N 0.1 uF\nC150 /PHYs/2V5 /GND 4.7 uF\nC168 /PHYs/A2V5_5 /GND 4.7 uF\nC188 /PHYs/A2V5_5 /GND 0.47 uF\nC204 /PHYs/A2V5_5 /GND 0.47 uF\nC151 /PHYs/1V8 /GND 4.7 uF\nC169 /PHYs/A1V8_5 /GND 4.7 uF\nC189 /PHYs/A1V8_5 /GND 0.47 uF\nC205 /PHYs/A1V8_5 /GND 0.47 uF\nC152 /PHYs/1V0 /GND 4.7 uF\nC170 /PHYs/A1V0_5 /GND 4.7 uF\nC190 /PHYs/A1V0_5 /GND 0.47 uF\nC206 /PHYs/A1V0_5 /GND 0.47 uF\nC218 /PHYs/A1V0_5 /GND 0.47 uF\nC226 /PHYs/A1V0_5 /GND 0.47 uF\nC149 /PHYs/1V8 /GND 0.47 uF\nC162 /PHYs/1V8 /GND 0.47 uF\nC178 /PHYs/1V8 /GND 0.47 uF\nR85 /PHYs/RX_CTRL_5 /PHYs/1V8 5.76K\nR100 /GND /PHYs/RX_CTRL_5 2.49K\nR122 /PHYs/LED1_5_N Net-_Q7-PadD1_ 470\nR140 /PHYs/LED0_5_N Net-_Q7-PadD2_ 470\nR133 /PHYs/1V8 /PHYs/LED_0_5 10K\nR134 /PHYs/LED_0_5 /GND 2.49K\nL33 Net-_L33-Pad1_ /PHYs/ETH5_AM_N /PHYs/ETH5_AM_P Net-_L33-Pad4_ /PHYs/ETH5_BM_N /PHYs/ETH5_BM_P Net-_L33-Pad7_ /PHYs/ETH5_CM_P /PHYs/ETH5_CM_N Net-_L33-Pad10_ /PHYs/ETH5_DM_N /PHYs/ETH5_DM_P /PHYs/ETH5_D_N /PHYs/ETH5_D_P Net-_C182-Pad2_ /PHYs/ETH5_C_N /PHYs/ETH5_C_P Net-_C198-Pad2_ /PHYs/ETH5_B_N /PHYs/ETH5_B_P Net-_C214-Pad2_ /PHYs/ETH5_A_N /PHYs/ETH5_A_P Net-_C222-Pad2_ BOURNS_PT6120EL\nC222 /GND Net-_C222-Pad2_ 0.1 uF\nC214 /GND Net-_C214-Pad2_ 0.1 uF\nC198 /GND Net-_C198-Pad2_ 0.1 uF\nC182 /GND Net-_C182-Pad2_ 0.1 uF\nR112 Net-_C230-Pad2_ Net-_L33-Pad1_ 75\nR116 Net-_C230-Pad2_ Net-_L33-Pad4_ 75\nR121 Net-_C230-Pad2_ Net-_L33-Pad7_ 75\nR128 Net-_C230-Pad2_ Net-_L33-Pad10_ 75\nC230 /PHYs/SHIELD Net-_C230-Pad2_ 10 nF 2 kV\nR86 /PHYs/RX_D0_5 /PHYs/1V8 10K\nR101 /GND /PHYs/RX_D0_5 2.49K\nU14 /PHYs/ETH6_A_P /PHYs/ETH6_A_N /PHYs/A2V5_7 /PHYs/ETH6_B_P /PHYs/ETH6_B_N /PHYs/A1V0_7 /PHYs/ETH6_C_P /PHYs/ETH6_C_N /PHYs/A2V5_7 /PHYs/ETH6_D_P /PHYs/ETH6_D_N Net-_R78-Pad2_ /PHYs/A1V8_7 NC_79 /PHYs/CLK_25MHZ_6 /MGMT_MDC /MGMT_MDIO NC_80 /PHYs/1V8 /JTAG_TCK /PHYs/JTAG_TDO_6 /JTAG_TMS /PHYs/JTAG_TDO_5 /PHYs/A1V0_7 NC_81 NC_82 /PHYs/SGMII6_TX_C_P /PHYs/SGMII6_TX_C_N NC_83 /PHYs/1V8 /PHYs/A1V0_7 NC_84 /PHYs/RX_D0_6 NC_85 /PHYs/SGMII6_RX_C_P /PHYs/SGMII6_RX_C_N NC_86 /PHYs/RX_CTRL_6 NC_87 NC_88 /PHYs/1V8 /PHYs/A1V0_7 /PHY_RST_N Net-_R79-Pad2_ NC_89 /PHYs/LED_1_6 /PHYs/LED_0_6 /PHYs/A1V8_7 /GND DP83867\nR78 /GND Net-_R78-Pad2_ 11K\nR79 /PHYs/1V8 Net-_R79-Pad2_ 10k\nC137 /PHYs/SGMII6_TX_C_P /PHYs/SGMII6_TX_P 0.1 uF\nC138 /PHYs/SGMII6_TX_C_N /PHYs/SGMII6_TX_N 0.1 uF\nC139 /PHYs/SGMII6_RX_C_P /SGMII6_RX_P 0.1 uF\nC140 /PHYs/SGMII6_RX_C_N /SGMII6_RX_N 0.1 uF\nC171 /PHYs/A2V5_7 /GND 4.7 uF\nC191 /PHYs/A2V5_7 /GND 0.47 uF\nC207 /PHYs/A2V5_7 /GND 0.47 uF\nC172 /PHYs/A1V8_7 /GND 4.7 uF\nC192 /PHYs/A1V8_7 /GND 0.47 uF\nC208 /PHYs/A1V8_7 /GND 0.47 uF\nC173 /PHYs/A1V0_7 /GND 4.7 uF\nC193 /PHYs/A1V0_7 /GND 0.47 uF\nC209 /PHYs/A1V0_7 /GND 0.47 uF\nC219 /PHYs/A1V0_7 /GND 0.47 uF\nC227 /PHYs/A1V0_7 /GND 0.47 uF\nC153 /PHYs/1V8 /GND 0.47 uF\nC163 /PHYs/1V8 /GND 0.47 uF\nC179 /PHYs/1V8 /GND 0.47 uF\nR89 /PHYs/RX_CTRL_6 /PHYs/1V8 5.76K\nR104 /GND /PHYs/RX_CTRL_6 2.49K\nQ6 Net-_Q6-PadD1_ Net-_Q6-PadD2_ /PHYs/LED_1_6 /PHYs/LED_0_6 /GND /GND SSM6N58NU\nR124 /PHYs/LED1_6_N Net-_Q6-PadD1_ 470\nQ8 Net-_Q8-PadD1_ Net-_Q8-PadD2_ /PHYs/LED_1_7 /PHYs/LED_0_7 /GND /GND SSM6N58NU\nR141 /PHYs/LED0_6_N Net-_Q6-PadD2_ 470\nR135 /PHYs/1V8 /PHYs/LED_0_6 10K\nR136 /PHYs/LED_0_6 /GND 2.49K\nL34 Net-_L34-Pad1_ /PHYs/ETH6_AM_P /PHYs/ETH6_AM_N Net-_L34-Pad4_ /PHYs/ETH6_BM_P /PHYs/ETH6_BM_N Net-_L34-Pad7_ /PHYs/ETH6_CM_P /PHYs/ETH6_CM_N Net-_L34-Pad10_ /PHYs/ETH6_DM_N /PHYs/ETH6_DM_P /PHYs/ETH6_D_N /PHYs/ETH6_D_P Net-_C183-Pad2_ /PHYs/ETH6_C_N /PHYs/ETH6_C_P Net-_C199-Pad2_ /PHYs/ETH6_B_N /PHYs/ETH6_B_P Net-_C215-Pad2_ /PHYs/ETH6_A_N /PHYs/ETH6_A_P Net-_C223-Pad2_ BOURNS_PT6120EL\nC223 /GND Net-_C223-Pad2_ 0.1 uF\nC215 /GND Net-_C215-Pad2_ 0.1 uF\nC199 /GND Net-_C199-Pad2_ 0.1 uF\nC183 /GND Net-_C183-Pad2_ 0.1 uF\nR113 Net-_C231-Pad2_ Net-_L34-Pad1_ 75\nR117 Net-_C231-Pad2_ Net-_L34-Pad4_ 75\nR123 Net-_C231-Pad2_ Net-_L34-Pad7_ 75\nR129 Net-_C231-Pad2_ Net-_L34-Pad10_ 75\nC231 /PHYs/SHIELD Net-_C231-Pad2_ 10 nF 2 kV\nR90 /PHYs/RX_D0_6 /PHYs/1V8 5.76k\nR105 /GND /PHYs/RX_D0_6 2.49K\nU15 /PHYs/ETH7_A_P /PHYs/ETH7_A_N /PHYs/A2V5_7 /PHYs/ETH7_B_P /PHYs/ETH7_B_N /PHYs/A1V0_7 /PHYs/ETH7_C_P /PHYs/ETH7_C_N /PHYs/A2V5_7 /PHYs/ETH7_D_P /PHYs/ETH7_D_N Net-_R80-Pad2_ /PHYs/A1V8_7 NC_90 /PHYs/CLK_25MHZ_7 /MGMT_MDC /MGMT_MDIO NC_91 /PHYs/1V8 /JTAG_TCK /JTAG_TDO /JTAG_TMS /PHYs/JTAG_TDO_6 /PHYs/A1V0_7 NC_92 NC_93 /PHYs/SGMII7_TX_C_P /PHYs/SGMII7_TX_C_N NC_94 /PHYs/1V8 /PHYs/A1V0_7 NC_95 /PHYs/RX_D0_7 NC_96 /PHYs/SGMII7_RX_C_P /PHYs/SGMII7_RX_C_N NC_97 /PHYs/RX_CTRL_7 NC_98 NC_99 /PHYs/1V8 /PHYs/A1V0_7 /PHY_RST_N Net-_R81-Pad2_ NC_100 /PHYs/LED_1_7 /PHYs/LED_0_7 /PHYs/A1V8_7 /GND DP83867\nL29 /PHYs/A2V5_7 /PHYs/2V5 600R\nL31 /PHYs/A1V0_7 /PHYs/1V0 600R\nL30 /PHYs/A1V8_7 /PHYs/1V8 600R\nR80 /GND Net-_R80-Pad2_ 11K\nR81 /PHYs/1V8 Net-_R81-Pad2_ 10k\nC141 /PHYs/SGMII7_TX_C_P /PHYs/SGMII7_TX_P 0.1 uF\nC142 /PHYs/SGMII7_TX_C_N /PHYs/SGMII7_TX_N 0.1 uF\nC143 /PHYs/SGMII7_RX_C_P /SGMII7_RX_P 0.1 uF\nC144 /PHYs/SGMII7_RX_C_N /SGMII7_RX_N 0.1 uF\nC158 /PHYs/2V5 /GND 4.7 uF\nC174 /PHYs/A2V5_7 /GND 4.7 uF\nC194 /PHYs/A2V5_7 /GND 0.47 uF\nC210 /PHYs/A2V5_7 /GND 0.47 uF\nC159 /PHYs/1V8 /GND 4.7 uF\nC175 /PHYs/A1V8_7 /GND 4.7 uF\nC195 /PHYs/A1V8_7 /GND 0.47 uF\nC211 /PHYs/A1V8_7 /GND 0.47 uF\nC160 /PHYs/1V0 /GND 4.7 uF\nC176 /PHYs/A1V0_7 /GND 4.7 uF\nC196 /PHYs/A1V0_7 /GND 0.47 uF\nC212 /PHYs/A1V0_7 /GND 0.47 uF\nC220 /PHYs/A1V0_7 /GND 0.47 uF\nC228 /PHYs/A1V0_7 /GND 0.47 uF\nC157 /PHYs/1V8 /GND 0.47 uF\nC164 /PHYs/1V8 /GND 0.47 uF\nC180 /PHYs/1V8 /GND 0.47 uF\nR93 /PHYs/RX_CTRL_7 /PHYs/1V8 5.76K\nR108 /GND /PHYs/RX_CTRL_7 2.49K\nR126 /PHYs/LED1_7_N Net-_Q8-PadD1_ 470\nR142 /PHYs/LED0_7_N Net-_Q8-PadD2_ 470\nR137 /PHYs/1V8 /PHYs/LED_0_7 10K\nR138 /PHYs/LED_0_7 /GND 2.49K\nL35 Net-_L35-Pad1_ /PHYs/ETH7_AM_N /PHYs/ETH7_AM_P Net-_L35-Pad4_ /PHYs/ETH7_BM_P /PHYs/ETH7_BM_N Net-_L35-Pad7_ /PHYs/ETH7_CM_N /PHYs/ETH7_CM_P Net-_L35-Pad10_ /PHYs/ETH7_DM_N /PHYs/ETH7_DM_P /PHYs/ETH7_D_N /PHYs/ETH7_D_P Net-_C184-Pad2_ /PHYs/ETH7_C_N /PHYs/ETH7_C_P Net-_C200-Pad2_ /PHYs/ETH7_B_N /PHYs/ETH7_B_P Net-_C216-Pad2_ /PHYs/ETH7_A_N /PHYs/ETH7_A_P Net-_C224-Pad2_ BOURNS_PT6120EL\nC224 /GND Net-_C224-Pad2_ 0.1 uF\nC216 /GND Net-_C216-Pad2_ 0.1 uF\nC200 /GND Net-_C200-Pad2_ 0.1 uF\nC184 /GND Net-_C184-Pad2_ 0.1 uF\nR114 Net-_C232-Pad2_ Net-_L35-Pad1_ 75\nR118 Net-_C232-Pad2_ Net-_L35-Pad4_ 75\nR125 Net-_C232-Pad2_ Net-_L35-Pad7_ 75\nR130 Net-_C232-Pad2_ Net-_L35-Pad10_ 75\nC232 /PHYs/SHIELD Net-_C232-Pad2_ 10 nF 2 kV\nR94 /PHYs/RX_D0_7 /PHYs/1V8 2.49K\nR83 /PHYs/SGMII4_RX_C_P /PHYs/1V8 10k\nR84 /PHYs/SGMII4_RX_C_N /PHYs/1V8 10k\nR98 /GND /PHYs/SGMII4_RX_C_P 2.49K\nR99 /GND /PHYs/SGMII4_RX_C_N 2.49K\nR95 /PHYs/SGMII7_RX_C_P /PHYs/1V8 10k\nR96 /PHYs/SGMII7_RX_C_N /PHYs/1V8 10k\nR109 /GND /PHYs/SGMII7_RX_C_P 2.49K\nR110 /GND /PHYs/SGMII7_RX_C_N 2.49K\nR91 /PHYs/SGMII6_RX_C_P /PHYs/1V8 10k\nR92 /PHYs/SGMII6_RX_C_N /PHYs/1V8 10k\nR106 /GND /PHYs/SGMII6_RX_C_P 2.49K\nR107 /GND /PHYs/SGMII6_RX_C_N 2.49K\nR87 /PHYs/SGMII5_RX_C_P /PHYs/1V8 10k\nR88 /PHYs/SGMII5_RX_C_N /PHYs/1V8 10k\nR102 /GND /PHYs/SGMII5_RX_C_P 2.49K\nR103 /GND /PHYs/SGMII5_RX_C_N 2.49K\nU16 /PHYs/1V8 /GND Net-_R143-Pad2_ /PHYs/1V8 DSC6101CI2A-025.0000\nC233 /PHYs/1V8 /GND 0.47 uF\nR143 /PHYs/CLK_25MHZ Net-_R143-Pad2_ 33\nU17 Net-_R144-Pad2_ /GND /PHYs/1V8 Net-_R145-Pad2_ /GND Net-_R146-Pad2_ Net-_R147-Pad2_ /PHYs/1V8 Net-_R148-Pad2_ /GND Net-_R149-Pad2_ /PHYs/1V8 Net-_R150-Pad2_ Net-_R151-Pad2_ /PHYs/CLK_25MHZ /PHYs/1V8 5PB1108CMG\nC235 /PHYs/1V8 /GND 0.47 uF\nC234 /PHYs/1V8 /GND 4.7 uF\nC236 /PHYs/1V8 /GND 0.47 uF\nC237 /PHYs/1V8 /GND 0.47 uF\nR144 /PHYs/CLK_25MHZ_0 Net-_R144-Pad2_ 33\nR145 /PHYs/CLK_25MHZ_1 Net-_R145-Pad2_ 33\nR146 /PHYs/CLK_25MHZ_2 Net-_R146-Pad2_ 33\nR147 /PHYs/CLK_25MHZ_3 Net-_R147-Pad2_ 33\nR148 /PHYs/CLK_25MHZ_4 Net-_R148-Pad2_ 33\nR149 /PHYs/CLK_25MHZ_5 Net-_R149-Pad2_ 33\nR150 /PHYs/CLK_25MHZ_6 Net-_R150-Pad2_ 33\nR151 /PHYs/CLK_25MHZ_7 Net-_R151-Pad2_ 33\nC238 /PHYs/SHIELD /GND TBD\nC239 /PHYs/SHIELD /GND TBD\nR157 /PHYs/SHIELD /GND TBD\nR158 /PHYs/SHIELD /GND TBD\n.end\n"
    },
    {
        "filename": "1103.cir",
        "prompt": "Create a circuit with two 4-pin connectors (J1 and J3) and one 8-pin SOIC connector (J2). J1 and J3 are both 1x4 connectors. J2 is an SOIC8 package. J2 pins 1-4 are connected to J1 pins 1-4 respectively. J2 pins 5-8 are connected to J3 pins 1-4 respectively.",
        "content": ".title KiCad schematic\nJ2 Net-_J1-Pad4_ Net-_J1-Pad3_ Net-_J1-Pad2_ Net-_J1-Pad1_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ SOIC8\nJ3 Net-_J2-Pad8_ Net-_J2-Pad7_ Net-_J2-Pad6_ Net-_J2-Pad5_ Conn_01x04\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Conn_01x04\n.end\n"
    },
    {
        "filename": "1417.cir",
        "prompt": "Design a circuit with two input connectors (NC_01, NC_02) connected to a central junction via capacitors (C188, C190). This junction is also connected to another central junction via capacitors (C189, C191). From the second junction, the signal splits to two output connectors (NC_07, NC_08) and two coaxial connectors (NC_11, NC_12) through a multi-pin connector (J63). The outputs are connected to J66. Include appropriate net names for connections.",
        "content": ".title KiCad schematic\nC188 NC_01 Net-_C188-Pad2_ C\nC190 NC_02 Net-_C188-Pad2_ C\nC189 Net-_C189-Pad1_ NC_03 C\nC191 Net-_C189-Pad1_ NC_04 C\nJ63 Net-_C188-Pad2_ NC_05 Net-_J63-Pad3_ Net-_J63-Pad4_ NC_06 Net-_C189-Pad1_ InConnector\nJ66 NC_07 NC_08 Net-_J63-Pad3_ Net-_J63-Pad4_ NC_09 NC_10 OutConnector\nJ65 Net-_J63-Pad4_ NC_11 Conn_Coaxial\nJ64 Net-_J63-Pad3_ NC_12 Conn_Coaxial\n.end\n"
    },
    {
        "filename": "1604.cir",
        "prompt": "Create a circuit featuring an MCP3425 12-bit ADC connected to a 6-pin connector. The ADC requires +5V power, and communicates via I2C (SCL and SDA) and has differential analog inputs (VIN+ and VIN-), also connected to the connector. The connector also provides a ground connection.",
        "content": ".title KiCad schematic\nU1 VIN+ GND SCL SDA +5V VIN- MCP3425\nP1 VIN+ GND SCL SDA +5V VIN- CONN_01X06\n.end\n"
    },
    {
        "filename": "640.cir",
        "prompt": "Design a circuit featuring an ATmega328P microcontroller programmed via an AVR-ISP-6 connector. The microcontroller is powered by a +5V supply, with decoupling capacitors (4.7uF and 0.1uF) for stable operation. A crystal oscillator (labeled 'Y1') with 22pF load capacitors provides the clock signal. A reset circuit is implemented with a pull-up resistor (R1) and a push-button switch (SW1) to ground. A shunt resistor (R2) is connected between a signal line and ground, with a 10k resistor (R4) forming a voltage divider with it. An LM358 operational amplifier is configured as a voltage follower, taking input from the voltage divider and outputting to a connector (J2). A second connector (J1) provides access to ground and the signal line.",
        "content": ".title KiCad schematic\nU2 Net-_J2-Pad1_ Net-_R3-Pad1_ Net-_R2-Pad2_ GND +5V LM358\nJ2 Net-_J2-Pad1_ LINE +5V Conn_01x03\nR4 Net-_J2-Pad1_ Net-_R3-Pad1_ 10K\nR2 LINE Net-_R2-Pad2_ Net-_R2-Pad3_ GND R_Shunt\nR3 Net-_R3-Pad1_ Net-_R2-Pad3_ 1K\nJ1 GND LINE Conn_01x02\nU1 NC_01 NC_02 GND +5V GND +5V Net-_C4-Pad2_ Net-_C5-Pad2_ NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 /MOSI /MISO /SCK +5V NC_09 Net-_C3-Pad2_ GND NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 /RST NC_17 NC_18 NC_19 ATMEGA328P-AU\nR1 +5V /RST R_Small\nSW1 /RST GND SW_Push\nY1 Net-_C4-Pad2_ Net-_C5-Pad2_ Crystal\nC4 GND Net-_C4-Pad2_ 22pF\nC5 GND Net-_C5-Pad2_ 22pF\nC2 GND +5V .1uF\nC1 GND +5V 4.7uF\nC3 GND Net-_C3-Pad2_ .1uF\nCON1 /MISO +5V /SCK /MOSI /RST GND AVR-ISP-6\n.end\n"
    },
    {
        "filename": "594.cir",
        "prompt": "Design a circuit with an ATmega328P microcontroller, a buzzer, two LEDs, and several connectors. The microcontroller (U1) is connected to a 6-pin connector (J3) and a 4-pin connector (J1). A buzzer (BZ1) is connected to the microcontroller. Two LEDs (D1 and D2) are connected to the microcontroller through resistors (R2 and R3 respectively). A push button switch (SW1) is connected between a connector (J1) and a resistor (R1), which is also connected to the power supply (BZ1). Resistor R4 connects two pads of connector J1 and J3. Connectors J1 and J2 share a common connection.",
        "content": ".title KiCad schematic\nR4 Net-_J1-Pad4_ Net-_J3-Pad3_ R\nJ1 Net-_BZ1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Conn_01x04\nJ2 Net-_J1-Pad4_ Net-_BZ1-Pad1_ Conn_01x02\nJ3 Net-_J1-Pad4_ Net-_BZ1-Pad1_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Conn_01x06\nR2 Net-_R2-Pad1_ Net-_D1-Pad2_ R\nD1 Net-_BZ1-Pad1_ Net-_D1-Pad2_ LED\nSW1 Net-_J1-Pad4_ Net-_R1-Pad2_ Switch_SW_Push\nU1 Net-_J3-Pad3_ NC_01 NC_02 Net-_J1-Pad3_ Net-_J1-Pad2_ Net-_R3-Pad1_ Net-_J1-Pad4_ Net-_BZ1-Pad1_ NC_03 NC_04 Net-_R2-Pad1_ Net-_BZ1-Pad2_ Net-_R1-Pad2_ NC_05 NC_06 NC_07 Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Net-_J1-Pad4_ NC_08 Net-_BZ1-Pad1_ NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 ATMEGA328P-PU\nD2 Net-_BZ1-Pad1_ Net-_D2-Pad2_ LED\nR3 Net-_R3-Pad1_ Net-_D2-Pad2_ R\nR1 Net-_BZ1-Pad1_ Net-_R1-Pad2_ R\nBZ1 Net-_BZ1-Pad1_ Net-_BZ1-Pad2_ Buzzer\n.end\n"
    },
    {
        "filename": "418.cir",
        "prompt": "Design a circuit featuring an ATmega328P microcontroller with connections for power and communication via multiple connectors (J1, J2, and J3). J1 is a 6-pin female connector, J2 is an 8-pin female connector, and J3 is a 4-pin female connector. Include pull-up resistors (R2 and R3) connected to J3, a push button (SW1) connected to a resistor (R4) and J1, and a resistor (R1) also connected to J1. The microcontroller's pins are connected to various pins on the connectors, allowing for external interfacing. Some microcontroller pins are left unconnected (NC_01 through NC_12).",
        "content": ".title KiCad schematic\nU1 Net-_J1-Pad3_ NC_01 NC_02 NC_03 Net-_R4-Pad1_ NC_04 Net-_J1-Pad2_ Net-_J1-Pad1_ NC_05 NC_06 NC_07 NC_08 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J1-Pad6_ Net-_J1-Pad5_ Net-_J1-Pad4_ Net-_J1-Pad2_ Net-_J1-Pad2_ Net-_J1-Pad1_ NC_09 NC_10 NC_11 NC_12 Net-_J3-Pad3_ Net-_J3-Pad4_ ATMEGA328P-PU\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Conn_01x06_Female\nR1 Net-_J1-Pad3_ Net-_J1-Pad2_ R\nR4 Net-_R4-Pad1_ Net-_J1-Pad1_ R\nSW1 Net-_J1-Pad2_ Net-_R4-Pad1_ SW_Push\nJ3 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Conn_01x04_Female\nR2 Net-_J1-Pad2_ Net-_J3-Pad4_ R\nR3 Net-_J1-Pad2_ Net-_J3-Pad3_ R\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J1-Pad6_ Net-_J1-Pad4_ Net-_J1-Pad2_ Net-_J1-Pad1_ Conn_01x08_Female\n.end\n"
    },
    {
        "filename": "355.cir",
        "prompt": "Design a circuit featuring an ADL5904 RMS-to-DC converter. The circuit should include power (VCC and GND) and ground connections via multiple connectors (J1, J2, J7, MH1-MH4). It should have an RF input (/RF_IN) filtered by a 470nF capacitor (C1) and an 82.5 Ohm resistor (R1). The RMS output (/VOUT) should be filtered with a 10nF capacitor (C6) and connected to multiple test points (J8, J9, J10). An enable signal (/ENBL) should be connected to the ADL5904 and also accessible via test points (J4, J5, J6). Include decoupling capacitors (C3: 100nF, C4: 100pF) for the power supply. The /rms_avg signal should be filtered with a 100nF capacitor (C2) and a 4.02 Ohm resistor (R2). Additional connectors (J11, J12, J13, J14, J15, J16, J17, J18) provide access to various internal signals and test points. Include a 100nF capacitor (C5) between /rms_avg and /VOUT.\n\n\n\n",
        "content": ".title KiCad schematic\nJ2 GND NC_01 NC_02 NC_03 /ADC0_0 NC_04 /P4_4 NC_05 /P4_3 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 /P7_7 /WAKEUP0 /P2_5 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 /P3_7 /P6_7 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NEIGHBOR2\nJ1 GND VCC /P4_9 /P0_0 /P4_10 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 /P1_10 NC_46 /P1_11 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NEIGHBOR1\nJ7 GND NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 GND NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 GND VCC BONUS_ROW\nMH3 GND MOUNTING_HOLE\nMH4 GND MOUNTING_HOLE\nMH1 GND MOUNTING_HOLE\nMH2 GND MOUNTING_HOLE\nJ3 Net-_C1-Pad2_ GND ANT_IN\nJ8 /VOUT /P7_7 TEST_2P\nJ9 /VOUT /P4_3 TEST_2P\nJ10 /VOUT /ADC0_0 TEST_2P\nJ4 /ENBL /P4_9 TEST_2P\nJ5 /ENBL /P0_0 TEST_2P\nJ6 /ENBL /P4_10 TEST_2P\nU1 GND /RF_IN NC_81 Net-_J11-Pad2_ /rms_avg VCC NC_82 VCC NC_83 Net-_C5-Pad1_ /VOUT GND Net-_J17-Pad1_ Net-_J15-Pad1_ /ENBL Net-_J12-Pad2_ /P4_4 ADL5904\nC3 VCC GND 100nF\nC4 VCC GND 100pF\nR1 Net-_C1-Pad2_ GND 82.5\nC1 /RF_IN Net-_C1-Pad2_ 470nF\nC6 /VOUT GND 10nF\nR2 /rms_avg Net-_C2-Pad1_ 4.02\nC2 Net-_C2-Pad1_ GND 100nF\nC5 Net-_C5-Pad1_ /rms_avg 100nF\nJ13 /P1_10 Net-_J12-Pad2_ TEST_2P\nJ14 GND Net-_J12-Pad2_ TEST_2P\nJ12 /P1_11 Net-_J12-Pad2_ TEST_2P\nJ11 GND Net-_J11-Pad2_ Conn_01x02\nJ17 Net-_J17-Pad1_ /P2_5 TEST_2P\nJ18 Net-_J17-Pad1_ /WAKEUP0 TEST_2P\nJ15 Net-_J15-Pad1_ /P3_7 TEST_2P\nJ16 Net-_J15-Pad1_ /P6_7 TEST_2P\n.end\n"
    },
    {
        "filename": "1255.cir",
        "prompt": "Design a voltage-controlled waveform generator circuit with adjustable coarse and fine tuning of the primary waveform. The circuit should output sine, triangle, sawtooth, and square waves, as well as modulation input, pulse width input, synchronization input, and a primary voltage input. Utilize two 20k\u03a9 potentiometers for coarse and fine tuning, connected between a +12V supply and ground. Provide connections for all inputs and outputs via connectors.",
        "content": ".title KiCad schematic\nRV1 +12V CoarseTune GND 20k\nRV2 +12V FineTune GND 20k\nJ9 +12V GND NC_01 CoarseTune FineTune 1VOIn ModIn PWIn SyncIn SquareOut TriangleOut SawtoothOut Conn_01x12\nJ8 GND TriangleOut NC_02 TriangleOut\nJ7 GND SawtoothOut NC_03 SawtoothOut\nJ6 GND SquareOut NC_04 SquareOut\nJ4 GND ModIn NC_05 ModIn\nJ3 GND 1VOIn NC_06 1VOin\nJ2 GND SyncIn NC_07 SyncIn\nJ1 GND PWIn NC_08 PWIn\n.end\n"
    },
    {
        "filename": "1169.cir",
        "prompt": "Create a circuit with a 20-pin header (CONN_01X20) connected to a 2x10 card edge connector (CardEdge_2x10). Wire the pins of the header to the corresponding pins of the card edge connector, effectively creating a pin-to-pin connection between the two connectors, but with the header pins numbered 1-20 and the card edge connector pins arranged in two rows of 10.",
        "content": ".title KiCad schematic\nP1 Net-_P1-Pad1_ Net-_P1-Pad2_ Net-_P1-Pad3_ Net-_P1-Pad4_ Net-_P1-Pad5_ Net-_P1-Pad6_ Net-_P1-Pad7_ Net-_P1-Pad8_ Net-_P1-Pad9_ Net-_P1-Pad10_ Net-_P1-Pad11_ Net-_P1-Pad12_ Net-_P1-Pad13_ Net-_P1-Pad14_ Net-_P1-Pad15_ Net-_P1-Pad16_ Net-_P1-Pad17_ Net-_P1-Pad18_ Net-_P1-Pad19_ Net-_P1-Pad20_ CONN_01X20\nU1 Net-_P1-Pad20_ Net-_P1-Pad18_ Net-_P1-Pad16_ Net-_P1-Pad14_ Net-_P1-Pad12_ Net-_P1-Pad10_ Net-_P1-Pad8_ Net-_P1-Pad6_ Net-_P1-Pad4_ Net-_P1-Pad2_ Net-_P1-Pad19_ Net-_P1-Pad17_ Net-_P1-Pad15_ Net-_P1-Pad13_ Net-_P1-Pad11_ Net-_P1-Pad9_ Net-_P1-Pad7_ Net-_P1-Pad5_ Net-_P1-Pad3_ Net-_P1-Pad1_ CardEdge_2x10\n.end\n"
    },
    {
        "filename": "520.cir",
        "prompt": "Create a circuit with three 4-pin connectors (J1, J2, J3) and a common connection (CAM). J1 has all four pins connected to a USB connector. J2's first pad is connected to node '1'. J3's first pad is connected to node '1'. Node '1' is also connected to the CAM connection.",
        "content": ".title KiCad schematic\nJ4 Net-_J2-Pad1_ Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J3-Pad1_ CAM\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ USB\nJ2 Net-_J2-Pad1_ 1\nJ3 Net-_J3-Pad1_ 1\n.end\n"
    },
    {
        "filename": "1438.cir",
        "prompt": "Design a circuit with two dual operational amplifiers (MC4558CPT) configured as voltage followers, each buffered by a 0.1uF decoupling capacitor to +5V. The outputs of these op-amps (DAC2 and DAC4) are connected to digital-to-analog converter inputs. A DAC084S085 8-bit DAC is used, with its select lines (SSEL) pulled high via a 10k resistor. A 2-pin connector (J1) provides a signal input. Additionally, include two LDO voltage regulators (MIC94310) to generate +1.2V and +2.5V from the +5V supply, each with 10uF output and 0.47uF input capacitors for stability.",
        "content": ".title KiCad schematic\nU1 /VCCA /VCCA Net-_J1-Pad2_ GND Net-_U1-Pad5_ /DAC2 /DAC2 +5V MC4558CPT\nC1 GND +5V 0.1uF\nU2 /DAC3 /DAC3 Net-_U2-Pad3_ GND Net-_U2-Pad5_ /DAC4 /DAC4 +5V MC4558CPT\nC2 GND +5V 0.1uF\nU3 +5V Net-_J1-Pad2_ Net-_U1-Pad5_ Net-_U2-Pad3_ Net-_U2-Pad5_ GND +5V NC_01 /SSEL NC_02 DAC084S085\nR1 +5V /SSEL 10k\nJ1 GND Net-_J1-Pad2_ Conn_01x02_Female\nU4 VCC GND VCC NC_03 +1V2 MIC94310\nC4 +1V2 GND 10uF\nC3 GND VCC 0.47uF\nU5 VCC GND VCC NC_04 +2V5 MIC94310\nC6 +2V5 GND 10uF\nC5 GND VCC 0.47uF\n.end\n"
    },
    {
        "filename": "1287.cir",
        "prompt": "Design a circuit that interfaces an SPI communication module (SI8661AB-B-IS1) with a microcontroller board (WeMos mini) using a breakout board (ADAFRUIT_FEATHERWING_FitHome). The circuit includes two 10-pin connectors (CONN_01X10 and a male header) for external connections. Provide power filtering with 100nF capacitors (+3V3 and GND_C to 3V3_I and GND_I respectively). Implement 50-ohm series resistors on each SPI signal line (CLK, MOSI, CS0, CS1, CS2, and MISO) between the microcontroller and the SPI module, and again between the breakout board and the SPI module. Connect the SPI module's control and data lines to corresponding pins on both the microcontroller and the breakout board. Ensure proper grounding and power connections for all components.",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 Conn_01x10_Male\nU2 +3V3 Net-_R1-Pad1_ Net-_R2-Pad1_ Net-_R3-Pad1_ Net-_R4-Pad1_ Net-_R5-Pad1_ Net-_R6-Pad1_ GND_C GND_I Net-_R12-Pad2_ Net-_R11-Pad2_ Net-_R10-Pad2_ Net-_R9-Pad2_ Net-_R8-Pad2_ Net-_R7-Pad2_ 3V3_I SI8661AB-B-IS1\nU1 NC_11 GND_C CS2_W CS1_W NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 CLK_W MISO_W MOSI_W CS0_W NC_19 WeMos_mini\nJ2 +3V3 GND_C CS2_E CS0_E CLK_E MISO_E MOSI_E CS1_E GND_I 3V3_I CONN_01X10\nC1 3V3_I GND_I 100nF\nC2 +3V3 GND_C 100nF\nR1 Net-_R1-Pad1_ CLK_W 50R\nR2 Net-_R2-Pad1_ MOSI_W 50R\nR3 Net-_R3-Pad1_ CS0_W 50R\nR4 Net-_R4-Pad1_ CS1_W 50R\nR5 Net-_R5-Pad1_ CS2_W 50R\nR6 Net-_R6-Pad1_ MISO_W 50R\nR7 CLK_E Net-_R7-Pad2_ 50R\nR8 MOSI_E Net-_R8-Pad2_ 50R\nR9 CS0_E Net-_R9-Pad2_ 50R\nR10 CS1_E Net-_R10-Pad2_ 50R\nR11 CS2_E Net-_R11-Pad2_ 50R\nR12 MISO_E Net-_R12-Pad2_ 50R\nMS1 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 ADAFRUIT_FEATHERWING_FitHome\n.end\n"
    },
    {
        "filename": "1630.cir",
        "prompt": "Design a microcontroller-based circuit featuring an STM32F103C8T6 microcontroller for serial communication and basic input/output. The circuit should include a 3.3V voltage regulator (MIC5219-3.3) powered from a VCC source, and decoupling capacitors (470pF, 2.2uF, and multiple 100nF) for stable power supply. Implement a UART interface with connections for RX and TX signals via a 4-pin header (J1). Include an SPI interface connected to microcontroller pins for communication. Provide a dedicated 4-pin header (J2) for SWD debugging with SWCLK and SWDIO signals. Incorporate a push button (SW1) connected to a microcontroller input pin, and an LED (D1) connected to a microcontroller output pin (PB11) through a resistor (R1). A crystal oscillator (Y1) operating at 8MHz should be used for the microcontroller's clock. The STM32F103C8T6 should have its pins mapped as follows: PA4=NSS, PA5=SCK, PA6=MISO, PA7=MOSI, PB10=RX_EN, PB4=TX_EN, PB5=NRESET, PB6=BUSY, PB7=DIO1, PB8=DIO2, PB9=DIO3, PA9=TX, PA10=RX, PB11=LED.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 VCC GND VCC Net-_C1-Pad1_ +3V3 MIC5219-3.3\nJ1 GND VCC PA10=RX PA9=TX Conn_01x04_Female\nU3 +3V3 GND PA6=MISO PA7=MOSI PA5=SCK PA4=NSS GND PB10=RX_EN PB4=TX_EN GND PB5=NRESET PB6=BUSY PB7=DIO1 PB8=DIO2 PB9=DIO3 GND E28-2G4M20S\nJ2 GND SWCLK SWDIO +3V3 Conn_01x04_Female\nC1 Net-_C1-Pad1_ GND 470p\nC2 +3V3 GND 2.2u\nC3 +3V3 GND 100n\nC4 +3V3 GND 100n\nC5 +3V3 GND 100n\nC6 +3V3 GND 100n\nY1 Net-_U2-Pad5_ GND Net-_U2-Pad6_ 8Mhz\nU2 +3V3 NC_01 NC_02 NC_03 Net-_U2-Pad5_ Net-_U2-Pad6_ +3V3 GND +3V3 NC_04 NC_05 NC_06 NC_07 PA4=NSS PA5=SCK PA6=MISO PA7=MOSI NC_08 NC_09 NC_10 PB10=RX_EN PB11=LED GND +3V3 NC_11 NC_12 NC_13 NC_14 NC_15 PA9=TX PA10=RX Net-_SW1-Pad1_ NC_16 SWDIO GND +3V3 SWCLK NC_17 NC_18 PB4=TX_EN PB5=NRESET PB6=BUSY PB7=DIO1 GND PB8=DIO2 PB9=DIO3 GND +3V3 STM32F103C8Tx\nD1 GND Net-_D1-Pad2_ LED\nR1 PB11=LED Net-_D1-Pad2_ R\nSW1 Net-_SW1-Pad1_ GND SW_Push\n.end\n"
    },
    {
        "filename": "1665.cir",
        "prompt": "Create a multi-functional electronic circuit board centered around an Arduino microcontroller. The board should include:\n\n1.  **Thermocouple Measurement:** Two thermocouple channels (CH0 and CH1) with signal conditioning using operational amplifiers (OPA4170) and an MCP3901 ADC for temperature readings.\n2.  **Power Supply:** Generate +12V, -12V, and +5V rails from an unspecified input, including filtering with capacitors and inductors. Utilize LM7812 and LM317 voltage regulators. Include jumpers for flexible voltage selection.\n3.  **Power Monitoring:** Monitor +12V and -12V rails for voltage and current using LM324 operational amplifiers and adjustable resistors.\n4.  **Relay Control:** Control a relay (LTV-816S) via an Arduino digital output pin.\n5.  **Fan Control:** Implement a fan control system with PWM speed regulation via an Arduino digital output pin, utilizing MOSFETs (N-channel) for switching and thermistors for temperature sensing. Include diodes for flyback protection.\n6.  **LED Driver:** Drive an LED string using an AP5726 LED driver IC, controlled by an Arduino PWM output.\n7.  **Arduino Interface:** Provide connections for Arduino digital and analog pins via connectors (CONN_2, CONN_3X2, CONN_12X2) and headers.\n8.  **Protection:** Include diodes (LG 0971-KN-1, B130-13-F, DIODESCH) for protection against reverse voltage and inductive kickback.\n9. **SPST Switch:** Include a single pole single throw switch.\n10. **Thermistors:** Include multiple thermistors for temperature sensing.\n\n\n\nThe circuit should include appropriate decoupling capacitors and resistors for signal conditioning and current limiting. The Arduino should be an ARDUINO_PINS type. The circuit should have ground (AGND, GND) and power connections clearly defined.",
        "content": ".title KiCad schematic\nU4 /Thermocouple/CH0+ Net-_R7-Pad2_ Net-_R10-Pad1_ +12V Net-_Q2-PadD_ /Arduino/CURR_MEAS Net-_Q4-PadG_ Net-_R11-Pad1_ Net-_P3-Pad1_ NC_01 -12V NC_02 Net-_R12-Pad2_ Net-_R10-Pad2_ OPA4170\nR12 Net-_P3-Pad6_ Net-_R12-Pad2_ R\nR11 Net-_R11-Pad1_ Net-_P3-Pad1_ R\nR13 Net-_R12-Pad2_ Net-_R10-Pad2_ R\nR9 Net-_R7-Pad2_ Net-_R11-Pad1_ R\nR7 /Thermocouple/CH0+ Net-_R7-Pad2_ R\nR8 AGND Net-_R10-Pad1_ R\nR10 Net-_R10-Pad1_ Net-_R10-Pad2_ R\nU2 /Arduino/~RESET +5V +5V /Thermocouple/CH0+ /Thermocouple/CH0- /Thermocouple/CH1- /Thermocouple/CH1+ AGND NC_03 NC_04 AGND Net-_P2-Pad1_ Net-_P2-Pad2_ /Arduino/~DR NC_05 NC_06 NC_07 /Arduino/SCLK /Arduino/MISO /Arduino/MOSI MCP3901\nR44 Net-_P3-Pad4_ Net-_R12-Pad2_ R\nR45 Net-_P3-Pad2_ Net-_R12-Pad2_ R\nP3 Net-_P3-Pad1_ Net-_P3-Pad2_ Net-_P3-Pad1_ Net-_P3-Pad4_ Net-_P3-Pad1_ Net-_P3-Pad6_ CONN_3X2\nU3 AGND AGND /Thermocouple/CH1+ +5V AGND LMT84\nC10 +5V AGND C\nC9 +12V /Thermocouple/CH0- C\nC8 -12V AGND C\nC7 AGND +5V C\nC6 AGND +5V C\nP2 Net-_P2-Pad1_ Net-_P2-Pad2_ CONN_2\nR51 /Thermocouple/CH0- AGND 0\nR50 /Thermocouple/CH1- AGND 0\nR4 Net-_D1-Pad1_ Net-_Q1-Pad2_ 100\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ Net-_D2-Pad1_ 2N3904\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LG 0971-KN-1\nK1 NC_08 Net-_D2-Pad2_ NC_09 NC_10 Net-_D2-Pad1_ 1461069-5\nR6 GND Net-_Q1-Pad1_ 0\nR2 GND Net-_D1-Pad2_ 200\nR3 Net-_R3-Pad1_ +12P 0\nR1 Net-_R1-Pad1_ GND 500\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ B130-13-F\nU1 /Arduino/RELAY+ Net-_R1-Pad1_ Net-_D1-Pad1_ Net-_R3-Pad1_ LTV-816S\nR5 Net-_D2-Pad2_ +12P 0\nP1 Net-_P1-Pad1_ Net-_P1-Pad1_ GND Net-_P1-Pad4_ GND Net-_P1-Pad4_ NC_11 NC_12 NC_13 +12C NC_14 NC_15 NC_16 Net-_P1-Pad14_ NC_17 Net-_P1-Pad16_ NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 CONN_12X2\nC2 +12V GND C\nC3 GND -12V C\nL3 -12P -12V INDUCTOR\nL2 +12P +12V INDUCTOR\nSW1 Net-_P1-Pad16_ GND SPST\nTH1 +3.3VP Net-_P1-Pad1_ THERMISTOR\nTH2 +5P Net-_P1-Pad4_ THERMISTOR\nTH3 +12P +12C THERMISTOR\nTH4 -12P Net-_P1-Pad14_ THERMISTOR\nC1 +5V GND C\nL1 +5P +5V INDUCTOR\nU5 Net-_D4-Pad1_ GND /LED_Driver/LED_STRING- /Arduino/LED_EN_PWM /LED_Driver/LED_STRING+ +5V AP5726\nC4 +5V GND C\nL4 +5V Net-_D4-Pad1_ INDUCTOR\nD4 Net-_D4-Pad1_ /LED_Driver/LED_STRING+ DIODESCH\nC5 /LED_Driver/LED_STRING+ GND C\nR14 /LED_Driver/LED_STRING- GND R\nU9 -12V Net-_R17-Pad2_ /PowerMonitor/V-_MON LM317\nJP2 +12V FE_V+ JUMPER\nJP3 FE_V- -12V JUMPER\nJP1 GND AGND JUMPER\nU7 AGND +12V FE_V+ LM7812\nU8 AGND -12V FE_V- LM7812\nR17 AGND Net-_R17-Pad2_ R\nU6 +12V Net-_R15-Pad2_ /PowerMonitor/V+_MON LM317\nR16 AGND Net-_R15-Pad2_ R\nR21 /PowerMonitor/V+_ADJ /Arduino/V+_ADJ_MON R\nR22 /Arduino/V+_ADJ_MON AGND R\nR23 AGND /Arduino/V-_ADJ_MON R\nR19 /PowerMonitor/V-_MON /PowerMonitor/V-_ADJ R\nR20 /PowerMonitor/V+_ADJ /PowerMonitor/V+_MON R\nU10 /PowerMonitor/V+_CURRENT_MON /PowerMonitor/V+_CURRENT_MON /PowerMonitor/V+_MON +12V /PowerMonitor/V-_MON /PowerMonitor/V-_CURRENT_MON /PowerMonitor/V-_CURRENT_MON -12V LM324\nR24 /Arduino/V-_ADJ_MON /PowerMonitor/V-_ADJ R\nR15 /PowerMonitor/V+_MON Net-_R15-Pad2_ RVAR\nR18 Net-_R17-Pad2_ /PowerMonitor/V-_MON RVAR\nQ4 /Fan/FAN_OUT- Net-_Q4-PadG_ /Arduino/CURR_MEAS MOSFET_N\nR25 NC_26 Net-_Q2-PadD_ R\nTH5 +12C /Fan/FAN_OUT+ THERMISTOR\nD5 /Fan/FAN_OUT- /Fan/FAN_OUT+ DIODE\nQ3 /Arduino/CURR_MEAS /Arduino/FAN_MODE AGND MOSFET_N\nR26 /Arduino/CURR_MEAS AGND R\nQ2 Net-_Q2-PadD_ /Arduino/FAN_PWM AGND MOSFET_N\nU13 Net-_Q7-PadG_ /Arduino/CURR_MEAS Net-_Q5-PadD_ +12V -12V OPA4170\nQ7 /Fan/FAN_OUT- Net-_Q7-PadG_ /Arduino/CURR_MEAS MOSFET_N\nR48 NC_27 Net-_Q5-PadD_ R\nTH6 +12C /Fan/FAN_OUT+ THERMISTOR\nD3 /Fan/FAN_OUT- /Fan/FAN_OUT+ DIODE\nQ6 /Arduino/CURR_MEAS /Arduino/FAN_MODE AGND MOSFET_N\nR49 /Arduino/CURR_MEAS AGND R\nQ5 Net-_Q5-PadD_ /Arduino/FAN_PWM AGND MOSFET_N\nARD1 Net-_ARD1-Pad1_ Net-_ARD1-Pad2_ Net-_ARD1-Pad3_ Net-_ARD1-Pad4_ Net-_ARD1-Pad5_ Net-_ARD1-Pad6_ Net-_ARD1-Pad7_ Net-_ARD1-Pad8_ NC_28 NC_29 Net-_ARD1-Pad11_ Net-_ARD1-Pad12_ NC_30 NC_31 Net-_ARD1-Pad15_ Net-_ARD1-Pad16_ NC_32 Net-_ARD1-Pad18_ Net-_ARD1-Pad19_ Net-_ARD1-Pad20_ Net-_ARD1-Pad21_ Net-_ARD1-Pad22_ Net-_ARD1-Pad23_ Net-_ARD1-Pad24_ NC_33 NC_34 ARDUINO_PINS\nR38 /Arduino/FAN_PWM Net-_ARD1-Pad21_ R\nR42 /Arduino/RELAY+ Net-_ARD1-Pad12_ R\nR34 Net-_ARD1-Pad8_ /Arduino/CURR_MEAS R\nR33 Net-_ARD1-Pad7_ NC_35 R\nR32 Net-_ARD1-Pad6_ /Arduino/V-_ADJ_MON R\nR31 Net-_ARD1-Pad5_ /Arduino/V+_ADJ_MON R\nR35 /Arduino/SCLK Net-_ARD1-Pad24_ R\nR36 /Arduino/MISO Net-_ARD1-Pad23_ R\nR37 /Arduino/MOSI Net-_ARD1-Pad22_ R\nR41 NC_36 Net-_ARD1-Pad18_ R\nR39 /Arduino/LED_EN_PWM Net-_ARD1-Pad20_ R\nR40 NC_37 Net-_ARD1-Pad19_ R\nR43 /Arduino/FAN_MODE Net-_ARD1-Pad11_ R\nR30 Net-_ARD1-Pad4_ +12P R\nR28 Net-_ARD1-Pad2_ GND R\nR29 Net-_ARD1-Pad3_ GND R\nR27 Net-_ARD1-Pad1_ +5V R\nR46 /Arduino/~RESET Net-_ARD1-Pad16_ R\nR47 /Arduino/~DR Net-_ARD1-Pad15_ R\n.end\n"
    },
    {
        "filename": "943.cir",
        "prompt": "Design a circuit with the following features:\n\n*   **Power Regulation:** Includes two L7805 voltage regulators (U2, U3) to convert an input voltage (Vin) to +5V, with input filtering capacitors (C3, C6, .1uF) and output filtering capacitors (C4, C9, .1uF). Input power is provided via a DC jack (J4, J10).\n*   **RS-485 Communication:** Two MAX485E transceivers (U1, U4) are used for RS-485 communication. Each transceiver has associated pull-up resistors (R1, R3, R11, R13 - 560 ohms) on the /A and /B lines, and a transistor (Q1, Q2 - BC547) controlling the /E (enable) pin with a base resistor (R5, R10 - 1k).  RS-485 signals (/RXD485, /TXD) are brought out to connectors (J5, J11).\n*   **I2C Communication:** Multiple I2C connections are present, utilizing /SCL and /SDA lines. These are connected to multiple connectors (J1, J2, J7, J8, J3, J9) and potentially to I2C devices (bh1750). Address lines (/ADDR1, /ADDR2) are also present.\n*   **Digital I/O & Arduino Compatibility:** A large number of digital I/O pins are connected to an Arduino Nano socket (Net-_XA1-PadA0_ through Net-_XA1-PadD13_, Net-_XA1-PadRST1_, Net-_XA1-PadRST2_).\n*   **LED Indicator:** A simple LED (D1, D2) with a current-limiting resistor (R4, R9 - 1k) is connected to ground.\n*   **Screw Terminals:** Screw terminals (J6, J12) provide access to +5V, GND, /A, and /B lines.\n*   **Connectors:** Various connectors (J1-J12) are used to interface with external components and devices.\n*   **Filtering Capacitors:** Small capacitors (C1, C2, C5, C7, C8, CP1_Small) are used for filtering.\n*   **Pull-up Resistor:** A pull-up resistor (R6, R8 - 1k) is connected from /ADDR1 to +3V3.\n*   **Resistor Network:** A resistor network (R7, R14 - 560 ohms) is connected between /A and /B.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 Net-_C2-Pad1_ GND /SCL /SDA /ADDR1 bh1750\nXA1 +5V +3V3 Net-_XA1-PadA0_ Net-_XA1-PadA1_ Net-_XA1-PadA2_ Net-_XA1-PadA3_ /SDA /SCL Net-_XA1-PadA6_ Net-_XA1-PadA7_ Net-_XA1-PadAREF_ /RXD /TXD Net-_XA1-PadD2_ Net-_XA1-PadD3_ /ADDR1 /ADDR2 Net-_XA1-PadD6_ Net-_XA1-PadD7_ Net-_XA1-PadD8_ Net-_XA1-PadD9_ Net-_XA1-PadD10_ Net-_XA1-PadD11_ Net-_XA1-PadD12_ Net-_XA1-PadD13_ GND GND Net-_XA1-PadRST1_ Net-_XA1-PadRST2_ Net-_C4-Pad1_ Arduino_Nano_Socket\nJ2 Net-_C2-Pad1_ GND /SCL /SDA /ADDR2 bh1750(2)\nJ3 +5V GND /SCL /SDA Conn_01x04_Male\nU1 /RXD485 /E /E /TXD GND /A /B +5V MAX485E\nJ5 /RXD485 /RXD Conn_01x02_Male\nC2 Net-_C2-Pad1_ GND CP1_Small\nC1 +5V GND CP1_Small\nC5 +5V GND .1uF\nR1 +5V /E 560\nR3 /A +5V 560\nR2 GND /B 560\nQ1 /E Net-_Q1-Pad2_ GND BC547\nR5 /TXD Net-_Q1-Pad2_ 1k\nR6 Net-_C2-Pad1_ +3V3 1k\nU2 /Vin GND Net-_C4-Pad1_ L7805\nC3 /Vin GND .1uF\nC4 Net-_C4-Pad1_ GND .1uF\nJ4 /Vin GND GND Jack-DC\nR4 Net-_D1-Pad2_ Net-_C4-Pad1_ 1k\nD1 GND Net-_D1-Pad2_ LED\nJ6 /A /B GND +5V Screw_Terminal_01x04\nR7 /B /A 560\nJ7 Net-_C2-Pad1_ GND /SCL /SDA /ADDR1 bh1750\nXA2 +5V +3V3 Net-_XA1-PadA0_ Net-_XA1-PadA1_ Net-_XA1-PadA2_ Net-_XA1-PadA3_ /SDA /SCL Net-_XA1-PadA6_ Net-_XA1-PadA7_ Net-_XA1-PadAREF_ /RXD /TXD Net-_XA1-PadD2_ Net-_XA1-PadD3_ /ADDR1 /ADDR2 Net-_XA1-PadD6_ Net-_XA1-PadD7_ Net-_XA1-PadD8_ Net-_XA1-PadD9_ Net-_XA1-PadD10_ Net-_XA1-PadD11_ Net-_XA1-PadD12_ Net-_XA1-PadD13_ GND GND Net-_XA1-PadRST1_ Net-_XA1-PadRST2_ Net-_C4-Pad1_ Arduino_Nano_Socket\nJ8 Net-_C2-Pad1_ GND /SCL /SDA /ADDR2 bh1750(2)\nJ9 +5V GND /SCL /SDA Conn_01x04_Male\nU4 /RXD485 /E /E /TXD GND /A /B +5V MAX485E\nJ11 /RXD485 /RXD Conn_01x02_Male\nC8 Net-_C2-Pad1_ GND CP1_Small\nC7 +5V GND CP1_Small\nC10 +5V GND .1uF\nR11 +5V /E 560\nR13 /A +5V 560\nR12 GND /B 560\nQ2 /E Net-_Q1-Pad2_ GND BC547\nR10 /TXD Net-_Q1-Pad2_ 1k\nR8 Net-_C2-Pad1_ +3V3 1k\nU3 /Vin GND Net-_C4-Pad1_ L7805\nC6 /Vin GND .1uF\nC9 Net-_C4-Pad1_ GND .1uF\nJ10 /Vin GND GND Jack-DC\nR9 Net-_D1-Pad2_ Net-_C4-Pad1_ 1k\nD2 GND Net-_D1-Pad2_ LED\nJ12 /A /B GND +5V Screw_Terminal_01x04\nR14 /B /A 560\n.end\n"
    },
    {
        "filename": "1880.cir",
        "prompt": "Generate a simple low-pass RC filter with a series resistor of 330 ohms, a 1000pF capacitor, and a 10uH inductor in series with the output. The input is connected to the capacitor, and the output is taken across the resistor. Ground is the common reference.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ NC_01 1000p\nL1 Output Net-_C1-Pad1_ 10u\nR1 Output GND 330\n.end\n"
    },
    {
        "filename": "438.cir",
        "prompt": "Design a circuit featuring a 555 timer in astable mode driving an NPN transistor (2N2222) as a switch, with a rectifier stage (1N400X series diodes) providing negative voltage generation from a 12V input using an LM2990 regulator. The negative voltage is then used with an LM2940 to generate +5V and +12V rails. Include filtering capacitors (ranging from 10n to 220u) for voltage stability, a current limiting resistor (1.8k) for the NPN transistor, and an LED (D5) with a series resistor (270 ohms) connected to the output of the NPN transistor. A PNP transistor (2N2907) is also present in the output stage. The circuit should have measurement nodes for various voltages and signals.",
        "content": ".title KiCad schematic\nU1 GND Net-_C2-Pad2_ Measure1 Measure3.2 Net-_C1-Pad2_ Net-_C2-Pad2_ Net-_R1-Pad1_ VCC LM555N\nC1 GND Net-_C1-Pad2_ 10n\nR2 Net-_R1-Pad1_ Net-_C2-Pad2_ 12k\nR1 Net-_R1-Pad1_ Measure3.2 2.2k\nSW1 NC_01 VCC Net-_1N400X1-Pad2_ SWITCH_INV\n1N400X1 VCC Net-_1N400X1-Pad2_ D\nC7 VCC GND 220u\nC8 /12V GND 47u\nC9 Measure3.2 GND 47u\nR5 Net-_D5-Pad2_ Measure3.2 270\nD5 GND Net-_D5-Pad2_ LED\n2N2222 Net-_2N2222-Pad1_ Net-_2N2222-Pad2_ GND Q_NPN_BCE\nR4 VCC Net-_2N2222-Pad2_ 1.8k\n2N2222_1 Net-_2N2222-Pad2_ VCC Measure2 Q_NPN_BCE\n2N2907 Net-_2N2222-Pad2_ GND Measure2 Q_PNP_BCE\nC3 Measure2 Net-_1N400X2-Pad2_ 47u\n1N400X2 GND Net-_1N400X2-Pad2_ D\n1N400X3 Net-_1N400X2-Pad2_ Net-_-12V1-PadVI_ D\nC4 GND Net-_-12V1-PadVI_ 47u\nC5 GND Net-_-12V1-PadVO_ 47u\nR3 Net-_2N2222-Pad1_ Measure1 3.3k\nC2 GND Net-_C2-Pad2_ 47n\n-12V1 GND Net-_-12V1-PadVI_ Net-_-12V1-PadVO_ LM2990\n-5V1 GND Net-_-12V1-PadVO_ /-5V LM2990\nC6 GND /-5V 47u\n+12V1 GND VCC /12V LM2940\n+5V1 GND /12V Measure3.2 LM2940\n.end\n"
    },
    {
        "filename": "55.cir",
        "prompt": "Design a circuit with a 3.3V power supply, a reset button (/RST_BT) with a pull-up resistor (10k\u03a9), and two LEDs (BT_TX_LED and BT_PLED) connected through current-limiting resistors (1k\u03a9 each) to microcontroller pins (/P2_7 and /P0_2 respectively). Include a decoupling capacitor (10uF) between the 3V3 supply and ground. Utilize an RN4871 module (U7) connected to the microcontroller pins, with unused pins connected to ground or left unconnected (NC_01 through NC_11). The reset button signal is also connected to a microcontroller pin (BT_RST).",
        "content": ".title KiCad schematic\nC19 +3V3 GND 10uF\nSW2 GND /RST_BT BT_RST\nRP12 +3V3 /RST_BT 10k\nD2 /P2_7 Net-_D2-Pad2_ BT_TX_LED\nRP11 Net-_D2-Pad2_ +3V3 1k\nRP10 Net-_D1-Pad2_ +3V3 1k\nD1 /P0_2 Net-_D1-Pad2_ BT_PLED\nU7 NC_01 GND NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 /P0_2 GND +3V3 /P2_7 NC_11 RN4871-V/RM118\n.end\n"
    },
    {
        "filename": "1439.cir",
        "prompt": "Design a circuit featuring a Li-ion battery charger (MCP73831), a USB interface (CP2104), an ESP32 microcontroller, and associated power regulation and protection circuitry. The circuit should include a USB power input (VBUS), a battery connection (+BATT), a 3.3V regulator (AP2112K-3.3), and level shifting/interface circuitry using discrete transistors (MMBT3904, BS250) for serial communication signals (/TXD0, /RXD0, /RTS, /DTR). Include filtering capacitors (10uF, 1uF) for power rails and signal lines, pull-up/pull-down resistors (4.7K, 10K, 100K), a Schottky diode (MBR120) for reverse polarity protection, and connectors (Conn_01x12, Conn_01x16, Conn_01x02) for battery, USB, and ESP32 I/O access. A reset switch (SW1) and associated circuitry should be included. A heatsink (HS1) is present. The charger IC should be connected to the battery and USB power. The ESP32 should have numerous I/O pins connected to a connector. Include a charge status indicator (LED - RED, ORANGE). A TPD4S014 is used for ESD protection.\n\n\n\n",
        "content": ".title KiCad schematic\nR1 GNDD Net-_R1-Pad2_ 4.7K\nR2 Net-_R2-Pad1_ Net-_CHG1-Pad1_ 1K\nC3 GNDD +BATT 10uF\nR10 Net-_D3-Pad2_ NC_01 1K\nD3 GNDD Net-_D3-Pad2_ RED\nD4 Net-_C6-Pad1_ VBUS MBR120\nR12 VBUS GNDD 100K\nC6 Net-_C6-Pad1_ GNDD 10uF\nR7 Net-_C6-Pad1_ Net-_R7-Pad2_ 100K\nU4 Net-_C6-Pad1_ GNDD Net-_R7-Pad2_ NC_02 +3V3 AP2112K-3.3\nC7 +3V3 GNDD 10uF\nC8 +3V3 GNDD 10uF\nC1 +3V3 GNDD 10uF\nR13 +3V3 /RESET 10K\nC4 /RESET GNDD 1uF\nC2 +3V3 GNDD 10uF\nU3 NC_03 NC_04 Net-_U2-Pad7_ Net-_U2-Pad6_ +3V3 +3V3 +3V3 VBUS NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 /RTS /TXD0 /RXD0 NC_15 /DTR NC_16 NC_17 CP2104\nU2 Net-_U2-Pad1_ Net-_U2-Pad1_ NC_18 NC_19 NC_20 Net-_U2-Pad6_ Net-_U2-Pad7_ GNDD VBUS VBUS NC_21 TPD4S014\nR3 +BATT /A13_I35 100K\nR4 /A13_I35 GNDD 100K\nR13G1 Net-_Q2-Pad1_ /RTS 10K\nR13G2 Net-_Q1-Pad1_ /DTR 10K\nQ2 Net-_Q2-Pad1_ /DTR /GPIO0 MMBT3904\nQ1 Net-_Q1-Pad1_ /RTS /RESET MMBT3904\nU1 Net-_R2-Pad1_ GNDD +BATT VBUS Net-_R1-Pad2_ MCP73831-2-OT\nCHG1 Net-_CHG1-Pad1_ VBUS ORANGE\nQ3 +BATT VBUS Net-_C6-Pad1_ BS250\nU5 GNDD /RESET /A4_IO36 /A3_I39 /A2_I34 /A13_I35 /IO32_A7 /IO33_A9 /A1_DAC1 /A0_DAC2 /IO27_A10 /IO14_A6 /IO12_A11 /IO13_A12 /IO15_A8 NC_22 NC_23 /GPIO0 /A5_IO4 /IO16 +3V3 /IO17 /SCK /MISI /SDA /MISO /SCI /RXD0 /TXD0 /IO21 NC_24 ESP3212\nJ1 +BATT NC_25 VBUS /IO13_A12 /IO12_A11 /IO27_A10 /IO33_A9 /IO15_A8 /IO32_A7 /IO14_A6 /SCI /SDA Conn_01x12\nJ3 /IO21 /IO17 /IO16 /MISO /MISI /SCK /A5_IO4 /A4_IO36 /A3_I39 /A2_I34 /A1_DAC1 /A0_DAC2 GNDD NC_26 +3V3 /RESET Conn_01x16\nHS1 GNDD Heatsink_Pad\nSW1 GNDD /RESET SW_1\nJ2 +BATT GNDD Conn_01x02\n.end\n"
    },
    {
        "filename": "1835.cir",
        "prompt": "Design a circuit with a 12V supply that uses a TCRT5000 reflective optical sensor. The sensor's output is connected to a common node through a series of resistors (1k, 2k, 4.7k, and 10k) connected to the 12V supply via jumpers. This node also connects to a variable resistor (10k) and a 1k resistor connected to ground. A jumper provides an option to connect the variable resistor directly to the 12V supply. Additional variable resistors (100k and 1Meg) and fixed resistors (10k and 100k) are used to create a voltage divider network connected to the same common node, also utilizing jumpers to connect to the 12V supply. The goal is to create a configurable circuit to test and characterize the TCRT5000 sensor's response to varying reflective surfaces.",
        "content": ".title KiCad schematic\nRs1 Net-_Js11-Pad2_ Net-_Rs1-Pad2_ 1k\nRs2 Net-_Js12-Pad2_ Net-_Rs1-Pad2_ 2k\nRs3 Net-_Js13-Pad2_ Net-_Rs1-Pad2_ 4k7\nRs4 Net-_Js14-Pad2_ Net-_Rs1-Pad2_ 10k\nJs11 +12V Net-_Js11-Pad2_ Jumper_NC_Small\nJs12 +12V Net-_Js12-Pad2_ Jumper_NC_Small\nJs13 +12V Net-_Js13-Pad2_ Jumper_NC_Small\nJs14 +12V Net-_Js14-Pad2_ Jumper_NC_Small\nU1 Net-_Rs1-Pad2_ GND Net-_Rdr1-Pad2_ GND TCRT5000\nRVdr1 Net-_Jdr1-Pad1_ Net-_RVdr1-Pad2_ Net-_RVdr1-Pad2_ 10k\nRdr1 Net-_RVdr1-Pad2_ Net-_Rdr1-Pad2_ 1k\nJdr1 Net-_Jdr1-Pad1_ +12V Jumper_NC_Small\nJdr3 Net-_Jdr3-Pad1_ +12V Jumper_NC_Small\nJdr2 Net-_Jdr2-Pad1_ +12V Jumper_NC_Small\nRdr3 Net-_RVdr3-Pad2_ Net-_Rdr1-Pad2_ 100k\nRdr2 Net-_RVdr2-Pad2_ Net-_Rdr1-Pad2_ 10k\nRVdr3 Net-_Jdr3-Pad1_ Net-_RVdr3-Pad2_ Net-_RVdr3-Pad2_ 1Meg\nRVdr2 Net-_Jdr2-Pad1_ Net-_RVdr2-Pad2_ Net-_RVdr2-Pad2_ 100k\n.end\n"
    },
    {
        "filename": "1017.cir",
        "prompt": "Create a circuit with two 74HCT244 octal buffers/drivers (U1 and U2) and a 74HC00 quad NAND gate (U3). Each buffer output is connected to a 330-ohm resistor in series with an LED to ground, creating an 8-bit output display. The inputs to the first buffer (U1) are connected to a 20-pin connector (J1) providing data lines A0-A15, refresh signal (Z80_~RFRSH), ground, and VCC. The inputs to the second buffer (U2) are also connected to the outputs of the first buffer. The NAND gate (U3) has one input connected to the refresh signal and another to the output of the first buffer (U1). Include decoupling capacitors (100nF) connected between VCC and ground. The connector J1 also has unconnected pins (NC_01, NC_02, NC_03).",
        "content": ".title KiCad schematic\nU2 Net-_U1-Pad1_ A0 Net-_R5-Pad2_ A1 Net-_R6-Pad2_ A2 Net-_R7-Pad2_ A3 Net-_R8-Pad2_ GND A7 Net-_R4-Pad2_ A6 Net-_R3-Pad2_ A5 Net-_R2-Pad2_ A4 Net-_R1-Pad2_ Net-_U1-Pad1_ VCC 74HCT244\nR1 Net-_A0-Pad2_ Net-_R1-Pad2_ 330\nR2 Net-_A1-Pad2_ Net-_R2-Pad2_ 330\nR3 Net-_A2-Pad2_ Net-_R3-Pad2_ 330\nR4 Net-_A3-Pad2_ Net-_R4-Pad2_ 330\nR5 Net-_A4-Pad2_ Net-_R5-Pad2_ 330\nR6 Net-_A5-Pad2_ Net-_R6-Pad2_ 330\nR7 Net-_A6-Pad2_ Net-_R7-Pad2_ 330\nR8 Net-_A7-Pad2_ Net-_R8-Pad2_ 330\nA0 GND Net-_A0-Pad2_ LED\nA1 GND Net-_A1-Pad2_ LED\nA2 GND Net-_A2-Pad2_ LED\nA3 GND Net-_A3-Pad2_ LED\nA4 GND Net-_A4-Pad2_ LED\nA5 GND Net-_A5-Pad2_ LED\nA6 GND Net-_A6-Pad2_ LED\nA7 GND Net-_A7-Pad2_ LED\nU3 Z80_~RFRSH Z80_~RFRSH Net-_U1-Pad1_ GND VCC 74HC00\nU1 Net-_U1-Pad1_ NC_01 Net-_R13-Pad2_ A9 Net-_R14-Pad2_ A10 Net-_R15-Pad2_ A11 Net-_R16-Pad2_ GND A15 Net-_R12-Pad2_ A14 Net-_R11-Pad2_ A13 Net-_R10-Pad2_ A12 Net-_R9-Pad2_ Net-_U1-Pad1_ VCC 74HCT244\nR9 Net-_A8-Pad2_ Net-_R9-Pad2_ 330\nR10 Net-_A9-Pad2_ Net-_R10-Pad2_ 330\nR11 Net-_A10-Pad2_ Net-_R11-Pad2_ 330\nR12 Net-_A11-Pad2_ Net-_R12-Pad2_ 330\nR13 Net-_A12-Pad2_ Net-_R13-Pad2_ 330\nR14 Net-_A13-Pad2_ Net-_R14-Pad2_ 330\nR15 Net-_A14-Pad2_ Net-_R15-Pad2_ 330\nR16 Net-_A15-Pad2_ Net-_R16-Pad2_ 330\nA8 GND Net-_A8-Pad2_ LED\nA9 GND Net-_A9-Pad2_ LED\nA10 GND Net-_A10-Pad2_ LED\nA11 GND Net-_A11-Pad2_ LED\nA12 GND Net-_A12-Pad2_ LED\nA13 GND Net-_A13-Pad2_ LED\nA14 GND Net-_A14-Pad2_ LED\nA15 GND Net-_A15-Pad2_ LED\nC2 VCC GND 100nF\nC3 VCC GND 100nF\nC4 VCC GND 100nF\nJ1 A15 A14 A13 A12 A11 A10 A9 NC_02 A7 A6 A5 A4 A3 A2 A1 A0 NC_03 Z80_~RFRSH GND VCC Conn_01x20\n.end\n"
    },
    {
        "filename": "526.cir",
        "prompt": "Create a circuit with two identical sections, each consisting of a 1k\u03a9 resistor connected to ground and a 1k\u03a9 resistor connected to a digital output pin (/D48, /D49, /D50, /D51). Each section also has a 10k\u03a9 pull-up resistor connecting the respective digital output pin to a +3.3V supply. Additionally, include two unconnected nodes (NC_01, NC_02, NC_03, NC_04) each connected to a 1k\u03a9 resistor to ground. The two sections share a common node (ILD2) connected to the output of the first 1k\u03a9 resistor in each section.",
        "content": ".title KiCad schematic\nOK1 Net-_OK1-Pad1_ GND Net-_OK1-Pad3_ GND GND Net-_OK1-Pad6_ GND Net-_OK1-Pad8_ ILD2\nOK2 Net-_OK2-Pad1_ GND Net-_OK2-Pad3_ GND GND Net-_OK2-Pad6_ GND Net-_OK2-Pad8_ ILD2\nR20 NC_01 Net-_OK1-Pad1_ 1k\nR22 Net-_OK1-Pad8_ /D48 1k\nR21 NC_02 Net-_OK2-Pad1_ 1k\nR26 NC_03 Net-_OK1-Pad3_ 1k\nR28 Net-_OK1-Pad6_ /D49 1k\nR29 Net-_OK2-Pad6_ /D51 1k\nR27 NC_04 Net-_OK2-Pad3_ 1k\nR30 /D49 +3V3 10k\nR31 /D51 +3V3 10k\nR25 /D50 +3V3 10k\nR23 Net-_OK2-Pad8_ /D50 1k\nR24 /D48 +3V3 10k\n.end\n"
    },
    {
        "filename": "1313.cir",
        "prompt": "Generate a circuit with a 12V DC voltage source (V1) connected to a voltage divider formed by resistors R1 (100k\u03a9) and R2 (24k\u03a9). The midpoint of this divider is connected to the base of an NPN transistor (Q1) through a capacitor C1 (10\u00b5F). The collector of Q1 is connected to the output (out), and the emitter is grounded through a resistor R4 (1k\u03a9). A 1kHz sinusoidal AC voltage source (V2) with 1V amplitude is applied in series with V1. Include a resistor R3 (3.9k\u03a9) connected between the 12V source and the output. Perform a transient analysis from 0 to 2ms with a maximum timestep of 1e-5 seconds. Plot the base voltage and the input voltage (V1 + V2). Use a standard NPN transistor model (qnpn).",
        "content": ".title KiCad schematic\nV1 Net-_R1-Pad1_ 0 12\nR1 Net-_R1-Pad1_ Net-_C1-Pad1_ 100k\nR3 Net-_R1-Pad1_ out 3.9k\nR2 Net-_C1-Pad1_ 0 24k\nR4 Net-_Q1-Pad3_ 0 1k\nC1 Net-_C1-Pad1_ v1 10u\nV2 v1 0 0 ac 1.0 sin(0 1 1k)\nQ1 out Net-_C1-Pad1_ Net-_Q1-Pad3_ Net-_Q1-Pad3_ QNPN\n.tran 1e-5 2e-3\n.model qnpn npn\n.control\nrun\nplot v(base) v(v1)\n.endc\n.end\n"
    },
    {
        "filename": "51.cir",
        "prompt": "Create a schematic diagram featuring three DSPIC30F4013 microcontrollers, each connected to a series of peripherals including LEDs with current-limiting resistors, push buttons, relays, and connectors. The microcontrollers have multiple analog input (ANx), PWM output, interrupt (IRQx), and communication (TXx/RXx, C1TX/C1RX, C2TX/C2RX, C3TX/C3RX) pins connected to various components. Include multiple voltage rails (+3.3V, +5V, +5VD, +12V, +15V) and a 7.3725MHz crystal oscillator. Several connectors provide access to motor encoders, servo signals, and general I/O. The relays are controlled by transistors (BSS123) and are connected to a separate \"Relais Encodeurs\" bus. Include decoupling capacitors (100nF and 22pF) for the power supplies and crystal oscillator. Several LEDs are directly connected to voltage rails through current limiting resistors.",
        "content": ".title KiCad schematic\nD38 +3.3V Net-_D38-Pad2_ LED\nR52 GND Net-_D38-Pad2_ 220\nD36 +5V Net-_D36-Pad2_ LED\nR50 GND Net-_D36-Pad2_ 680\nR51 GND Net-_D37-Pad2_ 330\nD37 +5VD Net-_D37-Pad2_ LED\nD35 +12V Net-_D35-Pad2_ LED\nR49 GND Net-_D35-Pad2_ 820\nR48 GND Net-_D34-Pad2_ 1K\nD34 +15V Net-_D34-Pad2_ LED x 5\nP38 /codeurs-moteurs/RST /PIC30F4013-3/RSTC CAVALIER\nP37 /codeurs-moteurs/RST /PIC30F4013-2/RSTB CAVALIER\nP36 /codeurs-moteurs/RST /PIC30F4013-1/RSTA CAVALIER x3\nP35 GND +5VD /PIC30F4013-1/SCL /PIC30F4013-1/SDA CONN_4\nP34 GND +5VD /PIC30F4013-1/SCL /PIC30F4013-1/SDA CONN_4\nP32 GND +5VD /PIC30F4013-1/SCL /PIC30F4013-1/SDA CONN_4\nP33 GND +5VD /PIC30F4013-1/SCL /PIC30F4013-1/SDA CONN_4\nP12 GND +3.3V +5VD +5V +12V +15V CONN_6\nP7 GND +3.3V +5VD +5V +12V +15V CONN_6\nP11 GND +3.3V +5VD +5V +12V +15V CONN_6\nP13 /codeurs-moteurs/M5A /codeurs-moteurs/M5B /codeurs-moteurs/M6A /codeurs-moteurs/M6B CONN_4\nP9 /codeurs-moteurs/M3A /codeurs-moteurs/M3B /codeurs-moteurs/M4A /codeurs-moteurs/M4B CONN_4\nP8 /codeurs-moteurs/M1A /codeurs-moteurs/M1B /codeurs-moteurs/M2A /codeurs-moteurs/M2B CONN_4\nP6 /codeurs-moteurs/SERV1 /codeurs-moteurs/SERV2 /codeurs-moteurs/SERV3 /codeurs-moteurs/SERV4 /codeurs-moteurs/SERV5 /codeurs-moteurs/SERV6 CONN_6\nP5 /codeurs-moteurs/IO0 /codeurs-moteurs/IO1 /codeurs-moteurs/IO2 /codeurs-moteurs/IO3 /codeurs-moteurs/IO4 /codeurs-moteurs/IO5 /codeurs-moteurs/IO6 /codeurs-moteurs/IO7 CONN_8\nP3 GND +5VD /PIC30F4013-1/SCL /PIC30F4013-1/SDA CONN_4\nP4 GND /codeurs-moteurs/TX +5VD /codeurs-moteurs/RX CONN_4\nP2 GND GND /PIC30F4013-1/SDA /PIC30F4013-1/SCL /codeurs-moteurs/RX /codeurs-moteurs/TX NC_01 NC_02 /codeurs-moteurs/IO0 /codeurs-moteurs/IO1 /codeurs-moteurs/IO2 /codeurs-moteurs/IO3 /codeurs-moteurs/IO4 /codeurs-moteurs/IO5 /codeurs-moteurs/IO6 /codeurs-moteurs/IO7 /PIC30F4013-1/IRQ0 /PIC30F4013-2/IRQ1 GND /PIC30F4013-3/IRQ2 /codeurs-moteurs/SERV1 GND /codeurs-moteurs/SERV2 GND /codeurs-moteurs/SERV3 GND /codeurs-moteurs/SERV4 /codeurs-moteurs/RST /codeurs-moteurs/SERV5 GND /codeurs-moteurs/SERV6 NC_03 /codeurs-moteurs/A1 /codeurs-moteurs/A2 /codeurs-moteurs/B1 /codeurs-moteurs/B2 /codeurs-moteurs/Z1 /codeurs-moteurs/Z2 GND GND HE10-40\nP10 /codeurs-moteurs/A1 /codeurs-moteurs/B1 /codeurs-moteurs/Z1 /codeurs-moteurs/A2 /codeurs-moteurs/B2 /codeurs-moteurs/Z2 GND +12V CONN_8\nP1 /codeurs-moteurs/M1A /codeurs-moteurs/M1B /codeurs-moteurs/M2A /codeurs-moteurs/M2B /codeurs-moteurs/M3A /codeurs-moteurs/M3B /codeurs-moteurs/M4A /codeurs-moteurs/M4B /codeurs-moteurs/M5A /codeurs-moteurs/M5B /codeurs-moteurs/M6A /codeurs-moteurs/M6B CONN_12\nP42 GND /PIC30F4013-3/TXC +5VD /PIC30F4013-3/RXC CONN_4\nC18 +5VD GND 100n\nC17 +5VD GND 100n\nC16 +5VD GND 100n\nC15 +5V GND 100n\nK62 GND +12V Net-_D33-Pad1_ CONN_3\nK61 GND +12V Net-_D32-Pad1_ CONN_3\nK60 GND +12V Net-_D31-Pad1_ CONN_3\nK59 GND +12V Net-_D30-Pad1_ CONN_3\nK58 GND +12V Net-_D29-Pad1_ CONN_3\nK48 GND +5V /PIC30F4013-3/AN13 CONN_3\nK51 GND +5V /PIC30F4013-3/AN16 CONN_3\nK52 GND +5V /PIC30F4013-3/AN17 CONN_3\nK50 GND +5V /PIC30F4013-3/AN15 CONN_3\nK47 GND +5V /PIC30F4013-3/AN12 CONN_3\nK49 GND +5V /PIC30F4013-3/AN14 CONN_3\nK53 Net-_K53-Pad1_ Net-_K53-Pad2_ CONN_2\nK63 /PIC30F4013-3/C3RX /PIC30F4013-3/C3TX CONN_2\nK56 GND +5V /PIC30F4013-3/PWM11 CONN_3\nK57 GND +5V /PIC30F4013-3/PWM12 CONN_3\nK55 GND +5V /PIC30F4013-3/PWM10 CONN_3\nK54 GND +5V /PIC30F4013-3/PWM9 CONN_3\nD33 Net-_D33-Pad1_ Net-_D33-Pad2_ LED\nD32 Net-_D32-Pad1_ Net-_D32-Pad2_ LED\nD31 Net-_D31-Pad1_ Net-_D31-Pad2_ LED\nD30 Net-_D30-Pad1_ Net-_D30-Pad2_ LED\nD29 Net-_D29-Pad1_ Net-_D29-Pad2_ LED x 5\nR47 /PIC30F4013-3/L15 GND 470\nR45 /PIC30F4013-3/L13 GND 470\nR43 /PIC30F4013-3/L11 GND 470\nR44 /PIC30F4013-3/L12 GND 470\nR46 /PIC30F4013-3/L14 GND 470\nR42 Net-_D33-Pad2_ /PIC30F4013-3/L15 470\nR41 Net-_D32-Pad2_ /PIC30F4013-3/L14 470\nR40 Net-_D31-Pad2_ /PIC30F4013-3/L13 470\nR39 Net-_D30-Pad2_ /PIC30F4013-3/L12 470\nR38 Net-_D29-Pad2_ /PIC30F4013-3/L11 470\nJ3 /PIC30F4013-3/RSTC +5VD GND /PIC30F4013-3/PGDC /PIC30F4013-3/PGCC NC_04 NC_05 NC_06 RJ12\nC6 Net-_C6-Pad1_ GND 22p\nC5 Net-_C5-Pad1_ GND 22p\nX3 Net-_C5-Pad1_ Net-_C6-Pad1_ 7.3725Mhz\nK46 GND Net-_K46-Pad2_ CONN_2\nR37 /PIC30F4013-3/RSTC Net-_K46-Pad2_ 15\nR36 +5VD /PIC30F4013-3/RSTC 10k\nU3 /PIC30F4013-3/RSTC /PIC30F4013-3/AN12 /PIC30F4013-3/AN13 /PIC30F4013-3/AN14 /PIC30F4013-3/AN15 /PIC30F4013-3/AN16 /PIC30F4013-3/AN17 /PIC30F4013-3/PGCC /PIC30F4013-3/PGDC /PIC30F4013-3/L11 +5VD GND Net-_C6-Pad1_ Net-_C5-Pad1_ Net-_K53-Pad1_ Net-_K53-Pad2_ /PIC30F4013-3/IRQ2 /PIC30F4013-3/R8 /PIC30F4013-3/PWM12 GND +5VD /PIC30F4013-3/PWM11 /PIC30F4013-3/R7 NC_07 /PIC30F4013-1/SCL /PIC30F4013-1/SDA /PIC30F4013-3/TXC /PIC30F4013-3/RXC /PIC30F4013-3/C3TX /PIC30F4013-3/C3RX GND +5VD /PIC30F4013-3/PWM10 /PIC30F4013-3/PWM9 /PIC30F4013-3/L15 /PIC30F4013-3/L14 /PIC30F4013-3/L13 /PIC30F4013-3/L12 GND +5V DSPIC30F4013\nP44 GND /PIC30F4013-2/TXB +5VD /PIC30F4013-2/RXB CONN_4\nC14 +5VD GND 100n\nC13 +5VD GND 100n\nC12 +5VD GND 100n\nC11 +5V GND 100n\nK44 GND +12V Net-_D28-Pad1_ CONN_3\nK43 GND +12V Net-_D27-Pad1_ CONN_3\nK42 GND +12V Net-_D26-Pad1_ CONN_3\nK41 GND +12V Net-_D25-Pad1_ CONN_3\nK40 GND +12V Net-_D24-Pad1_ CONN_3\nK30 GND +5V /PIC30F4013-2/AN7 CONN_3\nK33 GND +5V /PIC30F4013-2/AN10 CONN_3\nK34 GND +5V /PIC30F4013-2/AN11 CONN_3\nK32 GND +5V /PIC30F4013-2/AN9 CONN_3\nK29 GND +5V /PIC30F4013-2/AN6 CONN_3\nK31 GND +5V /PIC30F4013-2/AN8 CONN_3\nK35 Net-_K35-Pad1_ Net-_K35-Pad2_ CONN_2\nK45 /PIC30F4013-2/C2RX /PIC30F4013-2/C2TX CONN_2\nK38 GND +5V /PIC30F4013-2/PWM7 CONN_3\nK39 GND +5V /PIC30F4013-2/PWM8 CONN_3\nK37 GND +5V /PIC30F4013-2/PWM6 CONN_3\nK36 GND +5V /PIC30F4013-2/PWM5 CONN_3\nD28 Net-_D28-Pad1_ Net-_D28-Pad2_ LED\nD27 Net-_D27-Pad1_ Net-_D27-Pad2_ LED\nD26 Net-_D26-Pad1_ Net-_D26-Pad2_ LED\nD25 Net-_D25-Pad1_ Net-_D25-Pad2_ LED\nD24 Net-_D24-Pad1_ Net-_D24-Pad2_ LED x 5\nR35 /PIC30F4013-2/L10 GND 470\nR33 /PIC30F4013-2/L8 GND 470\nR31 /PIC30F4013-2/L6 GND 470\nR32 /PIC30F4013-2/L7 GND 470\nR34 /PIC30F4013-2/L9 GND 470\nR30 Net-_D28-Pad2_ /PIC30F4013-2/L10 470\nR29 Net-_D27-Pad2_ /PIC30F4013-2/L9 470\nR28 Net-_D26-Pad2_ /PIC30F4013-2/L8 470\nR27 Net-_D25-Pad2_ /PIC30F4013-2/L7 470\nR26 Net-_D24-Pad2_ /PIC30F4013-2/L6 470\nJ2 /PIC30F4013-2/RSTB +5VD GND /PIC30F4013-2/PGDB /PIC30F4013-2/PGCB NC_08 NC_09 NC_10 RJ12\nC4 Net-_C4-Pad1_ GND 22p\nC3 Net-_C3-Pad1_ GND 22p\nX2 Net-_C3-Pad1_ Net-_C4-Pad1_ 7.3728 Mhz\nK28 GND Net-_K28-Pad2_ CONN_2\nR25 /PIC30F4013-2/RSTB Net-_K28-Pad2_ 15\nR24 +5VD /PIC30F4013-2/RSTB 10k\nU2 /PIC30F4013-2/RSTB /PIC30F4013-2/AN6 /PIC30F4013-2/AN7 /PIC30F4013-2/AN8 /PIC30F4013-2/AN9 /PIC30F4013-2/AN10 /PIC30F4013-2/AN11 /PIC30F4013-2/PGCB /PIC30F4013-2/PGDB /PIC30F4013-2/L6 +5VD GND Net-_C4-Pad1_ Net-_C3-Pad1_ Net-_K35-Pad1_ Net-_K35-Pad2_ /PIC30F4013-2/IRQ1 /PIC30F4013-2/R5 /PIC30F4013-2/PWM8 GND +5VD /PIC30F4013-2/PWM7 /PIC30F4013-2/R4 NC_11 /PIC30F4013-1/SCL /PIC30F4013-1/SDA /PIC30F4013-2/TXB /PIC30F4013-2/RXB /PIC30F4013-2/C2TX /PIC30F4013-2/C2RX GND +5VD /PIC30F4013-2/PWM6 /PIC30F4013-2/PWM5 /PIC30F4013-2/L10 /PIC30F4013-2/L9 /PIC30F4013-2/L8 /PIC30F4013-2/L7 GND +5V DSPIC30F4013\nP43 +5VD /PIC30F4013-1/TXA GND /PIC30F4013-1/RXA CONN_4\nC10 +5VD GND 100n\nC9 +5VD GND 100n\nC8 +5VD GND 100n\nC7 +5V GND 100n\nK26 GND +12V Net-_D23-Pad1_ CONN_3\nK25 GND +12V Net-_D22-Pad1_ CONN_3\nK24 GND +12V Net-_D21-Pad1_ CONN_3\nK23 GND +12V Net-_D20-Pad1_ CONN_3\nK22 GND +12V Net-_D19-Pad1_ CONN_3\nK12 GND +5V /PIC30F4013-1/AN1A CONN_3\nK15 GND +5V /PIC30F4013-1/AN4A CONN_3\nK16 GND +5V /PIC30F4013-1/AN5A CONN_3\nK14 GND +5V /PIC30F4013-1/AN3A CONN_3\nK11 GND +5V /PIC30F4013-1/AN0A CONN_3\nK13 GND +5V /PIC30F4013-1/AN2A CONN_3\nK17 Net-_K17-Pad1_ Net-_K17-Pad2_ CONN_2\nK27 /PIC30F4013-1/C1RX /PIC30F4013-1/C1TX CONN_2\nK20 GND +5V /PIC30F4013-1/PWM3 CONN_3\nK21 GND +5V /PIC30F4013-1/PWM4 CONN_3\nK19 GND +5V /PIC30F4013-1/PWM2 CONN_3\nK18 GND +5V /PIC30F4013-1/PWM1 CONN_3\nD23 Net-_D23-Pad1_ Net-_D23-Pad2_ LED\nD22 Net-_D22-Pad1_ Net-_D22-Pad2_ LED\nD21 Net-_D21-Pad1_ Net-_D21-Pad2_ LED\nD20 Net-_D20-Pad1_ Net-_D20-Pad2_ LED\nD19 Net-_D19-Pad1_ Net-_D19-Pad2_ LED\nR23 /PIC30F4013-1/L5 GND 470\nR21 /PIC30F4013-1/L3 GND 470\nR19 /PIC30F4013-1/L1 GND 470\nR20 /PIC30F4013-1/L2 GND 470\nR22 /PIC30F4013-1/L4 GND 470\nR18 Net-_D23-Pad2_ /PIC30F4013-1/L5 470\nR17 Net-_D22-Pad2_ /PIC30F4013-1/L4 470\nR16 Net-_D21-Pad2_ /PIC30F4013-1/L3 470\nR15 Net-_D20-Pad2_ /PIC30F4013-1/L2 470\nR14 Net-_D19-Pad2_ /PIC30F4013-1/L1 470\nP41 /PIC30F4013-1/SDA Net-_P41-Pad2_ CAVALIER\nP40 /PIC30F4013-1/SCL Net-_P40-Pad2_ CAVALIER\nR13 +5VD Net-_P41-Pad2_ R\nR12 +5VD Net-_P40-Pad2_ R\nJ1 /PIC30F4013-1/RSTA +5VD GND /PIC30F4013-1/PGDA /PIC30F4013-1/PGCA NC_12 NC_13 NC_14 RJ12\nC2 Net-_C2-Pad1_ GND 22p\nC1 Net-_C1-Pad1_ GND 22p\nX1 Net-_C1-Pad1_ Net-_C2-Pad1_ 7.3728 Mhz\nK10 GND Net-_K10-Pad2_ CONN_2\nR11 /PIC30F4013-1/RSTA Net-_K10-Pad2_ 15\nR10 +5VD /PIC30F4013-1/RSTA 10k\nU1 /PIC30F4013-1/RSTA /PIC30F4013-1/AN0A /PIC30F4013-1/AN1A /PIC30F4013-1/AN2A /PIC30F4013-1/AN3A /PIC30F4013-1/AN4A /PIC30F4013-1/AN5A /PIC30F4013-1/PGCA /PIC30F4013-1/PGDA /PIC30F4013-1/L1 +5VD GND Net-_C2-Pad1_ Net-_C1-Pad1_ Net-_K17-Pad1_ Net-_K17-Pad2_ /PIC30F4013-1/IRQ0 /PIC30F4013-1/R2 /PIC30F4013-1/PWM4 GND +5VD /PIC30F4013-1/PWM3 /PIC30F4013-1/R1 NC_15 /PIC30F4013-1/SCL /PIC30F4013-1/SDA /PIC30F4013-1/TXA /PIC30F4013-1/RXA /PIC30F4013-1/C1TX /PIC30F4013-1/C1RX GND +5VD /PIC30F4013-1/PWM2 /PIC30F4013-1/PWM1 /PIC30F4013-1/L5 /PIC30F4013-1/L4 /PIC30F4013-1/L3 /PIC30F4013-1/L2 GND +5V DSPIC30F4013\nK7 Net-_D13-Pad1_ /Relais Encodeurs/9A Net-_K7-Pad6_ Net-_K7-Pad8_ Net-_K7-Pad9_ Net-_K7-Pad11_ /Relais Encodeurs/10A +12V RELAY_A_2RT\nD14 +12V Net-_D14-Pad2_ LED\nSW6 Net-_D15-Pad1_ GND SW_PUSH_SMALL\nSW5 Net-_D13-Pad1_ GND SW_PUSH_SMALL\nSW4 Net-_D9-Pad1_ GND SW_PUSH_SMALL\nSW3 Net-_D7-Pad1_ GND SW_PUSH_SMALL\nSW2 Net-_D3-Pad1_ GND SW_PUSH_SMALL\nSW1 Net-_D1-Pad1_ GND SW_PUSH_SMALL\nR4 Net-_D8-Pad2_ Net-_D7-Pad1_ 820\nQ8 GND /PIC30F4013-3/R8 Net-_D15-Pad1_ BSS123\nQ7 GND /PIC30F4013-3/R7 Net-_D13-Pad1_ BSS123\nQ4 GND /PIC30F4013-2/R4 Net-_D7-Pad1_ BSS123\nQ5 GND /PIC30F4013-2/R5 Net-_D9-Pad1_ BSS123\nQ2 GND /PIC30F4013-1/R2 Net-_D3-Pad1_ BSS123\nR2 Net-_D4-Pad2_ Net-_D3-Pad1_ 820\nD1 Net-_D1-Pad1_ +12V DIODE\nQ1 GND /PIC30F4013-1/R1 Net-_D1-Pad1_ BSS123\nP31 /Relais Encodeurs/11A Net-_K8-Pad11_ +12V CAVALIER2\nP30 /Relais Encodeurs/10C Net-_K7-Pad9_ GND CAVALIER2\nP26 /Relais Encodeurs/10B Net-_K7-Pad11_ /Relais Encodeurs/11C CAVALIER2\nP29 /Relais Encodeurs/9C Net-_K7-Pad8_ /Relais Encodeurs/11C CAVALIER2\nP27 /Relais Encodeurs/9B Net-_K7-Pad6_ GND CAVALIER2\nP24 /Relais Encodeurs/7A Net-_K5-Pad11_ +12V CAVALIER2\nP23 /Relais Encodeurs/6C Net-_K4-Pad9_ GND CAVALIER2\nP21 /Relais Encodeurs/6B Net-_K4-Pad11_ /Relais Encodeurs/7C CAVALIER2\nP22 /Relais Encodeurs/5C Net-_K4-Pad8_ /Relais Encodeurs/7C CAVALIER2\nP20 /Relais Encodeurs/5B Net-_K4-Pad6_ GND CAVALIER2\nP17 /Relais Encodeurs/1C Net-_K1-Pad8_ /Relais Encodeurs/3C CAVALIER2\nP14 /Relais Encodeurs/1B Net-_K1-Pad6_ GND CAVALIER2\nP19 /Relais Encodeurs/3A Net-_K2-Pad11_ +12V CAVALIER2\nP16 /Relais Encodeurs/2C Net-_K1-Pad9_ GND CAVALIER2\nP15 /Relais Encodeurs/2B Net-_K1-Pad11_ /Relais Encodeurs/3C CAVALIER2\nP28 /Relais Encodeurs/11C /Relais Encodeurs/11A /Relais Encodeurs/11B /Relais Encodeurs/10C /Relais Encodeurs/10A /Relais Encodeurs/10B /Relais Encodeurs/9C /Relais Encodeurs/9A /Relais Encodeurs/9B CONN_9\nK8 Net-_K8-Pad11_ /Relais Encodeurs/11B /Relais Encodeurs/11C +12V Net-_D15-Pad1_ RELAY_1RT_FINDER\nP25 /Relais Encodeurs/7C /Relais Encodeurs/7A /Relais Encodeurs/7B /Relais Encodeurs/6C /Relais Encodeurs/6A /Relais Encodeurs/6B /Relais Encodeurs/5C /Relais Encodeurs/5A /Relais Encodeurs/5B CONN_9\nP18 /Relais Encodeurs/3C /Relais Encodeurs/3A /Relais Encodeurs/3B /Relais Encodeurs/2C /Relais Encodeurs/2A /Relais Encodeurs/2B /Relais Encodeurs/1C /Relais Encodeurs/1A /Relais Encodeurs/1B CONN_9\nK5 Net-_K5-Pad11_ /Relais Encodeurs/7B /Relais Encodeurs/7C +12V Net-_D9-Pad1_ RELAY_1RT_FINDER\nD10 +12V Net-_D10-Pad2_ LED\nR5 Net-_D10-Pad2_ Net-_D9-Pad1_ 820\nD9 Net-_D9-Pad1_ +12V DIODE\nD16 +12V Net-_D16-Pad2_ LED\nR8 Net-_D16-Pad2_ Net-_D15-Pad1_ 820\nD15 Net-_D15-Pad1_ +12V DIODE\nD13 Net-_D13-Pad1_ +12V DIODE\nR7 Net-_D14-Pad2_ Net-_D13-Pad1_ 820\nD7 Net-_D7-Pad1_ +12V DIODE\nD8 +12V Net-_D8-Pad2_ LED\nK4 Net-_D7-Pad1_ /Relais Encodeurs/5A Net-_K4-Pad6_ Net-_K4-Pad8_ Net-_K4-Pad9_ Net-_K4-Pad11_ /Relais Encodeurs/6A +12V RELAY_A_2RT\nK2 Net-_K2-Pad11_ /Relais Encodeurs/3B /Relais Encodeurs/3C +12V Net-_D3-Pad1_ RELAY_1RT_FINDER\nD4 +12V Net-_D4-Pad2_ LED\nD3 Net-_D3-Pad1_ +12V DIODE\nR1 Net-_D2-Pad2_ Net-_D1-Pad1_ 820\nD2 +12V Net-_D2-Pad2_ LED\nK1 Net-_D1-Pad1_ /Relais Encodeurs/1A Net-_K1-Pad6_ Net-_K1-Pad8_ Net-_K1-Pad9_ Net-_K1-Pad11_ /Relais Encodeurs/2A +12V RELAY_A_2RT\n.end\n"
    },
    {
        "filename": "905.cir",
        "prompt": "Create a SPICE netlist for a USB 3.0 evaluation board featuring a FT601Q USB 3.0 controller, a PI5USB30213A USB 3.0 redriver, an IS25LP128F-JBLE flash memory chip, a DSC6001CI2A-016.0000T crystal oscillator, and multiple USB connectors (PUSB3FR4Z and DX07S024JJ2). The board includes 3.3V and 1.8V voltage regulation, test points for key voltages (+3V3, +2V5, +1V8), and JTAG interface. Include decoupling capacitors throughout the circuit, ferrite beads for VBUS filtering, and pull-up/pull-down resistors for various control signals. The board should have LEDs connected to several GPIO pins for status indication. A 30MHz crystal oscillator is used for clock generation. The circuit should also include differential signal routing for USB data lines and clock signals.",
        "content": ".title KiCad schematic\nU3 NC_01 NC_02 NC_03 Net-_C2-Pad1_ Net-_C2-Pad1_ Net-_C21-Pad2_ Net-_C12-Pad1_ Net-_C9-Pad1_ Net-_C15-Pad1_ Net-_C15-Pad2_ GND +5V +5V GND Net-_C16-Pad2_ Net-_C16-Pad1_ Net-_C10-Pad1_ Net-_C13-Pad1_ Net-_C22-Pad2_ Net-_R2-Pad1_ GND Net-_C20-Pad2_ Net-_C11-Pad1_ Net-_C8-Pad1_ Net-_C14-Pad1_ Net-_C14-Pad2_ GND +5V +5V NC_04 NC_05 NC_06 TPS65261\nC2 Net-_C2-Pad1_ GND 1u\nR2 Net-_R2-Pad1_ GND 73.2K\nC14 Net-_C14-Pad1_ Net-_C14-Pad2_ 47n\nL1 Net-_C14-Pad2_ Net-_C20-Pad1_ 2.2u\nC23 Net-_C20-Pad1_ GND 22u\nR10 Net-_C20-Pad2_ GND 7K5\nR5 Net-_C11-Pad1_ Net-_C17-Pad1_ 20K\nC17 Net-_C17-Pad1_ GND 3.3n\nC11 Net-_C11-Pad1_ GND 22p\nC8 Net-_C8-Pad1_ GND 10n\nR9 Net-_C20-Pad1_ Net-_C20-Pad2_ 15K\nC3 +5V GND 10u\nC20 Net-_C20-Pad1_ Net-_C20-Pad2_ 22p\nC15 Net-_C15-Pad1_ Net-_C15-Pad2_ 47n\nC24 Net-_C21-Pad1_ GND 22u\nTP2 +2V5 TestPoint\nR12 Net-_C21-Pad2_ GND 4.7K\nR6 Net-_C12-Pad1_ Net-_C18-Pad1_ 20K\nC18 Net-_C18-Pad1_ GND 3.3n\nC12 Net-_C12-Pad1_ GND 22p\nC9 Net-_C9-Pad1_ GND 10n\nR11 Net-_C21-Pad1_ Net-_C21-Pad2_ 15K\nC4 +5V GND 10u\nC21 Net-_C21-Pad1_ Net-_C21-Pad2_ 22p\nC16 Net-_C16-Pad1_ Net-_C16-Pad2_ 47n\nC25 Net-_C22-Pad1_ GND 22u\nTP3 +3V3 TestPoint\nR14 Net-_C22-Pad2_ GND 3.3K\nR7 Net-_C13-Pad1_ Net-_C19-Pad1_ 20K\nC19 Net-_C19-Pad1_ GND 3.3n\nC13 Net-_C13-Pad1_ GND 22p\nC10 Net-_C10-Pad1_ GND 10n\nR13 Net-_C22-Pad1_ Net-_C22-Pad2_ 15K\nC5 +5V GND 10u\nC22 Net-_C22-Pad1_ Net-_C22-Pad2_ 22p\nL2 Net-_C15-Pad2_ Net-_C21-Pad1_ 2.2u\nL3 Net-_C16-Pad2_ Net-_C22-Pad1_ 2.2u\nR21 +1V8 Net-_C20-Pad1_ 0R\nR17 +2V5 Net-_C21-Pad1_ 0R\nR18 +3V3 Net-_C22-Pad1_ 0R\nR3 GND Net-_R3-Pad2_ 4.7K\nR1 +3V3 Net-_R1-Pad2_ 4.7K\nC26 Net-_C20-Pad1_ GND 22u\nC33 GND Net-_C33-Pad2_ 18p\nFB1 VBUS Net-_FB1-Pad2_ Ferrite_Bead\nC30 /TX1- Net-_C30-Pad2_ 100n\nC31 /TX1+ Net-_C31-Pad2_ 100n\nR31 Net-_R31-Pad1_ GND 1K6\nR32 Net-_R32-Pad1_ +3V3 10K\nR33 Net-_R33-Pad1_ +3V3 10K\nR34 Net-_R34-Pad1_ +3V3 10K\nC34 GND Net-_C34-Pad2_ 18p\nR4 /JTAG_TCK GND 4k7\nU5 /FLASH_CSn /FLASH_MISO /FLASH_WPn GND /FLASH_MOSI /FLASH_SCK /FLASH_HOLDn +3V3 IS25LP128F-JBLE\nC39 +3V3 GND 100n\nC40 +3V3 GND 100n\nC37 VD10 GND 100n\nC38 VD10 GND 4u7\nC27 +3V3 GND 100n\nC1 +3V3 GND 100n\nU1 +3V3 GND NC_07 +3V3 DSC6001CI2A-016.0000T\nR22 /INITn +3V3 10K\nR20 FT_GPIO0 +3V3 10K\nSW1 GND FT_GPIO0 SW_Push\nTP1 FT_GPIO0 TestPoint\nD1 Net-_D1-Pad1_ +3V3 LED\nR8 Net-_D1-Pad1_ GND 2K\nC47 +1V1 GND 10n\nC44 +1V1 GND 100n\nC52 +1V1 GND 10n\nC50 +1V1 GND 100n\nC56 +1V1 GND 10n\nC54 +1V1 GND 100n\nC48 +2V5 GND 10n\nC45 +2V5 GND 100n\nC49 +3V3 GND 10n\nC46 +3V3 GND 100n\nC53 +3V3 GND 10n\nC51 +3V3 GND 100n\nC57 +3V3 GND 10n\nC55 +3V3 GND 100n\nC59 +3V3 GND 10n\nC58 +3V3 GND 100n\nC61 +3V3 GND 10n\nC60 +3V3 GND 100n\nC63 +3V3 GND 10n\nC62 +3V3 GND 100n\nC65 +3V3 GND 10n\nC64 +3V3 GND 100n\nC67 +3V3 GND 10n\nC66 +3V3 GND 100n\nH1 GND  \nH2 GND  \nH3 GND  \nH4 GND  \nR23 Net-_R23-Pad1_ FT_GPIO1 0R\nR24 Net-_R24-Pad1_ FT_GPIO0 0R\nD3 Net-_D3-Pad1_ NC_08 LED\nR15 Net-_D3-Pad1_ GND 2K\nD4 Net-_D4-Pad1_ NC_09 LED\nR26 Net-_D4-Pad1_ GND 2K\nD5 Net-_D5-Pad1_ NC_10 LED\nR30 Net-_D5-Pad1_ GND 2K\nD6 Net-_D6-Pad1_ NC_11 LED\nR59 Net-_D6-Pad1_ GND 2K\nD7 Net-_D7-Pad1_ NC_12 LED\nR60 Net-_D7-Pad1_ GND 2K\nD8 Net-_D8-Pad1_ NC_13 LED\nR61 Net-_D8-Pad1_ GND 2K\nD9 Net-_D9-Pad1_ NC_14 LED\nR62 Net-_D9-Pad1_ GND 2K\nD10 Net-_D10-Pad1_ NC_15 LED\nR63 Net-_D10-Pad1_ GND 2K\nC6 +2V5 GND 100n\nU4 GND VD10 VD10 /FT_BE_0 /FT_BE_1 NC_16 NC_17 /FT_TXE_N /FT_RXF_N Net-_R32-Pad1_ /FT_WR_N /FT_RD_N /FT_OE_N +3V3 Net-_R33-Pad1_ Net-_R34-Pad1_ Net-_R24-Pad1_ Net-_R23-Pad1_ NC_18 +3V3 Net-_C33-Pad2_ Net-_C34-Pad2_ /USB_D+ +3V3 /USB_D- GND Net-_R31-Pad1_ +3V3 GND VD10 /FT_TOD- /FT_TOD+ VD10 /FT_RID- /FT_RID+ GND Net-_R27-Pad1_ +3V3 VD10 /FT_DATA_0 /FT_DATA_1 /FT_DATA_2 /FT_DATA_3 /FT_DATA_4 /FT_DATA_5 /FT_DATA_6 /FT_DATA_7 VD10 +3V3 /FT_DATA_8 /FT_DATA_9 /FT_DATA_10 /FT_DATA_11 /FT_DATA_12 /FT_DATA_13 /FT_DATA_14 /FT_DATA_15 /FT_CLK +3V3 /FT_DATA_16 /FT_DATA_17 /FT_DATA_18 /FT_DATA_19 /FT_DATA_20 /FT_DATA_21 /FT_DATA_22 /FT_DATA_23 +3V3 /FT_DATA_24 /FT_DATA_25 /FT_DATA_26 /FT_DATA_27 /FT_DATA_28 /FT_DATA_29 /FT_DATA_30 /FT_DATA_31 GND FT601Q_FT602Q\nU2 NC_19 NC_20 NC_21 /FT_DATA_16 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 /FT_DATA_24 NC_36 /FT_DATA_19 /FT_DATA_18 NC_37 NC_38 GND NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 GND NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 /FT_DATA_25 NC_52 NC_53 /FT_DATA_17 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 GND NC_66 /FT_DATA_26 NC_67 /FT_DATA_21 GND /FT_DATA_20 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 /FT_DATA_27 /FT_DATA_31 /FT_DATA_22 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 NC_94 NC_95 NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 /FT_DATA_30 NC_102 /FT_DATA_23 +2V5 GND GND +3V3 +3V3 +3V3 +3V3 GND GND +2V5 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 /FT_RXF_N NC_109 GND GND GND GND GND GND GND GND GND GND GND NC_110 GND NC_111 NC_112 NC_113 /FT_DATA_15 /FT_RD_N /FT_DATA_29 NC_114 NC_115 +3V3 +3V3 +1V1 +1V1 +1V1 +1V1 +1V1 +1V1 +3V3 +3V3 NC_116 NC_117 NC_118 GND NC_119 /FT_BE_0 GND /FT_CLK /FT_TXE_N /FT_BE_1 +3V3 GND +1V1 GND GND GND GND +1V1 GND +3V3 NC_120 NC_121 NC_122 NC_123 NC_124 /FT_WR_N /FT_OE_N /FT_DATA_14 NC_125 NC_126 GND GND +1V1 GND GND GND GND +1V1 GND GND NC_127 NC_128 NC_129 /FT_DATA_6 /FT_DATA_8 /FT_DATA_5 /FT_DATA_13 NC_130 +3V3 +3V3 +1V1 GND GND GND GND +1V1 +3V3 +3V3 NC_131 NC_132 NC_133 NC_134 NC_135 /FT_DATA_7 GND /FT_DATA_11 /FT_DATA_4 NC_136 +3V3 GND +1V1 GND GND GND GND +1V1 GND +3V3 GND NC_137 NC_138 NC_139 NC_140 /FT_DATA_9 /FT_DATA_12 /FT_DATA_10 NC_141 NC_142 GND GND +1V1 +1V1 +1V1 +1V1 +1V1 +1V1 GND GND NC_143 NC_144 NC_145 NC_146 NC_147 /FT_DATA_1 /FT_DATA_0 /FT_DATA_3 /FT_DATA_2 NC_148 +2V5 GND GND +3V3 +3V3 GND GND GND GND +2V5 NC_149 NC_150 NC_151 NC_152 NC_153 NC_154 /FLASH_CSn NC_155 Net-_R3-Pad2_ /JTAG_TDI NC_156 NC_157 NC_158 GND NC_159 NC_160 +3V3 +3V3 Net-_R1-Pad2_ /JTAG_TCK NC_161 NC_162 NC_163 NC_164 NC_165 NC_166 NC_167 NC_168 NC_169 NC_170 NC_171 NC_172 NC_173 NC_174 NC_175 NC_176 +3V3 /FLASH_SCK Net-_R3-Pad2_ /JTAG_TMS NC_177 GND GND GND GND GND GND GND GND NC_178 NC_179 NC_180 NC_181 NC_182 NC_183 NC_184 /FLASH_MISO /INITn /JTAG_TDO GND GND GND GND GND NC_185 NC_186 GND GND GND GND GND NC_187 NC_188 GND GND /FLASH_HOLDn /FLASH_MOSI FT_GPIO0 /HDTX0_D0CH0_P /HDTX0_D0CH0_N GND GND /HDTX0_D0CH1_P /HDTX0_D0CH1_N GND /HDTX0_D1CH0_P /HDTX0_D1CH0_N GND GND /HDTX0_D1CH1_P /HDTX0_D1CH1_N GND /REFCLK_D1_N /FLASH_WPn Net-_TP7-Pad1_ /HDRX0_D0CH0_P /HDRX0_D0CH0_N /HDRX0_D0CH1_P /HDRX0_D0CH1_N /REFCLK_D0_P /REFCLK_D0_N /HDRX0_D1CH0_P /HDRX0_D1CH0_N /HDRX0_D1CH1_P /HDRX0_D1CH1_N /REFCLK_D1_P LFE5UM-45F-6BG381C\nR19 FT_GPIO1 +3V3 2K2\nR25 FT_GPIO0 +3V3 2K2\nC7 /TX2- Net-_C7-Pad2_ 100n\nC28 /TX2+ Net-_C28-Pad2_ 100n\nJ3 /TX1- /TX1+ GND /RX1- /RX1+ /RX1+ /RX1- GND /TX1+ /TX1- PUSB3FR4Z\nJ4 /USB_D- /USB_D+ GND /CC2 /CC1 /CC1 /CC2 GND /USB_D+ /USB_D- PUSB3FR4Z\nJ5 /TX2+ /TX2- GND /RX2+ /RX2- /RX2- /RX2+ GND /TX2- /TX2+ PUSB3FR4Z\nR16 VBUS Net-_R16-Pad2_ 910K\nR27 Net-_R27-Pad1_ VBUS 910K\nTP5 +1V8 TestPoint\nC29 Net-_C29-Pad1_ /HDTX0_D0CH0_N 100n\nC32 Net-_C32-Pad1_ /HDTX0_D0CH0_P 100n\nC35 Net-_C35-Pad1_ /HDTX0_D0CH1_N 100n\nC36 Net-_C36-Pad1_ /HDTX0_D0CH1_P 100n\nC41 Net-_C41-Pad1_ /HDTX0_D1CH0_N 100n\nC42 Net-_C42-Pad1_ /HDTX0_D1CH0_P 100n\nC43 Net-_C43-Pad1_ /HDTX0_D1CH1_N 100n\nC68 Net-_C68-Pad1_ /HDTX0_D1CH1_P 100n\nR35 +3V3 /FLASH_WPn 10k\nR29 +3V3 /FLASH_HOLDn 10k\nR28 +3V3 /FLASH_CSn 4k7\nR36 +3V3 /FLASH_SCK 1k1\nR37 +3V3 /FLASH_MOSI 10k\nR38 +3V3 /FLASH_MISO 10k\nTP7 Net-_TP7-Pad1_ TestPoint\nJ1 GND +3V3 /JTAG_TDI /JTAG_TCK /JTAG_TMS /JTAG_TDO Conn_JTAG\nJ8 /HDTX0_D0CH0_P /HDTX0_D0CH0_N GND /HDRX0_D0CH0_P /HDRX0_D0CH0_N /HDRX0_D0CH0_N /HDRX0_D0CH0_P GND /HDTX0_D0CH0_N /HDTX0_D0CH0_P PUSB3FR4Z\nJ9 /HDTX0_D0CH1_P /HDTX0_D0CH1_N GND /HDRX0_D0CH1_P /HDRX0_D0CH1_N /HDRX0_D0CH1_N /HDRX0_D0CH1_P GND /HDTX0_D0CH1_N /HDTX0_D0CH1_P PUSB3FR4Z\nJ11 /HDTX0_D1CH0_P /HDTX0_D1CH0_N GND /HDRX0_D1CH0_P /HDRX0_D1CH0_N /HDRX0_D1CH0_N /HDRX0_D1CH0_P GND /HDTX0_D1CH0_N /HDTX0_D1CH0_P PUSB3FR4Z\nJ12 /HDTX0_D1CH1_P /HDTX0_D1CH1_N GND /HDRX0_D1CH1_P /HDRX0_D1CH1_N /HDRX0_D1CH1_N /HDRX0_D1CH1_P GND /HDTX0_D1CH1_N /HDTX0_D1CH1_P PUSB3FR4Z\nJ10 /REFCLK_D1_N /REFCLK_D1_P GND /REFCLK_D0_N /REFCLK_D0_P /REFCLK_D0_P /REFCLK_D0_N GND /REFCLK_D1_P /REFCLK_D1_N PUSB3FR4Z\nJ13 /USBC0_USB_P /USBC0_USB_N GND /USBC0_CC2 /USBC0_CC1 /USBC0_CC1 /USBC0_CC2 GND /USBC0_USB_N /USBC0_USB_P PUSB3FR4Z\nJ14 /USBC1_USB_P /USBC1_USB_N GND /USBC1_CC2 /USBC1_CC1 /USBC1_CC1 /USBC1_CC2 GND /USBC1_USB_N /USBC1_USB_P PUSB3FR4Z\nJ6 GND Net-_C32-Pad1_ Net-_C29-Pad1_ +5V /USBC0_CC1 /USBC0_USB_P /USBC0_USB_N /REFCLK_D0_P +5V /HDRX0_D0CH1_N /HDRX0_D0CH1_P GND GND Net-_C36-Pad1_ Net-_C35-Pad1_ +5V /USBC0_CC2 /USBC0_USB_P /USBC0_USB_N /REFCLK_D0_N +5V /HDRX0_D0CH0_N /HDRX0_D0CH0_P GND GND DX07S024JJ2\nJ7 GND Net-_C42-Pad1_ Net-_C41-Pad1_ +5V /USBC1_CC1 /USBC1_USB_P /USBC1_USB_N /REFCLK_D1_P +5V /HDRX0_D1CH1_N /HDRX0_D1CH1_P GND GND Net-_C68-Pad1_ Net-_C43-Pad1_ +5V /USBC1_CC2 /USBC1_USB_P /USBC1_USB_N /REFCLK_D1_N +5V /HDRX0_D1CH0_N /HDRX0_D1CH0_P GND GND DX07S024JJ2\nJ2 GND /TX1+ /TX1- Net-_FB1-Pad2_ /CC1 /USB_D+ /USB_D- NC_189 Net-_FB1-Pad2_ /RX2- /RX2+ GND GND /TX2+ /TX2- Net-_FB1-Pad2_ /CC2 /USB_D+ /USB_D- NC_190 Net-_FB1-Pad2_ /RX1- /RX1+ GND GND DX07S024JJ2\nY1 Net-_C33-Pad2_ NC_191 Net-_C34-Pad2_ NC_192 30MHz \u00b120ppm\nU6 NC_193 NC_194 GND /FT_TOD+ /FT_TOD- VBUS /FT_RID- /FT_RID+ NC_195 NC_196 /CC1 /CC2 GND /RX1+ /RX1- Net-_C31-Pad2_ Net-_C30-Pad2_ /RX2- /RX2+ Net-_C7-Pad2_ Net-_C28-Pad2_ NC_197 Net-_R16-Pad2_ NC_198 GND PI5USB30213A\n.end\n"
    },
    {
        "filename": "690.cir",
        "prompt": "Create a circuit with two DB-37 connectors (J1 and U1) and a DB-15 connector (U2), interconnected via a DB-9 connector (J2). J1 has 37 pins connected directly to the corresponding pins of U1, except for pin 8 which is looped back to itself on U1. U2 has 15 pins. J2 connects a subset of pins from U2 to a subset of pins on J1. Specifically, J2 connects U2's pins 1-8 to J1's pins 1-8, and U2's pins 9-15 to J1's pins 9-15. Include necessary net names to represent the connections between the connectors.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 BUS1 NC_01 BUS2 BUS20 BUS3 BUS21 BUS4 BUS22 BUS5 BUS23 BUS6 BUS24 BUS7 BUS25 BUS8 BUS26 BUS9 BUS27 BUS10 BUS28 BUS11 BUS29 BUS12 BUS30 BUS13 BUS31 BUS14 BUS32 BUS15 BUS33 BUS16 BUS34 BUS17 BUS35 BUS18 BUS36 BUS19 BUS37 NC_02 NC_03 PINS_2X20\nU1 BUS1 BUS2 BUS3 BUS4 BUS5 BUS6 BUS7 BUS8 BUS9 BUS10 BUS11 BUS12 BUS13 BUS14 BUS15 BUS16 BUS17 BUS18 BUS19 BUS20 BUS21 BUS22 BUS23 BUS24 BUS25 BUS26 BUS27 BUS28 BUS29 BUS30 BUS31 BUS32 BUS33 BUS34 BUS35 BUS36 BUS37 BUS8 SUBD_2ROW_37PIN\nU2 IFACE1 IFACE2 IFACE3 IFACE4 IFACE5 IFACE6 IFACE7 IFACE8 IFACE9 IFACE10 IFACE11 IFACE12 IFACE13 IFACE14 IFACE15 SUBD_2ROW_15PIN\nJ2 IFACE1 IFACE9 IFACE2 IFACE10 IFACE3 IFACE11 IFACE4 IFACE12 IFACE5 IFACE13 IFACE6 IFACE14 IFACE7 IFACE15 IFACE8 NC_04 PINS_2X08\n.end\n"
    },
    {
        "filename": "1331.cir",
        "prompt": "Create a circuit with three headers (JP1, JP3) and a 4-pin connector (J1). JP3 is a 16-pin header, JP1 is a 10-pin header, and J1 is a 4-pin female connector. Include a single-pole double-throw (SPDT) switch (SW1) connected between one pin of J1 and two unconnected pins (NC_01, NC_02). All header pins and connector pins are interconnected as defined in the netlist. The circuit is labeled \"KiCad schematic\" and uses the \"FEATHERWING\" net name.",
        "content": ".title KiCad schematic\nMS1 Net-_JP3-Pad16_ Net-_J1-Pad2_ Net-_JP3-Pad14_ Net-_J1-Pad1_ Net-_JP3-Pad12_ Net-_JP3-Pad11_ Net-_JP3-Pad10_ Net-_JP3-Pad9_ Net-_JP3-Pad8_ Net-_JP3-Pad7_ Net-_JP3-Pad6_ Net-_JP3-Pad5_ Net-_JP3-Pad4_ Net-_JP3-Pad3_ Net-_JP3-Pad2_ Net-_JP3-Pad1_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_JP1-Pad10_ Net-_JP1-Pad9_ Net-_JP1-Pad8_ Net-_JP1-Pad7_ Net-_JP1-Pad6_ Net-_JP1-Pad5_ Net-_JP1-Pad4_ Net-_JP1-Pad3_ Net-_JP1-Pad2_ Net-_JP1-Pad1_ FEATHERWING\nJP3 Net-_JP3-Pad1_ Net-_JP3-Pad2_ Net-_JP3-Pad3_ Net-_JP3-Pad4_ Net-_JP3-Pad5_ Net-_JP3-Pad6_ Net-_JP3-Pad7_ Net-_JP3-Pad8_ Net-_JP3-Pad9_ Net-_JP3-Pad10_ Net-_JP3-Pad11_ Net-_JP3-Pad12_ Net-_J1-Pad1_ Net-_JP3-Pad14_ Net-_J1-Pad2_ Net-_JP3-Pad16_ HEADER-1X16_76MIL\nJP1 Net-_JP1-Pad1_ Net-_JP1-Pad2_ Net-_JP1-Pad3_ Net-_JP1-Pad4_ Net-_JP1-Pad5_ Net-_JP1-Pad6_ Net-_JP1-Pad7_ Net-_JP1-Pad8_ Net-_JP1-Pad9_ Net-_JP1-Pad10_ Net-_J1-Pad4_ Net-_J1-Pad3_ HEADER-1X1276MIL\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Conn_01x04_Female\nSW1 NC_01 Net-_J1-Pad1_ NC_02 SW_SPDT\n.end\n"
    },
    {
        "filename": "1024.cir",
        "prompt": "Design a circuit with two independent current sensing channels, one for a 5V rail and one for a 12V rail. Each channel should include: a low-side current sense resistor (0.5mR), an instrumentation amplifier (INA139) to amplify the voltage drop across the sense resistor, and a MOSFET (PSMN1R8-40YLC or 2N7002) to act as a current limiter/switch. Include adjustable enable inputs for each channel controlled by an LM5050-1 gate driver. Each channel should also have overvoltage protection using SMBJxxxAQ diodes. Provide stable 3.3V and 5V rails using LM1117-3.3 and filtering capacitors (100pF, 1uF, 10uF, 2.2uF). Include additional decoupling capacitors (100pF) throughout the circuit. The 5V channel has a 10x scaling option using a second MOSFET and resistor, and the 12V channel has a 100x scaling option using a second MOSFET and resistor.",
        "content": ".title KiCad schematic\nQ1 /CurentSensor5V_Scale_10X GND Net-_Q1-Pad3_ 2N7002\nR3 /CurentSensor5V_Scale_10X GND 10K\nR1 /CurentSensor5V Net-_Q1-Pad3_ 10K\nU4 Net-_C12-Pad1_ GND /Enable_5V Net-_C7-Pad1_ Net-_Q5-Pad4_ +5V_BUS LM5050-1\nU3 GND +3V3 Net-_C3-Pad1_ LM1117-3.3\nC9 +3V3 GND 100pF\nC10 +3V3 GND 10uF\nC11 +3V3 GND 10uF\nC6 Net-_C3-Pad1_ GND 25V 10uF\nC3 Net-_C3-Pad1_ GND 50V 100pF\nQ5 Net-_C7-Pad1_ Net-_C7-Pad1_ Net-_C7-Pad1_ Net-_Q5-Pad4_ +5V_BUS PSMN1R8-40YLC\nR13 +5V_BUS Net-_C12-Pad1_ 100R\nC18 +5V_BUS GND 2.2uF\nC12 Net-_C12-Pad1_ GND 100pF\nC14 +5V_BUS GND 100pF\nC16 +5V_BUS GND 1uF\nD3 +5V_BUS GND SMBJxxxAQ\nR11 /Enable_5V GND 10K\nD1 Net-_C7-Pad1_ GND SMBJxxxAQ\nU1 /CurentSensor5V GND +5V_IN Net-_C7-Pad1_ +3V3 INA139\nC7 Net-_C7-Pad1_ GND 1uF\nR9 +5V_IN Net-_C7-Pad1_ 0.5mR\nC4 +3V3 GND 100pF\nC1 +3V3 GND 1uF\nQ3 /CurentSensor5V_Scale_100X GND Net-_Q3-Pad3_ 2N7002\nR7 /CurentSensor5V_Scale_100X GND 10K\nR5 /CurentSensor5V Net-_Q3-Pad3_ 100K\nQ7 Net-_C8-Pad1_ Net-_C8-Pad1_ Net-_C8-Pad1_ Net-_Q6-Pad4_ +12V_BUS PSMN1R8-40YLC\nR10 +12V_IN Net-_C8-Pad1_ 0.5mR\nR6 /CurentSensor12V Net-_Q4-Pad3_ 100K\nR8 /CurentSensor12V_Scale_100X GND 10K\nQ4 /CurentSensor12V_Scale_100X GND Net-_Q4-Pad3_ 2N7002\nC2 +3V3 GND 1uF\nC5 +3V3 GND 100pF\nC8 Net-_C8-Pad1_ GND 1uF\nU2 /CurentSensor12V GND +12V_IN Net-_C8-Pad1_ +3V3 INA139\nD2 Net-_C8-Pad1_ GND SMBJxxxAQ\nR12 /Enable_12V GND 10K\nD4 +12V_BUS GND SMBJxxxAQ\nC17 +12V_BUS GND 1uF\nC15 +12V_BUS GND 100pF\nC13 Net-_C13-Pad1_ GND 100pF\nC19 +12V_BUS GND 2.2uF\nR14 +12V_BUS Net-_C13-Pad1_ 100R\nQ6 Net-_C8-Pad1_ Net-_C8-Pad1_ Net-_C8-Pad1_ Net-_Q6-Pad4_ +12V_BUS PSMN1R8-40YLC\nU5 Net-_C13-Pad1_ GND /Enable_12V Net-_C8-Pad1_ Net-_Q6-Pad4_ +12V_BUS LM5050-1\nR2 /CurentSensor12V Net-_Q2-Pad3_ 10K\nR4 /CurentSensor12V_Scale_10X GND 10K\nQ2 /CurentSensor12V_Scale_10X GND Net-_Q2-Pad3_ 2N7002\n.end\n"
    },
    {
        "filename": "825.cir",
        "prompt": "Design a circuit with two GTL2002DP level shifters, one AP1117-18 voltage regulator, and associated decoupling capacitors. The circuit takes a +3.3V input and provides a +1.8V output. The level shifters translate signals between the 3.3V and 1.8V domains for MOSI, MISO, CLK, and CS lines. Each level shifter requires a separate 1.8V supply. Include pull-up resistors (3.3k\u03a9) on the 1.8V side for MOSI, MISO, CLK, and CS signals. Also include pull-up resistors (200k\u03a9) on the outputs of each level shifter. An LED with a current limiting resistor (3.3k\u03a9) indicates the presence of the 1.8V supply. Connectors are provided for input power (+3.3V and GND), output power (+1.8V and GND), and the level shifter signals. Decoupling capacitors (100nF) are used for both the 3.3V and 1.8V supplies.",
        "content": ".title KiCad schematic\nJ4 GND +3V3 CS_3V3 CLK_3V3 MISO_3V3 MOSI_3V3 IN\nU3 GND +1V8 +3V3 AP1117-18\nC2 +1V8 GND 100nF\nC1 +3V3 GND 100nF\nU1 GND +1V8 MOSI_1V8 MISO_1V8 MISO_3V3 MOSI_3V3 Net-_C3-Pad1_ Net-_C3-Pad1_ GTL2002DP\nU2 GND +1V8 CLK_1V8 CS_1V8 CS_3V3 CLK_3V3 Net-_C4-Pad1_ Net-_C4-Pad1_ GTL2002DP\nJ3 MOSI_1V8 MISO_1V8 CLK_1V8 CS_1V8 +1V8 GND OUT\nR3 MOSI_1V8 +1V8 3K3\nR1 MISO_1V8 +1V8 3K3\nR4 CLK_1V8 +1V8 3K3\nR2 CS_1V8 +1V8 3K3\nR7 MOSI_3V3 +3V3 3K3\nR9 MISO_3V3 +3V3 3K3\nR8 CLK_3V3 +3V3 3K3\nR5 CS_3V3 +3V3 3K3\nC3 Net-_C3-Pad1_ GND 100nF\nC4 Net-_C4-Pad1_ GND 100nF\nR6 Net-_C4-Pad1_ +3V3 200K\nR10 Net-_C3-Pad1_ +3V3 200K\nR11 Net-_D1-Pad2_ +3V3 3K3\nD1 GND Net-_D1-Pad2_ LED\nJ1 GND +1V8 +1V8 +1V8 GND GND PWR\n.end\n"
    },
    {
        "filename": "978.cir",
        "prompt": "Create a schematic for an ADS1299 8-channel, 24-bit analog-to-digital converter. The chip has 64 pins, labeled NC_01 through NC_64. Do not include any external components; only the ADS1299 chip itself is required.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 ADS1299-8CHANNEL\n.end\n"
    },
    {
        "filename": "1749.cir",
        "prompt": "Create a SPICE netlist representing a single stepper motor, specifically a 14HM11-0404S model, connected to a net named 'NC_01'. The netlist should include a title indicating it originates from a KiCad schematic. The motor should be represented as a black box with no internal details.",
        "content": ".title KiCad schematic\nMotor11 NC_01 Stepper_motor_14HM11-0404S\n.end\n"
    },
    {
        "filename": "675.cir",
        "prompt": "Design a circuit featuring a Raspberry Pi interface with an MCP23017 I/O expander, multiple pushbuttons connected to both the Raspberry Pi GPIO pins and the expander, and four rotary encoders also connected to Raspberry Pi GPIOs. Include pull-up resistors for all input pins (both Raspberry Pi and expander). Provide power filtering with capacitors on the +5V and +3.3V rails. Include connectors for power and signal connections to the Raspberry Pi and rotary encoders. The MCP23017 should have pull-up resistors on its inputs. The circuit should utilize both GPIO ports A and B on the MCP23017. Include a small decoupling capacitor near the MCP23017.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 +3V3 +5V /GPIO2 +5V /GPIO3 GND GPIO4 GPIO14 GND GPIO15 GPIO17 GPIO18 GPIO27 GND GPIO22 GPIO23 +3V3 GPIO24 GPIO10 GND GPIO9 GPIO25 GPIO11 GPIO8 GND GPIO7 NC_01 NC_02 GPIO5 GND GPIO6 GPIO12 GPIO13 GND GPIO19 GPIO16 GPIO26 GPIO20 GND GPIO21 RasPi\nC1 +5V GND 220u/10V\nU1 GPB0 GPB1 GPB2 GPB3 GPB4 GPB5 GPB6 GPB7 +3V3 GND NC_03 /GPIO3 /GPIO2 NC_04 NC_05 NC_06 NC_07 Net-_C2-Pad1_ NC_08 GPIO15 GPA0 GPA1 GPA2 GPA3 GPA4 GPA5 GPA6 GPA7 MCP23017_SO\nC3 +3V3 GND 10u\nC2 Net-_C2-Pad1_ GND 1n\nR2 +3V3 Net-_C2-Pad1_ 100k\nRN1 +3V3 GPA0 GPA1 GPA2 GPA3 GPA4 GPA5 GPA6 GPA7 10k\nRN2 +3V3 GPB0 GPB1 GPB2 GPB3 GPB4 GPB5 GPB6 GPB7 10k\nRN3 +3V3 GPIO21 GPIO26 GPIO20 GPIO19 GPIO16 GPIO13 GPIO12 GPIO6 10k\nRN4 +3V3 GPIO5 GPIO7 GPIO11 GPIO8 GPIO9 GPIO25 GPIO10 GPIO24 10k\nR3 +3V3 /GPIO2 10k\nR1 /GPIO3 +3V3 10k\nRN5 +3V3 GPIO22 GPIO23 GPIO27 GPIO18 GPIO17 GPIO15 GPIO14 GPIO4 10k\nSW9 GND GPA0 SW_Push\nSW8 GND GPA1 SW_Push\nSW7 GND GPA2 SW_Push\nSW6 GND GPA3 SW_Push\nSW5 GND GPB4 SW_Push\nSW4 GND GPB5 SW_Push\nSW3 GND GPB6 SW_Push\nSW2 GND GPB7 SW_Push\nSW17 GND GPB0 SW_Push\nSW16 GND GPB1 SW_Push\nSW15 GND GPB2 SW_Push\nSW14 GND GPB3 SW_Push\nSW13 GND GPA4 SW_Push\nSW12 GND GPA5 SW_Push\nSW11 GND GPA6 SW_Push\nSW10 GND GPA7 SW_Push\nENC2 GPIO20 GPIO26 GND GPIO21 GND Rotary_Encoder_Switch\nENC3 GPIO16 GPIO13 GND GPIO19 GND Rotary_Encoder_Switch\nENC4 GPIO7 GPIO8 GND GPIO12 GND Rotary_Encoder_Switch\nENC5 GPIO27 GPIO17 GND GPIO22 GND Rotary_Encoder_Switch\nJ2 +5V GPIO14 GPIO18 GND ENC1\nJ7 +3V3 +5V /GPIO2 /GPIO3 GPIO15 GND Conn_01x06\nJ8 GND GPIO18 +5V GPIO14 GND ENC1a\n.end\n"
    },
    {
        "filename": "1437.cir",
        "prompt": "Design a circuit featuring a microcontroller (ATSAMD21E15B-AU), a stereo audio codec (VS1053B), and a stereo DAC (CS4344-CZZ). The microcontroller's pins are largely unassigned (NC_01 through NC_32), and the VS1053B and CS4344-CZZ also have many unassigned pins (NC_33 through NC_77). Specifically, the VS1053B has connections to Net-_U2-Pad38_, Net-_U2-Pad43_, and Net-_U2-Pad45_. The circuit should represent a basic audio processing system where the microcontroller potentially controls the audio codec and the codec outputs to the DAC.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 ATSAMD21E15B-AU\nU2 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 Net-_U2-Pad38_ NC_70 NC_71 NC_72 NC_73 Net-_U2-Pad43_ NC_74 Net-_U2-Pad45_ NC_75 NC_76 NC_77 VS1053B\nU3 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 CS4344-CZZ\n.end\n"
    },
    {
        "filename": "1903.cir",
        "prompt": "Design a microcontroller-based data acquisition and control system featuring a PIC16F1829 microcontroller. The system includes a USB interface for communication, an accelerometer (LIS2HH12), a magnetometer (KXTJ3-1057), temperature sensing (Temp_SOT23-3), and multiple digital output channels controlled by the microcontroller. Include pull-up resistors for I2C communication (SDA, SCL), SPI communication (MOSI, MISO, SCLK, nSPI_CS), and address selection (SA0). Implement level shifting/buffering for TXD and RXD signals using MOSFETs. Include LED indicators for TX and RX activity. Provide a programming interface via an ICSP header. Include decoupling capacitors for all power rails (+3.3V and +5V). Include mounting holes for physical support. The system should be powered by a USB connection providing both +5V and +3.3V.",
        "content": ".title KiCad schematic\nJ1 Net-_C2-Pad2_ Net-_C3-Pad2_ Net-_C4-Pad1_ NC_01 GND GND USB-Mini\nU2 +3V3 /RXD GND NC_02 /nTXLED Net-_R2-Pad2_ Net-_R1-Pad2_ +3V3 +3V3 +5V /nRXLED NC_03 GND NC_04 /TXD NC_05 GND TD230XQ\nL1 +5V Net-_C2-Pad2_ IND\nC2 GND Net-_C2-Pad2_ CAP_0603\nC9 GND +5V CAP_0603\nC10 GND +3V3 CAP_0603\nR1 Net-_C3-Pad2_ Net-_R1-Pad2_ RES_0603\nR2 Net-_C4-Pad1_ Net-_R2-Pad2_ RES_0603\nC8 GND +3V3 CAP_0603\nU1 Net-_R3-Pad1_ Net-_R5-Pad1_ +3V3 NC_06 Net-_R7-Pad1_ GND +3V3 GND GND +3V3 +3V3 Net-_R6-Pad1_ KXTJ3-1057\nU3 Net-_R20-Pad1_ Net-_R22-Pad1_ /SA0 Net-_R24-Pad1_ NC_07 GND GND GND +3V3 +3V3 Net-_R11-Pad1_ Net-_R10-Pad1_ LIS2HH12\nC5 GND +5V CAP_0603\nC6 GND +5V CAP_0805\nC4 Net-_C4-Pad1_ GND CAP_0603\nC3 GND Net-_C3-Pad2_ CAP_0603\nR16 /TXD /PIC_TX RES_0603\nR17 /RXD /PIC_TX RES_0603\nR18 /TXD /PIC_RX RES_0603\nR19 /RXD /PIC_RX RES_0603\nR13 /nRXLED Net-_D1-PadC_ RES_0603\nR14 /nTXLED Net-_D2-PadC_ RES_0603\nJ2 /MCLR Net-_J2-Pad2_ GND /ICSPDAT /ICSPCLK NC_08 HEADER_1X6\nR42 Net-_R42-Pad1_ /ICSPDAT RES_0603\nR43 Net-_R43-Pad1_ /ICSPCLK RES_0603\nR37 Net-_C14-Pad1_ +3V3 RES_0603\nC13 GND +3V3 CAP_0603\nC14 Net-_C14-Pad1_ GND CAP_0603\nQ4 Net-_Q4-PadD_ Net-_Q4-PadG_ GND MOSFET-N\nR35 Net-_D7-PadC_ Net-_Q4-PadD_ RES_0603\nR33 Net-_D5-PadC_ Net-_Q3-PadD_ RES_0603\nQ3 Net-_Q3-PadD_ Net-_Q3-PadG_ GND MOSFET-N\nU4 +5V Net-_R15-Pad2_ GND Temp_SOT23-3\nC12 GND +5V CAP_0603\nR31 Net-_D4-PadC_ Net-_Q2-PadD_ RES_0603\nQ2 Net-_Q2-PadD_ Net-_Q2-PadG_ GND MOSFET-N\nD6 Net-_C14-Pad1_ /MCLR Schottky_SMA\nR41 +3V3 Net-_J2-Pad2_ RES_0603\nR15 /V_Temp Net-_R15-Pad2_ RES_0603\nR12 /V_Temp GND RES_0603\nD7 +3V3 Net-_D7-PadC_ LED_0603\nD5 +3V3 Net-_D5-PadC_ LED_0603\nD4 +3V3 Net-_D4-PadC_ LED_0603\nM1 GND MNT-3MM\nM2 GND MNT-3MM\nM3 GND MNT-3MM\nM4 GND MNT-3MM\nR30 Net-_Q2-PadG_ /RC1 RES_0603\nR32 Net-_Q3-PadG_ /RC2 RES_0603\nR34 Net-_Q4-PadG_ /RC3 RES_0603\nU5 +3V3 /RA5 /V_Temp /MCLR /PIC_RX /PIC_TX /RC3 /nSPI_CS /MOSI /SCL /SCLK /SDA /MISO /RC2 /RC1 /RC0 /RA2 Net-_R43-Pad1_ Net-_R42-Pad1_ GND PIC16F1829_SOIC\nD1 +3V3 Net-_D1-PadC_ LED_0603\nD2 +3V3 Net-_D2-PadC_ LED_0603\nR29 Net-_D3-PadC_ Net-_Q1-PadD_ RES_0603\nQ1 Net-_Q1-PadD_ Net-_Q1-PadG_ GND MOSFET-N\nD3 +3V3 Net-_D3-PadC_ LED_0603\nR28 Net-_Q1-PadG_ /RC0 RES_0603\nR6 Net-_R6-Pad1_ /SCL RES_0603\nR5 Net-_R5-Pad1_ /SDA RES_0603\nR4 Net-_R3-Pad1_ GND RES_0603\nR3 Net-_R3-Pad1_ +3V3 RES_0603\nC1 GND +3V3 CAP_0603\nC7 GND +3V3 CAP_0603\nR7 Net-_R7-Pad1_ /RC0 RES_0603\nR8 /SDA +3V3 RES_0603\nR9 /SCL +3V3 RES_0603\nR10 Net-_R10-Pad1_ /RC1 RES_0603\nR11 Net-_R11-Pad1_ /RC2 RES_0603\nC11 +3V3 GND CAP_0603\nR23 /SA0 /MISO RES_0603\nR22 Net-_R22-Pad1_ /nSPI_CS RES_0603\nR21 Net-_R20-Pad1_ /SCL RES_0603\nR20 Net-_R20-Pad1_ /SCLK RES_0603\nR27 /SA0 GND RES_0603\nR26 /SA0 +3V3 RES_0603\nR25 Net-_R24-Pad1_ /SDA RES_0603\nR24 Net-_R24-Pad1_ /MOSI RES_0603\nQ5 Net-_Q5-PadD_ Net-_Q5-PadG_ GND MOSFET-N\nR38 Net-_D8-PadC_ Net-_Q5-PadD_ RES_0603\nR36 Net-_Q5-PadG_ /RA2 RES_0603\nD8 +3V3 Net-_D8-PadC_ LED_0603\nQ6 Net-_Q6-PadD_ Net-_Q6-PadG_ GND MOSFET-N\nR40 Net-_D9-PadC_ Net-_Q6-PadD_ RES_0603\nR39 Net-_Q6-PadG_ /RA5 RES_0603\nD9 +3V3 Net-_D9-PadC_ LED_0603\n.end\n"
    },
    {
        "filename": "956.cir",
        "prompt": "Design a master-slave JK flip-flop circuit. The circuit should include a JK flip-flop subcircuit (named `JKFLIPFLOP` and defined in the included file `masterslave_jkff.sub`), powered by a 3.3V supply (Vdd). The J and K inputs should be driven by constant 3.3V sources. The clock input should be a square wave with a period of 10m, transitioning between 0V and 3.3V. The outputs, q0 and q1, should be weakly pulled down to ground with 10 megohm resistors. Simulate the circuit for 30m with a maximum step size of 0.25m.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/kicad_examples/masterslave_jkff/masterslave_jkff.sub\"\nX1 j clk k vdd q0 q1 JKFLIPFLOP\nV1 j GND dc 3.3\nV2 clk GND dc 0 pwl(0 0 5m 0 5.005m 3.3 10m 3.3 10.005m 0 15m 0 15.005m 3.3 20m 3.3 20.005m 0 25m 0 25.005m 3.3 30m 3.3 30.005m 0 35m 0 35.005m 3.3 40m 3.3 40.005m 0 45m 0 45.005m 3.3 50m 3.3)\nV3 k GND dc 3.3\nV4 vdd GND dc 3.3\nR1 GND q0 10meg\nR2 GND q1 10meg\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "46.cir",
        "prompt": "Create a schematic for a retro computing system based around a W65C816S processor. The system should include:\n\n*   **Processor:** W65C816S\n*   **VIA:** W65C22S for I/O control and SPI interface.\n*   **Memory:** AT28HC64B ROM and CY62148GN SRAM.\n*   **Address Decoding:** Logic to decode memory and I/O addresses. Utilize 74HC138 and other logic gates.\n*   **I/O Expansion:** Multiple 74HC244 and 74HC245 buffers for I/O expansion via multiple connectors (Conn_02x16_Odd_Even and Conn_02x25_Counter_Clockwise).\n*   **SPI Interfaces:** Two SPI interfaces, one for a Micro SD card (using TXS0108EPW level shifter) and another controlled by the VIA.\n*   **UART:** UART interface connected to an FTDI chip for serial communication.\n*   **Clock Generation:** 1.8432MHz crystal oscillator with associated capacitors.\n*   **Reset Circuitry:** Reset logic with pull-up resistors, capacitors, and a push button.\n*   **Power Supply:** +5V and +3.3V power rails with decoupling capacitors.\n*   **Bank Switching:** Logic for bank switching using a BANKSY_PDIP chip.\n*   **Additional Logic:** 74HC02, 74AC74, and 74HC164 chips for various logic functions.\n*   **Connectors:** USB Micro-B connector, FTDI male connectors, and multiple I/O connectors.\n\n\n\n",
        "content": ".title KiCad schematic\nC101 +5V GNDD 10uF\nJ101 +5V Net-_J101-Pad2_ Net-_J101-Pad3_ NC_01 GNDD NC_02 USB_B_Micro\nR101 Net-_J101-Pad3_ Net-_J101-Pad2_ 180R\nX201 NC_03 GNDD Net-_C204-Pad1_ +5V 28MHz\nC204 Net-_C204-Pad1_ GNDD 15pF\nC203 +5V GNDD 100nF\nC205 GNDD +5V 100nF\nU202 Net-_C204-Pad1_ /~RESET +5V +5V +5V +5V +5V GNDD /Address decode/~WAIT NC_04 NC_05 /Bus clock & reset/QPHI2 /QPHI3 +5V CLKGEN_PDIP\nU201 /~RESET /RESET /RESET /RESET Net-_C202-Pad1_ Net-_C202-Pad1_ GNDD +5V 74HC02\nC202 Net-_C202-Pad1_ GNDD 100nF\nR201 +5V Net-_C202-Pad1_ 1M\nD201 +5V Net-_C202-Pad1_ D\nSW201 GNDD Net-_C202-Pad1_ SW_Push\nC201 +5V GNDD 100nF\nD202 /RESET Net-_D202-Pad2_ LED\nR202 Net-_D202-Pad2_ +5V 1k\nU301 NC_06 /Address decode/~WAIT +5V /~IRQ /Address decode/~ML +5V /Address decode/VPA +5V /CPU/A0 /CPU/A1 /CPU/A2 /CPU/A3 /CPU/A4 /CPU/A5 /CPU/A6 /Address decode/A7 /Address decode/A8 /Address decode/A9 /Address decode/A10 /Address decode/A11 GNDD /Address decode/A12 /Address decode/A13 /Address decode/A14 /Address decode/A15 /CPU/DA7 /CPU/DA6 /CPU/DA5 /CPU/DA4 /CPU/DA3 /CPU/DA2 /CPU/DA1 /CPU/DA0 /R~W NC_07 +5V /QPHI3 NC_08 /Address decode/VDA /~RESET W65C816S_PDIP\nU303 /R~W /CPU/D7 /CPU/D6 /CPU/D5 /CPU/D4 /CPU/D3 /CPU/D2 /CPU/D1 /CPU/D0 GNDD /CPU/DA0 /CPU/DA1 /CPU/DA2 /CPU/DA3 /CPU/DA4 /CPU/DA5 /CPU/DA6 /CPU/DA7 /Address decode/~DBUS +5V 74HC245\nC302 +5V GNDD 100nF\nC301 +5V GNDD 1uF\nC304 GNDD +5V 100nF\nU302 /Bus clock & reset/QPHI2 /QPHI3 /CPU/DA0 /CPU/DA1 /CPU/DA2 /CPU/DA3 /CPU/DA4 /CPU/DA5 /CPU/DA6 /CPU/DA7 +5V GNDD /Address decode/~WAIT /Address decode/~BANK0 /CPU/A16 /CPU/A17 /CPU/A18 NC_09 NC_10 NC_11 NC_12 NC_13 +5V BANKSY_PDIP\nC303 GNDD +5V 100nF\nU401 /CPU/A17 /CPU/A16 /Address decode/A14 /Address decode/A12 /Address decode/A7 /CPU/A6 /CPU/A5 /CPU/A4 /CPU/A3 /CPU/A2 /CPU/A1 /CPU/A0 /CPU/D0 /CPU/D1 /CPU/D2 GNDD /CPU/D3 /CPU/D4 /CPU/D5 /CPU/D6 /CPU/D7 /Address decode/~RAMCS /Address decode/A10 /~READ /Address decode/A11 /Address decode/A9 /Address decode/A8 /Address decode/A13 /~WRITE /CPU/A18 /Address decode/A15 +5V CY62148GN-45SXI\nC401 +5V GNDD C\nC402 GNDD +5V C\nU1 NC_14 NC_15 /Address decode/A12 /Address decode/A7 /CPU/A6 /CPU/A5 /CPU/A4 /CPU/A3 /CPU/A2 /CPU/A1 /CPU/A0 NC_16 /CPU/D0 /CPU/D1 /CPU/D2 GNDD NC_17 /CPU/D3 /CPU/D4 /CPU/D5 /CPU/D6 /CPU/D7 /Address decode/~ROMCS /Address decode/A10 /~READ NC_18 /Address decode/A11 /Address decode/A9 /Address decode/A8 NC_19 +5V +5V AT28HC64B-70JU\nJ502 NC_20 /~SPI3_CS0 /SPI3_MOSI +3V3 /SPI3_SCLK GNDD /SPI3_MISO NC_21 GNDD Micro_SD_Card\nJ501 NC_22 /~SPI3_CS1 /SPI3_MOSI +3V3 /SPI3_SCLK GNDD /SPI3_MISO NC_23 GNDD Micro_SD_Card\nJ801 GNDD Net-_J801-Pad2_ Net-_J801-Pad3_ Net-_J801-Pad4_ Net-_J801-Pad5_ Net-_J801-Pad6_ FTDI Male\nY801 Net-_C802-Pad1_ Net-_C801-Pad1_ 1.8432MHz\nC801 Net-_C801-Pad1_ GNDD 33pF\nC802 Net-_C802-Pad1_ GNDD 33pF\nC804 GNDD +5V 100nF\nC803 GNDD +5V 100pF\nU802 NC_24 /CPU/D0 /CPU/D1 /CPU/D2 /CPU/D3 /CPU/D4 /CPU/D5 /CPU/D6 /CPU/D7 /CPU/A3 Net-_C801-Pad1_ GNDD Net-_C802-Pad1_ /CPU/A4 /CPU/A5 /CPU/A6 Net-_U801-Pad3_ /~IOCS7 NC_25 /~WRITE /RESET GNDD Net-_J802-Pad2_ /~READ Net-_J802-Pad4_ Net-_J802-Pad5_ NC_26 Net-_J802-Pad6_ Net-_U801-Pad10_ +5V +5V NC_27 +5V Net-_U801-Pad2_ NC_28 Net-_J801-Pad2_ NC_29 Net-_J801-Pad5_ Net-_J801-Pad4_ Net-_J801-Pad6_ Net-_U801-Pad4_ +5V +5V +5V ST16C2552_PLCC\nR801 Net-_C802-Pad1_ Net-_C801-Pad1_ 680k\nU801 Net-_D801-Pad1_ Net-_U801-Pad2_ Net-_U801-Pad3_ Net-_U801-Pad4_ Net-_J801-Pad3_ Net-_J801-Pad3_ Net-_J802-Pad3_ Net-_J802-Pad3_ Net-_U801-Pad10_ 74HC02\nD801 Net-_D801-Pad1_ /UART to FTDI/~IRQ D\nJ802 GNDD Net-_J802-Pad2_ Net-_J802-Pad3_ Net-_J802-Pad4_ Net-_J802-Pad5_ Net-_J802-Pad6_ FTDI Male\nR802 GNDD Net-_J801-Pad3_ 4k7\nR803 GNDD Net-_J802-Pad3_ 4k7\nU1002 /Address decode/A8 /Address decode/A9 /Address decode/A10 GNDD Net-_U1001-Pad20_ +5V /~IOCS7 GNDD NC_30 /~IOCS5 /Address decode/~IOCS4 /Address decode/~IOCS3 /Address decode/~IOCS2 /Address decode/~IOCS1 /Address decode/~IOCS0 +5V 74HC138\nC1002 +5V GNDD 100n\nC1001 +5V GNDD 100n\nU1001 /QPHI3 /Address decode/~BANK0 /Address decode/A15 /Address decode/A14 /Address decode/A13 /Address decode/A12 /Address decode/A11 /Address decode/A7 /Address decode/VDA /Address decode/VPA /Address decode/~ML GNDD /R~W /Address decode/~WAIT +5V /Address decode/~DBUS /Address decode/~RAMCS /Address decode/~ROMCS Net-_U1001-Pad20_ /~READ /~WRITE NC_31 +5V BUSCON_PDIP\nJ1101 +5V +5V +5V +5V /I/O Expansion/~READ NC_32 /I/O Expansion/~WRITE /I/O Expansion/~RESET /I/O Expansion/A0 /I/O Expansion/D0 /I/O Expansion/A1 /I/O Expansion/D1 /I/O Expansion/A2 /I/O Expansion/D2 /I/O Expansion/A3 /I/O Expansion/D3 /I/O Expansion/A4 /I/O Expansion/D4 /I/O Expansion/A5 /I/O Expansion/D5 /I/O Expansion/A6 /I/O Expansion/D6 NC_33 /I/O Expansion/D7 NC_34 Net-_D1101-Pad1_ GNDD GNDD GNDD GNDD GNDD GNDD Conn_02x16_Odd_Even\nC1101 GNDD +5V C\nC1102 GNDD +5V 100n\nD1101 Net-_D1101-Pad1_ /I/O Expansion/~WAIT D\nJ1102 +5V +5V +5V +5V /I/O Expansion/~READ NC_35 /I/O Expansion/~WRITE /I/O Expansion/~RESET /I/O Expansion/A0 /I/O Expansion/D0 /I/O Expansion/A1 /I/O Expansion/D1 /I/O Expansion/A2 /I/O Expansion/D2 /I/O Expansion/A3 /I/O Expansion/D3 /I/O Expansion/A4 /I/O Expansion/D4 /I/O Expansion/A5 /I/O Expansion/D5 /I/O Expansion/A6 /I/O Expansion/D6 NC_36 /I/O Expansion/D7 NC_37 Net-_D1102-Pad1_ GNDD GNDD GNDD GNDD GNDD GNDD Conn_02x16_Odd_Even\nC1103 GNDD +5V C\nC1104 GNDD +5V 100n\nD1102 Net-_D1102-Pad1_ /I/O Expansion/~WAIT D\nJ1103 +5V +5V +5V +5V /I/O Expansion/~READ NC_38 /I/O Expansion/~WRITE /I/O Expansion/~RESET /I/O Expansion/A0 /I/O Expansion/D0 /I/O Expansion/A1 /I/O Expansion/D1 /I/O Expansion/A2 /I/O Expansion/D2 /I/O Expansion/A3 /I/O Expansion/D3 /I/O Expansion/A4 /I/O Expansion/D4 /I/O Expansion/A5 /I/O Expansion/D5 /I/O Expansion/A6 /I/O Expansion/D6 NC_39 /I/O Expansion/D7 NC_40 Net-_D1103-Pad1_ GNDD GNDD GNDD GNDD GNDD GNDD Conn_02x16_Odd_Even\nC1105 GNDD +5V C\nC1107 GNDD +5V 100n\nD1103 Net-_D1103-Pad1_ /I/O Expansion/~WAIT D\nJ1104 +5V +5V +5V +5V /I/O Expansion/~READ NC_41 /I/O Expansion/~WRITE /I/O Expansion/~RESET /I/O Expansion/A0 /I/O Expansion/D0 /I/O Expansion/A1 /I/O Expansion/D1 /I/O Expansion/A2 /I/O Expansion/D2 /I/O Expansion/A3 /I/O Expansion/D3 /I/O Expansion/A4 /I/O Expansion/D4 /I/O Expansion/A5 /I/O Expansion/D5 /I/O Expansion/A6 /I/O Expansion/D6 NC_42 /I/O Expansion/D7 NC_43 Net-_D1104-Pad1_ GNDD GNDD GNDD GNDD GNDD GNDD Conn_02x16_Odd_Even\nC1108 GNDD +5V C\nC1109 GNDD +5V 100n\nD1104 Net-_D1104-Pad1_ /I/O Expansion/~WAIT D\nJ1105 +5V +5V +5V +5V /I/O Expansion/~READ NC_44 /I/O Expansion/~WRITE /I/O Expansion/~RESET /I/O Expansion/A0 /I/O Expansion/D0 /I/O Expansion/A1 /I/O Expansion/D1 /I/O Expansion/A2 /I/O Expansion/D2 /I/O Expansion/A3 /I/O Expansion/D3 /I/O Expansion/A4 /I/O Expansion/D4 /I/O Expansion/A5 /I/O Expansion/D5 /I/O Expansion/A6 /I/O Expansion/D6 NC_45 /I/O Expansion/D7 NC_46 Net-_D1105-Pad1_ GNDD GNDD GNDD GNDD GNDD GNDD Conn_02x16_Odd_Even\nC1110 GNDD +5V C\nC1111 GNDD +5V 100n\nD1105 Net-_D1105-Pad1_ /I/O Expansion/~WAIT D\nC1201 GNDD +5V 100n\nU1202 GNDD /CPU/A0 /XIO Control/XA4 /CPU/A1 /XIO Control/XA5 /CPU/A2 /XIO Control/XA6 /CPU/A3 NC_47 GNDD GNDD /XIO Control/XA3 /CPU/A6 /XIO Control/XA2 /CPU/A5 /XIO Control/XA1 /CPU/A4 /XIO Control/XA0 GNDD +5V 74HC244\nU1203 /R~W /XIO Control/XD7 /XIO Control/XD6 /XIO Control/XD5 /XIO Control/XD4 /XIO Control/XD3 /XIO Control/XD2 /XIO Control/XD1 /XIO Control/XD0 GNDD /CPU/D0 /CPU/D1 /CPU/D2 /CPU/D3 /CPU/D4 /CPU/D5 /CPU/D6 /CPU/D7 /Address decode/~DBUS +5V 74HC245\nU1201 /XIO Control/~XCD0 /VIA 65C22/~XIRQ0 /Address decode/~IOCS0 /XIO Control/~XCD1 /VIA 65C22/~XIRQ1 /Address decode/~IOCS1 /XIO Control/~XCD2 /VIA 65C22/~XIRQ2 /Address decode/~IOCS2 /XIO Control/~XCD3 GNDD /VIA 65C22/~XIRQ3 /Address decode/~IOCS3 /XIO Control/~XCD4 /VIA 65C22/~XIRQ4 /Address decode/~IOCS4 NC_48 /VIA 65C22/~XIRQ +5V XIOCON_PDIP\nJ1201 +5V +5V /VIA 65C22/~XIRQ0 /VIA 65C22/~XIRQ1 /VIA 65C22/~XIRQ2 /VIA 65C22/~XIRQ3 /VIA 65C22/~XIRQ4 /XIO Control/XA0 /XIO Control/XA1 /XIO Control/XA2 /XIO Control/XA3 /XIO Control/XA4 /XIO Control/XA5 /XIO Control/XA6 /XIO Control/XD0 /XIO Control/XD1 /XIO Control/XD2 /XIO Control/XD3 /XIO Control/XD4 /XIO Control/XD5 /XIO Control/XD6 /XIO Control/XD7 /~READ +5V +5V +5V +5V /~WRITE /~RESET /Address decode/~IOCS4 /Address decode/~IOCS3 /Address decode/~IOCS2 /Address decode/~IOCS1 /Address decode/~IOCS0 GNDD GNDD GNDD GNDD GNDD GNDD GNDD GNDD GNDD /XIO Control/~XCD4 /XIO Control/~XCD3 /XIO Control/~XCD2 /XIO Control/~XCD1 /XIO Control/~XCD0 +5V +5V Conn_02x25_Counter_Clockwise\nC1204 +5V GNDD 100n\nC1205 +5V GNDD 1u\nC1202 +5V GNDD 100n\nC1203 GNDD +5V 100n\nRN1201 +5V /XIO Control/~XCD4 /XIO Control/~XCD3 /XIO Control/~XCD2 /XIO Control/~XCD1 /XIO Control/~XCD0 47k\nU2 GNDD /VIA 65C22/SPI_A0 /VIA 65C22/SPI_A1 /VIA 65C22/SPI_A2 /VIA 65C22/~XIRQ0 /VIA 65C22/~XIRQ1 /VIA 65C22/~XIRQ2 /VIA 65C22/~XIRQ3 /VIA 65C22/~XIRQ4 Net-_U2-Pad10_ Net-_U2-Pad11_ Net-_U2-Pad12_ Net-_U2-Pad13_ Net-_U2-Pad14_ Net-_U2-Pad15_ Net-_U2-Pad16_ Net-_U2-Pad17_ /VIA 65C22/VIA_CLK /SPI5_MOSI +5V Net-_D1-Pad1_ /R~W /~IOCS5 +5V /QPHI3 /CPU/D7 /CPU/D6 /CPU/D5 /CPU/D4 /CPU/D3 /CPU/D2 /CPU/D1 /CPU/D0 /~RESET /CPU/A3 /CPU/A2 /CPU/A1 /CPU/A0 /UART to FTDI/~IRQ /VIA 65C22/~XIRQ W65C22S_PDIP\nU4 +5V /SPI5_MISO Net-_U2-Pad10_ Net-_U2-Pad11_ Net-_U2-Pad12_ Net-_U2-Pad13_ GNDD /SPI5_SCLK +5V Net-_U2-Pad14_ Net-_U2-Pad15_ Net-_U2-Pad16_ Net-_U2-Pad17_ +5V 74HC164\nU3 GNDD /VIA 65C22/VIA_CLK /Bus clock & reset/QPHI2 +5V NC_49 /SPI5_SCLK 74AC74\nU604 /VIA 65C22/SPI_A0 /VIA 65C22/SPI_A1 /VIA 65C22/SPI_A2 GNDD GNDD +5V Net-_U604-Pad7_ GNDD Net-_U604-Pad9_ Net-_U604-Pad10_ Net-_U604-Pad11_ NC_50 NC_51 NC_52 NC_53 +5V 74HC138\nD1 Net-_D1-Pad1_ /~IRQ D\nU605 /~SPI3_CS0 +3V3 /~SPI3_CS1 NC_54 NC_55 NC_56 /SPI3_MISO /SPI3_SCLK /SPI3_MOSI Net-_R1-Pad2_ GNDD /SPI5_MOSI /SPI5_SCLK /SPI5_MISO NC_57 Net-_U604-Pad7_ Net-_U604-Pad9_ Net-_U604-Pad10_ +5V Net-_U604-Pad11_ TXS0108EPW\nC1 +5V GNDD 100n\nC2 +3V3 GNDD 100n\nR1 /VIA 65C22/SPI_A2 Net-_R1-Pad2_ 2k7\nR2 GNDD Net-_R1-Pad2_ 4k7\n.end\n"
    },
    {
        "filename": "977.cir",
        "prompt": "Create a circuit that measures current using an ACS754 current sensor. The sensor is powered by a +5V supply and referenced to ground. The output pins of the ACS754 (NC_01 and NC_02) are not connected to any other components in this simplified netlist, focusing solely on power and ground connections. The ground reference is labeled 'GNDREF'.",
        "content": ".title KiCad schematic\nU1 +5V GNDREF NC_01 NC_02 GNDREF ACS754\n.end\n"
    },
    {
        "filename": "344.cir",
        "prompt": "Design a microcontroller development board featuring a PIC16F1459 microcontroller and an FT230XS USB-to-serial converter. The board should include a 3.3V voltage regulator (TLV1117-3.3V) powered by a barrel jack and USB connection. Provide USB connectivity via a Mini-B connector. Include decoupling capacitors for the 3.3V rail and the USB data lines. Implement an ICSP header for programming the PIC microcontroller, with pull-up resistors on the data and clock lines. Add momentary switches for reset (~MCLR) and a programmable input. Include pull-up resistors on several PIC microcontroller pins (/RA4, /RA5, /RC0, /RC1, /RC2, /RC3, /RC4, /RC5, /RC6, /RC7, /RB4, /RB5, /RB6, /RB7). Incorporate LEDs connected to several PIC microcontroller pins via current limiting resistors to indicate output states. Include P-channel MOSFETs connected to several PIC microcontroller pins for potential output control. Provide mounting holes for secure placement. A 10x2 connector should expose all PIC microcontroller pins.",
        "content": ".title KiCad schematic\nU2 +3.3V /RA5 /RA4 /~MCLR /RC5 /RC4 /RC3 /RC6 /RC7 /RB7 /RB6 /RB5 /RB4 /RC2 /RC1 /RC0 Net-_C9-Pad2_ /D-_micro /D+_micro GND PIC16F1459_SOIC\nU1 /RB5 NC_01 /+3.3V_ftdi /RB7 GND NC_02 Net-_R10-Pad1_ /D+_ftdi /D-_ftdi /+3.3V_ftdi Net-_R1-Pad2_ /+3.3V_ftdi GND Net-_R9-Pad1_ Net-_R8-Pad1_ Net-_R11-Pad1_ FT230XS\nCON1 NC_03 /D- /D+ NC_04 GND NC_05 NC_06 NC_07 NC_08 USB-MINI-B\nU3 GND +3.3V Vin +3.3V TLV1117_3.3V\nC7 GND Vin CAP_0805\nC8 GND +3.3V CAP_0805\nR2 +3.3V /+3.3V_ftdi RES_0603\nC4 GND /+3.3V_ftdi CAP_0603\nC2 GND /+3.3V_ftdi CAP_0603\nC1 GND /+3.3V_ftdi CAP_0805\nC3 GND /D- CAP_0603\nC5 GND /D+ CAP_0603\nR7 /D+ /D+_ftdi RES_0603\nR6 /D+ /D+_micro RES_0603\nR5 /D- /D-_ftdi RES_0603\nR4 /D- /D-_micro RES_0603\nR3 GND Net-_R1-Pad2_ RES_0603\nC6 GND +3.3V CAP_0603\nC9 GND Net-_C9-Pad2_ CAP_0603\nR28 Net-_C9-Pad2_ +3.3V RES_0603\nR1 /+3.3V_ftdi Net-_R1-Pad2_ RES_0603\nJ1 /~MCLR Net-_J1-Pad2_ GND /ICSPDAT /ICSPCLK NC_09 HEADER_1X6\nR25 +3.3V Net-_J1-Pad2_ RES_0603\nR24 /~MCLR NC_10 RES_0603\nR26 /RC0 /ICSPDAT RES_0603\nR27 /RC1 /ICSPCLK RES_0603\nSW2 /~MCLR GND SWITCH_MOMENTARY\nSW1 GND Net-_R1-Pad2_ SWITCH_MOMENTARY\nR8 Net-_R8-Pad1_ Net-_D3-PadC_ RES_0603\nR9 Net-_R9-Pad1_ Net-_D4-PadC_ RES_0603\nR10 Net-_R10-Pad1_ Net-_D5-PadC_ RES_0603\nR11 Net-_R11-Pad1_ Net-_D6-PadC_ RES_0603\nD3 +3.3V Net-_D3-PadC_ LED_0603\nD4 +3.3V Net-_D4-PadC_ LED_0603\nD5 +3.3V Net-_D5-PadC_ LED_0603\nD6 +3.3V Net-_D6-PadC_ LED_0603\nD9 +3.3V Net-_D9-PadC_ LED_0603\nR29 GND Net-_D9-PadC_ RES_0603\nR14 /RC2 +3.3V RES_0603\nR19 NC_11 /RA4 RES_0603\nR15 /RC3 +3.3V RES_0603\nR20 NC_12 /RA5 RES_0603\nQ1 NC_13 /RC0 +3.3V MOSFET-P\nR12 /RC0 +3.3V RES_0603\nR13 /RC1 +3.3V RES_0603\nR17 /RC5 +3.3V RES_0603\nR22 NC_14 /RB6 RES_0603\nR18 /RC6 +3.3V RES_0603\nR21 NC_15 /RB4 RES_0603\nR16 /RC4 +3.3V RES_0603\nR23 NC_16 /RC7 RES_0603\nQ2 NC_17 /RC1 +3.3V MOSFET-P\nQ3 NC_18 /RC2 +3.3V MOSFET-P\nQ4 NC_19 /RC3 +3.3V MOSFET-P\nQ7 NC_20 /RC6 +3.3V MOSFET-P\nQ6 NC_21 /RC5 +3.3V MOSFET-P\nQ5 NC_22 /RC4 +3.3V MOSFET-P\nP1 +3.3V GND /RA5 NC_23 /RA4 NC_24 /~MCLR NC_25 /RC5 /RC0 /RC4 /RC1 /RC3 /RC2 /RC6 /RB4 /RC7 /RB5 /RB7 /RB6 CONN_10X2\nCON2 NC_26 GND GND BARREL_JACK\nM1 GND MNT-3MM\nM2 GND MNT-3MM\nM3 GND MNT-3MM\nM4 GND MNT-3MM\n.end\n"
    },
    {
        "filename": "493.cir",
        "prompt": "Design a circuit with three current sensing channels using ACS758 current sensors. Each channel measures current from a different source: one from an AC/DC power supply (12V_DC/AC), one from a battery (12V_BAT), and one from a solar regulator (12V_Solarregler). Each current sensor output is connected through a resistor (R1, R2, R3) to a common node (IAC_DC, IBAT, I_Solarregler respectively). The circuit is powered by a 5V supply (VCC_5V) and has a ground (GND_BAT). Decoupling capacitors (C1, C3, C5) are used for the 5V supply, and additional capacitors (C2, C4, C6) are present on the current sensing nodes. A 5x2 connector (P1) provides access to the 5V supply, the three current sensing nodes, and the AC/DC input. Separate connectors (P2, P3, P4) provide access to the AC/DC input, solar regulator output, and battery output respectively.",
        "content": ".title KiCad schematic\nU1 VCC_5V GND_BAT Net-_R1-Pad1_ 12V_DC/AC 12V_BAT ACS758\nC2 GND_BAT IAC_DC C\nC1 VCC_5V GND_BAT 0,1 uF\nR1 Net-_R1-Pad1_ IAC_DC R\nU2 VCC_5V GND_BAT Net-_R2-Pad1_ 12V_BAT +12V ACS758\nC4 GND_BAT IBAT C\nC3 VCC_5V GND_BAT 0,1 uF\nR2 Net-_R2-Pad1_ IBAT R\nU3 VCC_5V GND_BAT Net-_R3-Pad1_ 12V_Solarregler 12V_BAT ACS758\nC6 GND_BAT I_Solarregler C\nC5 VCC_5V GND_BAT 0,1 uF\nR3 Net-_R3-Pad1_ I_Solarregler R\nP1 VCC_5V IAC_DC GND_BAT IBAT NC_01 I_Solarregler NC_02 NC_03 12V_DC/AC NC_04 CONN_5X2\nP2 12V_DC/AC CONN_1\nP4 12V_BAT CONN_1\nP3 12V_Solarregler CONN_1\n.end\n"
    },
    {
        "filename": "557.cir",
        "prompt": "Create a circuit with a single MOSFET (M1) connected to a DC motor (DC_Motor). The MOSFET's gate is labeled NC_01, drain is labeled NC_02, source is labeled NC_03, and body is labeled NC_04. A DC voltage source is connected to NC_05 to control the MOSFET.",
        "content": ".title KiCad schematic\nM1 NC_01 NC_02 NC_03 NC_04 NC_05 DC_Motor\n.end\n"
    },
    {
        "filename": "518.cir",
        "prompt": "Create a circuit board designed for interfacing with an EFM32GG990F1024 microcontroller. The board includes:\n\n*   **Microcontroller Interface:** Connections for GPIO0-3, SCL, SDA, and decoupling capacitors for AVDD and HFXTAL_N clock signal with a crystal oscillator.\n*   **Debug LEDs:** Eight LEDs connected to GPIO pins via current-limiting resistors, indicating digital output states.\n*   **Pushbuttons:** Four pushbuttons connected to GPIO pins via pull-up resistors and to ground, providing digital input.\n*   **Display Interface:** Connections for a display with SCK, MOSI, CS, and EXTMODE signals, along with power and ground.\n*   **Power Supply:** +3V3 and GND connections.\n*   **Connectors:** Multiple connectors (JP1-JP8, J1, B1) for external connections, some with unpopulated pads.\n*   **Decoupling Capacitors:** Multiple decoupling capacitors (10uF, 100nF, 10nF) for power supply stability.\n*   **Inductor:** An inductor (L1) for power supply filtering.\n*   **Diode:** A diode (D13) for protection.\n\n\n\n",
        "content": ".title KiCad schematic\nJP8 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 M08\nJP7 Net-_JP7-Pad1_ Net-_JP7-Pad2_ Net-_JP7-Pad3_ Net-_JP7-Pad4_ Net-_JP7-Pad5_ Net-_JP7-Pad6_ Net-_JP7-Pad7_ Net-_JP7-Pad8_ M08\nJP6 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 M08\nJP4 Net-_JP4-Pad1_ Net-_JP4-Pad2_ Net-_JP4-Pad3_ Net-_JP4-Pad4_ Net-_JP4-Pad5_ Net-_JP4-Pad6_ M06\nJP3 Net-_JP3-Pad1_ Net-_JP3-Pad2_ NC_17 Net-_JP3-Pad4_ M04\nJP5 NC_18 NC_19 NC_20 NC_21 Net-_JP5-Pad5_ Net-_JP5-Pad6_ NC_22 Net-_JP5-Pad8_ NC_23 NC_24 M10\nU1 /debug_leds/0 /debug_leds/1 /debug_leds/2 /debug_leds/3 /debug_leds/4 /debug_leds/5 VCC /debug_leds/6 /debug_leds/7 /mcu/GPIO3 /mcu/GPIO2 /mcu/GPIO1 /mcu/GPIO0 Net-_JP5-Pad5_ Net-_JP5-Pad6_ /buttons/26 /buttons/27 /buttons/28 /buttons/29 /buttons/30 /buttons/31 /buttons/32 /buttons/33 Net-_JP7-Pad1_ Net-_JP7-Pad2_ Net-_JP7-Pad3_ Net-_JP7-Pad4_ Net-_JP7-Pad5_ Net-_JP7-Pad6_ Net-_JP7-Pad7_ Net-_JP7-Pad8_ +3V3 Net-_JP2-Pad1_ Net-_JP2-Pad2_ Net-_JP2-Pad3_ Net-_JP2-Pad4_ Net-_JP2-Pad5_ Net-_JP2-Pad6_ Net-_JP4-Pad1_ Net-_JP4-Pad2_ Net-_JP4-Pad3_ Net-_JP4-Pad4_ Net-_JP4-Pad5_ Net-_JP4-Pad6_ Net-_JP5-Pad8_ GND GND GND IORef NC_25 Net-_JP1-Pad3_ /mcu/SCL /mcu/SDA Net-_JP3-Pad2_ Net-_JP3-Pad1_ VIn GNDREF Net-_JP3-Pad4_ ARDUINO_PYNQ_SHIELD\nJP1 NC_26 NC_27 Net-_JP1-Pad3_ NC_28 NC_29 NC_30 NC_31 NC_32 M08\nJP2 Net-_JP2-Pad1_ Net-_JP2-Pad2_ Net-_JP2-Pad3_ Net-_JP2-Pad4_ Net-_JP2-Pad5_ Net-_JP2-Pad6_ M06\nR10 Net-_D5-Pad2_ /debug_leds/7 R\nD5 GND Net-_D5-Pad2_ LED\nR11 Net-_D6-Pad2_ /debug_leds/6 R\nD6 GND Net-_D6-Pad2_ LED\nR12 Net-_D7-Pad2_ /debug_leds/5 R\nD7 GND Net-_D7-Pad2_ LED\nR13 Net-_D8-Pad2_ /debug_leds/4 R\nD8 GND Net-_D8-Pad2_ LED\nR14 Net-_D9-Pad2_ /debug_leds/3 R\nD9 GND Net-_D9-Pad2_ LED\nR15 Net-_D10-Pad2_ /debug_leds/2 R\nD10 GND Net-_D10-Pad2_ LED\nR16 Net-_D11-Pad2_ /debug_leds/1 R\nD11 GND Net-_D11-Pad2_ LED\nR17 Net-_D12-Pad2_ /debug_leds/0 R\nD12 GND Net-_D12-Pad2_ LED\nR3 Net-_D1-Pad2_ /buttons/29 R\nD1 GND Net-_D1-Pad2_ LED\nR4 Net-_D2-Pad2_ /buttons/28 R\nD2 GND Net-_D2-Pad2_ LED\nR5 Net-_D3-Pad2_ /buttons/27 R\nD3 GND Net-_D3-Pad2_ LED\nR6 Net-_D4-Pad2_ /buttons/26 R\nD4 GND Net-_D4-Pad2_ LED\nSW3 /buttons/32 GND SW_PUSHBUTTON\nR7 /buttons/32 +3V3 R\nSW2 /buttons/33 GND SW_PUSHBUTTON\nR2 /buttons/33 +3V3 R\nSW4 /buttons/31 GND SW_PUSHBUTTON\nR8 /buttons/31 +3V3 R\nSW5 /buttons/30 GND SW_PUSHBUTTON\nR9 /buttons/30 +3V3 R\nU2 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 GND Net-_J1-Pad13_ NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 GND +3V3 NC_67 +3V3 Net-_J1-Pad7_ NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 Net-_J1-Pad9_ /mcu/GPIO0 /mcu/GPIO1 /mcu/GPIO3 NC_75 NC_76 NC_77 NC_78 +3V3 GND /mcu/GPIO2 Net-_C1-Pad1_ NC_79 NC_80 GND +3V3 +3V3 GND NC_81 NC_82 NC_83 NC_84 /mcu/SDA NC_85 NC_86 GND +3V3 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 /mcu/SCL NC_93 NC_94 NC_95 NC_96 NC_97 /display/SCK /display/CS /display/EXTMODE NC_98 /display/EXTCOMIN NC_99 GND NC_100 Net-_J1-Pad15_ GND /mcu/decouplingAV/AVDD /mcu/decouplingAV/AVDD GND NC_101 NC_102 NC_103 NC_104 +3V3 NC_105 NC_106 GND NC_107 /mcu/CLK/HFXTAL_N /mcu/decouplingAV/AVDD /display/MOSI EFM32GG990F1024\nJ1 +3V3 NC_108 NC_109 GND NC_110 GND Net-_J1-Pad7_ GND Net-_J1-Pad9_ GND NC_111 GND Net-_J1-Pad13_ GND Net-_J1-Pad15_ GND NC_112 GND NC_113 GND CONN_02X10\nC1 Net-_C1-Pad1_ GND 10u\nY1 +3V3 GND /mcu/CLK/HFXTAL_N +3V3 Crystal_GND23\nC4 +3V3 GND 100n\nC5 +3V3 GND 100n\nC6 +3V3 GND 100n\nC7 +3V3 GND 100n\nC8 +3V3 GND 100n\nC9 +3V3 GND 10u\nC10 /mcu/decouplingAV/AVDD GND 10n\nC11 /mcu/decouplingAV/AVDD GND 10n\nC12 /mcu/decouplingAV/AVDD GND 10n\nC13 /mcu/decouplingAV/AVDD GND 10u\nR1 /mcu/decouplingAV/AVDD Net-_L1-Pad2_ R\nL1 +3V3 Net-_L1-Pad2_ L\nD13 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 LS013B4DN04\nB1 /display/SCK /display/MOSI /display/CS /display/EXTCOMIN +3V3 NC_124 +3V3 /display/EXTMODE GND NC_125 Board_Connector\n.end\n"
    },
    {
        "filename": "149.cir",
        "prompt": "Design a digital circuit incorporating two 41264 dynamic RAM chips (UC6, UC7), multiple 74F253 data selectors (UD8, UC8, UB8, UA8), two PAL16R8B programmable logic devices (UG6, UE7), two LS393 quads, and a counter/timing circuit based around PAL16R8B (UG7, UG8). The circuit includes address decoding, data multiplexing, and control signals for read/write operations to the RAM. The RAM chips share address lines (RA_0-RA_7) and control signals (/VIDCAS*, /VIDRAS*, /VIDW*, /DT-OE*). The PALs generate control signals and address lines. The 74F253s are used to select data for the RAM based on multiplexed inputs (/VADR_0-7, /VID-V, /TWOLINE). Include signals for horizontal and vertical synchronization (HSYNC*, /VIDTIME) and a reset signal (/HCTRRST, /LCTRRST). The circuit appears to be part of a video display system.",
        "content": ".title KiCad schematic\nUG8 /C2M /HCTRRST /CNT0 /CNT1 /CNT2 /CNT3 NC_01 /CNT6 /CNT5 /CNT4 /HCTRRST /CNT3 LS393\nUG6 C16M /VADR_0_ /VADR_1_ /VADR_2_ /VADR_3_ /VADR_4_ /VADR_5_ /VADR_7_ NC_02 NC_03 /VIDTIME NC_04 NC_05 /LCTRRST NC_06 NC_07 NC_08 NC_09 PAL16R8B\nUF8 /TWOLINE /LCTRRST /VADR_0_ /VADR_1_ /VADR_2_ /VADR_3_ /VADR_7_ VADR_6_ /VADR_5_ /VADR_4_ /LCTRRST /VADR_3_ LS393\nUE7 C16M NC_10 HSYNC* NC_11 NC_12 NC_13 NC_14 NC_15 /VIDTIME NC_16 /VID-V NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 PAL16R8B\nUD8 Net-_UA8-Pad1_ /VID-V NC_24 NC_25 /VADR_1_ Net-_UA8-Pad1_ /RA_0_ Net-_UA8-Pad1_ /RA_1_ Net-_UA8-Pad1_ /VADR_2_ NC_26 NC_27 /VIDMUX* Net-_UA8-Pad1_ Net-_UA8-Pad16_ 74F253\nUC8 Net-_UA8-Pad1_ /VID-V NC_28 NC_29 /VADR_3_ Net-_UA8-Pad1_ /RA_2_ Net-_UA8-Pad1_ /RA_3_ Net-_UA8-Pad1_ /VADR_4_ NC_30 NC_31 /VIDMUX* Net-_UA8-Pad1_ Net-_UA8-Pad16_ 74F253\nUB8 Net-_UA8-Pad1_ /VID-V NC_32 NC_33 /VADR_5_ Net-_UA8-Pad1_ /RA_4_ Net-_UA8-Pad1_ /RA_5_ Net-_UA8-Pad1_ VADR_6_ NC_34 NC_35 /VIDMUX* Net-_UA8-Pad1_ Net-_UA8-Pad16_ 74F253\nUA8 Net-_UA8-Pad1_ /VID-V NC_36 NC_37 /VADR_7_ /TWOLINE /RA_6_ Net-_UA8-Pad1_ /RA_7_ /VADR_0_ NC_38 NC_39 NC_40 /VIDMUX* Net-_UA8-Pad1_ Net-_UA8-Pad16_ 74F253\nUC7 /SC.F NC_41 NC_42 /DT-OE* NC_43 NC_44 /VIDW* /VIDRAS* /RA_6_ /RA_5_ /RA_4_ Net-_UC6-Pad12_ /RA_7_ /RA_3_ /RA_2_ /RA_1_ /RA_0_ /VIDCAS* NC_45 NC_46 PD11 NC_47 NC_48 Net-_UC6-Pad24_ D41264C-12\nUC6 /SC.F NC_49 NC_50 /DT-OE* NC_51 NC_52 /VIDW* /VIDRAS* /RA_6_ /RA_5_ /RA_4_ Net-_UC6-Pad12_ /RA_7_ /RA_3_ /RA_2_ /RA_1_ /RA_0_ /VIDCAS* NC_53 NC_54 PD11 NC_55 NC_56 Net-_UC6-Pad24_ D41264C-12\nUG7 C16M /CNT0 /CNT1 /CNT2 /CNT3 /CNT4 /CNT5 /CNT6 /VIDTIME NC_57 /TWOLINE HSYNC* NC_58 NC_59 /C2M NC_60 NC_61 /HCTRRST PAL16R8B\n.end\n"
    },
    {
        "filename": "29.cir",
        "prompt": "Create a circuit with a single-pole double-throw (SPDT) switch (DIS1) connected to a 4-pin connector (J1). One side of the SPDT switch connects to a 10k\u03a9 resistor (R2). The other side of the SPDT switch is shorted to ground via a 0\u03a9 resistor (R1). The connector has one pin connected to the input, one pin connected to the output through the 10k\u03a9 resistor, one pin connected to the output shorted to ground, and one pin grounded.",
        "content": ".title KiCad schematic\nDIS1 GND Net-_DIS1-Pad2_ Net-_DIS1-Pad3_ SW_SPDT\nR2 Net-_J1-Pad1_ Net-_DIS1-Pad2_ 10K\nJ1 Net-_J1-Pad1_ Net-_DIS1-Pad2_ Net-_DIS1-Pad3_ GND Conn_01x04\nR1 Net-_DIS1-Pad3_ GND 0R\n.end\n"
    },
    {
        "filename": "1517.cir",
        "prompt": "Design a circuit featuring two THS4551IDGKT operational amplifiers and one THS4032ID operational amplifier. The THS4551 amplifiers share a common power supply (AVDD and GND) and ground connection. The THS4032ID has eight unconnected pins (NC_01 through NC_08). The THS4551 amplifiers have unconnected pins (NC_09 through NC_14 and NC_15 through NC_20). A single ground connector (J16) provides a common ground for the entire circuit, with two ground connections (NC_21 and NC_25). The circuit should be a minimal representation focusing on power and ground connections for these three op-amps.",
        "content": ".title KiCad schematic\nU6 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 THS4032ID\nU8 NC_09 NC_10 AVDD NC_11 NC_12 GND NC_13 NC_14 THS4551IDGKT\nU7 NC_15 NC_16 AVDD NC_17 NC_18 GND NC_19 NC_20 THS4551IDGKT\nJ16 NC_21 GND NC_22 NC_23 NC_24 NC_25 GND MDD01\n.end\n"
    },
    {
        "filename": "533.cir",
        "prompt": "Create a schematic of a breakout board with two connectors, J1 and J2. J1 is a 38-pin connector with all pins shorted together. J2 is a 53-pin connector with all pins shorted together. U1 is a component with 68 pins, all connected to the same net as the shorted pins of J1. The connectors are labeled with specific Samtec/Omnetics/Interconnect part numbers.",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ NC_03 NC_04 Conn_02x18_Odd_Even\nJ2 Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ NC_05 NC_06 NC_07 NC_08 Conn_02x25_Odd_Even\nU1 Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ Net-_J1-Pad10_ SamtecOmneticsInterconnect\n.end\n"
    },
    {
        "filename": "1671.cir",
        "prompt": "Design a microcontroller-based sensor data acquisition and communication system. The core is an ESP32-WROOM module (U2) powered by a 3.3V regulator (U3 - NCP1117-3.3) with input filtering (C5, C6, C7). A USB-to-UART bridge (U4 - CP2102N) provides serial communication via a micro-USB connector (J1) and includes pull-up resistors (R7, R8) on TX and RX lines. The system incorporates a BME280 environmental sensor (U1) connected via I2C (SDA, SCL) with pull-up resistors (R1, R2) and decoupling capacitors (C1, C2). An ADXL345 accelerometer (U5) also connects via I2C with similar pull-ups and decoupling. A GPS module (MODULE1 - L80-M39) provides location data, connecting to the ESP32's GPS pins (gpstx, gpsrx).  Two push buttons (SW1, SW2) are connected to ESP32 pins (IOBoot, en) with pull-down resistors (R4, R6) and debouncing capacitors (C3, C4). Transistors (Q1, Q2 - MMBT3904) controlled by the UART's RTS and DTR lines provide logic level shifting/control to the ESP32's IOBoot pin. An LED (D1) is connected to another ESP32 pin (IO5) through a current limiting resistor (R3). Additional decoupling capacitors (C8, C9, C10, C11, C12, C13, C14, C15, C16) are used throughout the circuit for noise reduction. A Schottky diode (D2) protects the +5V rail.\n\n\n\n",
        "content": ".title KiCad schematic\nU2 GND vccad NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 gpstx gpsrx GND NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 IOBoot NC_20 NC_21 NC_22 IO5 NC_23 NC_24 NC_25 sda rxtotx txtorx scl NC_26 GND GND ESP32-WROOM\nU4 NC_27 GND d+ d- NC_28 NC_29 +5V +5V NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 rts Net-_R7-Pad2_ Net-_R8-Pad2_ NC_40 dtr NC_41 GND CP2102N-A01-GQFN24\nR7 txtorx Net-_R7-Pad2_ 100R\nR8 rxtotx Net-_R8-Pad2_ 100R\nJ1 +5V d- d+ NC_42 GND GND USB_B_Micro\nU3 GND vccad vcc NCP1117-3.3_SOT223\nC6 vccad GND 0.1uF\nC7 vccad GND 10uF\nC8 +5V GND 0.1uF\nC9 vcc GND 0.1uF\nC10 vcc GND 10uF\nC5 vccad GND 100uF\nD2 vcc +5V D\nQ2 Net-_Q2-Pad1_ dtr IOBoot MMBT3904\nQ1 Net-_Q1-Pad1_ rts en MMBT3904\nR6 rts Net-_Q2-Pad1_ 10K\nR5 dtr Net-_Q1-Pad1_ 10K\nU1 GND vccad sda scl GND vccad GND vccad BME280\nC2 vccad GND 100n\nC1 vccad GND 100n\nR1 sda vccad 4.7K\nR2 scl vccad 4.7K\nR3 Net-_D1-Pad2_ IO5 10K\nD1 GND Net-_D1-Pad2_ LED\nSW2 en GND SW_Push\nSW1 IOBoot GND SW_Push\nC3 en GND 1nF\nC4 IOBoot GND 1nF\nR4 vccad en 10K\nU5 vccad GND NC_43 GND GND vccad NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 sda scl ADXL345\nMODULE1 gpsrx gpstx Net-_MODULE1-Pad12_ vccad vccad NC_50 NC_51 NC_52 NC_53 NC_54 Net-_MODULE1-Pad12_ L80-M39\nC12 GND vccad 0.1uF\nC13 vccad GND 10uF\nC11 vccad GND 0.1uF\nC14 GND vccad 10uF\nC16 vccad GND 100nF\nC15 GND vccad 100nF\n.end\n"
    },
    {
        "filename": "957.cir",
        "prompt": "Create a three-phase motor driver circuit with the following features:\n\n*   **Power Stage:** Utilize six N-channel MOSFETs (FQP85N06) arranged in a half-bridge configuration for each phase (A, B, C) driven by three IR2101 gate driver ICs. Each IR2101 controls a pair of MOSFETs for high-side and low-side switching. Include bootstrap diodes (1N4148) for the high-side drivers.\n*   **Bootstrap Supply:** A 12V bootstrap supply generated from a 5V rail using an L7805 voltage regulator, with input filtering capacitors (10uF and 100nF).\n*   **Phase Outputs:** Three phase outputs (PHASE\\_A, PHASE\\_B, PHASE\\_C) connected to the MOSFET outputs.\n*   **Current Sensing:** Implement current sensing on one phase using an ACS711xLCTR-12AB current sensor and associated components.\n*   **Back EMF Sensing:** Include back EMF sensing circuitry for each phase (A, B, C) using RC filters and LM393 comparators.\n*   **Protection:** A fault output signal.\n*   **Power Supplies:** 5V and 3.3V regulated supplies (LP2950-3.3_TO92).\n*   **Input/Output Connectors:** Provide connectors for power inputs (V\\_BAT+, 12V\\_Bootstrap), phase outputs, control signals (EXTIA, EXTIB, EXTIC), current sensing, and fault signal.\n*   **Filtering:** Include decoupling capacitors (0.1uF and C\\_Small) on various supply rails.\n*   **Diodes:** Include Schottky diodes (1N5819) for flyback protection.\n*   **Resistors:** Utilize various resistor values (10K, 22, 13K, 150K, R) for biasing and current limiting.\n*   **Capacitors:** Utilize various capacitor values (C, 100nF, 2.2uF, C\\_Small, 10uF, CP1, 1).",
        "content": ".title KiCad schematic\nJ2 /LIN1 /LIN2 /LIN3 Conn_01x03\nJ1 /HIN1 /HIN2 /HIN3 Conn_01x03\nR5 /BATT_VOLTAGE GNDREF 13K\nR4 /V_BAT+ /BATT_VOLTAGE 150K\nC5 /3V3 GNDREF C_Small\nC4 /5V GNDREF C_Small\nD1 GNDREF Net-_D1-Pad2_ LED\nR6 /3V3 Net-_D1-Pad2_ R\nU3 /3V3 GNDREF /5V LP2950-3.3_TO92\nJ6 /EXTIA /EXTIB /EXTIC Conn_01x03\nR30 /5V /EXTIC R\nR29 /5V /EXTIB R\nR28 /5V /EXTIA R\nC19 /5V GNDREF 1\nC18 /5V GNDREF 1\nJ4 /PHASE_A /PHASE_B /PHASE_C Conn_01x03\nC24 /BEMF_C GNDREF C_Small\nR32 /BEMF_C GNDREF R\nR31 /PHASE_C /BEMF_C R\nC22 /BEMF_B GNDREF C_Small\nR27 /BEMF_B GNDREF R\nR26 /PHASE_B /BEMF_B R\nC21 /BEMF_A GNDREF C_Small\nR25 /BEMF_A GNDREF R\nR24 /PHASE_A /BEMF_A R\nC20 /BEMF_REF GNDREF C_Small\nR22 /BEMF_REF GNDREF R\nR21 Net-_R19-Pad2_ /BEMF_REF R\nR23 /PHASE_C Net-_R19-Pad2_ R\nR20 /PHASE_B Net-_R19-Pad2_ R\nR19 /PHASE_A Net-_R19-Pad2_ R\nU8 /EXTIC /BEMF_REF /BEMF_C GNDREF /5V LM393\nU7 /EXTIA /BEMF_REF /BEMF_A GNDREF /BEMF_B /BEMF_REF /EXTIB /5V LM393\nR3 /CURRENT_SENSOR Net-_R3-Pad2_ R\nC3 /CURRENT_SENSOR GNDREF C_Small\n0.1uF1 /3V3 GNDREF C_Small\nC2 /5V GNDREF 0.1uF\nC1 /12V_Bootstrap GNDREF CP1\nU1 /12V_Bootstrap GNDREF /5V L7805\nC8 /12V_Bootstrap GNDREF 10uF\nC11 /12V_Bootstrap GNDREF 100nF\nC6 /12V_Bootstrap GNDREF 10uF\nC9 /12V_Bootstrap GNDREF 100nF\nC7 /12V_Bootstrap GNDREF 10uF\nC10 /12V_Bootstrap GNDREF 100nF\nR15 Net-_D6-Pad2_ /CP 10K\nR17 Net-_D8-Pad2_ /CP 10K\nR13 Net-_D10-Pad2_ /CP 10K\nC17 Net-_C14-Pad1_ /PHASE_C 100nF\nD4 Net-_C14-Pad1_ /12V_Bootstrap 1N4148\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ 1N4148\nD9 Net-_D9-Pad1_ Net-_D9-Pad2_ 1N4148\nU6 /12V_Bootstrap /HIN3 /LIN3 GNDREF Net-_D10-Pad1_ /PHASE_C Net-_D9-Pad1_ Net-_C14-Pad1_ IR2101\nR12 Net-_D10-Pad1_ Net-_D10-Pad2_ 22\nR11 Net-_D9-Pad2_ Net-_D9-Pad1_ 22\nC15 Net-_C12-Pad1_ /PHASE_B 100nF\nD3 Net-_C12-Pad1_ /12V_Bootstrap 1N4148\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ 1N4148\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ 1N4148\nU5 /12V_Bootstrap /HIN2 /LIN2 GNDREF Net-_D8-Pad1_ /PHASE_B Net-_D7-Pad1_ Net-_C12-Pad1_ IR2101\nR10 Net-_D8-Pad1_ Net-_D8-Pad2_ 22\nR9 Net-_D7-Pad2_ Net-_D7-Pad1_ 22\nC16 Net-_C13-Pad1_ /PHASE_A 100nF\nD2 Net-_C13-Pad1_ /12V_Bootstrap 1N4148\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ 1N4148\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ 1N4148\nU4 /12V_Bootstrap /HIN1 /LIN1 GNDREF Net-_D6-Pad1_ /PHASE_A Net-_D5-Pad1_ Net-_C13-Pad1_ IR2101\nR8 Net-_D6-Pad1_ Net-_D6-Pad2_ 22\nR7 Net-_D5-Pad2_ Net-_D5-Pad1_ 22\nJ3 /FAULT /BATT_VOLTAGE /CURRENT_SENSOR Conn_01x03\nJ5 /V_BAT+ GNDREF Conn_01x02\nC23 /V_BAT+ GNDREF C\nJ7 /12V_Bootstrap GNDREF Conn_01x02\nR14 Net-_D5-Pad2_ /PHASE_A 10K\nR16 Net-_D7-Pad2_ /PHASE_B 10K\nR18 Net-_D9-Pad2_ /PHASE_C 10K\nD11 /V_BAT+ /PHASE_A 1N5819\nD12 /PHASE_A /CP 1N5819\nD13 /V_BAT+ /PHASE_B 1N5819\nD14 /PHASE_B /CP 1N5819\nD15 /V_BAT+ /PHASE_C 1N5819\nD16 /PHASE_C /CP 1N5819\nC13 Net-_C13-Pad1_ /PHASE_A 2.2uF\nC12 Net-_C12-Pad1_ /PHASE_B 2.2uF\nC14 Net-_C14-Pad1_ /PHASE_C 2.2uF\nQ3 Net-_D5-Pad2_ /V_BAT+ /PHASE_A FQP85N06\nQ4 Net-_D6-Pad2_ /PHASE_A /CP FQP85N06\nQ5 Net-_D7-Pad2_ /V_BAT+ /PHASE_B FQP85N06\nQ6 Net-_D8-Pad2_ /PHASE_B /CP FQP85N06\nQ7 Net-_D9-Pad2_ /V_BAT+ /PHASE_C FQP85N06\nQ8 Net-_D10-Pad2_ /PHASE_C /CP FQP85N06\nU2 GNDREF GNDREF /CP /CP GNDREF /FAULT Net-_R3-Pad2_ /3V3 ACS711xLCTR-12AB\n.end\n"
    },
    {
        "filename": "645.cir",
        "prompt": "Design a symmetrical, dual-supply (+5V and -5V) astable multivibrator circuit using two NPN (2N2222) and two PNP (2N2907A) transistors configured as switches. Include timing capacitors (10nF and 1nF) and biasing resistors (2800, 1000, 330, and 330 ohms) to control the oscillation frequency. The output should be taken from the collector of one of the PNP transistors, filtered with a capacitor (33nF) to -5V. The circuit should have a +5V supply connection and a ground connection.",
        "content": ".title KiCad schematic\nR1 /+5V Net-_R1-Pad2_ 2800\nC1 Net-_C1-Pad1_ NC_01 10nF\nR2 Net-_R1-Pad2_ Earth 1000\nR3 /+5V Net-_C2-Pad2_ 330\nT1 Net-_C1-Pad1_ Net-_C2-Pad2_ Net-_T1-Pad3_ 2N2222\nT2 NC_02 /-5V Net-_T1-Pad3_ 2N2907A\nR4 Output /-5V 330\nT3 Net-_C2-Pad2_ Output /+5V 2N2907A\nC2 Output Net-_C2-Pad2_ 1nF\nC3 /-5V Output 33nF\n.end\n"
    },
    {
        "filename": "1610.cir",
        "prompt": "Design a circuit with an instrumentation amplifier (AD8421) configured for differential amplification. The input is provided through two connectors (InConnector and OutConnector). The InConnector has two differential input pins. These inputs are AC-coupled to the amplifier via capacitors (C131, C132, C133, C134). The amplifier's output is AC-coupled to the OutConnector via capacitors (C135, C136, C137) and resistors (R271, R272, R273, R274, R276, R277). Include necessary reference and gain setting resistors for the AD8421 (R276). The circuit should have clearly defined input and output connectors.",
        "content": ".title KiCad schematic\nC131 NC_01 Net-_C131-Pad2_ C\nC133 NC_02 Net-_C131-Pad2_ C\nC132 Net-_C132-Pad1_ NC_03 C\nC134 Net-_C132-Pad1_ NC_04 C\nJ44 Net-_C131-Pad2_ NC_05 Net-_J44-Pad3_ Net-_J44-Pad4_ NC_06 Net-_C132-Pad1_ InConnector\nJ45 NC_07 NC_08 Net-_J45-Pad3_ Net-_J45-Pad4_ NC_09 NC_10 OutConnector\nU27 Net-_C135-Pad2_ Net-_R276-Pad1_ Net-_R276-Pad2_ Net-_C136-Pad2_ NC_11 Net-_J45-Pad3_ Net-_J45-Pad4_ NC_12 AD8421\nR276 Net-_R276-Pad1_ Net-_R276-Pad2_ R\nC136 Net-_C135-Pad2_ Net-_C136-Pad2_ C\nC135 NC_13 Net-_C135-Pad2_ C\nC137 Net-_C136-Pad2_ NC_14 C\nR271 Net-_C135-Pad2_ Net-_J44-Pad4_ R\nR272 Net-_C136-Pad2_ Net-_J44-Pad3_ R\nR274 NC_15 Net-_C136-Pad2_ R\nR273 Net-_C135-Pad2_ NC_16 R\nR277 Net-_J45-Pad3_ NC_17 R\n.end\n"
    },
    {
        "filename": "896.cir",
        "prompt": "Design a microcontroller-based system featuring an ATmega328PB, a CAN bus interface (MCP2515/MCP2561), a DC-DC converter (MCP1642), and support for multiple peripherals including servo motors, a pressure transducer, limit switches, and a thermocouple sensor. The system should include a crystal oscillator for timing, power supply filtering, and connections for external communication (RJ45) and debugging/programming. Include a boost converter for battery power and adjustable voltage reference. Incorporate components for signal conditioning and protection where appropriate. The system should be powered by both a 6V supply and a 3.7V battery.",
        "content": ".title KiCad schematic\nU3 S1 NC_01 NC_02 +5V +6V NC_03 Net-_C6-Pad1_ Net-_C5-Pad2_ S2 NC_04 Net-_J5-Pad1_ NC_05 Net-_U3-Pad13_ Net-_U3-Pad14_ SI SO SCK +5V NC_06 +6V +6V NC_07 ENC1 PT NC_08 NC_09 NC_10 NC_11 RST NC_12 NC_13 NC_14 +6V ATmega328PB-MU\nR5 +5V RST 10k\nJ8 Net-_J8-Pad1_ Net-_J8-Pad2_ NC_15 NC_16 NC_17 NC_18 +6V Net-_D2-Pad2_ RJ45\nU5 Net-_U5-Pad1_ Net-_U5-Pad2_ NC_19 NC_20 NC_21 NC_22 Net-_C7-Pad2_ Net-_C8-Pad1_ +6V NC_23 NC_24 NC_25 SCK SI SO Net-_U3-Pad14_ Net-_R7-Pad2_ +5V MCP2515-xSO\nU6 Net-_U5-Pad1_ +6V +5V Net-_U5-Pad2_ NC_26 Net-_J8-Pad2_ Net-_J8-Pad1_ NC_27 MCP2561-E-SN\nY2 Net-_C8-Pad1_ Net-_C7-Pad2_ 16MHz\nC7 +6V Net-_C7-Pad2_ 20pF\nC8 Net-_C8-Pad1_ +6V 20pF\nU1 Net-_R1-Pad2_ NC_28 NC_29 +5V Net-_L2-Pad1_ +6V +6V +BATT MCP1642D-50I_MS-ND\nBT1 +BATT +6V 3.7V\nC3 +6V +BATT 22\u03bcF\nR1 +BATT Net-_R1-Pad2_ 10k\nL2 Net-_L2-Pad1_ +BATT 4.7\u03bcH\nJP1 Net-_J8-Pad2_ Net-_JP1-Pad2_ SolderJumper_2_Open\nR8 Net-_JP1-Pad2_ Net-_J8-Pad1_ 120\nR7 +5V Net-_R7-Pad2_ 10k\nJ7 +6V SI +5V SO SCK RST Conn_02x03_Counter_Clockwise\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nR6 Net-_D2-Pad1_ +6V 220\nU4 +6V Net-_J3-Pad2_ Net-_J3-Pad1_ +5V SCK Net-_U3-Pad13_ SO NC_30 MAX6675\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Screw_Terminal_01x02\nU2 Net-_D1-Pad2_ +6V Net-_R2-Pad1_ Net-_R3-Pad2_ +BATT NC_31 MT3608\nC4 +6V +BATT 22\u03bcF\nL1 Net-_D1-Pad2_ +BATT L\nD1 +6V Net-_D1-Pad2_ D_Schottky\nR2 Net-_R2-Pad1_ +6V 900\nC2 +6V +6V 22\u03bcF\nR3 +BATT Net-_R3-Pad2_ 1k\nRV1 +6V Net-_R2-Pad1_ Net-_R2-Pad1_ R_POT_TRIM\nJ1 S1 +6V +6V Ball Servo 1\nJ2 S2 +6V +6V Ball Servo 2\nJ4 ENC1 NC_32 +6V +6V Continuous Rotation Servo\nJ5 Net-_J5-Pad1_ +5V Limit Switch\nJ6 PT +5V +6V Pressure Transducer\nC6 Net-_C6-Pad1_ +6V 20pF\nC5 +6V Net-_C5-Pad2_ 20pF\nR4 Net-_C6-Pad1_ Net-_C5-Pad2_ 1M\nY1 Net-_C6-Pad1_ Net-_C5-Pad2_ 16MHz\nC1 +5V +6V 22\u03bcF\n.end\n"
    },
    {
        "filename": "629.cir",
        "prompt": "Design a simple microcontroller circuit using a PIC18F452-IP. The microcontroller is powered by +5V and grounded. Include a 10k pull-up resistor connected from +5V to a signal line (Net-_C1-Pad1_) which is also connected to a crystal oscillator (Y1) and a 510 Ohm resistor connected to the /!MCLR pin. A push button switch (SW1) is connected between the same signal line (Net-_C1-Pad1_) and ground. The microcontroller has numerous unconnected pins (NC_XX).",
        "content": ".title KiCad schematic\nU1 /!MCLR NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 +5V GND NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 GND +5V NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 PIC18F452-IP\nY1 NC_36 NC_37 Crystal\nR1 +5V Net-_C1-Pad1_ 10K\nC1 Net-_C1-Pad1_ GND C\nR2 /!MCLR Net-_C1-Pad1_ 510\nSW1 NC_38 Net-_C1-Pad1_ NC_39 GND SW_Push_Dual\n.end\n"
    },
    {
        "filename": "1220.cir",
        "prompt": "Create a digital circuit consisting of two cascaded 2-input NAND gates. The first NAND gate (X1) receives inputs from a pulsed voltage source (V1) and a constant voltage source connected to ground. The second NAND gate (X2) receives inputs from the output of the first NAND gate and a second pulsed voltage source (V2). A pull-up resistor (R1) is connected from the output of the first NAND gate to ground. A constant 3.3V voltage source (V3) provides power to the second NAND gate. Simulate the circuit for 400 microseconds with a 1 microsecond step size, using a pulse source with a 3.3V amplitude, 100ns pulse width, 200ns period for V1, and a 50ns pulse width, 100ns period for V2. Include appropriate SPICE models.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Downloads/kicad-simulation-examples-master/libs/spice_models.lib\"\nX1 1 2 Net-_X1-PadOut_ 4 NAND\nX2 Net-_X1-PadOut_ Net-_X1-PadOut_ 3 4 NAND\nR1 GND 3 10meg\nV1 1 GND dc 0 pulse(0 3.3 0 0 0 100m 200m)\nV2 2 GND dc 0 pulse(0 3.3 50m 0 0 50m 100m)\nV3 4 GND dc 3.3\n.tran 1m 400m\n.end\n"
    },
    {
        "filename": "1277.cir",
        "prompt": "Create a circuit with an ESP-12F module connected to a connector for printer/programmer functionality. The ESP-12F's power pins are connected to a 3.3V supply and ground. Three 10k\u03a9 pull-up resistors are used: one from 3.3V to a connector pin (Net-_Connector1-Pad1_), one from 3.3V to another connector pin (Net-_Connector1-Pad2_), and one from 3.3V to a net (Net-_R3-Pad1_). A 10k\u03a9 resistor (R1) connects 3.3V to another net (Net-_R1-Pad2_), and a 10k\u03a9 resistor (R2) connects ground to a net (Net-_R2-Pad2_). The connector has multiple unconnected pins (NC_01 through NC_13).",
        "content": ".title KiCad schematic\nU1 Net-_Connector1-Pad6_ Net-_Connector1-Pad5_ NC_01 NC_02 Net-_Connector1-Pad1_ Net-_R3-Pad1_ Net-_R2-Pad2_ GND NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 +3V3 NC_09 NC_10 NC_11 NC_12 Net-_R1-Pad2_ NC_13 Net-_Connector1-Pad2_ ESP-12F\nR2 GND Net-_R2-Pad2_ 10K\nConnector1 Net-_Connector1-Pad1_ Net-_Connector1-Pad2_ +3V3 GND Net-_Connector1-Pad5_ Net-_Connector1-Pad6_ Printer Programmer\nR1 +3V3 Net-_R1-Pad2_ 10K\nR3 Net-_R3-Pad1_ +3V3 10K\n.end\n"
    },
    {
        "filename": "1499.cir",
        "prompt": "Generate a circuit with a single operational amplifier (MCP6404) configured as a voltage follower. The input is labeled \"Net-_PD201-Pad2_\" and is connected to pin 3 of the op-amp. The output is labeled \"PD201\" and is connected to pin 1 of the op-amp. Both the positive and negative rails are connected to ground (VGND). The op-amp has no external feedback components; it's a direct connection from output to input. Include necessary power and ground connections for the op-amp.",
        "content": ".title KiCad schematic\nU201 NC_01 Net-_PD201-Pad2_ VGND NC_02 NC_03 MCP6404\nPD201 VGND Net-_PD201-Pad2_ VBPW34SR\n.end\n"
    },
    {
        "filename": "1820.cir",
        "prompt": "Design a digital logic circuit featuring two 74LS148 8-to-3 line decoders (U1 and U2), each with its inputs controlled by eight pushbuttons (SW1-SW8 and SW1-SW7 respectively) and associated pull-up resistors (R1-R14). Each decoder output (/s0a, /s1a, /s2a for U1 and /s0b, /s1b, /s2b for U2) is connected to a connector (J1) for external signaling. Include SPDT switches (SW15, SW16) to select between the outputs of the two decoders for signals /4 and /3. Add small decoupling capacitors (C1, C2, C3) between VCC and GND, and individual small capacitors (C4-C17) from each decoder input to GND. Finally, include an LED (D1) with a current limiting resistor (R15) connected to GND and a net labeled \"Net-_D1-Pad2_\". The circuit is powered by VCC and GND.",
        "content": ".title KiCad schematic\nU1 /4a /5a /6a /7a GND /s2a /s1a GND /s0a VCC /1a /2a /3a NC_01 NC_02 VCC 74LS148(A)\nSW8 /1a GND NC_03 NC_04 SW_Push_Dual\nR8 VCC /1a R\nSW9 /2a GND NC_05 NC_06 SW_Push_Dual\nR9 VCC /2a R\nSW10 /3a GND NC_07 NC_08 SW_Push_Dual\nR10 VCC /3a R\nSW11 /4a GND NC_09 NC_10 SW_Push_Dual\nR11 VCC /4a R\nSW12 /5a GND NC_11 NC_12 SW_Push_Dual\nR12 VCC /5a R\nSW13 /6a GND NC_13 NC_14 SW_Push_Dual\nR13 VCC /6a R\nSW14 /7a GND NC_15 NC_16 SW_Push_Dual\nR14 VCC /7a R\nSW1 /1b GND NC_17 NC_18 SW_Push_Dual\nR1 VCC /1b R\nSW2 /3b GND NC_19 NC_20 SW_Push_Dual\nR2 VCC /3b R\nSW3 /2b GND NC_21 NC_22 SW_Push_Dual\nR3 VCC /2b R\nSW4 /4b GND NC_23 NC_24 SW_Push_Dual\nR4 VCC /4b R\nSW5 /5b GND NC_25 NC_26 SW_Push_Dual\nR5 VCC /5b R\nSW6 /6b GND NC_27 NC_28 SW_Push_Dual\nR6 VCC /6b R\nSW7 /7b GND NC_29 NC_30 SW_Push_Dual\nR7 VCC /7b R\nU2 /4b /5b /6b /7b GND /s2b /s1b GND /s0b VCC /1b /2b /3b NC_31 NC_32 VCC 74LS148(B)\nC2 VCC GND C_Small\nR15 VCC Net-_D1-Pad2_ R\nD1 GND Net-_D1-Pad2_ LED\nJ1 VCC GND /s0b /s0a /s1b /s1a /s2b /s2a /4 /3 Conn_02x05_Odd_Even\nSW15 VCC /4 GND SW_SPDT\nSW16 VCC /3 GND SW_SPDT\nC3 VCC GND C_Small\nC1 VCC GND C_Small\nC11 /1a GND C_Small\nC12 /2a GND C_Small\nC15 /5a GND C_Small\nC14 /4a GND C_Small\nC13 /3a GND C_Small\nC16 /6a GND C_Small\nC17 /7a GND C_Small\nC10 /7b GND C_Small\nC9 /6b GND C_Small\nC8 /5b GND C_Small\nC7 /4b GND C_Small\nC6 /2b GND C_Small\nC5 /3b GND C_Small\nC4 /1b GND C_Small\n.end\n"
    },
    {
        "filename": "260.cir",
        "prompt": "Create a circuit with a BNC connector (P2) connected to a potentiometer (RV1). The wiper of the potentiometer (RV1) is connected to a second BNC connector (P3). The other two terminals of the potentiometer are connected to a 19-pin connector (P1). P3 also connects to one of the pins on P1. P1 and P3 are both CONN_01X19 connectors.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_P2-Pad2_ Net-_P2-Pad2_ Net-_RV1-Pad2_ Net-_RV1-Pad1_ Net-_P2-Pad1_ Net-_P2-Pad2_ Net-_P2-Pad2_ Net-_P2-Pad1_ Net-_RV1-Pad1_ Net-_RV1-Pad2_ Net-_P3-Pad2_ Net-_P3-Pad2_ Recom\nRV1 Net-_RV1-Pad1_ Net-_RV1-Pad2_ Net-_P2-Pad1_ POT\nP1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 CONN_01X19\nP2 Net-_P2-Pad1_ Net-_P2-Pad2_ BNC\nP3 Net-_P2-Pad2_ Net-_P3-Pad2_ NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 CONN_01X19\n.end\n"
    },
    {
        "filename": "880.cir",
        "prompt": "Design a dual H-bridge motor driver circuit using an L298HN chip. The circuit should include screw terminals for power input (VCC and GND), two sets of signal inputs (Signal A and Signal B) for controlling the motors, and screw terminals for motor outputs. Include flyback diodes for each motor output. A 7805 voltage regulator provides a +5V supply from VCC, with decoupling capacitors. Include current sensing inputs, a VDC connection with a protective diode, and mounting holes. Use small value resistors for pull-downs on the L298HN input pins and appropriate capacitors for power supply filtering. Include an LED indicator connected to the +5V rail through a resistor.",
        "content": ".title KiCad schematic\nU1 /S1 Net-_D2-Pad2_ Net-_D4-Pad2_ VCC Net-_J3-Pad1_ Net-_J3-Pad3_ Net-_J3-Pad2_ GND VCC Net-_J4-Pad1_ Net-_J4-Pad3_ Net-_J4-Pad2_ Net-_D6-Pad2_ Net-_D8-Pad2_ /S2 L298HN\nR1 /S1 GND R_Small\nR2 /S2 GND R_Small\nJ5 Net-_D2-Pad2_ Net-_D4-Pad2_ Screw_Terminal_01x02\nJ6 Net-_D6-Pad2_ Net-_D8-Pad2_ Screw_Terminal_01x02\nD2 VCC Net-_D2-Pad2_ 1N4001\nD4 VCC Net-_D4-Pad2_ 1N4001\nD6 VCC Net-_D6-Pad2_ 1N4001\nD8 VCC Net-_D8-Pad2_ 1N4001\nD3 Net-_D2-Pad2_ GND 1N4001\nD5 Net-_D4-Pad2_ GND 1N4001\nD7 Net-_D6-Pad2_ GND 1N4001\nD9 Net-_D8-Pad2_ GND 1N4001\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Signal A\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Signal B\nJ1 GND VDC Screw_Terminal_01x02\nC1 VCC GND CP1\nC3 VCC GND 100nF\nC2 VCC GND 470uF\nJ2 /S1 /S2 Current_Sense\nU2 VCC GND +5V L7805\nJ7 +5V +5V +5V +5V +5V +5V\nJ8 GND GND GND GND GND gnd\nD1 VCC VDC 1N4001\nC4 VCC GND .33uF\nC5 +5V GND .1uF\nR3 +5V Net-_D10-Pad2_ R_Small\nD10 GND Net-_D10-Pad2_ LED\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\n.end\n"
    },
    {
        "filename": "1393.cir",
        "prompt": "Design a circuit with two N-channel MOSFETs (2SK2145-BL) configured as current sources, a PNP transistor (DMMT3904) acting as a current mirror, and a linear regulator (LT1995) likely used for voltage regulation or as a load. The MOSFETs appear to share a common control input, and the current mirror likely mirrors the current from one of the MOSFETs. All nodes are internally connected, suggesting a compact or integrated design. The circuit utilizes multiple net labels indicating internal connections.",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_U1-Pad2_ NC_02 NC_03 NC_04 2SK2145-BL\nU6 Net-_U6-Pad1_ Net-_U6-Pad1_ Net-_U6-Pad1_ NC_05 NC_06 NC_07 NC_08 Net-_U6-Pad10_ Net-_U6-Pad10_ Net-_U6-Pad10_ LT1995\nU2 NC_09 Net-_U2-Pad2_ NC_10 NC_11 NC_12 2SK2145-BL\nU7 Net-_U7-Pad1_ Net-_U7-Pad1_ Net-_U1-Pad2_ NC_13 NC_14 Net-_U2-Pad2_ DMMT3904\n.end\n"
    },
    {
        "filename": "343.cir",
        "prompt": "Design a simple microcontroller-based LED indicator circuit using a PIC16F1503 microcontroller. The circuit includes a power supply with a decoupling capacitor, a programming header (ICSP), a momentary switch connected to a microcontroller input (RA5), and three sets of three LEDs each, connected to microcontroller outputs RC0, RC1, and RC2 via current-limiting resistors. Each LED set is connected to a separate resistor connected to RC5, RC4, and RC3 respectively. A Schottky diode protects the microcontroller's MCLR pin from voltage fluctuations, and a resistor/capacitor network provides a pull-up to the MCLR pin. The programming header provides connections for ICSPDAT, ICSPCLK, and GND, along with a VPP connection. The circuit should be suitable for basic visual indication based on microcontroller output states.",
        "content": ".title KiCad schematic\nU1 /RA5 NC_01 /MCLR /RC5 /RC4 /RC3 /RC2 /RC1 /RC0 NC_02 /ICSPCLK /ICSPDAT GND NC_03 NC_04 +BATT GND PIC16F1503_QFN\nD4 /RC0 Net-_D4-PadC_ LED_0603\nD3 /RC0 Net-_D3-PadC_ LED_0603\nD2 /RC0 Net-_D2-PadC_ LED_0603\nD7 /RC1 Net-_D7-PadC_ LED_0603\nD6 /RC1 Net-_D6-PadC_ LED_0603\nD5 /RC1 Net-_D5-PadC_ LED_0603\nD10 /RC2 Net-_D10-PadC_ LED_0603\nD9 /RC2 Net-_D9-PadC_ LED_0603\nD8 /RC2 Net-_D8-PadC_ LED_0603\nR5 Net-_D4-PadC_ /RC5 RES_0603\nR4 Net-_D3-PadC_ /RC4 RES_0603\nR3 Net-_D2-PadC_ /RC3 RES_0603\nR8 Net-_D7-PadC_ /RC5 RES_0603\nR7 Net-_D6-PadC_ /RC4 RES_0603\nR6 Net-_D5-PadC_ /RC3 RES_0603\nR11 Net-_D10-PadC_ /RC5 RES_0603\nR10 Net-_D9-PadC_ /RC4 RES_0603\nR9 Net-_D8-PadC_ /RC3 RES_0603\nC2 +BATT GND CAP_0603\nJ1 /MCLR Net-_J1-Pad2_ GND /ICSPDAT /ICSPCLK NC_05 HEADER_1X6\nR1 Net-_C1-Pad1_ +BATT RES_0603\nC1 Net-_C1-Pad1_ GND CAP_0603\nD1 Net-_C1-Pad1_ /MCLR Schottky_SMA\nR2 +BATT Net-_J1-Pad2_ RES_0603\nSW1 GND Net-_R12-Pad1_ SWITCH_MOMENTARY\nR12 Net-_R12-Pad1_ /RA5 RES_0603\n.end\n"
    },
    {
        "filename": "208.cir",
        "prompt": "Design a circuit with a 3.3V linear regulator (LM1117-3.3) powered from a 5V source. Include input and output decoupling capacitors (CP and C). Provide a header (J1) with connections for 3.3V, 5V, GND, TXD, RXD, SCL, SDA, MISO, MOSI, SCK, and SSEL. Also include a second header (CON1) with connections for 5V, GND, MISO, MOSI, RXD, SCK, SCL, SDA, SSEL, and TXD. Include a 5V decoupling capacitor (CP).",
        "content": ".title KiCad schematic\nU1 GND +3V3 +5V +3V3 LM1117-3.3\nC2 +3V3 GND CP\nC3 +3V3 GND C\nCON1 +5V GND MISO MOSI RXD SCK SCL SDA SSEL TXD UEXT-5V\nJ1 +3V3 +5V GND TXD RXD SCL SDA MISO MOSI SCK SSEL CONN_01X11\nC1 +5V GND CP\n.end\n"
    },
    {
        "filename": "773.cir",
        "prompt": "Create a simple N-channel MOSFET switch circuit. The circuit should include an N-channel MOSFET (Q1) switching a current from +5V through an LED (D2) to ground. A resistor (R19) is placed in series with the LED to limit current. A resistor (R46) is connected between the MOSFET's gate and a no-connect pin (NC_01) to provide a default off state. The schematic is intended for KiCad.",
        "content": ".title KiCad schematic\nR19 Net-_D2-PadC_ Net-_Q1-PadD_ RES_0603\nQ1 Net-_Q1-PadD_ Net-_Q1-PadG_ GND MOSFET-N\nD2 +5V Net-_D2-PadC_ LED_0603\nR46 Net-_Q1-PadG_ NC_01 RES_0603\n.end\n"
    },
    {
        "filename": "165.cir",
        "prompt": "Design a circuit featuring an AT24C02 I2C EEPROM (U1) connected to an Arduino-like board via I2C lines (SDA, SCL) brought out to a 30-pin connector (J1). Include pull-up resistors (RP1, RP2) on the I2C lines. A CD74HC4067 analog multiplexer (U3) is present, controlled by MUX0, MUX1, MUX2, and MUX3 signals, also brought out to the 30-pin connector. A 10k resistor (R4) is connected from one of the multiplexer's input channels to ground. Jumpers (JP1, JP2) allow for selecting between a bridged or open connection for a specific signal. A small capacitor (C2) provides decoupling. A 5V input (J1) is present, along with a 3.3V supply. A SPDT switch (SW14) controls the /BOOT_SWITCH signal. Include connections for /MOUSE_X and /MOUSE_Y on both the 30-pin connector (J1) and a 4-pin connector (J6).\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_RP1-Pad8_ Net-_RP1-Pad7_ Net-_RP1-Pad6_ GND SDA SCL GND +3V3 AT24C02\nRP2 SCL SDA NC_01 NC_02 +3V3 +3V3 +3V3 +3V3 R_PACK4\nU3 Net-_JP1-Pad2_ NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 /MUX0 /MUX1 GND /MUX3 /MUX2 Net-_R4-Pad1_ NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 +3V3 CD74HC4067SM\nJP2 GND Net-_JP1-Pad2_ SolderJumper_2_Open\nJP1 +3V3 Net-_JP1-Pad2_ SolderJumper_2_Bridged\nRP1 +3V3 +3V3 +3V3 NC_19 NC_20 Net-_RP1-Pad6_ Net-_RP1-Pad7_ Net-_RP1-Pad8_ R_PACK4\nC2 GND +3V3 C_Small\nR4 Net-_R4-Pad1_ GND 10K\nJ1 +5V GND +3V3 NC_21 NC_22 NC_23 SDA SCL NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 /MUX3 /MUX2 /MUX0 /MUX1 GND +3V3 /MOUSE_X /MOUSE_Y /BOOT_SWITCH NC_36 Conn_01x30\nJ6 GND +3V3 /MOUSE_X /MOUSE_Y Conn_01x04\nSW14 +3V3 /BOOT_SWITCH GND SW_SPDT\n.end\n"
    },
    {
        "filename": "335.cir",
        "prompt": "Create a circuit with nine identical current-limiting stages, each consisting of a 2N3904 NPN transistor configured as a switch, driving an LED. Each stage has a 1k base resistor connected to a 5V supply, and a 200 Ohm resistor in series with the LED's anode. The transistor's collector is connected to the LED's cathode. Each transistor's emitter is grounded. Each stage also includes a 10k resistor from the transistor's collector to its base. Input to each stage is provided via a separate connector (PJ301M-12). The circuit is powered by 5V and 12V supplies, with multiple 22nF and 470nF decoupling capacitors connected between these supplies and ground. There is also a potentiometer (R_POT_US) connected between 12V and ground, with its wiper connected to a net. Additionally, include diodes (1N4006) connected between 12V and various nets. Finally, include an Arduino Nano v3.x connection and an I2C expander connection.",
        "content": ".title KiCad schematic\nA1 NC_01 NC_02 NC_03 GND Tr1 Tr2 Tr3 Tr4 Tr5 Tr6 Tr7 Tr8 Tr9 NC_04 NC_05 NC_06 NC_07 Net-_A1-Pad18_ Net-_A1-Pad19_ NC_08 NC_09 NC_10 SDA SDC NC_11 NC_12 NC_13 NC_14 GND 12V Arduino_Nano_v3.x\nRV1 GND Net-_A1-Pad19_ Net-_A1-Pad18_ R_POT_US\nD1 GND Net-_D1-Pad2_ LED\nR3 5V Net-_Q2-Pad3_ 10k\nQ2 GND Net-_Q2-Pad2_ Net-_Q2-Pad3_ 2N3904\nQ1 GND Net-_Q1-Pad2_ Net-_J1-Pad3_ 2N3904\nR1 5V Net-_J1-Pad3_ 1k\nD10 Net-_D10-Pad1_ 12V 1N4006\nC8 5V GND 22n\nD9 Net-_D9-Pad1_ 5V 1N4006\nR2 Net-_Q2-Pad3_ Net-_Q1-Pad2_ 1k\nR4 Tr1 Net-_Q2-Pad2_ 1k\nR5 Tr1 Net-_D1-Pad2_ 200\nC6 5V GND 22n\nC4 5V GND 22n\nC2 5V GND 470n\nC7 12V GND 22n\nC5 12V GND 22n\nC3 12V GND 22n\nC1 12V GND 470n\nH1 NC_15 NC_16 GND GND GND GND GND GND Net-_D10-Pad1_ Net-_D10-Pad1_ Net-_D9-Pad1_ Net-_D9-Pad1_ NC_17 NC_18 NC_19 NC_20 PIN_HEADER_2x8\nD2 GND Net-_D2-Pad2_ LED\nR8 5V Net-_Q4-Pad3_ 10k\nQ4 GND Net-_Q4-Pad2_ Net-_Q4-Pad3_ 2N3904\nQ3 GND Net-_Q3-Pad2_ Net-_J2-Pad3_ 2N3904\nR6 5V Net-_J2-Pad3_ 1k\nR7 Net-_Q4-Pad3_ Net-_Q3-Pad2_ 1k\nR9 Tr2 Net-_Q4-Pad2_ 1k\nR10 Tr2 Net-_D2-Pad2_ 200\nD3 GND Net-_D3-Pad2_ LED\nR13 5V Net-_Q6-Pad3_ 10k\nQ6 GND Net-_Q6-Pad2_ Net-_Q6-Pad3_ 2N3904\nQ5 GND Net-_Q5-Pad2_ Net-_J3-Pad3_ 2N3904\nR11 5V Net-_J3-Pad3_ 1k\nR12 Net-_Q6-Pad3_ Net-_Q5-Pad2_ 1k\nR14 Tr3 Net-_Q6-Pad2_ 1k\nR15 Tr3 Net-_D3-Pad2_ 200\nD4 GND Net-_D4-Pad2_ LED\nR18 5V Net-_Q8-Pad3_ 10k\nQ8 GND Net-_Q8-Pad2_ Net-_Q8-Pad3_ 2N3904\nQ7 GND Net-_Q7-Pad2_ Net-_J4-Pad3_ 2N3904\nR16 5V Net-_J4-Pad3_ 1k\nR17 Net-_Q8-Pad3_ Net-_Q7-Pad2_ 1k\nR19 Tr4 Net-_Q8-Pad2_ 1k\nR20 Tr4 Net-_D4-Pad2_ 200\nD5 GND Net-_D5-Pad2_ LED\nR23 5V Net-_Q10-Pad3_ 10k\nQ10 GND Net-_Q10-Pad2_ Net-_Q10-Pad3_ 2N3904\nQ9 GND Net-_Q9-Pad2_ Net-_J5-Pad3_ 2N3904\nR21 5V Net-_J5-Pad3_ 1k\nR22 Net-_Q10-Pad3_ Net-_Q9-Pad2_ 1k\nR24 Tr5 Net-_Q10-Pad2_ 1k\nR25 Tr5 Net-_D5-Pad2_ 200\nD6 GND Net-_D6-Pad2_ LED\nR28 5V Net-_Q12-Pad3_ 10k\nQ12 GND Net-_Q12-Pad2_ Net-_Q12-Pad3_ 2N3904\nQ11 GND Net-_Q11-Pad2_ Net-_J6-Pad3_ 2N3904\nR26 5V Net-_J6-Pad3_ 1k\nR27 Net-_Q12-Pad3_ Net-_Q11-Pad2_ 1k\nR29 Tr6 Net-_Q12-Pad2_ 1k\nR30 Tr6 Net-_D6-Pad2_ 200\nD7 GND Net-_D7-Pad2_ LED\nR33 5V Net-_Q14-Pad3_ 10k\nQ14 GND Net-_Q14-Pad2_ Net-_Q14-Pad3_ 2N3904\nQ13 GND Net-_Q13-Pad2_ Net-_J7-Pad3_ 2N3904\nR31 5V Net-_J7-Pad3_ 1k\nR32 Net-_Q14-Pad3_ Net-_Q13-Pad2_ 1k\nR34 Tr7 Net-_Q14-Pad2_ 1k\nR35 Tr7 Net-_D7-Pad2_ 200\nD8 GND Net-_D8-Pad2_ LED\nR38 5V Net-_Q16-Pad3_ 10k\nQ16 GND Net-_Q16-Pad2_ Net-_Q16-Pad3_ 2N3904\nQ15 GND Net-_Q15-Pad2_ Net-_J8-Pad3_ 2N3904\nR36 5V Net-_J8-Pad3_ 1k\nR37 Net-_Q16-Pad3_ Net-_Q15-Pad2_ 1k\nR39 Tr8 Net-_Q16-Pad2_ 1k\nR40 Tr8 Net-_D8-Pad2_ 200\nD11 GND Net-_D11-Pad2_ LED\nR43 5V Net-_Q18-Pad3_ 10k\nQ18 GND Net-_Q18-Pad2_ Net-_Q18-Pad3_ 2N3904\nQ17 GND Net-_Q17-Pad2_ Net-_J9-Pad3_ 2N3904\nR41 5V Net-_J9-Pad3_ 1k\nR42 Net-_Q18-Pad3_ Net-_Q17-Pad2_ 1k\nR44 Tr9 Net-_Q18-Pad2_ 1k\nR45 Tr9 Net-_D11-Pad2_ 200\nJ1 GND GND Net-_J1-Pad3_ PJ301M-12\nJ2 GND GND Net-_J2-Pad3_ PJ301M-12\nJ3 GND GND Net-_J3-Pad3_ PJ301M-12\nJ4 GND GND Net-_J4-Pad3_ PJ301M-12\nJ5 GND GND Net-_J5-Pad3_ PJ301M-12\nJ6 GND GND Net-_J6-Pad3_ PJ301M-12\nJ7 GND GND Net-_J7-Pad3_ PJ301M-12\nJ8 GND GND Net-_J8-Pad3_ PJ301M-12\nJ9 GND GND Net-_J9-Pad3_ PJ301M-12\nH2 Tr1 Tr2 Tr3 Tr4 Tr5 Tr6 Tr7 Tr8 Tr9 NC_21 SDA SDC GND GND 5V 5V Expander\n.end\n"
    },
    {
        "filename": "62.cir",
        "prompt": "Create a schematic for a dual-channel, high-speed data acquisition system. The system consists of two identical channels, each featuring an amplifier (ADA4940-2ACPZ-R7_a), a driver (AD8065ARTZ-R2), and a receiver (MAX4564EKA+T). Each channel includes input protection and filtering using resistors and capacitors (ranging from 2.2k to 100 ohms, and 10pF to 10uF). A variable capacitor (C_Variable) is present in each channel. Each channel has a coaxial connector (Conn_Coaxial) for input/output. The system operates with +3.3V and -3V3 power supplies, with extensive decoupling capacitors (0.1uF) placed throughout. A common-mode voltage (Vcom) is provided. There is also an AD9648BCPZ-125 component with numerous connections (NC_04 through NC_68). DB3S406F0L components are used for signal conditioning.",
        "content": ".title KiCad schematic\nU1 Net-_R5-Pad1_ Net-_R13-Pad2_ +3V3 +3V3 Net-_R6-Pad1_ Net-_R2-Pad1_ Net-_R3-Pad2_ Net-_R7-Pad1_ +3V3 +3V3 Net-_R1-Pad1_ Net-_R11-Pad2_ Net-_R10-Pad1_ Net-_U1-Pad14_ -3V3 -3V3 Net-_R1-Pad1_ Net-_R13-Pad2_ Net-_R12-Pad2_ Net-_U1-Pad20_ Net-_U1-Pad21_ -3V3 Net-_R8-Pad1_ Net-_R4-Pad1_ -3V3 ADA4940-2ACPZ-R7_a\nU3 Net-_R12-Pad1_ Net-_R13-Pad1_ Net-_C1-Pad2_ DB3S406F0L\nU4 Net-_R12-Pad1_ Net-_R13-Pad1_ Net-_C2-Pad1_ DB3S406F0L\nR8 Net-_R8-Pad1_ Net-_R4-Pad1_ 4.99k\nR9 Net-_R13-Pad2_ Net-_R5-Pad1_ 4.99k\nR12 Net-_R12-Pad1_ Net-_R12-Pad2_ 4.99\nR4 Net-_R4-Pad1_ NC_01 6.34k\nR5 Net-_R5-Pad1_ GNDA 6.34k\nR13 Net-_R13-Pad1_ Net-_R13-Pad2_ 4.99\nR10 Net-_R10-Pad1_ Net-_C2-Pad1_ 100\nR11 Net-_C1-Pad2_ Net-_R11-Pad2_ 100\nR7 Net-_R7-Pad1_ Net-_R3-Pad2_ 3.9k\nR6 Net-_R6-Pad1_ Net-_R2-Pad1_ 3.9k\nR3 GNDA Net-_R3-Pad2_ 2.2k\nR2 Net-_R2-Pad1_ Net-_C30-Pad2_ 2.2k\nC1 GNDA Net-_C1-Pad2_ 22p\nC2 Net-_C2-Pad1_ GNDA 22p\nR1 Net-_R1-Pad1_ Vcom 33\nC11 GNDA +3V3 0.1u\nC9 GNDA +3V3 0.1u\nC7 GNDA +3V3 0.1u\nC12 -3V3 GNDA 0.1u\nC10 -3V3 GNDA 0.1u\nC8 -3V3 GNDA 0.1u\nC3 GNDA +3V3 10u\nC4 -3V3 GNDA 10u\nC5 GNDA +3V3 1u\nC6 -3V3 GNDA 1u\nC14 GNDA +3V3 10n\nC13 GNDA +3V3 10n\nC15 -3V3 GNDA 10n\n10n1 -3V3 GNDA 0.1u\nU5 Net-_C30-Pad2_ Net-_C27-Pad1_ Net-_U5-Pad3_ Net-_C30-Pad1_ Net-_C26-Pad2_ AD8065ARTZ-R2\nC28 Net-_C26-Pad1_ Net-_C26-Pad2_ 0.1u\nC29 Net-_C27-Pad1_ Net-_C26-Pad1_ 0.1u\nC26 Net-_C26-Pad1_ Net-_C26-Pad2_ 1u\nC27 Net-_C27-Pad1_ Net-_C26-Pad1_ 1u\nC32 Net-_C27-Pad1_ Net-_C26-Pad1_ 10n\nR17 Net-_C30-Pad2_ Net-_C30-Pad1_ 10k\nC30 Net-_C30-Pad1_ Net-_C30-Pad2_ 150p\nU6 Net-_C16-Pad1_ Net-_C20-Pad2_ NC_02 Net-_C18-Pad1_ GNDA Net-_C21-Pad2_ NC_03 Net-_U5-Pad3_ MAX4564EKA+T\nR14 Net-_C16-Pad1_ Net-_C17-Pad2_ 820k\nR15 Net-_C18-Pad1_ Net-_C16-Pad1_ 820k\nR16 GNDA Net-_C18-Pad1_ 820k\nC19 GNDA Net-_C18-Pad1_ 1n\nC18 Net-_C18-Pad1_ Net-_C16-Pad1_ 91p\nC17 Net-_C16-Pad1_ Net-_C17-Pad2_ 33p\nC16 Net-_C16-Pad1_ GNDA C_Variable\nJ1 Net-_C17-Pad2_ GNDA Conn_Coaxial\nC31 Net-_C26-Pad1_ Net-_C26-Pad2_ 10n\nC25 GNDA Net-_C21-Pad2_ 1u\nC23 GNDA Net-_C21-Pad2_ 0.1u\nC21 GNDA Net-_C21-Pad2_ 10n\nC24 GNDA Net-_C20-Pad2_ 1u\nC22 GNDA Net-_C20-Pad2_ 0.1u\nC20 GNDA Net-_C20-Pad2_ 10n\nU2 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 AD9648BCPZ-125\n10n2 -3V3 GNDA 0.1u\nC45 -3V3 GNDA 10n\nC43 GNDA +3V3 10n\nC44 GNDA +3V3 10n\nC36 -3V3 GNDA 1u\nC35 GNDA +3V3 1u\nC34 -3V3 GNDA 10u\nC33 GNDA +3V3 10u\nC38 -3V3 GNDA 0.1u\nC40 -3V3 GNDA 0.1u\nC42 -3V3 GNDA 0.1u\nC37 GNDA +3V3 1u\nC39 GNDA +3V3 0.1u\nC41 GNDA +3V3 0.1u\nU7 Net-_R22-Pad1_ Net-_R26-Pad1_ +3V3 +3V3 Net-_R23-Pad1_ Net-_R19-Pad1_ Net-_R20-Pad2_ Net-_R24-Pad1_ +3V3 +3V3 Net-_R18-Pad1_ Net-_R28-Pad2_ Net-_R27-Pad1_ Net-_U7-Pad14_ -3V3 -3V3 Net-_R18-Pad1_ Net-_R26-Pad1_ Net-_R29-Pad2_ Net-_U7-Pad20_ Net-_U7-Pad21_ -3V3 Net-_R25-Pad1_ Net-_R21-Pad1_ -3V3 ADA4940-2ACPZ-R7_a\nU8 Net-_R29-Pad1_ Net-_R30-Pad1_ Net-_C46-Pad2_ DB3S406F0L\nU9 Net-_R29-Pad1_ Net-_R30-Pad1_ Net-_C47-Pad1_ DB3S406F0L\nR25 Net-_R25-Pad1_ Net-_R21-Pad1_ 4.99k\nR26 Net-_R26-Pad1_ Net-_R22-Pad1_ 4.99k\nR29 Net-_R29-Pad1_ Net-_R29-Pad2_ 4.99\nR21 Net-_R21-Pad1_ NC_69 6.34k\nR22 Net-_R22-Pad1_ GNDA 6.34k\nR30 Net-_R30-Pad1_ Net-_R26-Pad1_ 4.99\nR27 Net-_R27-Pad1_ Net-_C47-Pad1_ 100\nR28 Net-_C46-Pad2_ Net-_R28-Pad2_ 100\nR24 Net-_R24-Pad1_ Net-_R20-Pad2_ 3.9k\nR23 Net-_R23-Pad1_ Net-_R19-Pad1_ 3.9k\nR20 GNDA Net-_R20-Pad2_ 2.2k\nR19 Net-_R19-Pad1_ Net-_C52-Pad2_ 2.2k\nC46 GNDA Net-_C46-Pad2_ 22p\nC47 Net-_C47-Pad1_ GNDA 22p\nR18 Net-_R18-Pad1_ Vcom 33\nU10 Net-_C52-Pad2_ Net-_C49-Pad1_ Net-_U10-Pad3_ Net-_C52-Pad1_ Net-_C48-Pad2_ AD8065ARTZ-R2\nC50 Net-_C48-Pad1_ Net-_C48-Pad2_ 0.1u\nC51 Net-_C49-Pad1_ Net-_C48-Pad1_ 0.1u\nC48 Net-_C48-Pad1_ Net-_C48-Pad2_ 1u\nC49 Net-_C49-Pad1_ Net-_C48-Pad1_ 1u\nC54 Net-_C49-Pad1_ Net-_C48-Pad1_ 10n\nR31 Net-_C52-Pad2_ Net-_C52-Pad1_ 10k\nC52 Net-_C52-Pad1_ Net-_C52-Pad2_ 150p\nC53 Net-_C48-Pad1_ Net-_C48-Pad2_ 10n\nU11 Net-_C55-Pad1_ Net-_C60-Pad2_ NC_70 Net-_C57-Pad1_ GNDA Net-_C59-Pad2_ NC_71 Net-_U10-Pad3_ MAX4564EKA+T\nR32 Net-_C55-Pad1_ Net-_C56-Pad2_ 820k\nR33 Net-_C57-Pad1_ Net-_C55-Pad1_ 820k\nR34 GNDA Net-_C57-Pad1_ 820k\nC58 GNDA Net-_C57-Pad1_ 1n\nC57 Net-_C57-Pad1_ Net-_C55-Pad1_ 91p\nC56 Net-_C55-Pad1_ Net-_C56-Pad2_ 33p\nC55 Net-_C55-Pad1_ GNDA C_Variable\nJ2 Net-_C56-Pad2_ GNDA Conn_Coaxial\nC63 GNDA Net-_C59-Pad2_ 1u\nC61 GNDA Net-_C59-Pad2_ 0.1u\nC59 GNDA Net-_C59-Pad2_ 10n\nC64 GNDA Net-_C60-Pad2_ 1u\nC62 GNDA Net-_C60-Pad2_ 0.1u\nC60 GNDA Net-_C60-Pad2_ 10n\n.end\n"
    },
    {
        "filename": "1016.cir",
        "prompt": "Design a microcontroller-based embedded system with multiple communication interfaces and peripheral control. The system features: a battery input (BAT_INT), a UART interface (UART_TX, UART_RX), an SPI interface (MOSI0, MISO0, SCK0, ~RESET0, MOSI1, MISO1, SCK1, ~RESET1), two I2C interfaces (SDA0, SCL0, SDA1, SCL1), a stepper motor driver (STEP_A1, STEP_A2, STEP_B1, STEP_B2), a servo control interface (SRV_CAM, SRV_LOCK, SRV_BRAKE, SRV_FOOT, SRV_VOUT), a fan control interface (FAN_PWM, FAN_TACHO, FAN_VOUT), an infrared transceiver (IR_TX, IR_RX), a button input (BUTTON), an LED output (LED_DAT, LED_CLK, LED_VOUT), and a temperature sensor input (TMP_INT). Include power connections (VCC, GND) and test points. Multiple connectors (CONN_BAT_INT, CONN_EP_UART, CONN_UART, CONN_SRV_CAM, CONN_SRV_LOCK, CONN_SRV_BRAKE, CONN_SRV_FOOT, CONN_FAN, CONN_STEP, CONN_EP_VCC, CONN_VCC, CONN_BTN, CONN_LED, CONN_IR, CONN1, CONN2, CONN3, CONN4, CONN_VCC, CONN_STEP_STOP, CONN_SPI1, CONN_SPI0, CONN_I2C0, CONN_I2C1, CONN_I2C2, CONN_TMP) are used to interface with external components. A 100k resistor is connected between UART_VCC and UART_TX. Include a non-connected pin (NC_01).\n\n\n\n",
        "content": ".title KiCad schematic\nP8 /BAT_INT GND CONN_BAT_INT\nP9 GND /SCK0/FRAME_STOP /EP_TXD /EP_RXD CONN_EP_UART\nP1 GND /UART_VCC /UART_TX /UART_RX /HOST_INT CONN_UART\nP2 /SRV_CAM /SRV_VOUT GND CONN_SRV_CAM\nP3 /SRV_LOCK /SRV_VOUT GND CONN_SRV_LOCK\nP4 /SRV_BRAKE /SRV_VOUT GND CONN_SRV_BRAKE\nP5 /SRV_FOOT /SRV_VOUT GND CONN_SRV_FOOT\nP7 /FAN_PWM /FAN_TACHO /FAN_VOUT GND CONN_FAN\nP15 /STEP_B1 /STEP_B2 /STEP_A2 /STEP_A1 CONN_STEP\nP16 /EP_VCC /EP_VCC GND GND CONN_EP_VCC\nP14 VCC VCC GND GND CONN_VCC\nP12 /BUTTON GND CONN_BTN\nP13 /LED_VOUT GND /LED_CLK /LED_DAT CONN_LED\nP17 VCC /IR_TX /IR_RX GND CONN_IR\nR1 /UART_VCC /UART_TX 100K\nP20 /EP_RXD /UART_TX /EP_TXD /UART_RX /SRV_CAM /SRV_FOOT /SRV_BRAKE /SRV_LOCK /A2 /SRV_VOUT /MOSI0/STEP_STOP1 /MISO0/STEP_STOP2 /SCK0/FRAME_STOP CONN1\nP18 /CHG2_STAT/MISO1 /CHG2_CTL/MOSI1 /BAT2_CTL/SCK1 /FAN_VOUT /TMP_INT /FAN_PWM /HOST_INT /FAN_TACHO /~RESET0 /SCL0 /SDA0 /BUTTON /LED_DAT /LED_CLK /LED_VOUT CONN2\nP21 /STEP_A1 /STEP_A2 /STEP_B2 /STEP_B1 /EP_VCC /EP_VCC CONN3\nP22 NC_01 /SDA1 /SCL1 /~RESET1 /IR_TX /IR_RX /BAT_INT /SDA0 /SCL0 CONN4\nP19 GND VCC CONN_VCC\nP6 GND /MOSI0/STEP_STOP1 /MISO0/STEP_STOP2 CONN_STEP_STOP\nP11 /~RESET1 /BAT2_CTL/SCK1 /CHG2_CTL/MOSI1 /CHG2_STAT/MISO1 CONN_SPI1\nP10 /SCK0/FRAME_STOP /MISO0/STEP_STOP2 /MOSI0/STEP_STOP1 /~RESET0 CONN_SPI0\nTP4 /A2 TEST_1P\nP23 /SDA0 /SCL0 CONN_I2C0\nP24 /SDA1 /SCL1 CONN_I2C1\nP25 /SDA0 /SCL0 CONN_I2C2\nP26 GND /TMP_INT /SCL1 /SDA1 VCC CONN_TMP\n.end\n"
    },
    {
        "filename": "150.cir",
        "prompt": "Create a circuit with a 3.3V voltage regulator (LM1117-3.3) powered by 5V. Include input and output decoupling capacitors: a 10uF capacitor between 5V and ground, and a 0.1uF and 22uF capacitor between 3.3V and ground.",
        "content": ".title KiCad schematic\nU1 /GND /3,3V /5V LM1117-3.3\nC2 /5V /GND 10uF\nC4 /3,3V /GND 0,1uF\nC3 /3,3V /GND 22uF\n.end\n"
    },
    {
        "filename": "142.cir",
        "prompt": "Generate a circuit with a single NPN transistor (BC547) configured as a switch, controlled by a signal input and providing a signal output. The input signal (Signal_IN) is connected to the base of the transistor through a 3V voltage source (BT1) and a junction (J1). The collector of the transistor (Q1) is connected to a 1uF capacitor (C1) and an 820K resistor (R1). The emitter of the transistor is connected to a 22 Ohm resistor (R2) and the 3V voltage source (BT1) through a junction (J2). A 4.7nF capacitor (C2) and a 10nF capacitor (C3) are connected to the collector and base respectively, providing filtering and coupling. The output signal (Signal_Out) is taken from the emitter side of the circuit through a junction (J2).",
        "content": ".title KiCad schematic\nR2 Net-_Q1-Pad3_ Net-_BT1-Pad2_ 22\nR1 Net-_C2-Pad1_ Net-_C1-Pad2_ 820K\nC2 Net-_C2-Pad1_ Net-_C1-Pad2_ 4,7nF\nC3 Net-_C2-Pad1_ Net-_BT1-Pad2_ 10nF\nQ1 Net-_C2-Pad1_ Net-_C1-Pad2_ Net-_Q1-Pad3_ BC547\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 1uF\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ 3V\nJ2 Net-_C2-Pad1_ Net-_BT1-Pad1_ Signal_Out\nJ1 Net-_BT1-Pad2_ Net-_C1-Pad1_ Signal_IN\n.end\n"
    },
    {
        "filename": "1324.cir",
        "prompt": "Design a multi-voltage power supply circuit with the following features:\n\n*   **Input:** Accepts input voltage from a 5mm plug connector (B_Plug_5mm) for both a primary (+10V) and auxiliary (+12V) rail. Each rail is protected by a fuse (Fuse_Num for +10V, Fuse_Puiss for +12V) and a 10A diode (D_10A and D_7).\n*   **+10V Rail:** Provides an unregulated +10V rail with input decoupling capacitors (100nF and 100uF).\n*   **+5V Rail:** Generates a regulated +5V rail using an LM317 voltage regulator (U13). Includes input and output filtering capacitors (820\u03a9 and 270\u03a9 resistors for voltage division, 10uF output capacitor). An LED indicator (LED_5V) with a 470\u03a9 current limiting resistor (R9) is connected to the +5V rail.\n*   **+3.3V Rail:** Generates a regulated +3.3V rail using an LM317 voltage regulator (U14). Includes input and output filtering capacitors (370\u03a9 and 220\u03a9 resistors for voltage division, 10uF output capacitor). An LED indicator (LED_3.3V) with a 470\u03a9 current limiting resistor (R12) is connected to the +3.3V rail.\n*   **+12V Rail:** Provides an unregulated +12V rail with input decoupling capacitors (100nF and 100uF). An LED indicator (LED_ALT) with a 2k\u03a9 current limiting resistor (R5) is connected to the +12V rail.\n*   **Fan Output:** Includes a +5V output (J3) for powering a fan.\n*   **Additional Decoupling:** Includes two 0.1uF capacitors (Cin_1 and Cin_2) connected to the +10V rail.\n*   **Ground:** All voltages are referenced to a common ground (GND/GNDPWR).\n\n\n\n",
        "content": ".title KiCad schematic\nU11 /Alim_num GND B_Plug_5mm\nF2 +10V /Alim_num Fuse_Num\nD6 +10V GND D_10A\nU13 Net-_R7-Pad1_ +5V +10V LM317_SOT223\nU14 Net-_R10-Pad2_ +3V3 +10V LM317_SOT223\nR7 Net-_R7-Pad1_ GND 820\nR8 +5V Net-_R7-Pad1_ 270\nR10 GND Net-_R10-Pad2_ 370\nR11 +3V3 Net-_R10-Pad2_ 220\nR6 Net-_D8-Pad2_ +10V 2k\nR9 Net-_D10-Pad2_ +5V 470\nR12 Net-_D11-Pad2_ +3V3 470\nD10 GND Net-_D10-Pad2_ LED_5V\nD11 GND Net-_D11-Pad2_ LED_3.3V\nD8 GND Net-_D8-Pad2_ LED_VCC\nC7 +5V GND 10u\nC8 +3V3 GND 10u\nC5 +10V GND 100n\nC3 +10V GND 100u\nJ3 +5V GND FAN\nU12 /Alim_puiss GNDPWR B_Plug_5mm\nF1 +12V /Alim_puiss Fuse_Puiss\nD7 +12V GNDPWR D_10A\nC6 +12V GNDPWR 100n\nC4 +12V GNDPWR 100u\nR5 Net-_D9-Pad2_ +12V 2k\nD9 GNDPWR Net-_D9-Pad2_ LED_ALT\nCin_1 +10V GND 0,1u\nCin_2 +10V GND 0,1u\n.end\n"
    },
    {
        "filename": "1223.cir",
        "prompt": "Design a circuit with an ADC, a digital interface, and an analog interface. The digital interface has a reset pin and transmit/receive lines. The analog interface has a reset pin and connects to VCC and GND. Include unconnected pins for future expansion. The digital and analog sections share a common ground (COM).",
        "content": ".title KiCad schematic\nP3 NC_01 NC_02 ADC\nP5 NC_03 NC_04 ADC\nP2 NC_05 /1_Tx_ /0_Rx_ VCC GND GND COM\nP1 /1_Tx_ /0_Rx_ /Reset GND NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 Digital\nP4 NC_14 GND /Reset VCC NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 Analog\n.end\n"
    },
    {
        "filename": "1432.cir",
        "prompt": "Create a circuit with three identical connectors (J1, J2, and J3) all wired in parallel. Each connector has two pads. All pads of all connectors are connected together, effectively creating a single pair of nodes connected by three connectors. The circuit should be a simple connection between two nodes with no active or passive components.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ C\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ C\nJ3 Net-_J1-Pad1_ Net-_J1-Pad2_ C\n.end\n"
    },
    {
        "filename": "1460.cir",
        "prompt": "Create a microcontroller-based system with multiple peripheral control and battery management features. The system features an ATmega328P microcontroller with UART, PWM, and digital I/O capabilities. It includes four independently controlled outputs (LED, EP, FAN, SRV) each driven by an RT9715GGB regulator. Each output has an enable pin controlled by the microcontroller. The system incorporates two independent battery charging and protection circuits, each utilizing an LTC4412 charger and AON7423/CSD16327Q3 MOSFETs for battery path management, along with bq29700 battery monitoring ICs. Battery voltage monitoring is implemented with voltage dividers and ADC inputs. The system includes a step/dir motor driver (DRV8834) for precise motor control. UART communication is facilitated by 74LVC2G07 level shifters. Reset circuitry is provided with push buttons and pull-up resistors. Power supply filtering is achieved using multiple capacitors. Connectors are used for external connections to peripherals, batteries, and power. Include overcurrent protection for the batteries. Include a crystal oscillator for the microcontrollers.",
        "content": ".title KiCad schematic\nC22 GND EP_VCC 100nF\nC18 GND VCC 22uF\nR14 GND /LED_EN 510K\nU6 /LED_VOUT GND NC_01 /LED_EN VCC RT9715GGB, 0.7A\nC28 GND /LED_VOUT 22uF\nC19 GND VCC 10uF\nR15 GND /EP_EN 510K\nU7 EP_VCC GND NC_02 /EP_EN VCC RT9715GGB, 0.7A\nC29 GND EP_VCC 10uF\nC20 GND VCC 10uF\nR16 GND /FAN_EN 510K\nU8 /FAN_VOUT GND NC_03 /FAN_EN VCC RT9715GGB, 0.7A\nC30 GND /FAN_VOUT 10uF\nC21 GND VCC 10uF\nR17 GND /SRV_EN 510K\nU9 /SRV_VOUT GND NC_04 /SRV_EN VCC RT9715GGB, 0.7A\nC31 GND /SRV_VOUT 10uF\nU10 /UART_RX GND /EP_TXD /UART_TX EP_VCC /EP_RXD 74LVC2G07\nR18 /EP_RXD EP_VCC 100K\nC23 GND VCC 100nF\nU11 /TXD1 GND /UART_RX /RXD1 VCC /UART_TX 74LVC2G07\nR19 /RXD0 VCC 100K\nR1 /~RESET0 VCC 10K\nL1 VCC Net-_C3-Pad1_ 4.7uH\nC3 Net-_C3-Pad1_ GND 100nF\nC4 Net-_C4-Pad1_ GND 100nF\nC2 VCC GND 100nF\nC1 VCC GND 10uF\nIC1 /FAN_PWM /HOST_INT /FAN_EN VCC GND /~STEP_SLP Net-_IC1-Pad7_ Net-_IC1-Pad8_ /STEP_DIR /STEP /SRV_CAM /SRV_FOOT /SRV_BRAKE /SRV_LOCK /MOSI0 /MISO0 /FRAME_STOP Net-_C3-Pad1_ /SRV_EN Net-_C4-Pad1_ GND /LED_DAT /LED_EN /LED_CLK /A2 /BUTTON /SDA0 /SCL0 /~RESET0 /RXD0 /TXD0 /FAN_TACHO ATMEGA328P(B)\nU3 /~STEP_SLP Net-_R9-Pad2_ Net-_R10-Pad2_ /STEP_A1 GND /STEP_A2 /STEP_B2 GND /STEP_B1 GND /STEP /STEP_DIR GND GND Net-_R7-Pad1_ NC_05 Net-_C15-Pad2_ VCC VCC VCC GND Net-_U3-Pad22_ Net-_U3-Pad22_ Net-_U3-Pad22_ GND DRV8834-SSOP\nC15 VCC Net-_C15-Pad2_ 10nF\nR9 GND Net-_R9-Pad2_ 47K\nR10 GND Net-_R10-Pad2_ 47K\nC16 VCC GND 22uF\nC17 VCC GND 4.7uF\nR7 Net-_R7-Pad1_ VCC 47K\nY1 Net-_IC1-Pad7_ Net-_IC1-Pad8_ GND 16MHz\nP5 /EP_RXD /UART_TX /EP_TXD /UART_RX /SRV_CAM /SRV_FOOT /SRV_BRAKE /SRV_LOCK /A2 /MOSI0 /MISO0 /FRAME_STOP /SRV_VOUT CONN1\nP6 /CHG2_STAT /CHG2_CTL /BAT2_CTL /FAN_VOUT /TMP_INT /FAN_PWM /HOST_INT /FAN_TACHO /~RESET0 /SCL0 /SDA0 /BUTTON /LED_DAT /LED_CLK /LED_VOUT CONN2\nP4 /STEP_A1 /STEP_A2 /STEP_B2 /STEP_B1 EP_VCC EP_VCC CONN3\nP7 /PWR_INT /SDA1 /SCL1 /~RESET1 /BAT_INT /IR_TX /IR_RX /SDA2 /SCL2 CONN4\nP2 GND VCC CONN_VCC\nR4 /~RESET1 VCC 10K\nL2 VCC Net-_C7-Pad1_ 4.7uH\nC7 Net-_C7-Pad1_ GND 100nF\nC8 Net-_C8-Pad1_ GND 100nF\nC6 VCC GND 100nF\nC5 VCC GND 10uF\nIC2 /IR_TX /IR_RX /SDA2 VCC GND /SCL2 Net-_IC2-Pad7_ Net-_IC2-Pad8_ /BAT1_CTL /BAT1_STAT /CHG1_CTL /CHG1_STAT /BAT2_STAT /BAT2_CTL /CHG2_CTL /CHG2_STAT /TMP_INT Net-_C7-Pad1_ /VBAT2 Net-_C8-Pad1_ GND /VBAT /VCHG /VBAT1 /EP_EN /PWR_INT /SDA1 /SCL1 /~RESET1 /RXD1 /TXD1 Net-_C9-Pad1_ ATMEGA328P(B)\nY2 Net-_IC2-Pad7_ Net-_IC2-Pad8_ GND 16MHz\nC9 Net-_C9-Pad1_ GND 1nF\nR5 Net-_C9-Pad1_ /BAT_INT 1K\nC10 GND VCC 100nF\nU1 /UART_RX GND /TXD0 /UART_TX VCC /RXD0 74LVC2G07\nR6 /RXD1 VCC 100K\nSW1 GND /~RESET0 SW_PUSH_Small_Horizontal\nSW2 GND /~RESET1 SW_PUSH_Small_Horizontal\nC34 /BAT2+ GND 1uF\nQ14 /BAT2_PATH2 /BAT2_PATH2 /BAT2_PATH2 Net-_Q12-Pad4_ Net-_Q14-Pad5_ Net-_Q14-Pad5_ NC_06 Net-_Q14-Pad5_ AON7423\nQ12 /BAT2_PATH2 /BAT2_PATH2 /BAT2_PATH2 Net-_Q12-Pad4_ /BAT2+ /BAT2+ /BAT2+ /BAT2+ AON7423\nU15 /BAT2+ GND /BAT2_CTL /BAT2_STAT Net-_Q12-Pad4_ /BAT LTC4412\nC33 /BAT1+ GND 1uF\nQ13 /BAT1_PATH2 /BAT1_PATH2 /BAT1_PATH2 Net-_Q11-Pad4_ Net-_Q13-Pad5_ Net-_Q13-Pad5_ NC_07 Net-_Q13-Pad5_ AON7423\nQ11 /BAT1_PATH2 /BAT1_PATH2 /BAT1_PATH2 Net-_Q11-Pad4_ /BAT1+ /BAT1+ /BAT1+ /BAT1+ AON7423\nU14 /BAT1+ GND /BAT1_CTL /BAT1_STAT Net-_Q11-Pad4_ /BAT LTC4412\nC11 /CHARGE GND 100nF\nQ4 /CHG2_PATH2 /CHG2_PATH2 /CHG2_PATH2 Net-_Q2-Pad4_ /BAT2+ /BAT2+ /BAT2+ /BAT2+ AON7423\nQ2 /CHG2_PATH2 /CHG2_PATH2 /CHG2_PATH2 Net-_Q2-Pad4_ /CHARGE /CHARGE /CHARGE /CHARGE AON7423\nU4 /CHARGE GND /CHG2_CTL /CHG2_STAT Net-_Q2-Pad4_ /BAT2+ LTC4412\nQ3 /CHG1_PATH2 /CHG1_PATH2 /CHG1_PATH2 Net-_Q1-Pad4_ /BAT1+ /BAT1+ /BAT1+ /BAT1+ AON7423\nQ1 /CHG1_PATH2 /CHG1_PATH2 /CHG1_PATH2 Net-_Q1-Pad4_ /CHARGE /CHARGE /CHARGE /CHARGE AON7423\nU2 /CHARGE GND /CHG1_CTL /CHG1_STAT Net-_Q1-Pad4_ /BAT1+ LTC4412\nC35 /VBAT1 GND 4.7nF\nD2 /VBAT1 GND ESB5B5.0S\nC37 /VBAT2 GND 4.7nF\nR29 /VBAT2 /BAT2+ 10K\nR28 /VBAT1 /BAT1+ 10K\nR24 /VBAT1 GND 2M\nR26 /VBAT2 GND 2M\nD3 /VBAT2 GND ESB5B5.0S\nR20 /COUT1 GND 5M\nR8 /BAT1- Net-_Q7-Pad4_ 5M\nQ9 GND GND GND /COUT1 /BAT1_PATH /BAT1_PATH /BAT1_PATH /BAT1_PATH CSD16327Q3/AON7524\nQ7 /BAT1- /BAT1- /BAT1- Net-_Q7-Pad4_ /BAT1_PATH /BAT1_PATH /BAT1_PATH /BAT1_PATH AON7524/CSD16327Q3\nR22 GND Net-_R22-Pad2_ 2.2K\nC13 /BAT1- Net-_C13-Pad2_ 100nF\nR12 Net-_Q5-Pad2_ Net-_C13-Pad2_ 330\nU5 /COUT1 Net-_Q7-Pad4_ /BAT1- Net-_C13-Pad2_ Net-_R22-Pad2_ bq29700\nQ5 /BAT1- Net-_Q5-Pad2_ /BAT1+ AO3419/AO3401\nP8 /BAT1+ BAT1+\nP9 /BAT1- BAT1-\nR21 /COUT2 GND 5M\nR11 /BAT2- Net-_Q8-Pad4_ 5M\nQ10 GND GND GND /COUT2 /BAT2_PATH /BAT2_PATH /BAT2_PATH /BAT2_PATH CSD16327Q3/AON7524\nQ8 /BAT2- /BAT2- /BAT2- Net-_Q8-Pad4_ /BAT2_PATH /BAT2_PATH /BAT2_PATH /BAT2_PATH AON7524/CSD16327Q3\nR23 GND Net-_R23-Pad2_ 2.2K\nC14 /BAT2- Net-_C14-Pad2_ 100nF\nR13 Net-_Q6-Pad2_ Net-_C14-Pad2_ 330\nU13 /COUT2 Net-_Q8-Pad4_ /BAT2- Net-_C14-Pad2_ Net-_R23-Pad2_ bq29700\nQ6 /BAT2- Net-_Q6-Pad2_ /BAT2+ AO3419/AO3401\nP10 /BAT2+ BAT2+\nP11 /BAT2- BAT1-\nP1 GND GND /BAT /BAT /BAT /BAT /CHARGE /CHARGE GND GND CONN5\nC41 GND /CHARGE 100nF\nR33 VCC /SCL1 10K\nR32 VCC /SDA1 10K\nC24 /VCHG GND 100pF\nD1 /VCHG GND ESB5B5.0S\nC25 /VBAT GND 100pF\nR31 /VBAT /BAT 100\nR30 /VCHG /CHARGE 100\nR25 /VCHG GND 5M\nR27 /VBAT GND 5M\nD4 /VBAT GND ESB5B5.0S\nR3 VCC /SCL0 10K\nR2 VCC /SDA0 10K\n.end\n"
    },
    {
        "filename": "1797.cir",
        "prompt": "Design a dual-channel, voltage-controlled amplifier circuit using an ADA4075-2 operational amplifier. The circuit should have two independent input channels (IN_A and IN_B) and two corresponding output channels (OUT_A and OUT_B). Each channel includes input and output coupling capacitors (C1, C2, C8, C9, C4, C10) for AC signal processing. Each channel also features adjustable gain control implemented with potentiometers (RV1, RV2, RV3, RV4) connected as variable resistors. The potentiometers are configured to adjust the feedback resistance within each channel. Bypass capacitors (C5, C6, C7) are used for stability and noise reduction. Power is supplied with +VCC and -VEE rails, with appropriate decoupling capacitors. Connectors (J1, J2, J3, J4, J5) are used for external signal input/output and power supply connections. Include appropriate resistors (R1, R2, R3, R4) for biasing and gain setting.",
        "content": ".title KiCad schematic\nC3 Net-_C3-Pad1_ GND C\nR1 Net-_C6-Pad2_ Net-_J1-Pad1_ R\nC4 GND /VEE 10uF\nJ1 Net-_J1-Pad1_ GND IN_A\nJ2 Net-_J2-Pad1_ GND IN_B\nJ3 /VEE GND /VCC Conn_01x03_Male\nR3 Net-_C3-Pad1_ Net-_C6-Pad2_ R\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ C\nU1 Net-_C6-Pad1_ Net-_RV1-Pad3_ Net-_C3-Pad1_ /VEE Net-_C5-Pad1_ Net-_RV2-Pad3_ Net-_C7-Pad1_ /VCC ADA4075-2\nC2 /VEE GND 0.1uf\nC1 /VEE GND 0.1uf\nC9 /VCC GND 0.1uF\nC8 /VCC GND 10uF\nC10 /VCC GND 0.1uF\nR2 Net-_C7-Pad2_ Net-_J2-Pad1_ R\nR4 Net-_C5-Pad1_ Net-_C7-Pad2_ R\nC5 Net-_C5-Pad1_ GND C\nJ4 Net-_C6-Pad1_ GND OUT_A\nJ5 Net-_C7-Pad1_ GND OUT_B\nC7 Net-_C7-Pad1_ Net-_C7-Pad2_ C\nRV2 NC_01 Net-_C7-Pad1_ Net-_RV2-Pad3_ R_POT\nRV4 NC_02 GND Net-_C7-Pad1_ R_POT\nRV3 NC_03 GND Net-_C6-Pad1_ R_POT\nRV1 NC_04 Net-_C6-Pad1_ Net-_RV1-Pad3_ R_POT\n.end\n"
    },
    {
        "filename": "193.cir",
        "prompt": "Design a circuit with three LED indicators (Red, Green, and Blue) controlled by a voltage input via a CV (Control Voltage) jack. The CV input, adjustable with a potentiometer (RV1) connected to a /CV-Scale node, influences the LEDs' brightness through resistors (R4, R3, R5) and a diode (D1). A second potentiometer (RV2) provides a fixed voltage division for additional control. The circuit is powered by -12V, +5V, and +12V rails, and includes multiple jacks (J1, J2, J3, J4, J5, J6) for input and output connections, utilizing a 2x8 connector (Conn_02x08_Odd_Even) for power and signal routing. Include pull-up resistors (R1, R2) for the CV input.",
        "content": ".title KiCad schematic\nJ4 GND NC_01 Net-_J4-Pad3_ PJ398SM\nJ1 GND NC_02 /Gate-Jack PJ398SM\nJ2 GND NC_03 /Square-Jack PJ398SM\nJ5 GND NC_04 /Triangle-Jack PJ398SM\nR4 Net-_D1-Pad1_ /Red-LED 150\nR3 Net-_D1-Pad4_ /Green-LED 82\nR5 Net-_D1-Pad3_ /Blue-LED 82\nD1 Net-_D1-Pad1_ GND Net-_D1-Pad3_ Net-_D1-Pad4_ LED_RCBG\nJ3 -12V -12V GND GND +5V +5V +12V +12V /Triangle-Jack /Triangle-Jack /Square-Jack /Square-Jack /Gate-Jack /Gate-Jack /CV-Jack /CV-Scale Conn_02x08_Odd_Even\nJ6 -12V -12V GND GND +5V +5V +12V +12V NC_05 NC_06 /Blue-LED /Blue-LED /Green-LED /Green-LED /Red-LED /Red-LED Conn_02x08_Odd_Even\nR1 /CV-Jack Net-_J4-Pad3_ 10k\nR2 Net-_R2-Pad1_ /CV-Jack 10k\nRV2 -12V Net-_R2-Pad1_ +12V 10k\nRV1 /CV-Scale /CV-Scale /CV-Jack 10k\n.end\n"
    },
    {
        "filename": "430.cir",
        "prompt": "Design a circuit featuring a dual operational amplifier (TLV3502) configured as a differential amplifier with resistive feedback and input biasing. The circuit includes two input connectors (J1 and J2) with numerous pins, likely for interfacing with a larger system or board. J1 provides power (VCC and GND) and differential input signals (/P0_0, /P0_1) connected to the op-amp inputs via resistors. J2 is primarily grounded with some unconnected pins. The circuit also incorporates several mounting holes (MH1-MH4) connected to ground. Additional resistors (R1-R16) provide input and feedback networks for the op-amp. There are connections for four differential signals (/RXBBQ-, /RXBBQ+, /RXBBI-, /RXBBI+) routed through a connector (P9) and connected to the op-amp inputs via resistors. Finally, resistors R1 and R2 connect the op-amp outputs (/OUT_A, /OUT_B) to pins on connector J1. Include a capacitor (C1) between VCC and GND.\n\n\n\n",
        "content": ".title KiCad schematic\nJ2 GND NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NEIGHBOR2\nJ1 GND VCC NC_40 /P0_0 NC_41 /P0_1 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NEIGHBOR1\nJ7 GND NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 GND NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 GND NC_92 BONUS_ROW\nMH3 GND MOUNTING_HOLE\nMH4 GND MOUNTING_HOLE\nMH1 GND MOUNTING_HOLE\nMH2 GND MOUNTING_HOLE\nU1 /+IN_A /-IN_A /+IN_B /-IN_B GND /OUT_B /OUT_A VCC TLV3502\nC1 GND VCC C\nR14 /-IN_A GND R\nR16 /+IN_A GND R\nR10 /-IN_B GND R\nR12 /+IN_B GND R\nR13 VCC /-IN_A R\nR15 VCC /+IN_A R\nR9 VCC /-IN_B R\nR11 VCC /+IN_B R\nR3 /+IN_A /RXBBQ- 0\nR4 /-IN_A /RXBBQ+ 0\nR5 /+IN_B /RXBBI- 0\nR6 /-IN_B /RXBBI+ 0\nR7 /+IN_A /-IN_A R\nR8 /+IN_B /-IN_B R\nP9 GND GND GND /RXBBQ- /RXBBI- /RXBBQ+ /RXBBI+ GND GND NC_93 NC_94 NC_95 NC_96 GND GND GND BASEBAND\nR1 /P0_1 /OUT_A 0\nR2 /P0_0 /OUT_B 0\n.end\n"
    },
    {
        "filename": "1750.cir",
        "prompt": "Design a microcontroller-based circuit featuring an ATtiny26S, an OLED display, rotary encoder with pushbuttons, programming header, and power supply. The ATtiny26S connects to an OLED display via SPI (MOSI, MISO, SCK). A rotary encoder provides input via two quadrature encoder signals (ENC_A_RAW, ENC_B_RAW) with pull-up resistors (10k\u03a9) to ENC_A and ENC_B respectively, and includes integrated pushbuttons connected to digital inputs (OK, DOWN, RIGHT, UP, LEFT). A reset pin is pulled high with a 10k\u03a9 resistor. Power is supplied via VCC and GND, with a 100nF decoupling capacitor between VCC and GND. Programming is facilitated through a 6-pin header (MOSI, MISO, SCK, RESET, VCC, GND). Two 2-pin headers provide access to GND and VCC. A MOSFET (AP2306GN_MOSFETSOT23) is present but its connections are limited to NC pins.",
        "content": ".title KiCad schematic\nIC1 /SCHW_1/MOSI/SDA /SCHW_1/MISO /SCHW_1/SCK NC_01 VCC GND NC_02 NC_03 NC_04 /SCHW_1/RESET NC_05 /SCHW_1/RIGHT /SCHW_1/ENC_A_RAW /SCHW_1/ENC_B_RAW VCC GND /SCHW_1/DOWN /SCHW_1/OK /SCHW_1/UP /SCHW_1/LEFT TINY26S\nR1 /SCHW_1/RESET VCC 10k\nR2 /SCHW_1/ENC_B_RAW /SCHW_1/ENC_B 10K\nR3 /SCHW_1/ENC_A_RAW /SCHW_1/ENC_A 10K\nC1 GND VCC 100n\nC2 /SCHW_1/ENC_A GND 100n\nC3 /SCHW_1/ENC_B GND 100n\nBUTTONS1 /SCHW_1/ENC_A /SCHW_1/ENC_B GND GND /SCHW_1/OK /SCHW_1/DOWN /SCHW_1/RIGHT /SCHW_1/UP /SCHW_1/LEFT ENCODER_ARROWS\nPOWER1 VCC NC_06 PINHD-1X2\nOLED1 Net-_J2-Pad2_ Net-_J1-Pad2_ /SCHW_1/SCK /SCHW_1/MOSI/SDA PINHD-1X4\nPROG1 /SCHW_1/MOSI/SDA /SCHW_1/MISO /SCHW_1/SCK /SCHW_1/RESET VCC GND PINHD-1X6\nJ1 GND Net-_J1-Pad2_ VCC SJ2W\nJ2 GND Net-_J2-Pad2_ VCC SJ2W\nT1 NC_07 GND NC_08 AP2306GN_MOSFETSOT23\n.end\n"
    },
    {
        "filename": "517.cir",
        "prompt": "Design a circuit with two independent, adjustable voltage sources capable of outputting positive and negative voltages (between +12V and -12V). Each source should have an input (IN1, IN2) and an output (OUT1, OUT2) with adjustable voltage levels controlled by potentiometers (RV1, RV2, RV4, RV5). Include current limiting and protection diodes (D1, D2) for each output stage, implemented with NPN transistors (Q1, Q2) and resistors (R1-R16). Utilize an LM13600 dual operational amplifier for buffering and potentially signal conditioning. Provide input and output connectors (J1-J6) for easy access. The circuit should be powered by dual supply rails (+12V and -12V) and grounded. Use TL074 as a buffer.",
        "content": ".title KiCad schematic\nU2 OUT1 Net-_RV2-Pad2_ Earth +12V Earth Net-_D1-Pad1_ Net-_D1-Pad2_ OUT2 Net-_RV5-Pad2_ Earth -12V Earth Net-_D2-Pad1_ Net-_D2-Pad2_ TL074\nU1 Net-_R14-Pad2_ Net-_R10-Pad1_ Net-_R12-Pad1_ Net-_R11-Pad2_ Net-_RV5-Pad2_ -12V NC_01 NC_02 NC_03 NC_04 +12V Net-_RV2-Pad2_ Net-_R1-Pad1_ Net-_R4-Pad1_ Net-_R2-Pad1_ Net-_R6-Pad2_ LM13600\nRV1 +12V Net-_R1-Pad2_ -12V R_POT_US\nR2 Net-_R2-Pad1_ +12V R_US\nR4 Net-_R4-Pad1_ IN1 R_US\nR5 Earth Net-_R4-Pad1_ R_US\nR3 Earth Net-_R1-Pad1_ R_US\nR1 Net-_R1-Pad1_ Net-_R1-Pad2_ R_US\nRV2 OUT1 Net-_RV2-Pad2_ Net-_RV2-Pad2_ R_POT_US\nR7 Net-_D1-Pad1_ CV1 R_US\nR8 Net-_R8-Pad1_ Net-_D1-Pad1_ R_US\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D\nRV3 +12V Net-_R8-Pad1_ -12V R_POT_US\nQ1 Net-_D1-Pad1_ Net-_D1-Pad2_ Net-_Q1-Pad3_ 2N3906\nR6 Net-_Q1-Pad3_ Net-_R6-Pad2_ R_US\nJ1 Earth Earth IN1 PJ301M-12\nJ2 Earth Earth OUT1 PJ301M-12\nJ3 Earth Earth CV1 PJ301M-12\nJ6 Earth Earth CV2 PJ301M-12\nJ5 Earth Earth OUT2 PJ301M-12\nJ4 Earth Earth IN2 PJ301M-12\nR14 Net-_Q2-Pad3_ Net-_R14-Pad2_ R_US\nQ2 Net-_D2-Pad1_ Net-_D2-Pad2_ Net-_Q2-Pad3_ 2N3906\nRV6 +12V Net-_R16-Pad1_ -12V R_POT_US\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ D\nR16 Net-_R16-Pad1_ Net-_D2-Pad1_ R_US\nR15 Net-_D2-Pad1_ CV2 R_US\nRV5 OUT2 Net-_RV5-Pad2_ Net-_RV5-Pad2_ R_POT_US\nR9 Net-_R11-Pad2_ Net-_R9-Pad2_ R_US\nR11 Earth Net-_R11-Pad2_ R_US\nR13 Earth Net-_R12-Pad1_ R_US\nR12 Net-_R12-Pad1_ IN2 R_US\nR10 Net-_R10-Pad1_ +12V R_US\nRV4 +12V Net-_R9-Pad2_ -12V R_POT_US\n.end\n"
    },
    {
        "filename": "110.cir",
        "prompt": "Design a circuit featuring a Teensy 3.2 microcontroller connected to external devices via SPI and I2C interfaces, and a power connector. The Teensy receives power from a connector providing 3.3V and 5V. SPI communication utilizes pins SPI_CS, SPI_MOSI, SPI_MISO, and SPI_CLK, connected to DEVICE_RX and DEVICE_TX through resistors R1 and R2. I2C communication uses pins I2C_DAT and I2C_SCLK, pulled high to 3.3V with 4.7k\u03a9 resistors R3 and R4 respectively. Analog input pins AIO_0 through AIO_3 are available. A header CE_Header connects all relevant signals including power, ground, SPI, I2C, and analog inputs. The power connector is labeled CONN_01X03 and provides 5V, 3.3V, and ground.",
        "content": ".title KiCad schematic\nP1 /5V /PWR_IO /3V3 CONN_01X03\nR1 /DEVICE_RX /TEENCY_TX R\nR2 /TEENCY_RX /DEVICE_TX R\nU1 /TEENCY_RX /TEENCY_TX NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 /SPI_CS /SPI_MOSI /SPI_MISO /SPI_CLK /AIO_0 /AIO_1 /AIO_2 /AIO_3 /I2C_DAT /I2C_SCLK NC_09 NC_10 NC_11 NC_12 /3V3 NC_13 /5V /GND NC_14 NC_15 /GND NC_16 NC_17 Teensy-3.2\nH1 /PWR_IO /SPI_MOSI /SPI_MISO /SPI_CLK /SPI_CS /DEVICE_RX /DEVICE_TX /GND /3V3 /I2C_SCLK /I2C_DAT /AIO_0 /AIO_1 /AIO_2 /AIO_3 /GND CE_Header\nR3 /I2C_SCLK /3V3 4.7k\u03a9\nR4 /I2C_DAT /3V3 4.7k\u03a9\n.end\n"
    },
    {
        "filename": "31.cir",
        "prompt": "Create a schematic for a memory interface circuit. The circuit features eight 74AC138 3-to-8 decoders (U1, U3, U4, U5, U6, U7, U8, U9, U10) each connected to a set of address lines (A0-A2) and enable lines (/8bytesX/~E1 where X is a digit 0-7). The outputs of each decoder drive eight N-channel MOSFETs (Q1-Q64) configured as switches. Each MOSFET connects one of eight data lines (/8bytes0/D0 - /8bytes0/D7) to a corresponding connector (J1-J128, each connector having 4 pins). A 74ACT244 buffer (U2) is connected to /~ROB and the data lines. Two 74HC4075 analog multiplexers (U11, U12) are used for address decoding and control signals (/~RD, /~MREQ, /~ROB, /AddrDecode/~ON). Include decoupling capacitors (C1-C4) connected to VCC and GND. A resistor network (RN1) is connected to the /8bytes0/D0-D7 lines. A DIP switch (JP1) controls the /AddrDecode/~ON signal.",
        "content": ".title KiCad schematic\nU1 /A3 /A4 /A5 /~ROB /~ROB VCC /8bytes7/~E1 GND /8bytes6/~E1 /8bytes5/~E1 /8bytes4/~E1 /8bytes3/~E1 /8bytes2/~E1 /8bytes1/~E1 /8bytes0/~E1 VCC 74AC138\nJB1 VCC /D5 /D6 /D3 /D4 /A2 /A4 /A5 /A6 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 /A14 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 /A13 /A9 NC_19 GND VCC NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 /~ROB NC_44 NC_45 NC_46 NC_47 NC_48 GND VCC /D0 /D7 /D2 /A0 /A3 /A1 /A8 /A7 NC_49 NC_50 NC_51 NC_52 /D1 NC_53 NC_54 /A11 /A10 NC_55 NC_56 NC_57 NC_58 NC_59 /~RD NC_60 NC_61 /A12 /A15 NC_62 /~MREQ NC_63 GND C96ABC\nC1 VCC GND 1\u00b5F\nC2 VCC GND 10nF\nC3 VCC GND 10nF\nC4 VCC GND 10nF\nRN1 GND /8bytes0/D0 /8bytes0/D1 /8bytes0/D2 /8bytes0/D3 /8bytes0/D4 /8bytes0/D5 /8bytes0/D6 /8bytes0/D7 220\u03a9\nU2 /~ROB /8bytes0/D0 /D7 /8bytes0/D1 /D6 /8bytes0/D2 /D5 /8bytes0/D3 /D4 GND /8bytes0/D4 /D3 /8bytes0/D5 /D2 /8bytes0/D6 /D1 /8bytes0/D7 /D0 /~ROB VCC 74ACT244\nR1 VCC /AddrDecode/~ON 10k\u03a9\nJP1 GND /AddrDecode/~ON DIPSWITCH\nU3 /A0 /A1 /A2 /8bytes0/~E1 /8bytes0/~E1 VCC Net-_Q8-Pad2_ GND Net-_Q7-Pad2_ Net-_Q6-Pad2_ Net-_Q5-Pad2_ Net-_Q4-Pad2_ Net-_Q3-Pad2_ Net-_Q2-Pad2_ Net-_Q1-Pad2_ VCC 74AC138\nJ1 Net-_J1-Pad1_ /8bytes0/D0 Net-_J1-Pad1_ /8bytes0/D1 Net-_J1-Pad1_ /8bytes0/D2 Net-_J1-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ2 Net-_J1-Pad1_ /8bytes0/D4 Net-_J1-Pad1_ /8bytes0/D5 Net-_J1-Pad1_ /8bytes0/D6 Net-_J1-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ3 Net-_J3-Pad1_ /8bytes0/D0 Net-_J3-Pad1_ /8bytes0/D1 Net-_J3-Pad1_ /8bytes0/D2 Net-_J3-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ4 Net-_J3-Pad1_ /8bytes0/D4 Net-_J3-Pad1_ /8bytes0/D5 Net-_J3-Pad1_ /8bytes0/D6 Net-_J3-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ5 Net-_J5-Pad1_ /8bytes0/D0 Net-_J5-Pad1_ /8bytes0/D1 Net-_J5-Pad1_ /8bytes0/D2 Net-_J5-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ6 Net-_J5-Pad1_ /8bytes0/D4 Net-_J5-Pad1_ /8bytes0/D5 Net-_J5-Pad1_ /8bytes0/D6 Net-_J5-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ7 Net-_J7-Pad1_ /8bytes0/D0 Net-_J7-Pad1_ /8bytes0/D1 Net-_J7-Pad1_ /8bytes0/D2 Net-_J7-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ8 Net-_J7-Pad1_ /8bytes0/D4 Net-_J7-Pad1_ /8bytes0/D5 Net-_J7-Pad1_ /8bytes0/D6 Net-_J7-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ9 Net-_J10-Pad1_ /8bytes0/D0 Net-_J10-Pad1_ /8bytes0/D1 Net-_J10-Pad1_ /8bytes0/D2 Net-_J10-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ10 Net-_J10-Pad1_ /8bytes0/D4 Net-_J10-Pad1_ /8bytes0/D5 Net-_J10-Pad1_ /8bytes0/D6 Net-_J10-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ11 Net-_J11-Pad1_ /8bytes0/D0 Net-_J11-Pad1_ /8bytes0/D1 Net-_J11-Pad1_ /8bytes0/D2 Net-_J11-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ12 Net-_J11-Pad1_ /8bytes0/D4 Net-_J11-Pad1_ /8bytes0/D5 Net-_J11-Pad1_ /8bytes0/D6 Net-_J11-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ13 Net-_J13-Pad1_ /8bytes0/D0 Net-_J13-Pad1_ /8bytes0/D1 Net-_J13-Pad1_ /8bytes0/D2 Net-_J13-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ14 Net-_J13-Pad1_ /8bytes0/D4 Net-_J13-Pad1_ /8bytes0/D5 Net-_J13-Pad1_ /8bytes0/D6 Net-_J13-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ15 Net-_J15-Pad1_ /8bytes0/D0 Net-_J15-Pad1_ /8bytes0/D1 Net-_J15-Pad1_ /8bytes0/D2 Net-_J15-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ16 Net-_J15-Pad1_ /8bytes0/D4 Net-_J15-Pad1_ /8bytes0/D5 Net-_J15-Pad1_ /8bytes0/D6 Net-_J15-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nQ1 VCC Net-_Q1-Pad2_ Net-_J1-Pad1_ ZVP3306A\nQ2 VCC Net-_Q2-Pad2_ Net-_J3-Pad1_ ZVP3306A\nQ3 VCC Net-_Q3-Pad2_ Net-_J5-Pad1_ ZVP3306A\nQ4 VCC Net-_Q4-Pad2_ Net-_J7-Pad1_ ZVP3306A\nQ5 VCC Net-_Q5-Pad2_ Net-_J10-Pad1_ ZVP3306A\nQ6 VCC Net-_Q6-Pad2_ Net-_J11-Pad1_ ZVP3306A\nQ7 VCC Net-_Q7-Pad2_ Net-_J13-Pad1_ ZVP3306A\nQ8 VCC Net-_Q8-Pad2_ Net-_J15-Pad1_ ZVP3306A\nU4 /A0 /A1 /A2 /8bytes1/~E1 /8bytes1/~E1 VCC Net-_Q16-Pad2_ GND Net-_Q15-Pad2_ Net-_Q14-Pad2_ Net-_Q13-Pad2_ Net-_Q12-Pad2_ Net-_Q11-Pad2_ Net-_Q10-Pad2_ Net-_Q9-Pad2_ VCC 74AC138\nJ17 Net-_J17-Pad1_ /8bytes0/D0 Net-_J17-Pad1_ /8bytes0/D1 Net-_J17-Pad1_ /8bytes0/D2 Net-_J17-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ18 Net-_J17-Pad1_ /8bytes0/D4 Net-_J17-Pad1_ /8bytes0/D5 Net-_J17-Pad1_ /8bytes0/D6 Net-_J17-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ19 Net-_J19-Pad1_ /8bytes0/D0 Net-_J19-Pad1_ /8bytes0/D1 Net-_J19-Pad1_ /8bytes0/D2 Net-_J19-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ20 Net-_J19-Pad1_ /8bytes0/D4 Net-_J19-Pad1_ /8bytes0/D5 Net-_J19-Pad1_ /8bytes0/D6 Net-_J19-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ21 Net-_J21-Pad1_ /8bytes0/D0 Net-_J21-Pad1_ /8bytes0/D1 Net-_J21-Pad1_ /8bytes0/D2 Net-_J21-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ22 Net-_J21-Pad1_ /8bytes0/D4 Net-_J21-Pad1_ /8bytes0/D5 Net-_J21-Pad1_ /8bytes0/D6 Net-_J21-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ23 Net-_J23-Pad1_ /8bytes0/D0 Net-_J23-Pad1_ /8bytes0/D1 Net-_J23-Pad1_ /8bytes0/D2 Net-_J23-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ24 Net-_J23-Pad1_ /8bytes0/D4 Net-_J23-Pad1_ /8bytes0/D5 Net-_J23-Pad1_ /8bytes0/D6 Net-_J23-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ25 Net-_J25-Pad1_ /8bytes0/D0 Net-_J25-Pad1_ /8bytes0/D1 Net-_J25-Pad1_ /8bytes0/D2 Net-_J25-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ26 Net-_J25-Pad1_ /8bytes0/D4 Net-_J25-Pad1_ /8bytes0/D5 Net-_J25-Pad1_ /8bytes0/D6 Net-_J25-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ27 Net-_J27-Pad1_ /8bytes0/D0 Net-_J27-Pad1_ /8bytes0/D1 Net-_J27-Pad1_ /8bytes0/D2 Net-_J27-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ28 Net-_J27-Pad1_ /8bytes0/D4 Net-_J27-Pad1_ /8bytes0/D5 Net-_J27-Pad1_ /8bytes0/D6 Net-_J27-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ29 Net-_J29-Pad1_ /8bytes0/D0 Net-_J29-Pad1_ /8bytes0/D1 Net-_J29-Pad1_ /8bytes0/D2 Net-_J29-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ30 Net-_J29-Pad1_ /8bytes0/D4 Net-_J29-Pad1_ /8bytes0/D5 Net-_J29-Pad1_ /8bytes0/D6 Net-_J29-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ31 Net-_J31-Pad1_ /8bytes0/D0 Net-_J31-Pad1_ /8bytes0/D1 Net-_J31-Pad1_ /8bytes0/D2 Net-_J31-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ32 Net-_J31-Pad1_ /8bytes0/D4 Net-_J31-Pad1_ /8bytes0/D5 Net-_J31-Pad1_ /8bytes0/D6 Net-_J31-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nQ9 VCC Net-_Q9-Pad2_ Net-_J17-Pad1_ ZVP3306A\nQ10 VCC Net-_Q10-Pad2_ Net-_J19-Pad1_ ZVP3306A\nQ11 VCC Net-_Q11-Pad2_ Net-_J21-Pad1_ ZVP3306A\nQ12 VCC Net-_Q12-Pad2_ Net-_J23-Pad1_ ZVP3306A\nQ13 VCC Net-_Q13-Pad2_ Net-_J25-Pad1_ ZVP3306A\nQ14 VCC Net-_Q14-Pad2_ Net-_J27-Pad1_ ZVP3306A\nQ15 VCC Net-_Q15-Pad2_ Net-_J29-Pad1_ ZVP3306A\nQ16 VCC Net-_Q16-Pad2_ Net-_J31-Pad1_ ZVP3306A\nU5 /A0 /A1 /A2 /8bytes2/~E1 /8bytes2/~E1 VCC Net-_Q24-Pad2_ GND Net-_Q23-Pad2_ Net-_Q22-Pad2_ Net-_Q21-Pad2_ Net-_Q20-Pad2_ Net-_Q19-Pad2_ Net-_Q18-Pad2_ Net-_Q17-Pad2_ VCC 74AC138\nJ33 Net-_J33-Pad1_ /8bytes0/D0 Net-_J33-Pad1_ /8bytes0/D1 Net-_J33-Pad1_ /8bytes0/D2 Net-_J33-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ34 Net-_J33-Pad1_ /8bytes0/D4 Net-_J33-Pad1_ /8bytes0/D5 Net-_J33-Pad1_ /8bytes0/D6 Net-_J33-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ35 Net-_J35-Pad1_ /8bytes0/D0 Net-_J35-Pad1_ /8bytes0/D1 Net-_J35-Pad1_ /8bytes0/D2 Net-_J35-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ36 Net-_J35-Pad1_ /8bytes0/D4 Net-_J35-Pad1_ /8bytes0/D5 Net-_J35-Pad1_ /8bytes0/D6 Net-_J35-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ37 Net-_J37-Pad1_ /8bytes0/D0 Net-_J37-Pad1_ /8bytes0/D1 Net-_J37-Pad1_ /8bytes0/D2 Net-_J37-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ38 Net-_J37-Pad1_ /8bytes0/D4 Net-_J37-Pad1_ /8bytes0/D5 Net-_J37-Pad1_ /8bytes0/D6 Net-_J37-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ39 Net-_J39-Pad1_ /8bytes0/D0 Net-_J39-Pad1_ /8bytes0/D1 Net-_J39-Pad1_ /8bytes0/D2 Net-_J39-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ40 Net-_J39-Pad1_ /8bytes0/D4 Net-_J39-Pad1_ /8bytes0/D5 Net-_J39-Pad1_ /8bytes0/D6 Net-_J39-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ41 Net-_J41-Pad1_ /8bytes0/D0 Net-_J41-Pad1_ /8bytes0/D1 Net-_J41-Pad1_ /8bytes0/D2 Net-_J41-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ42 Net-_J41-Pad1_ /8bytes0/D4 Net-_J41-Pad1_ /8bytes0/D5 Net-_J41-Pad1_ /8bytes0/D6 Net-_J41-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ43 Net-_J43-Pad1_ /8bytes0/D0 Net-_J43-Pad1_ /8bytes0/D1 Net-_J43-Pad1_ /8bytes0/D2 Net-_J43-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ44 Net-_J43-Pad1_ /8bytes0/D4 Net-_J43-Pad1_ /8bytes0/D5 Net-_J43-Pad1_ /8bytes0/D6 Net-_J43-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ45 Net-_J45-Pad1_ /8bytes0/D0 Net-_J45-Pad1_ /8bytes0/D1 Net-_J45-Pad1_ /8bytes0/D2 Net-_J45-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ46 Net-_J45-Pad1_ /8bytes0/D4 Net-_J45-Pad1_ /8bytes0/D5 Net-_J45-Pad1_ /8bytes0/D6 Net-_J45-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ47 Net-_J47-Pad1_ /8bytes0/D0 Net-_J47-Pad1_ /8bytes0/D1 Net-_J47-Pad1_ /8bytes0/D2 Net-_J47-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ48 Net-_J47-Pad1_ /8bytes0/D4 Net-_J47-Pad1_ /8bytes0/D5 Net-_J47-Pad1_ /8bytes0/D6 Net-_J47-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nQ17 VCC Net-_Q17-Pad2_ Net-_J33-Pad1_ ZVP3306A\nQ18 VCC Net-_Q18-Pad2_ Net-_J35-Pad1_ ZVP3306A\nQ19 VCC Net-_Q19-Pad2_ Net-_J37-Pad1_ ZVP3306A\nQ20 VCC Net-_Q20-Pad2_ Net-_J39-Pad1_ ZVP3306A\nQ21 VCC Net-_Q21-Pad2_ Net-_J41-Pad1_ ZVP3306A\nQ22 VCC Net-_Q22-Pad2_ Net-_J43-Pad1_ ZVP3306A\nQ23 VCC Net-_Q23-Pad2_ Net-_J45-Pad1_ ZVP3306A\nQ24 VCC Net-_Q24-Pad2_ Net-_J47-Pad1_ ZVP3306A\nU6 /A0 /A1 /A2 /8bytes3/~E1 /8bytes3/~E1 VCC Net-_Q32-Pad2_ GND Net-_Q31-Pad2_ Net-_Q30-Pad2_ Net-_Q29-Pad2_ Net-_Q28-Pad2_ Net-_Q27-Pad2_ Net-_Q26-Pad2_ Net-_Q25-Pad2_ VCC 74AC138\nJ49 Net-_J49-Pad1_ /8bytes0/D0 Net-_J49-Pad1_ /8bytes0/D1 Net-_J49-Pad1_ /8bytes0/D2 Net-_J49-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ50 Net-_J49-Pad1_ /8bytes0/D4 Net-_J49-Pad1_ /8bytes0/D5 Net-_J49-Pad1_ /8bytes0/D6 Net-_J49-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ51 Net-_J51-Pad1_ /8bytes0/D0 Net-_J51-Pad1_ /8bytes0/D1 Net-_J51-Pad1_ /8bytes0/D2 Net-_J51-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ52 Net-_J51-Pad1_ /8bytes0/D4 Net-_J51-Pad1_ /8bytes0/D5 Net-_J51-Pad1_ /8bytes0/D6 Net-_J51-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ53 Net-_J53-Pad1_ /8bytes0/D0 Net-_J53-Pad1_ /8bytes0/D1 Net-_J53-Pad1_ /8bytes0/D2 Net-_J53-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ54 Net-_J53-Pad1_ /8bytes0/D4 Net-_J53-Pad1_ /8bytes0/D5 Net-_J53-Pad1_ /8bytes0/D6 Net-_J53-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ55 Net-_J55-Pad1_ /8bytes0/D0 Net-_J55-Pad1_ /8bytes0/D1 Net-_J55-Pad1_ /8bytes0/D2 Net-_J55-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ56 Net-_J55-Pad1_ /8bytes0/D4 Net-_J55-Pad1_ /8bytes0/D5 Net-_J55-Pad1_ /8bytes0/D6 Net-_J55-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ57 Net-_J57-Pad1_ /8bytes0/D0 Net-_J57-Pad1_ /8bytes0/D1 Net-_J57-Pad1_ /8bytes0/D2 Net-_J57-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ58 Net-_J57-Pad1_ /8bytes0/D4 Net-_J57-Pad1_ /8bytes0/D5 Net-_J57-Pad1_ /8bytes0/D6 Net-_J57-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ59 Net-_J59-Pad1_ /8bytes0/D0 Net-_J59-Pad1_ /8bytes0/D1 Net-_J59-Pad1_ /8bytes0/D2 Net-_J59-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ60 Net-_J59-Pad1_ /8bytes0/D4 Net-_J59-Pad1_ /8bytes0/D5 Net-_J59-Pad1_ /8bytes0/D6 Net-_J59-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ61 Net-_J61-Pad1_ /8bytes0/D0 Net-_J61-Pad1_ /8bytes0/D1 Net-_J61-Pad1_ /8bytes0/D2 Net-_J61-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ62 Net-_J61-Pad1_ /8bytes0/D4 Net-_J61-Pad1_ /8bytes0/D5 Net-_J61-Pad1_ /8bytes0/D6 Net-_J61-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ63 Net-_J63-Pad1_ /8bytes0/D0 Net-_J63-Pad1_ /8bytes0/D1 Net-_J63-Pad1_ /8bytes0/D2 Net-_J63-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ64 Net-_J63-Pad1_ /8bytes0/D4 Net-_J63-Pad1_ /8bytes0/D5 Net-_J63-Pad1_ /8bytes0/D6 Net-_J63-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nQ25 VCC Net-_Q25-Pad2_ Net-_J49-Pad1_ ZVP3306A\nQ26 VCC Net-_Q26-Pad2_ Net-_J51-Pad1_ ZVP3306A\nQ27 VCC Net-_Q27-Pad2_ Net-_J53-Pad1_ ZVP3306A\nQ28 VCC Net-_Q28-Pad2_ Net-_J55-Pad1_ ZVP3306A\nQ29 VCC Net-_Q29-Pad2_ Net-_J57-Pad1_ ZVP3306A\nQ30 VCC Net-_Q30-Pad2_ Net-_J59-Pad1_ ZVP3306A\nQ31 VCC Net-_Q31-Pad2_ Net-_J61-Pad1_ ZVP3306A\nQ32 VCC Net-_Q32-Pad2_ Net-_J63-Pad1_ ZVP3306A\nU7 /A0 /A1 /A2 /8bytes4/~E1 /8bytes4/~E1 VCC Net-_Q40-Pad2_ GND Net-_Q39-Pad2_ Net-_Q38-Pad2_ Net-_Q37-Pad2_ Net-_Q36-Pad2_ Net-_Q35-Pad2_ Net-_Q34-Pad2_ Net-_Q33-Pad2_ VCC 74AC138\nJ65 Net-_J65-Pad1_ /8bytes0/D0 Net-_J65-Pad1_ /8bytes0/D1 Net-_J65-Pad1_ /8bytes0/D2 Net-_J65-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ66 Net-_J65-Pad1_ /8bytes0/D4 Net-_J65-Pad1_ /8bytes0/D5 Net-_J65-Pad1_ /8bytes0/D6 Net-_J65-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ67 Net-_J67-Pad1_ /8bytes0/D0 Net-_J67-Pad1_ /8bytes0/D1 Net-_J67-Pad1_ /8bytes0/D2 Net-_J67-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ68 Net-_J67-Pad1_ /8bytes0/D4 Net-_J67-Pad1_ /8bytes0/D5 Net-_J67-Pad1_ /8bytes0/D6 Net-_J67-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ69 Net-_J69-Pad1_ /8bytes0/D0 Net-_J69-Pad1_ /8bytes0/D1 Net-_J69-Pad1_ /8bytes0/D2 Net-_J69-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ70 Net-_J69-Pad1_ /8bytes0/D4 Net-_J69-Pad1_ /8bytes0/D5 Net-_J69-Pad1_ /8bytes0/D6 Net-_J69-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ71 Net-_J71-Pad1_ /8bytes0/D0 Net-_J71-Pad1_ /8bytes0/D1 Net-_J71-Pad1_ /8bytes0/D2 Net-_J71-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ72 Net-_J71-Pad1_ /8bytes0/D4 Net-_J71-Pad1_ /8bytes0/D5 Net-_J71-Pad1_ /8bytes0/D6 Net-_J71-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ73 Net-_J73-Pad1_ /8bytes0/D0 Net-_J73-Pad1_ /8bytes0/D1 Net-_J73-Pad1_ /8bytes0/D2 Net-_J73-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ74 Net-_J73-Pad1_ /8bytes0/D4 Net-_J73-Pad1_ /8bytes0/D5 Net-_J73-Pad1_ /8bytes0/D6 Net-_J73-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ75 Net-_J75-Pad1_ /8bytes0/D0 Net-_J75-Pad1_ /8bytes0/D1 Net-_J75-Pad1_ /8bytes0/D2 Net-_J75-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ76 Net-_J75-Pad1_ /8bytes0/D4 Net-_J75-Pad1_ /8bytes0/D5 Net-_J75-Pad1_ /8bytes0/D6 Net-_J75-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ77 Net-_J77-Pad1_ /8bytes0/D0 Net-_J77-Pad1_ /8bytes0/D1 Net-_J77-Pad1_ /8bytes0/D2 Net-_J77-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ78 Net-_J77-Pad1_ /8bytes0/D4 Net-_J77-Pad1_ /8bytes0/D5 Net-_J77-Pad1_ /8bytes0/D6 Net-_J77-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ79 Net-_J79-Pad1_ /8bytes0/D0 Net-_J79-Pad1_ /8bytes0/D1 Net-_J79-Pad1_ /8bytes0/D2 Net-_J79-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ80 Net-_J79-Pad1_ /8bytes0/D4 Net-_J79-Pad1_ /8bytes0/D5 Net-_J79-Pad1_ /8bytes0/D6 Net-_J79-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nQ33 VCC Net-_Q33-Pad2_ Net-_J65-Pad1_ ZVP3306A\nQ34 VCC Net-_Q34-Pad2_ Net-_J67-Pad1_ ZVP3306A\nQ35 VCC Net-_Q35-Pad2_ Net-_J69-Pad1_ ZVP3306A\nQ36 VCC Net-_Q36-Pad2_ Net-_J71-Pad1_ ZVP3306A\nQ37 VCC Net-_Q37-Pad2_ Net-_J73-Pad1_ ZVP3306A\nQ38 VCC Net-_Q38-Pad2_ Net-_J75-Pad1_ ZVP3306A\nQ39 VCC Net-_Q39-Pad2_ Net-_J77-Pad1_ ZVP3306A\nQ40 VCC Net-_Q40-Pad2_ Net-_J79-Pad1_ ZVP3306A\nU8 /A0 /A1 /A2 /8bytes5/~E1 /8bytes5/~E1 VCC Net-_Q48-Pad2_ GND Net-_Q47-Pad2_ Net-_Q46-Pad2_ Net-_Q45-Pad2_ Net-_Q44-Pad2_ Net-_Q43-Pad2_ Net-_Q42-Pad2_ Net-_Q41-Pad2_ VCC 74AC138\nJ81 Net-_J81-Pad1_ /8bytes0/D0 Net-_J81-Pad1_ /8bytes0/D1 Net-_J81-Pad1_ /8bytes0/D2 Net-_J81-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ82 Net-_J81-Pad1_ /8bytes0/D4 Net-_J81-Pad1_ /8bytes0/D5 Net-_J81-Pad1_ /8bytes0/D6 Net-_J81-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ83 Net-_J83-Pad1_ /8bytes0/D0 Net-_J83-Pad1_ /8bytes0/D1 Net-_J83-Pad1_ /8bytes0/D2 Net-_J83-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ84 Net-_J83-Pad1_ /8bytes0/D4 Net-_J83-Pad1_ /8bytes0/D5 Net-_J83-Pad1_ /8bytes0/D6 Net-_J83-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ85 Net-_J85-Pad1_ /8bytes0/D0 Net-_J85-Pad1_ /8bytes0/D1 Net-_J85-Pad1_ /8bytes0/D2 Net-_J85-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ86 Net-_J85-Pad1_ /8bytes0/D4 Net-_J85-Pad1_ /8bytes0/D5 Net-_J85-Pad1_ /8bytes0/D6 Net-_J85-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ87 Net-_J87-Pad1_ /8bytes0/D0 Net-_J87-Pad1_ /8bytes0/D1 Net-_J87-Pad1_ /8bytes0/D2 Net-_J87-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ88 Net-_J87-Pad1_ /8bytes0/D4 Net-_J87-Pad1_ /8bytes0/D5 Net-_J87-Pad1_ /8bytes0/D6 Net-_J87-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ89 Net-_J89-Pad1_ /8bytes0/D0 Net-_J89-Pad1_ /8bytes0/D1 Net-_J89-Pad1_ /8bytes0/D2 Net-_J89-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ90 Net-_J89-Pad1_ /8bytes0/D4 Net-_J89-Pad1_ /8bytes0/D5 Net-_J89-Pad1_ /8bytes0/D6 Net-_J89-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ91 Net-_J91-Pad1_ /8bytes0/D0 Net-_J91-Pad1_ /8bytes0/D1 Net-_J91-Pad1_ /8bytes0/D2 Net-_J91-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ92 Net-_J91-Pad1_ /8bytes0/D4 Net-_J91-Pad1_ /8bytes0/D5 Net-_J91-Pad1_ /8bytes0/D6 Net-_J91-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ93 Net-_J93-Pad1_ /8bytes0/D0 Net-_J93-Pad1_ /8bytes0/D1 Net-_J93-Pad1_ /8bytes0/D2 Net-_J93-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ94 Net-_J93-Pad1_ /8bytes0/D4 Net-_J93-Pad1_ /8bytes0/D5 Net-_J93-Pad1_ /8bytes0/D6 Net-_J93-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ95 Net-_J95-Pad1_ /8bytes0/D0 Net-_J95-Pad1_ /8bytes0/D1 Net-_J95-Pad1_ /8bytes0/D2 Net-_J95-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ96 Net-_J95-Pad1_ /8bytes0/D4 Net-_J95-Pad1_ /8bytes0/D5 Net-_J95-Pad1_ /8bytes0/D6 Net-_J95-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nQ41 VCC Net-_Q41-Pad2_ Net-_J81-Pad1_ ZVP3306A\nQ42 VCC Net-_Q42-Pad2_ Net-_J83-Pad1_ ZVP3306A\nQ43 VCC Net-_Q43-Pad2_ Net-_J85-Pad1_ ZVP3306A\nQ44 VCC Net-_Q44-Pad2_ Net-_J87-Pad1_ ZVP3306A\nQ45 VCC Net-_Q45-Pad2_ Net-_J89-Pad1_ ZVP3306A\nQ46 VCC Net-_Q46-Pad2_ Net-_J91-Pad1_ ZVP3306A\nQ47 VCC Net-_Q47-Pad2_ Net-_J93-Pad1_ ZVP3306A\nQ48 VCC Net-_Q48-Pad2_ Net-_J95-Pad1_ ZVP3306A\nU9 /A0 /A1 /A2 /8bytes6/~E1 /8bytes6/~E1 VCC Net-_Q56-Pad2_ GND Net-_Q55-Pad2_ Net-_Q54-Pad2_ Net-_Q53-Pad2_ Net-_Q52-Pad2_ Net-_Q51-Pad2_ Net-_Q50-Pad2_ Net-_Q49-Pad2_ VCC 74AC138\nJ97 Net-_J97-Pad1_ /8bytes0/D0 Net-_J97-Pad1_ /8bytes0/D1 Net-_J97-Pad1_ /8bytes0/D2 Net-_J97-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ98 Net-_J97-Pad1_ /8bytes0/D4 Net-_J97-Pad1_ /8bytes0/D5 Net-_J97-Pad1_ /8bytes0/D6 Net-_J97-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ99 Net-_J100-Pad1_ /8bytes0/D0 Net-_J100-Pad1_ /8bytes0/D1 Net-_J100-Pad1_ /8bytes0/D2 Net-_J100-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ100 Net-_J100-Pad1_ /8bytes0/D4 Net-_J100-Pad1_ /8bytes0/D5 Net-_J100-Pad1_ /8bytes0/D6 Net-_J100-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ101 Net-_J101-Pad1_ /8bytes0/D0 Net-_J101-Pad1_ /8bytes0/D1 Net-_J101-Pad1_ /8bytes0/D2 Net-_J101-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ102 Net-_J101-Pad1_ /8bytes0/D4 Net-_J101-Pad1_ /8bytes0/D5 Net-_J101-Pad1_ /8bytes0/D6 Net-_J101-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ103 Net-_J103-Pad1_ /8bytes0/D0 Net-_J103-Pad1_ /8bytes0/D1 Net-_J103-Pad1_ /8bytes0/D2 Net-_J103-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ104 Net-_J103-Pad1_ /8bytes0/D4 Net-_J103-Pad1_ /8bytes0/D5 Net-_J103-Pad1_ /8bytes0/D6 Net-_J103-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ105 Net-_J105-Pad1_ /8bytes0/D0 Net-_J105-Pad1_ /8bytes0/D1 Net-_J105-Pad1_ /8bytes0/D2 Net-_J105-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ106 Net-_J105-Pad1_ /8bytes0/D4 Net-_J105-Pad1_ /8bytes0/D5 Net-_J105-Pad1_ /8bytes0/D6 Net-_J105-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ107 Net-_J107-Pad1_ /8bytes0/D0 Net-_J107-Pad1_ /8bytes0/D1 Net-_J107-Pad1_ /8bytes0/D2 Net-_J107-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ108 Net-_J107-Pad1_ /8bytes0/D4 Net-_J107-Pad1_ /8bytes0/D5 Net-_J107-Pad1_ /8bytes0/D6 Net-_J107-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ109 Net-_J109-Pad1_ /8bytes0/D0 Net-_J109-Pad1_ /8bytes0/D1 Net-_J109-Pad1_ /8bytes0/D2 Net-_J109-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ110 Net-_J109-Pad1_ /8bytes0/D4 Net-_J109-Pad1_ /8bytes0/D5 Net-_J109-Pad1_ /8bytes0/D6 Net-_J109-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ111 Net-_J111-Pad1_ /8bytes0/D0 Net-_J111-Pad1_ /8bytes0/D1 Net-_J111-Pad1_ /8bytes0/D2 Net-_J111-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ112 Net-_J111-Pad1_ /8bytes0/D4 Net-_J111-Pad1_ /8bytes0/D5 Net-_J111-Pad1_ /8bytes0/D6 Net-_J111-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nQ49 VCC Net-_Q49-Pad2_ Net-_J97-Pad1_ ZVP3306A\nQ50 VCC Net-_Q50-Pad2_ Net-_J100-Pad1_ ZVP3306A\nQ51 VCC Net-_Q51-Pad2_ Net-_J101-Pad1_ ZVP3306A\nQ52 VCC Net-_Q52-Pad2_ Net-_J103-Pad1_ ZVP3306A\nQ53 VCC Net-_Q53-Pad2_ Net-_J105-Pad1_ ZVP3306A\nQ54 VCC Net-_Q54-Pad2_ Net-_J107-Pad1_ ZVP3306A\nQ55 VCC Net-_Q55-Pad2_ Net-_J109-Pad1_ ZVP3306A\nQ56 VCC Net-_Q56-Pad2_ Net-_J111-Pad1_ ZVP3306A\nU10 /A0 /A1 /A2 /8bytes7/~E1 /8bytes7/~E1 VCC Net-_Q64-Pad2_ GND Net-_Q63-Pad2_ Net-_Q62-Pad2_ Net-_Q61-Pad2_ Net-_Q60-Pad2_ Net-_Q59-Pad2_ Net-_Q58-Pad2_ Net-_Q57-Pad2_ VCC 74AC138\nJ113 Net-_J113-Pad1_ /8bytes0/D0 Net-_J113-Pad1_ /8bytes0/D1 Net-_J113-Pad1_ /8bytes0/D2 Net-_J113-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ114 Net-_J113-Pad1_ /8bytes0/D4 Net-_J113-Pad1_ /8bytes0/D5 Net-_J113-Pad1_ /8bytes0/D6 Net-_J113-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ115 Net-_J115-Pad1_ /8bytes0/D0 Net-_J115-Pad1_ /8bytes0/D1 Net-_J115-Pad1_ /8bytes0/D2 Net-_J115-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ116 Net-_J115-Pad1_ /8bytes0/D4 Net-_J115-Pad1_ /8bytes0/D5 Net-_J115-Pad1_ /8bytes0/D6 Net-_J115-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ117 Net-_J117-Pad1_ /8bytes0/D0 Net-_J117-Pad1_ /8bytes0/D1 Net-_J117-Pad1_ /8bytes0/D2 Net-_J117-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ118 Net-_J117-Pad1_ /8bytes0/D4 Net-_J117-Pad1_ /8bytes0/D5 Net-_J117-Pad1_ /8bytes0/D6 Net-_J117-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ119 Net-_J119-Pad1_ /8bytes0/D0 Net-_J119-Pad1_ /8bytes0/D1 Net-_J119-Pad1_ /8bytes0/D2 Net-_J119-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ120 Net-_J119-Pad1_ /8bytes0/D4 Net-_J119-Pad1_ /8bytes0/D5 Net-_J119-Pad1_ /8bytes0/D6 Net-_J119-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ121 Net-_J121-Pad1_ /8bytes0/D0 Net-_J121-Pad1_ /8bytes0/D1 Net-_J121-Pad1_ /8bytes0/D2 Net-_J121-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ122 Net-_J121-Pad1_ /8bytes0/D4 Net-_J121-Pad1_ /8bytes0/D5 Net-_J121-Pad1_ /8bytes0/D6 Net-_J121-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ123 Net-_J123-Pad1_ /8bytes0/D0 Net-_J123-Pad1_ /8bytes0/D1 Net-_J123-Pad1_ /8bytes0/D2 Net-_J123-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ124 Net-_J123-Pad1_ /8bytes0/D4 Net-_J123-Pad1_ /8bytes0/D5 Net-_J123-Pad1_ /8bytes0/D6 Net-_J123-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ125 Net-_J125-Pad1_ /8bytes0/D0 Net-_J125-Pad1_ /8bytes0/D1 Net-_J125-Pad1_ /8bytes0/D2 Net-_J125-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ126 Net-_J125-Pad1_ /8bytes0/D4 Net-_J125-Pad1_ /8bytes0/D5 Net-_J125-Pad1_ /8bytes0/D6 Net-_J125-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nJ127 Net-_J127-Pad1_ /8bytes0/D0 Net-_J127-Pad1_ /8bytes0/D1 Net-_J127-Pad1_ /8bytes0/D2 Net-_J127-Pad1_ /8bytes0/D3 Conn_02x04_Odd_Even\nJ128 Net-_J127-Pad1_ /8bytes0/D4 Net-_J127-Pad1_ /8bytes0/D5 Net-_J127-Pad1_ /8bytes0/D6 Net-_J127-Pad1_ /8bytes0/D7 Conn_02x04_Odd_Even\nQ57 VCC Net-_Q57-Pad2_ Net-_J113-Pad1_ ZVP3306A\nQ58 VCC Net-_Q58-Pad2_ Net-_J115-Pad1_ ZVP3306A\nQ59 VCC Net-_Q59-Pad2_ Net-_J117-Pad1_ ZVP3306A\nQ60 VCC Net-_Q60-Pad2_ Net-_J119-Pad1_ ZVP3306A\nQ61 VCC Net-_Q61-Pad2_ Net-_J121-Pad1_ ZVP3306A\nQ62 VCC Net-_Q62-Pad2_ Net-_J123-Pad1_ ZVP3306A\nQ63 VCC Net-_Q63-Pad2_ Net-_J125-Pad1_ ZVP3306A\nQ64 VCC Net-_Q64-Pad2_ Net-_J127-Pad1_ ZVP3306A\nU12 Net-_U12-Pad1_ Net-_U12-Pad10_ /A13 /A9 /~MREQ Net-_U12-Pad1_ GND /~RD /~ROB Net-_U12-Pad10_ Net-_U11-Pad6_ Net-_U11-Pad10_ Net-_U11-Pad9_ VCC 74HC4075\nU11 /A8 /A6 /A7 /A11 /A14 Net-_U11-Pad6_ GND /AddrDecode/~ON Net-_U11-Pad9_ Net-_U11-Pad10_ /A15 /A12 /A10 VCC 74HC4075\n.end\n"
    },
    {
        "filename": "1643.cir",
        "prompt": "Design a microcontroller-based temperature monitoring and control system with a heated element and cooling fans. The system includes an ATtiny44A microcontroller (U2) for processing sensor data and controlling outputs, an MCP6286 operational amplifier (U3) for signal conditioning, and an LDK130M10 voltage regulator (U1) providing 3.3V power. Temperature is sensed via multiple thermistors (Therm1-Therm4) connected to analog inputs of the microcontroller. The system features a heater controlled by a MOSFET and a fan controlled by a separate MOSFET, both powered via relays or transistors (not explicitly defined in the netlist but implied by the connections). Communication is facilitated via SPI (SCK, MISO, MOSI, RST) and a comms port (D1, D3, D7, D9). A 22uH inductor (L1) and associated components suggest a potential switching power supply or motor control element. Include jumpers (JP1, JP2, JP3) for configuration and a tie-net (NT1-NT4) for signal grounding. The circuit also includes various resistors, capacitors, and diodes for filtering, protection, and level shifting. The system has connections for a print fan (P7) and a hotend fan (P9), as well as a heater connection (P4).\n\n\n\n",
        "content": ".title KiCad schematic\nL1 Net-_L1-Pad1_ +3V3 22uH\nR4 Net-_P3-Pad7_ SCK 5K1\nR5 Net-_P3-Pad5_ MISO 1K0\nR3 Net-_C5-Pad1_ ADC1 5K1\nC2 ADC1 GND 10n\nP2 MISO +3V3 SCK MOSI RST GND PROG\nP3 Therm4 Therm3 Therm2 Therm1 Net-_P3-Pad5_ GND Net-_P3-Pad7_ Net-_L1-Pad1_ INPUT2\nM4 M_2.9mm\nM5 M_2.9mm\nM6 M_2.9mm\nM7 M_2.9mm\nM8 M_2.9mm\nM3 M_2.9mm\nM1 FID\nM2 FID\nC1 +3V3 GND 100n\nR2 Net-_D3-Pad2_ Net-_R2-Pad2_ 150R\nD3 GND Net-_D3-Pad2_ Comms\nP7 P_Fan_+ P_Fan_- Print Fan\nP9 H_Fan_+ H_Fan_- Hotend Fan\nP4 Heater- Heater+ HEATER\nM13 Ziptie\nD4 Net-_D4-Pad1_ Heater+ Heat\nR6 Net-_D4-Pad1_ Heater- 1K5_0.5W+\nR7 RST +3V3 5K1\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ Comms\nD7 H_Fan_- Net-_D7-Pad2_ Comms\nD9 Net-_D7-Pad2_ Net-_D1-Pad1_ Comms\nR8 Net-_JP3-Pad1_ Net-_D1-Pad2_ 140R_0.33W+\nP8 Heater- P_Fan_+ P_Fan_- Heater+ H_Fan_+ H_Fan_- Input 1\nR9 H_Fan_+ Net-_JP3-Pad1_ 604R_0.33W+\nJP3 Net-_JP3-Pad1_ H_Fan_+ Jumper for 12V input\nC3 +3V3 GND 1u\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 47p\nC4 GND ADC0 1u\nM16 12mm\nR14 Net-_C6-Pad2_ GND 10K_1%\nR13 B Net-_C6-Pad2_ 10K_1%\nU3 Net-_C5-Pad1_ GND Net-_C8-Pad1_ Net-_C5-Pad2_ +3V3 MCP6286T-E/OT\nR1 Net-_C5-Pad2_ Net-_C5-Pad1_ 10M\nC6 Net-_C5-Pad2_ Net-_C6-Pad2_ 22u<20%\nP5 Therm4 Therm3 Therm2 Therm1 TEMP\nC7 GND Net-_C7-Pad2_ 10n\nJP2 Therm3 Therm4 Solder Jumper\nJP1 Therm1 Therm2 Jumpered for 2 Wire\nC8 Net-_C8-Pad1_ GND 10n\nM11 M_2.9mm\nM9 M_2.9mm\nM10 M_2.9mm\nU2 SCK NC_01 NC_02 ADC1 ADC0 NC_03 NC_04 GND +3V3 NC_05 NC_06 NC_07 RST NC_08 Net-_R2-Pad2_ MOSI NC_09 NC_10 NC_11 MISO GND ATtiny44A-MMH-PAD\nU1 +3V3 GND +3V3 Net-_C7-Pad2_ ADC0 LDK130M10\nR10 GND MISO 330K\nNT1 ADC0 B NetTie-ADC0-Bottom\nNT2 B /TB-R11 NetTie-Bottom-Amp\nNT3 /TB-R11 T NetTie-Top-Amp\nR11 /TB-R11 Net-_C8-Pad1_ 5K1\nNT4 T GND NetTie-Top-GND\n.end\n"
    },
    {
        "filename": "1836.cir",
        "prompt": "Create a circuit with a MAX14689 IC, two jumper headers (J2 and J4) for signal routing, and two capacitors (C1 and C2) for decoupling. Include voltage supply connections (/VCC and GND) and a select signal (/SEL) with a corresponding jumper (J3) to ground. J1 connects VCC to the positive rail and GND to the negative rail. C1 is a 100nF capacitor connected between VCC and GND. The connections to the MAX14689 are: /SEL, Net-_J4-Pad3_, Net-_J2-Pad2_, GND, Net-_J4-Pad2_, Net-_J2-Pad1_, /VCC, and Net-_J4-Pad1_. J2 connects Net-_J2-Pad1_, Net-_J2-Pad2_, and Net-_J2-Pad3_. J4 connects Net-_J4-Pad1_, Net-_J4-Pad2_, and Net-_J4-Pad3_ to C2.",
        "content": ".title KiCad schematic\nU1 Net-_J2-Pad3_ /SEL Net-_J4-Pad3_ Net-_J2-Pad2_ GND Net-_J4-Pad2_ Net-_J2-Pad1_ /VCC Net-_J4-Pad1_ MAX14689\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ C2\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ C1\nJ1 /VCC GND VCC\nJ3 /SEL GND SEL\nC1 /VCC GND 100nF\n.end\n"
    },
    {
        "filename": "1558.cir",
        "prompt": "Create a schematic for a matrix keypad interface controlled by a Pro Micro (ATmega32U4) microcontroller, with an OLED display for output. The keypad is a 5x4 matrix of pushbuttons. Each button press should be detectable by the Pro Micro via its digital input pins. The OLED display is connected via I2C communication. The circuit also includes SK6812MINI RGB LEDs arranged in a grid, controlled by the Pro Micro, likely for visual feedback or display purposes. A reset button is included for the Pro Micro. Power is supplied via VCC and GND. Include pull-up resistors on the I2C lines (SDA and SCL). A connector (MJ-4PP-9) provides access to the Pro Micro's pins. There are multiple jumpers for connecting various signals.",
        "content": ".title KiCad schematic\nU1 LED data GND GND SDA SCL row0 row1 row2 row3 NC_01 NC_02 NC_03 NC_04 col5 col4 col3 col2 col1 col0 VCC reset GND NC_05 ProMicro\nSW2 col1 Net-_D2-Pad2_ SW_PUSH\nD2 row0 Net-_D2-Pad2_ D\nSW3 col2 Net-_D3-Pad2_ SW_PUSH\nD3 row0 Net-_D3-Pad2_ D\nSW4 col3 Net-_D4-Pad2_ SW_PUSH\nSW5 col4 Net-_D5-Pad2_ SW_PUSH\nSW6 col5 Net-_D6-Pad2_ SW_PUSH\nD4 row0 Net-_D4-Pad2_ D\nD5 row0 Net-_D5-Pad2_ D\nD6 row0 Net-_D6-Pad2_ D\nSW1 col0 Net-_D1-Pad2_ SW_PUSH\nD1 row0 Net-_D1-Pad2_ D\nSW8 col1 Net-_D8-Pad2_ SW_PUSH\nD8 row1 Net-_D8-Pad2_ D\nSW9 col2 Net-_D9-Pad2_ SW_PUSH\nD9 row1 Net-_D9-Pad2_ D\nSW10 col3 Net-_D10-Pad2_ SW_PUSH\nSW11 col4 Net-_D11-Pad2_ SW_PUSH\nSW12 col5 Net-_D12-Pad2_ SW_PUSH\nD10 row1 Net-_D10-Pad2_ D\nD11 row1 Net-_D11-Pad2_ D\nD12 row1 Net-_D12-Pad2_ D\nSW7 col0 Net-_D7-Pad2_ SW_PUSH\nD7 row1 Net-_D7-Pad2_ D\nSW14 col1 Net-_D14-Pad2_ SW_PUSH\nD14 row2 Net-_D14-Pad2_ D\nSW15 col2 Net-_D15-Pad2_ SW_PUSH\nD15 row2 Net-_D15-Pad2_ D\nSW16 col3 Net-_D16-Pad2_ SW_PUSH\nSW17 col4 Net-_D17-Pad2_ SW_PUSH\nSW18 col5 Net-_D18-Pad2_ SW_PUSH\nD16 row2 Net-_D16-Pad2_ D\nD17 row2 Net-_D17-Pad2_ D\nD18 row2 Net-_D18-Pad2_ D\nSW13 col0 Net-_D13-Pad2_ SW_PUSH\nD13 row2 Net-_D13-Pad2_ D\nSW20 col4 Net-_D20-Pad2_ SW_PUSH\nD20 row3 Net-_D20-Pad2_ D\nSW21 col5 Net-_D21-Pad2_ SW_PUSH\nD21 row3 Net-_D21-Pad2_ D\nSW19 col3 Net-_D19-Pad2_ SW_PUSH\nD19 row3 Net-_D19-Pad2_ D\nRSW1 reset GND SW_PUSH\nJP1 data Net-_J1-PadB_  \nL8 Net-_L7-Pad3_ GND Net-_L14-Pad1_ VCC SK6812MINI\nL9 Net-_L15-Pad3_ GND Net-_L10-Pad1_ VCC SK6812MINI\nL10 Net-_L10-Pad1_ GND Net-_L10-Pad3_ VCC SK6812MINI\nL11 Net-_L11-Pad1_ GND Net-_L11-Pad3_ VCC SK6812MINI\nL12 Net-_L11-Pad3_ GND Net-_L12-Pad3_ VCC SK6812MINI\nL7 Net-_L13-Pad3_ GND Net-_L7-Pad3_ VCC SK6812MINI\nL14 Net-_L14-Pad1_ GND Net-_L14-Pad3_ VCC SK6812MINI\nL15 Net-_L15-Pad1_ GND Net-_L15-Pad3_ VCC SK6812MINI\nL16 Net-_L10-Pad3_ GND Net-_L16-Pad3_ VCC SK6812MINI\nL17 Net-_L17-Pad1_ GND Net-_L11-Pad1_ VCC SK6812MINI\nL18 Net-_L12-Pad3_ GND Net-_L18-Pad3_ VCC SK6812MINI\nL13 Net-_L13-Pad1_ GND Net-_L13-Pad3_ VCC SK6812MINI\nL20 Net-_L14-Pad3_ GND Net-_L20-Pad3_ VCC SK6812MINI\nL21 Net-_L20-Pad3_ GND Net-_L15-Pad1_ VCC SK6812MINI\nL22 Net-_L16-Pad3_ GND Net-_L22-Pad3_ VCC SK6812MINI\nL23 Net-_L23-Pad1_ GND Net-_L17-Pad1_ VCC SK6812MINI\nL24 Net-_L18-Pad3_ GND Net-_L24-Pad3_ VCC SK6812MINI\nL19 NC_06 GND Net-_L13-Pad1_ VCC SK6812MINI\nL26 Net-_L25-Pad3_ GND Net-_L23-Pad1_ VCC SK6812MINI\nL27 Net-_L24-Pad3_ GND Net-_L27-Pad3_ VCC SK6812MINI\nL25 Net-_L22-Pad3_ GND Net-_L25-Pad3_ VCC SK6812MINI\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ OLED\nJP2 GND Net-_J2-Pad4_  \nJP3 VCC Net-_J2-Pad3_  \nJP4 SCL Net-_J2-Pad2_  \nJP5 SDA Net-_J2-Pad1_  \nJP6 SDA Net-_J2-Pad4_  \nJP7 SCL Net-_J2-Pad3_  \nJP8 VCC Net-_J2-Pad2_  \nJP9 GND Net-_J2-Pad1_  \nR1 VCC SDA R\nR2 VCC SCL R\nJ1 Net-_J1-PadA_ Net-_J1-PadB_ GND VCC MJ-4PP-9\nJ3 GND LED VCC LED\nP2 Net-_J1-PadB_ i2c-pin\nP1 Net-_J1-PadA_ i2c-pin\nL3 Net-_L2-Pad3_ GND LED VCC SK6812MINI\nL2 Net-_L1-Pad3_ GND Net-_L2-Pad3_ VCC SK6812MINI\nL1 Net-_L1-Pad1_ GND Net-_L1-Pad3_ VCC SK6812MINI\nL6 Net-_L27-Pad3_ GND Net-_L5-Pad1_ VCC SK6812MINI\nL5 Net-_L5-Pad1_ GND Net-_L4-Pad1_ VCC SK6812MINI\nL4 Net-_L4-Pad1_ GND Net-_L1-Pad1_ VCC SK6812MINI\n.end\n"
    },
    {
        "filename": "1311.cir",
        "prompt": "Create a schematic with four non-connected mounting holes. Each mounting hole should be represented by a named net: NC_01, NC_02, NC_03, and NC_04. The schematic title should be \"KiCad schematic\". Use the component designator \"MK1\" for NC_01, \"MK2\" for NC_02, \"MK3\" for NC_03, and \"MK4\" for NC_04, and assign each to the \"Mounting_Hole_PAD\" component.\n\n\n\n",
        "content": ".title KiCad schematic\nMK1 NC_01 Mounting_Hole_PAD\nMK2 NC_02 Mounting_Hole_PAD\nMK3 NC_03 Mounting_Hole_PAD\nMK4 NC_04 Mounting_Hole_PAD\n.end\n"
    },
    {
        "filename": "182.cir",
        "prompt": "Design a circuit featuring an AS5600 rotary encoder, pull-up resistors for I2C communication, and decoupling capacitors. The circuit should include a 5V power supply connection, ground, SDA and SCL lines, a direction output (DIR), and an output (OUT) connected to the encoder's output. Include connectors for power, ground, direction input, SDA, SCL, and output signals. Add mounting holes for physical support. Utilize 100nF and 1uF capacitors for decoupling. Use 4.7k\u03a9 resistors as pull-ups for SDA and SCL.",
        "content": ".title KiCad schematic\nU1 +5V Net-_C2-Pad1_ OUT GND NC_01 SDA SCL DIR AS5600\nC1 +5V GND 100nF\nC2 Net-_C2-Pad1_ GND 1uF\nR1 +5V SCL 4.7k\nR2 +5V SDA 4.7k\nJ4 GND DIR +5V Conn_01x03_Male\nJ2 Net-_C2-Pad1_ +5V Conn_01x02\nJ3 GND SDA SCL OUT +5V Conn_01x05_Female\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\n.end\n"
    },
    {
        "filename": "933.cir",
        "prompt": "Create a circuit with multiple connectors for power distribution and signal routing, including 5V, 3.3V, and 12V rails. The circuit features four identical sections, each consisting of a 2x3 connector (J2, J3, J8, J9) providing 5V power and signals, connected to a 2x8 connector (J4, J5, J10, J11) that distributes power (5V, 12V, GND) and additional signals. Each 2x8 connector is preceded by a 1x4 connector (J6, J7, J12, J13). There are also smaller 1x2 connectors (J14, J15) and a barrel jack connector (CON1). Include decoupling capacitors (C1, C2, C3, C4) connected between the 12V rail and ground. The circuit appears to be designed for interfacing with a Raspberry Pi (J1) and providing external connections.",
        "content": ".title KiCad schematic\nCON1 NC_01 NC_02 NC_03 BARREL_JACK\nJ2 5V 5V 5V Net-_J2-Padb1_ Net-_J2-Padb2_ Net-_J2-Padb3_ Conn_02x03_Row_Letter_First\nJ1 3.3V 5V NC_04 5V NC_05 GND NC_06 NC_07 GND NC_08 NC_09 NC_10 NC_11 GND NC_12 NC_13 3.3V NC_14 NC_15 GND NC_16 NC_17 NC_18 NC_19 GND NC_20 NC_21 NC_22 NC_23 GND NC_24 NC_25 NC_26 GND NC_27 NC_28 NC_29 NC_30 GND NC_31 Raspberry_Pi_Pin_Out\nJ15 NC_32 NC_33 Conn_01x02\nJ14 NC_34 NC_35 Conn_01x02\nC1 Power_12V_+ GND CP\nJ6 Net-_J4-Pad11_ Net-_J4-Pad9_ Net-_J4-Pad7_ Net-_J4-Pad5_ Conn_01x04\nJ4 GND NC_36 5V NC_37 Net-_J4-Pad5_ Net-_J4-Pad6_ Net-_J4-Pad7_ Net-_J4-Pad6_ Net-_J4-Pad9_ Net-_J2-Padb3_ Net-_J4-Pad11_ Net-_J2-Padb2_ GND Net-_J2-Padb1_ Power_12V_+ NC_38 Conn_02x08_Odd_Even\nJ3 5V 5V 5V Net-_J3-Padb1_ Net-_J3-Padb2_ Net-_J3-Padb3_ Conn_02x03_Row_Letter_First\nC2 Power_12V_+ GND CP\nJ7 Net-_J5-Pad11_ Net-_J5-Pad9_ Net-_J5-Pad7_ Net-_J5-Pad5_ Conn_01x04\nJ5 GND NC_39 5V NC_40 Net-_J5-Pad5_ Net-_J5-Pad6_ Net-_J5-Pad7_ Net-_J5-Pad6_ Net-_J5-Pad9_ Net-_J3-Padb3_ Net-_J5-Pad11_ Net-_J3-Padb2_ GND Net-_J3-Padb1_ Power_12V_+ NC_41 Conn_02x08_Odd_Even\nJ9 5V 5V 5V Net-_J11-Pad14_ Net-_J11-Pad12_ Net-_J11-Pad10_ Conn_02x03_Row_Letter_First\nC4 Power_12V_+ GND CP\nJ13 Net-_J11-Pad11_ Net-_J11-Pad9_ Net-_J11-Pad7_ Net-_J11-Pad5_ Conn_01x04\nJ11 GND NC_42 5V NC_43 Net-_J11-Pad5_ Net-_J11-Pad6_ Net-_J11-Pad7_ Net-_J11-Pad6_ Net-_J11-Pad9_ Net-_J11-Pad10_ Net-_J11-Pad11_ Net-_J11-Pad12_ GND Net-_J11-Pad14_ Power_12V_+ NC_44 Conn_02x08_Odd_Even\nJ8 5V 5V 5V Net-_J10-Pad14_ Net-_J10-Pad12_ Net-_J10-Pad10_ Conn_02x03_Row_Letter_First\nC3 Power_12V_+ GND CP\nJ12 Net-_J10-Pad11_ Net-_J10-Pad9_ Net-_J10-Pad7_ Net-_J10-Pad5_ Conn_01x04\nJ10 GND NC_45 5V NC_46 Net-_J10-Pad5_ Net-_J10-Pad6_ Net-_J10-Pad7_ Net-_J10-Pad6_ Net-_J10-Pad9_ Net-_J10-Pad10_ Net-_J10-Pad11_ Net-_J10-Pad12_ GND Net-_J10-Pad14_ Power_12V_+ NC_47 Conn_02x08_Odd_Even\n.end\n"
    },
    {
        "filename": "243.cir",
        "prompt": "Design a circuit featuring an LP2985-5.0 voltage regulator providing a 5V supply (VCC) from a +9V input. Include input and output decoupling capacitors (2uF, 10uF, and 100nF). Implement I2C communication with connections for SDA, SCL, and GND. Provide reset (/RST) and write protect (/WP) inputs with pull-up resistors (10k). Include address selection pins (/A0, /A1) with jumpers to connect to VCC or GND. Connect the +9V input to a power connector. Utilize multiple connectors (J2-J5) for I2C and address lines, and a connector (J6) for reset/write protect. Include a ground connection.",
        "content": ".title KiCad schematic\nU2 Net-_J2-Pad3_ Net-_J2-Pad2_ Net-_J2-Pad1_ /A0 /SCL /SDA GND Net-_J3-Pad3_ Net-_J3-Pad2_ Net-_J3-Pad1_ Net-_J5-Pad3_ Net-_J5-Pad2_ Net-_J5-Pad1_ /WP /RST /A1 VCC Net-_J4-Pad3_ Net-_J4-Pad2_ Net-_J4-Pad1_ IC20\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ 3\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ 2\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ 1\nJ5 Net-_J5-Pad1_ Net-_J5-Pad2_ Net-_J5-Pad3_ 0\nJ1 GND /SDA /SCL i2c\nJ6 /RST /WP Conn_01x02\nJ7 GND +9V PWR\nJP1 VCC /A0 GND A0\nJP2 VCC /A1 GND A1\nR1 VCC /RST 10k\nJP3 VCC /WP GND WP\nU1 +9V GND +9V Net-_C2-Pad1_ VCC LP2985-5.0\nC2 Net-_C2-Pad1_ GND 10n\nC3 VCC GND 10uf\nC1 +9V GND 2uf\nC4 VCC GND 100n\n.end\n"
    },
    {
        "filename": "414.cir",
        "prompt": "Create a circuit with two 4-pin and one 6-pin connectors. The 4-pin connectors (J2 and J1) have pins labeled GND, D+, D-, and VCC. The 6-pin connector (J1) has pins labeled GND, GND, D+, D-, VCC, and VCC. All GND pins are connected together, and all VCC pins are connected together.",
        "content": ".title KiCad schematic\nJ2 GND D+ D- VCC Conn_01x04\nJ1 GND GND D+ D- VCC VCC Conn_01x06\n.end\n"
    },
    {
        "filename": "1774.cir",
        "prompt": "Create a schematic with 64 diodes (D1-D64) and 68 switches (K1-K17, K18-K74). Each switch connects a net to the anode of a corresponding diode. All diodes share a common cathode connection to net 'Net-_D1-Pad1_'. Several switches connect to 'NC_01', 'NC_02', 'NC_03', and 'NC_04' nets. Some switches are duplicated, connecting to the same diode. The goal is to create a matrix of individually controllable diodes, all sourcing current from a single common cathode.",
        "content": ".title KiCad schematic\nK1 Net-_K1-Pad1_ Net-_D1-Pad2_ KEYSW\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D\nK2 Net-_K19-Pad1_ Net-_D2-Pad2_ KEYSW\nD2 Net-_D1-Pad1_ Net-_D2-Pad2_ D\nK3 Net-_K20-Pad1_ Net-_D3-Pad2_ KEYSW\nD3 Net-_D1-Pad1_ Net-_D3-Pad2_ D\nK4 NC_01 Net-_D4-Pad2_ KEYSW\nD4 Net-_D1-Pad1_ Net-_D4-Pad2_ D\nK5 Net-_K21-Pad1_ Net-_D5-Pad2_ KEYSW\nD5 Net-_D1-Pad1_ Net-_D5-Pad2_ D\nK6 Net-_K22-Pad1_ Net-_D6-Pad2_ KEYSW\nD6 Net-_D1-Pad1_ Net-_D6-Pad2_ D\nK7 Net-_K23-Pad1_ Net-_D7-Pad2_ KEYSW\nD7 Net-_D1-Pad1_ Net-_D7-Pad2_ D\nK8 Net-_K24-Pad1_ Net-_D8-Pad2_ KEYSW\nD8 Net-_D1-Pad1_ Net-_D8-Pad2_ D\nK9 Net-_K25-Pad1_ Net-_D9-Pad2_ KEYSW\nD9 Net-_D1-Pad1_ Net-_D9-Pad2_ D\nK10 Net-_K10-Pad1_ Net-_D10-Pad2_ KEYSW\nD10 Net-_D1-Pad1_ Net-_D10-Pad2_ D\nK11 Net-_K11-Pad1_ Net-_D11-Pad2_ KEYSW\nD11 Net-_D1-Pad1_ Net-_D11-Pad2_ D\nK12 Net-_K12-Pad1_ Net-_D12-Pad2_ KEYSW\nD12 Net-_D1-Pad1_ Net-_D12-Pad2_ D\nK13 Net-_K13-Pad1_ Net-_D13-Pad2_ KEYSW\nD13 Net-_D1-Pad1_ Net-_D13-Pad2_ D\nK14 Net-_K14-Pad1_ Net-_D14-Pad2_ KEYSW\nD14 Net-_D1-Pad1_ Net-_D14-Pad2_ D\nK15 Net-_K15-Pad1_ Net-_D15-Pad2_ KEYSW\nD15 Net-_D1-Pad1_ Net-_D15-Pad2_ D\nK16 Net-_K16-Pad1_ Net-_D16-Pad2_ KEYSW\nD16 Net-_D1-Pad1_ Net-_D16-Pad2_ D\nK18 Net-_K1-Pad1_ Net-_D17-Pad2_ KEYSW\nD17 Net-_D17-Pad1_ Net-_D17-Pad2_ D\nK19 Net-_K19-Pad1_ Net-_D18-Pad2_ KEYSW\nD18 Net-_D17-Pad1_ Net-_D18-Pad2_ D\nK20 Net-_K20-Pad1_ Net-_D19-Pad2_ KEYSW\nD19 Net-_D17-Pad1_ Net-_D19-Pad2_ D\nK21 Net-_K21-Pad1_ Net-_D20-Pad2_ KEYSW\nD20 Net-_D17-Pad1_ Net-_D20-Pad2_ D\nK22 Net-_K22-Pad1_ Net-_D21-Pad2_ KEYSW\nD21 Net-_D17-Pad1_ Net-_D21-Pad2_ D\nK23 Net-_K23-Pad1_ Net-_D22-Pad2_ KEYSW\nD22 Net-_D17-Pad1_ Net-_D22-Pad2_ D\nK24 Net-_K24-Pad1_ Net-_D23-Pad2_ KEYSW\nD23 Net-_D17-Pad1_ Net-_D23-Pad2_ D\nK25 Net-_K25-Pad1_ Net-_D24-Pad2_ KEYSW\nD24 Net-_D17-Pad1_ Net-_D24-Pad2_ D\nK26 Net-_K10-Pad1_ Net-_D25-Pad2_ KEYSW\nD25 Net-_D17-Pad1_ Net-_D25-Pad2_ D\nK27 Net-_K11-Pad1_ Net-_D26-Pad2_ KEYSW\nD26 Net-_D17-Pad1_ Net-_D26-Pad2_ D\nK28 Net-_K12-Pad1_ Net-_D27-Pad2_ KEYSW\nD27 Net-_D17-Pad1_ Net-_D27-Pad2_ D\nK29 Net-_K13-Pad1_ Net-_D28-Pad2_ KEYSW\nD28 Net-_D17-Pad1_ Net-_D28-Pad2_ D\nK30 Net-_K14-Pad1_ Net-_D29-Pad2_ KEYSW\nD29 Net-_D17-Pad1_ Net-_D29-Pad2_ D\nK31 Net-_K15-Pad1_ Net-_D30-Pad2_ KEYSW\nD30 Net-_D17-Pad1_ Net-_D30-Pad2_ D\nK32 Net-_K16-Pad1_ Net-_D31-Pad2_ KEYSW\nD31 Net-_D17-Pad1_ Net-_D31-Pad2_ D\nK33 Net-_K1-Pad1_ Net-_D32-Pad2_ KEYSW\nD32 Net-_D32-Pad1_ Net-_D32-Pad2_ D\nK34 Net-_K19-Pad1_ Net-_D33-Pad2_ KEYSW\nD33 Net-_D32-Pad1_ Net-_D33-Pad2_ D\nK35 Net-_K20-Pad1_ Net-_D34-Pad2_ KEYSW\nD34 Net-_D32-Pad1_ Net-_D34-Pad2_ D\nK36 Net-_K21-Pad1_ Net-_D35-Pad2_ KEYSW\nD35 Net-_D32-Pad1_ Net-_D35-Pad2_ D\nK37 Net-_K22-Pad1_ Net-_D36-Pad2_ KEYSW\nD36 Net-_D32-Pad1_ Net-_D36-Pad2_ D\nK38 Net-_K23-Pad1_ Net-_D37-Pad2_ KEYSW\nD37 Net-_D32-Pad1_ Net-_D37-Pad2_ D\nK39 Net-_K24-Pad1_ Net-_D38-Pad2_ KEYSW\nD38 Net-_D32-Pad1_ Net-_D38-Pad2_ D\nK40 Net-_K25-Pad1_ Net-_D39-Pad2_ KEYSW\nD39 Net-_D32-Pad1_ Net-_D39-Pad2_ D\nK41 Net-_K10-Pad1_ Net-_D40-Pad2_ KEYSW\nD40 Net-_D32-Pad1_ Net-_D40-Pad2_ D\nK42 Net-_K11-Pad1_ Net-_D41-Pad2_ KEYSW\nD41 Net-_D32-Pad1_ Net-_D41-Pad2_ D\nK43 Net-_K12-Pad1_ Net-_D42-Pad2_ KEYSW\nD42 Net-_D32-Pad1_ Net-_D42-Pad2_ D\nK44 Net-_K14-Pad1_ Net-_D43-Pad2_ KEYSW\nD43 Net-_D32-Pad1_ Net-_D43-Pad2_ D\nK45 Net-_K15-Pad1_ Net-_D44-Pad2_ KEYSW\nD44 Net-_D32-Pad1_ Net-_D44-Pad2_ D\nK46 Net-_K16-Pad1_ Net-_D45-Pad2_ KEYSW\nD45 Net-_D32-Pad1_ Net-_D45-Pad2_ D\nK48 Net-_K19-Pad1_ Net-_D47-Pad2_ KEYSW\nD47 Net-_D47-Pad1_ Net-_D47-Pad2_ D\nK49 Net-_K20-Pad1_ Net-_D48-Pad2_ KEYSW\nD48 Net-_D47-Pad1_ Net-_D48-Pad2_ D\nK50 Net-_K21-Pad1_ Net-_D49-Pad2_ KEYSW\nD49 Net-_D47-Pad1_ Net-_D49-Pad2_ D\nK51 Net-_K22-Pad1_ Net-_D50-Pad2_ KEYSW\nD50 Net-_D47-Pad1_ Net-_D50-Pad2_ D\nK52 Net-_K23-Pad1_ Net-_D51-Pad2_ KEYSW\nD51 Net-_D47-Pad1_ Net-_D51-Pad2_ D\nK53 Net-_K24-Pad1_ Net-_D52-Pad2_ KEYSW\nD52 Net-_D47-Pad1_ Net-_D52-Pad2_ D\nK54 Net-_K25-Pad1_ Net-_D53-Pad2_ KEYSW\nD53 Net-_D47-Pad1_ Net-_D53-Pad2_ D\nK55 Net-_K10-Pad1_ Net-_D54-Pad2_ KEYSW\nD54 Net-_D47-Pad1_ Net-_D54-Pad2_ D\nK56 Net-_K11-Pad1_ Net-_D55-Pad2_ KEYSW\nD55 Net-_D47-Pad1_ Net-_D55-Pad2_ D\nK57 Net-_K12-Pad1_ Net-_D56-Pad2_ KEYSW\nD56 Net-_D47-Pad1_ Net-_D56-Pad2_ D\nK59 Net-_K14-Pad1_ Net-_D58-Pad2_ KEYSW\nD58 Net-_D47-Pad1_ Net-_D58-Pad2_ D\nK60 Net-_K15-Pad1_ Net-_D59-Pad2_ KEYSW\nD59 Net-_D47-Pad1_ Net-_D59-Pad2_ D\nK61 Net-_K16-Pad1_ Net-_D60-Pad2_ KEYSW\nD60 Net-_D47-Pad1_ Net-_D60-Pad2_ D\nK67 Net-_K19-Pad1_ Net-_D62-Pad2_ KEYSW\nD62 Net-_D62-Pad1_ Net-_D62-Pad2_ D\nK68 Net-_K21-Pad1_ Net-_D63-Pad2_ KEYSW\nD63 Net-_D62-Pad1_ Net-_D63-Pad2_ D\nK69 Net-_K23-Pad1_ Net-_D64-Pad2_ KEYSW\nD64 Net-_D62-Pad1_ Net-_D64-Pad2_ D\nK70 Net-_K24-Pad1_ Net-_D65-Pad2_ KEYSW\nD65 Net-_D62-Pad1_ Net-_D65-Pad2_ D\nK71 Net-_K10-Pad1_ Net-_D66-Pad2_ KEYSW\nD66 Net-_D62-Pad1_ Net-_D66-Pad2_ D\nK72 Net-_K12-Pad1_ Net-_D67-Pad2_ KEYSW\nD67 Net-_D62-Pad1_ Net-_D67-Pad2_ D\nK73 Net-_K14-Pad1_ Net-_D68-Pad2_ KEYSW\nD68 Net-_D62-Pad1_ Net-_D68-Pad2_ D\nK74 Net-_K16-Pad1_ Net-_D69-Pad2_ KEYSW\nD69 Net-_D62-Pad1_ Net-_D69-Pad2_ D\nK63 Net-_K12-Pad1_ Net-_D67-Pad2_ KEYSW\nK58 Net-_K13-Pad1_ Net-_D57-Pad2_ KEYSW\nD57 Net-_D47-Pad1_ Net-_D57-Pad2_ D\nK47 NC_02 Net-_D46-Pad2_ KEYSW\nD46 NC_03 Net-_D46-Pad2_ D\nK66 Net-_K1-Pad1_ Net-_D61-Pad2_ KEYSW\nD61 NC_04 Net-_D61-Pad2_ D\nK17 Net-_K15-Pad1_ Net-_D15-Pad2_ KEYSW\nK62 Net-_K15-Pad1_ Net-_D59-Pad2_ KEYSW\nK64 Net-_K23-Pad1_ Net-_D64-Pad2_ KEYSW\nK65 Net-_K24-Pad1_ Net-_D65-Pad2_ KEYSW\n.end\n"
    },
    {
        "filename": "1149.cir",
        "prompt": "Design a circuit with two independent, adjustable voltage regulators providing 6.3V outputs, each based on an IRF540N MOSFET and an op-amp (TL072) for feedback control. Include input filtering with capacitors and resistors, and output filtering with capacitors. One regulator also drives an LED indicator circuit with a current-limiting resistor and a relay controlled by a BS170 transistor. A separate 1.2V reference voltage is generated using an LM385Z and filtered. A 5.6V Zener diode provides a secondary reference voltage. Include overcurrent protection with a fuse and Schottky diodes for reverse polarity protection. A comparator (LM393) monitors the secondary reference voltage. Include decoupling capacitors on the power rails. The circuit should accept a +12V input and have a separate +12V supply for the comparator.",
        "content": ".title KiCad schematic\nP1 Net-_C2-Pad2_ Net-_F1-Pad2_ 7V5_AC\nD1 Net-_C1-Pad1_ GND 18TQ045\nD2 Net-_C2-Pad2_ GND 18TQ045\nD3 Net-_C8-Pad2_ Net-_C1-Pad1_ 18TQ045\nD4 Net-_C8-Pad2_ Net-_C2-Pad2_ 18TQ045\nC1 Net-_C1-Pad1_ GND 22nF\nC2 GND Net-_C2-Pad2_ 22nF\nC9 Net-_C8-Pad2_ Net-_C2-Pad2_ 22nF\nC8 Net-_C1-Pad1_ Net-_C8-Pad2_ 22nF\nC10 /V_Unreg GND 33000\u00b5F/16V\nR5 Net-_Q1-Pad1_ Net-_R3-Pad2_ 1k\nR3 Net-_C7-Pad1_ Net-_R3-Pad2_ 100R\nC7 Net-_C7-Pad1_ Net-_C14-Pad1_ 1nF\nC12 Net-_C12-Pad1_ GND 680\u00b5F\nR8 Net-_C14-Pad1_ Net-_C12-Pad1_ 4k12\nR9 GND Net-_C14-Pad1_ 1k\nC14 Net-_C14-Pad1_ Net-_C12-Pad1_ 1nF\nC16 GND Net-_C12-Pad1_ 100nF\nP4 Net-_C12-Pad1_ GND 6V3_DC_2\nP2 GND +12V 12V_DC\nR1 +12V /Reference 22k\nC3 /Reference GND 680\u00b5F/16V\nD5 /Reference GND LM385Z-1.2\nR4 Net-_Q2-Pad1_ Net-_R2-Pad2_ 1k\nR2 Net-_C6-Pad1_ Net-_R2-Pad2_ 100R\nC6 Net-_C6-Pad1_ Net-_C13-Pad1_ 1nF\nC11 Net-_C11-Pad1_ GND 680\u00b5F\nR6 Net-_C13-Pad1_ Net-_C11-Pad1_ 4k12\nR7 GND Net-_C13-Pad1_ 1k\nC13 Net-_C13-Pad1_ Net-_C11-Pad1_ 1nF\nC15 GND Net-_C11-Pad1_ 100nF\nP3 Net-_C11-Pad1_ GND 6V3_DC_1\nQ2 Net-_Q2-Pad1_ /V_Unreg Net-_C11-Pad1_ IRF540N\nQ1 Net-_Q1-Pad1_ /V_Unreg Net-_C12-Pad1_ IRF540N\nC5 GND +12V 100nF\nU1 Net-_R2-Pad2_ Net-_C13-Pad1_ /Reference GND /Reference Net-_C14-Pad1_ Net-_R3-Pad2_ +12V TL072\nP5 +12V Net-_D11-Pad1_ Relais\nD11 Net-_D11-Pad1_ Net-_D11-Pad2_ LED\nR22 +12V Net-_D11-Pad2_ 47k\nU2 Net-_D9-Pad1_ /Vref Net-_R13-Pad1_ GND Net-_R18-Pad2_ /Vref Net-_D10-Pad1_ +12V LM393\nR11 Net-_D7-Pad1_ Net-_C18-Pad1_ 82K\nR12 Net-_C18-Pad1_ GND 100K\nR13 Net-_R13-Pad1_ Net-_C18-Pad1_ 10K\nC18 Net-_C18-Pad1_ GND 1\u00b5F / 16V\nR14 Net-_D9-Pad1_ Net-_R13-Pad1_ 1M\nR15 Net-_D9-Pad1_ +12V 10K\nR16 GND Net-_D9-Pad1_ 10K\nR17 Net-_D9-Pad1_ Net-_C19-Pad1_ 470K\nD9 Net-_D9-Pad1_ Net-_C19-Pad1_ 1N4148\nC19 Net-_C19-Pad1_ GND 47\u00b5F / 16V\nR18 Net-_C19-Pad1_ Net-_R18-Pad2_ 10K\nR19 Net-_R18-Pad2_ Net-_D10-Pad1_ 5M1\nR20 +12V Net-_D10-Pad1_ 10K\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ ZD5V6\nR21 Net-_D10-Pad2_ GND 10K\nQ3 Net-_D11-Pad1_ Net-_D10-Pad2_ GND BS170\nC17 +12V GND 100nF / 63V\nD7 Net-_D7-Pad1_ Net-_C8-Pad2_ SB190\nD6 /Vref GND ZD3V9\nR10 +12V /Vref 4K7\nC4 /Vref GND 100nF / 63V\nD8 /V_Unreg Net-_C8-Pad2_ 18TQ045\nF1 Net-_C1-Pad1_ Net-_F1-Pad2_ Fuse\nD12 GND Net-_D12-Pad2_ LED\nR23 Net-_C11-Pad1_ Net-_D12-Pad2_ 23k\n.end\n"
    },
    {
        "filename": "1678.cir",
        "prompt": "Design a circuit with a voltage reference (REF), a battery voltage input (+BATT), and four output signals (OUT1, OUT2, OUT3, OUT4) that indicate whether the battery voltage has fallen below four different threshold levels. Use an LM339 comparator for comparison, with a voltage divider network (RN1, RN2, RN3) to generate the threshold voltages. Include decoupling capacitor (C1) for the battery input, current limiting resistors (RN4) on the comparator outputs, and connectors (J1, J2) for input and output signals. Diodes (D1-D5) provide a ground reference for each output. The voltage divider RN1 should have multiple taps to create different reference voltages. Resistor RN3 provides a path to ground for the reference voltage.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 OUT2 OUT1 +BATT BAT_SENSE Net-_RN1-Pad2_ BAT_SENSE Net-_RN1-Pad3_ BAT_SENSE Net-_RN1-Pad5_ BAT_SENSE Net-_RN1-Pad4_ GND OUT3 OUT4 LM339\nD1 GND REF 0\nC1 +BATT GND 100nF\nRN1 REF Net-_RN1-Pad2_ Net-_RN1-Pad3_ Net-_RN1-Pad4_ Net-_RN1-Pad5_ Net-_RN1-Pad4_ Net-_RN1-Pad3_ Net-_RN1-Pad2_ 1K\nRN3 +BATT +BATT BAT_SENSE BAT_SENSE GND Net-_RN3-Pad6_ Net-_RN3-Pad6_ Net-_RN3-Pad6_ 10K\nRN2 Net-_RN1-Pad5_ Net-_RN1-Pad5_ REF REF +BATT +BATT GND GND 10K\nRN5 OUT1 OUT2 OUT3 OUT4 +BATT +BATT +BATT +BATT 10K\nD2 GND Net-_D2-Pad2_ 1\nD3 GND Net-_D3-Pad2_ 2\nD4 GND Net-_D4-Pad2_ 3\nD5 GND Net-_D5-Pad2_ 4\nRN4 OUT1 OUT2 OUT3 OUT4 Net-_D5-Pad2_ Net-_D4-Pad2_ Net-_D3-Pad2_ Net-_D2-Pad2_ 1K\nJ2 OUT1 OUT2 OUT3 OUT4 Conn_01x04\nJ1 +BATT +BATT GND GND Conn_01x04\n.end\n"
    },
    {
        "filename": "1015.cir",
        "prompt": "Create a circuit featuring a STM32 \"Blackpill\" microcontroller connected to both an LCD display and a touch screen controller. The Blackpill provides power (+3V3 and GND) and communicates with the LCD via SPI using signals /LCD_CS, /SCK, /MOSI, and /MISO. The LCD also has backlight control (/LCD_BL), data/command selection (/LCD_DC), and reset (/LCD_RST) signals connected to the Blackpill. The touch screen controller communicates with the Blackpill via SPI using signals /T_CS and /T_IRQ, along with /SCK, /MOSI, and /MISO.  Include connectors for power (+3V3, GND) and signal connections to external devices. Specifically, include a 6-pin connector (J3) for +3V3, GND, /SCL, and /SDA, a 2-pin connector (J2) for GND, and a 14-pin connector (J1) and a 7-pin connector (J4) for the various LCD and touchscreen signals.",
        "content": ".title KiCad schematic\nU1 GND /SCL /SDA NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 /LCD_CS /SCK /MISO /MOSI NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 /LCD_BL NC_17 NC_18 /LCD_DC /LCD_RST /T_CS /T_IRQ NC_19 NC_20 +3V3 GND blackpill\nJ3 +3V3 GND /SCL /SDA NC_21 NC_22 Conn_01x06\nJ2 GND GND Conn_01x02\nJ1 /T_IRQ /MISO /MOSI /T_CS /SCK /MISO /LCD_BL /SCK /MOSI /LCD_DC /LCD_RST /LCD_CS GND +3V3 Conn_01x14\nJ4 GND +3V3 /SCK /MOSI /LCD_RST /LCD_DC /LCD_BL Conn_01x07\n.end\n"
    },
    {
        "filename": "1743.cir",
        "prompt": "Create a circuit using a MAX4940 microphone amplifier IC. Connect all unused pins (NC_01 through NC_14, excluding NC_04, NC_08, and NC_11) to ground (GND).",
        "content": ".title KiCad schematic\nU1 NC_01 GND NC_02 NC_03 GND NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 GND NC_12 NC_13 NC_14 Max4940\n.end\n"
    },
    {
        "filename": "1185.cir",
        "prompt": "Design an audio processing and control circuit featuring multiple audio input channels (RSA-IN1L/R, RSA-IN2L/R, RSA-IN3L/R), volume control (/CS, /SCLK, /SDI), relay control (CTRL_RELAYS), and indicator LEDs. The circuit utilizes voltage regulators (78M15, 78L05, 79M15, 79L05) to provide stable power supplies. Op-amps (NE5532, TL074) are used for signal processing, and a PGA4311 likely handles the volume control. The circuit includes multiple SPDT switches (G6K-2F) controlled by audio signals (/IN-L/-R, /IN13-L/-R) to drive the LEDs. Connectors (CONN_01X02) provide external I/O. The circuit is powered by a single supply (A-POWER).",
        "content": ".title KiCad schematic\nU8 Net-_U8-Pad1_ NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 /SDI /CS /SCLK NC_12 NC_13 NC_14 SubL NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 SubR NC_21 Net-_U8-Pad1_ PGA4311\nU6 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NE5532\nP1 Net-_P1-Pad1_ Net-_P1-Pad1_ NC_30 NC_31 A-POWER\nU2 Net-_P1-Pad1_ NC_32 Net-_U2-Pad3_ 79M15\nU1 NC_33 Net-_P1-Pad1_ Net-_U1-Pad3_ 78M15\nD4 Net-_D4-Pad1_ NC_34 LED\nD3 Net-_D3-Pad1_ NC_35 LED\nD9 Net-_D9-Pad1_ NC_36 LED\nP8 Net-_P8-Pad1_ Net-_P8-Pad1_ NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 Net-_P8-Pad10_ Net-_P8-Pad10_ CTRL_RELAYS\nU7 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NE5532\nP2 NC_51 NC_52 RSA-IN1L\nP4 NC_53 NC_54 RSA-IN1R\nP5 NC_55 NC_56 RSA-INTR\nP3 NC_57 NC_58 RSA-INTL\nP13 NC_59 NC_60 /CS /SCLK /SDI NC_61 NC_62 NC_63 CTRL_VOLUME\nK4 NC_64 /IN-L /IN13-L NC_65 NC_66 /IN13-R /IN-R Net-_D9-Pad1_ G6K-2F\nK1 NC_67 NC_68 NC_69 /IN13-L /IN13-R NC_70 NC_71 Net-_D3-Pad1_ G6K-2F\nK2 NC_72 NC_73 NC_74 /IN-L /IN-R NC_75 NC_76 Net-_D4-Pad1_ G6K-2F\nU3 NC_77 NC_78 Net-_U1-Pad3_ 78L05\nU4 NC_79 Net-_P1-Pad1_ Net-_U1-Pad3_ 78L05\nU5 Net-_P1-Pad1_ Net-_U2-Pad3_ NC_80 79L05\nD12 Net-_D12-Pad1_ NC_81 LED\nP14 NC_82 NC_83 RSA-IN2L\nP15 NC_84 NC_85 RSA-IN2R\nK3 NC_86 NC_87 NC_88 /IN13-L /IN13-R NC_89 NC_90 Net-_D12-Pad1_ G6K-2F\nD14 Net-_D14-Pad1_ NC_91 LED\nP16 NC_92 NC_93 RSA-IN3L\nP17 NC_94 NC_95 RSA-IN3R\nK5 NC_96 NC_97 NC_98 /IN13-L /IN13-R NC_99 NC_100 Net-_D14-Pad1_ G6K-2F\nU9 SubL SubL NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 SubR SubR TL074\nJ1 NC_111 NC_112 CONN_01X02\nJ6 NC_113 NC_114 CONN_01X02\nJ2 NC_115 NC_116 CONN_01X02\nJ3 NC_117 NC_118 CONN_01X02\nJ4 NC_119 NC_120 CONN_01X02\nJ5 NC_121 NC_122 CONN_01X02\n.end\n"
    },
    {
        "filename": "1239.cir",
        "prompt": "Design a circuit with four identical channels, each functioning as a voltage-controlled amplifier (VCA). Each channel accepts an audio input, an envelope input (ENV), and a pulse input (PULSE), and outputs an audio signal. The VCA gain is controlled by the envelope signal. Each channel consists of an input stage with a 10k potentiometer for level adjustment, followed by a BC847CW transistor configured as a common-emitter amplifier. The envelope signal is applied to the base of the transistor, controlling its gain. A 10M resistor provides base bias. A 4.7k resistor is used for emitter degeneration. Each channel also includes a 10nF coupling capacitor at the input and output. A 100k resistor connected to +12V and another 100k resistor connected to the collector provide collector load and bias. The circuit is powered by +/-12V rails, with decoupling capacitors (10nF) placed near the power pins of the ICs. A 78L05 regulator provides +5V from the +12V rail. There are input and output jacks for each channel (AUDIO, ENV, PULSE). Include a power input/output connector. A BC847CW transistor is used to create a bias voltage (V_ENV_BIAS) from the -12V rail. Include a 10k resistor to pull V_ENV_BIAS to -12V. Include two LM833 dual op-amp ICs. A 74HC14 hex Schmitt trigger is also used. Include coil elements (L1, L2, L3, L4) in the input stages. Include variable resistors (RV1, RV2, RV3, RV4) for input level control.",
        "content": ".title KiCad schematic\nU1 Net-_C7-Pad1_ Net-_C7-Pad2_ Net-_C3-Pad1_ -12V Net-_C4-Pad1_ Net-_C8-Pad2_ Net-_C8-Pad1_ +12V LM833\nQ1 Net-_C7-Pad1_ Net-_C7-Pad1_ Net-_C13-Pad1_ BC847CW\nC3 Net-_C3-Pad1_ GNDA 10n\nC7 Net-_C7-Pad1_ Net-_C7-Pad2_ 10n\nR5 Net-_C13-Pad1_ V_ENV_BIAS 10M\nR1 Net-_C7-Pad2_ GNDA 4.7\nL1 GNDA Net-_C3-Pad1_ Input Coil\nRV1 Net-_C7-Pad2_ Net-_C7-Pad1_ Net-_C7-Pad1_ 10k\nC13 Net-_C13-Pad1_ GNDA 10n\nC15 Net-_C15-Pad1_ Net-_C13-Pad1_ 10n\nR8 Net-_Q3-Pad1_ Net-_C15-Pad1_ 1M\nR11 Net-_Q3-Pad1_ GNDA 1M\nQ3 Net-_Q3-Pad1_ GNDA Net-_Q3-Pad3_ BC847CW\nR10 Net-_Q3-Pad3_ Net-_Q3-Pad1_ 10M\nR14 +12V Net-_Q3-Pad3_ 100k\nR16 Net-_R16-Pad1_ Net-_Q3-Pad3_ 100k\nU4 Net-_R17-Pad1_ Net-_J6-Pad1_ GND NC_01 Net-_R16-Pad1_ Net-_J5-Pad1_ GND Net-_J12-Pad1_ Net-_R33-Pad1_ NC_02 GND Net-_J11-Pad1_ Net-_R32-Pad1_ VCC 74HC14\nJ1 Net-_J1-Pad1_ AUDIO\nR3 Net-_J1-Pad1_ Net-_C7-Pad1_ 10k\nJ3 Net-_J3-Pad1_ ENV\nJ5 Net-_J5-Pad1_ PULSE\nU3 Net-_J4-Pad1_ Net-_J4-Pad1_ Net-_C14-Pad1_ +12V Net-_C13-Pad1_ Net-_J3-Pad1_ Net-_J3-Pad1_ Net-_J10-Pad1_ Net-_J10-Pad1_ Net-_C24-Pad1_ -12V Net-_C23-Pad1_ Net-_J9-Pad1_ Net-_J9-Pad1_ TL084\nC11 +12V GND 10n\nU5 Net-_C21-Pad1_ Net-_C21-Pad2_ Net-_C19-Pad1_ -12V Net-_C20-Pad1_ Net-_C22-Pad2_ Net-_C22-Pad1_ +12V LM833\nQ5 Net-_C21-Pad1_ Net-_C21-Pad1_ Net-_C23-Pad1_ BC847CW\nC19 Net-_C19-Pad1_ GNDA 10n\nC21 Net-_C21-Pad1_ Net-_C21-Pad2_ 10n\nR22 Net-_C23-Pad1_ V_ENV_BIAS 10M\nR18 Net-_C21-Pad2_ GNDA 4.7\nL3 GNDA Net-_C19-Pad1_ Input Coil\nRV3 Net-_C21-Pad2_ Net-_C21-Pad1_ Net-_C21-Pad1_ 10k\nC23 Net-_C23-Pad1_ GNDA 10n\nC25 Net-_C25-Pad1_ Net-_C23-Pad1_ 10n\nR24 Net-_Q7-Pad1_ Net-_C25-Pad1_ 1M\nR27 Net-_Q7-Pad1_ GNDA 1M\nQ7 Net-_Q7-Pad1_ GNDA Net-_Q7-Pad3_ BC847CW\nR26 Net-_Q7-Pad3_ Net-_Q7-Pad1_ 10M\nR30 +12V Net-_Q7-Pad3_ 100k\nR32 Net-_R32-Pad1_ Net-_Q7-Pad3_ 100k\nJ7 Net-_J7-Pad1_ AUDIO\nR20 Net-_J7-Pad1_ Net-_C21-Pad1_ 10k\nJ9 Net-_J9-Pad1_ ENV\nJ11 Net-_J11-Pad1_ PULSE\nQ2 Net-_C8-Pad1_ Net-_C8-Pad1_ Net-_C14-Pad1_ BC847CW\nC4 Net-_C4-Pad1_ GNDA 10n\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 10n\nR6 Net-_C14-Pad1_ V_ENV_BIAS 10M\nR2 Net-_C8-Pad2_ GNDA 4.7\nL2 GNDA Net-_C4-Pad1_ Input Coil\nRV2 Net-_C8-Pad2_ Net-_C8-Pad1_ Net-_C8-Pad1_ 10k\nC14 Net-_C14-Pad1_ GNDA 10n\nC16 Net-_C16-Pad1_ Net-_C14-Pad1_ 10n\nR9 Net-_Q4-Pad1_ Net-_C16-Pad1_ 1M\nR13 Net-_Q4-Pad1_ GNDA 1M\nQ4 Net-_Q4-Pad1_ GNDA Net-_Q4-Pad3_ BC847CW\nR12 Net-_Q4-Pad3_ Net-_Q4-Pad1_ 10M\nR15 +12V Net-_Q4-Pad3_ 100k\nR17 Net-_R17-Pad1_ Net-_Q4-Pad3_ 100k\nJ2 Net-_J2-Pad1_ AUDIO\nR4 Net-_J2-Pad1_ Net-_C8-Pad1_ 10k\nJ4 Net-_J4-Pad1_ ENV\nJ6 Net-_J6-Pad1_ PULSE\nQ6 Net-_C22-Pad1_ Net-_C22-Pad1_ Net-_C24-Pad1_ BC847CW\nC20 Net-_C20-Pad1_ GNDA 10n\nC22 Net-_C22-Pad1_ Net-_C22-Pad2_ 10n\nR23 Net-_C24-Pad1_ V_ENV_BIAS 10M\nR19 Net-_C22-Pad2_ GNDA 4.7\nL4 GNDA Net-_C20-Pad1_ Input Coil\nRV4 Net-_C22-Pad2_ Net-_C22-Pad1_ Net-_C22-Pad1_ 10k\nC24 Net-_C24-Pad1_ GNDA 10n\nC26 Net-_C26-Pad1_ Net-_C24-Pad1_ 10n\nR25 Net-_Q8-Pad1_ Net-_C26-Pad1_ 1M\nR29 Net-_Q8-Pad1_ GNDA 1M\nQ8 Net-_Q8-Pad1_ GNDA Net-_Q8-Pad3_ BC847CW\nR28 Net-_Q8-Pad3_ Net-_Q8-Pad1_ 10M\nR31 +12V Net-_Q8-Pad3_ 100k\nR33 Net-_R33-Pad1_ Net-_Q8-Pad3_ 100k\nJ8 Net-_J8-Pad1_ AUDIO\nR21 Net-_J8-Pad1_ Net-_C22-Pad1_ 10k\nJ10 Net-_J10-Pad1_ ENV\nJ12 Net-_J12-Pad1_ PULSE\nC17 VCC GND 10n\nC18 VCC GND 10\u00b5\nC12 GND -12V 10n\nR7 GNDA GND 0\nC1 +12V -12V 10n\nC6 +12V -12V 10n\nC10 +12V -12V 10n\nU2 VCC GND +12V 78L05\nJ13 +12V GND -12V Power In\nJ14 +12V GND -12V Power Out\nQ9 GNDA GNDA V_ENV_BIAS BC847CW\nR34 V_ENV_BIAS -12V 10k\n.end\n"
    },
    {
        "filename": "572.cir",
        "prompt": "Create a simple power supply decoupling network. Include a 100nF capacitor (C1) between a 5V rail (5V0) and ground (GND), and another 100nF capacitor (C3) between a 3.3V rail (3V3_PWR6) and ground (GND). Also include a non-connected component (X2) with pins connected to ground and unconnected nodes (NC_01, NC_02, NC_03, NC_04, NC_05).",
        "content": ".title KiCad schematic\nX2 NC_01 GND NC_02 NC_03 NC_04 NC_05 GND GND MAB6H\nC1 5V0 GND 100nF\nC3 GND 3V3_PWR6 100nF\n.end\n"
    },
    {
        "filename": "1675.cir",
        "prompt": "Create a circuit with eight 4-to-1 multiplexers (74HC4051) controlled by eight input signals (/A1 to /A8) and selecting between two inputs: a common /ADC signal and a series of resistors connected to /VCCA. Each multiplexer output is connected to a corresponding shift register (SHIFTER1 to SHIFTER8) powered by +1.2V. A comparator (LM339) is present, with inputs connected to /DAC2, /COMP1, /COMP2, and /DAC3, and outputs /COMP1 and /COMP2. A 0.1uF decoupling capacitor is connected between +5V and GND. Two connectors (J1 and J2) provide access to the input signals and GND. Resistors (R1-R16) connect the multiplexer outputs to GND, and resistors (R5-R8, R13-R16) connect to /VCCA. Resistors R17 and R18 form a voltage divider for /gf_adc connected to /ADC.",
        "content": ".title KiCad schematic\nU17 NC_01 NC_02 +5V /DAC2 /COMP1 /COMP1 /COMP2 /DAC3 /COMP1 NC_03 /COMP2 GND NC_04 NC_05 LM339\nC1 +5V GND 0.1uF\nJ1 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /VCCA GND Conn_02x05_Odd_Even\nJ2 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 GND Conn_02x05_Odd_Even\nU1 /DAC2 /COMP1 /A1 /COMP2 /DAC3 NC_15 GND GND NC_16 NC_17 NC_18 /ADC Net-_R1-Pad1_ Net-_R5-Pad1_ Net-_U1-Pad15_ +5V 74HC4051\nR1 Net-_R1-Pad1_ GND R\nR5 Net-_R5-Pad1_ /VCCA R\nU5 +1V2 GND NC_19 Net-_U1-Pad15_ NC_20 /VCCA SHIFTER1\nR17 /gf_adc /ADC 5k\nR18 GND /gf_adc 10k\nU2 /DAC2 /COMP1 /A2 /COMP2 /DAC3 NC_21 GND GND NC_22 NC_23 NC_24 /ADC Net-_R2-Pad1_ Net-_R6-Pad1_ Net-_U2-Pad15_ +5V 74HC4051\nR2 Net-_R2-Pad1_ GND R\nR6 Net-_R6-Pad1_ /VCCA R\nU6 +1V2 GND NC_25 Net-_U2-Pad15_ NC_26 /VCCA SHIFTER2\nU3 /DAC2 /COMP1 /A3 /COMP2 /DAC3 NC_27 GND GND NC_28 NC_29 NC_30 /ADC Net-_R3-Pad1_ Net-_R7-Pad1_ Net-_U3-Pad15_ +5V 74HC4051\nR3 Net-_R3-Pad1_ GND R\nR7 Net-_R7-Pad1_ /VCCA R\nU7 +1V2 GND NC_31 Net-_U3-Pad15_ NC_32 /VCCA SHIFTER3\nU4 /DAC2 /COMP1 /A4 /COMP2 /DAC3 NC_33 GND GND NC_34 NC_35 NC_36 /ADC Net-_R4-Pad1_ Net-_R8-Pad1_ Net-_U4-Pad15_ +5V 74HC4051\nR4 Net-_R4-Pad1_ GND R\nR8 Net-_R8-Pad1_ /VCCA R\nU8 +1V2 GND NC_37 Net-_U4-Pad15_ NC_38 /VCCA SHIFTER4\nU9 /DAC2 /COMP1 /A5 /COMP2 /DAC3 NC_39 GND GND NC_40 NC_41 NC_42 /ADC Net-_R9-Pad1_ Net-_R13-Pad1_ Net-_U13-Pad4_ +5V 74HC4051\nR9 Net-_R9-Pad1_ GND R\nR13 Net-_R13-Pad1_ /VCCA R\nU13 +1V2 GND NC_43 Net-_U13-Pad4_ NC_44 /VCCA SHIFTER5\nU10 /DAC2 /COMP1 /A6 /COMP2 /DAC3 NC_45 GND GND NC_46 NC_47 NC_48 /ADC Net-_R10-Pad1_ Net-_R14-Pad1_ Net-_U10-Pad15_ +5V 74HC4051\nR10 Net-_R10-Pad1_ GND R\nR14 Net-_R14-Pad1_ /VCCA R\nU14 +1V2 GND NC_49 Net-_U10-Pad15_ NC_50 /VCCA SHIFTER6\nU11 /DAC2 /COMP1 /A7 /COMP2 /DAC3 NC_51 GND GND NC_52 NC_53 NC_54 /ADC Net-_R11-Pad1_ Net-_R15-Pad1_ Net-_U11-Pad15_ +5V 74HC4051\nR11 Net-_R11-Pad1_ GND R\nR15 Net-_R15-Pad1_ /VCCA R\nU15 +1V2 GND NC_55 Net-_U11-Pad15_ NC_56 /VCCA SHIFTER7\nU12 /DAC2 /COMP1 /A8 /COMP2 /DAC3 NC_57 GND GND NC_58 NC_59 NC_60 /ADC Net-_R12-Pad1_ Net-_R16-Pad1_ Net-_U12-Pad15_ +5V 74HC4051\nR12 Net-_R12-Pad1_ GND R\nR16 Net-_R16-Pad1_ /VCCA R\nU16 +1V2 GND NC_61 Net-_U12-Pad15_ NC_62 /VCCA SHIFTER8\n.end\n"
    },
    {
        "filename": "928.cir",
        "prompt": "Create a circuit with a pulse waveform input and output, connected via jumpers. The input jumper (J1) is labeled \"/A_WAVEFORM\" and connects to a net named \"NC_01\". The output jumper (J2) is also labeled \"/A_WAVEFORM\" and connects to a net named \"NC_02\". A third jumper (J3) connects nets \"NC_03\" and \"NC_04\" representing the final output. Include a title \"KiCad schematic\" and date \"20191112\" and logo \"OHWLOGO\".",
        "content": ".title KiCad schematic\nN2 20191112\nN1 OHWLOGO\nJ1 /A_WAVEFORM NC_01 Pulse in\nJ2 /A_WAVEFORM NC_02 Pulse out\nJ3 NC_03 NC_04 Output\n.end\n"
    },
    {
        "filename": "1141.cir",
        "prompt": "Generate a simple RLC resonant circuit with an AC voltage source. The circuit should include a 5V AC voltage source (V1) connected to a 1k\u03a9 resistor (R1) in series with a 100mH inductor (L1). A 0.1\u00b5F capacitor (C1) should be connected in parallel with the entire series combination. Perform an AC analysis from 1 Hz to 1 MHz with 10 points per decade. The ground node is labeled 'GND'.",
        "content": ".title KiCad schematic\nV1 ip GND ac 5 0\nR1 ip Net-_L1-Pad1_ 1k\nL1 Net-_L1-Pad1_ GND 100m\nC1 ip GND 0.1u\n.ac dec 10 1 1meg\n.end\n"
    },
    {
        "filename": "349.cir",
        "prompt": "Create a 10-pin header connector. Pins 1 & 2 are not connected. Pins 3, 6, and 7 are shorted together and labeled \"Net-_J1-Pad3_\". Pins 4, 5, and 8 are not connected. Pin 9 is labeled \"NC_03\". Pin 10 is labeled \"Conn_ARM_JTAG_SWD_10\".",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 Net-_J1-Pad3_ NC_03 Net-_J1-Pad3_ NC_04 NC_05 NC_06 Net-_J1-Pad3_ NC_07 Conn_ARM_JTAG_SWD_10\n.end\n"
    },
    {
        "filename": "575.cir",
        "prompt": "Create a SPICE netlist representing a connection to an Arduino Nano microcontroller with 30 unconnected pins. The netlist should define a single subcircuit named \"ARDUINO_NANO\" with 30 named nodes (NC_01 through NC_30) representing the digital and analog pins, and a single netlist entry SH1 connecting all these nodes to the Arduino Nano. All pins are left unconnected.",
        "content": ".title KiCad schematic\nSH1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 ARDUINO_NANO\n.end\n"
    },
    {
        "filename": "1691.cir",
        "prompt": "Create a circuit with two pulsed input signals (A and B) driving a 2-input NAND gate. Signal A has a period of 200ms, a pulse width of 100ms, and a voltage of 3.3V. Signal B has a period of 100ms, a pulse width of 50ms, and a voltage of 3.3V. The NAND gate's output (Out) is connected to ground through a 10 megohm resistor. Include a 3.3V DC voltage source (VDD) for the NAND gate's power supply. Simulate the circuit for 400ms with a 1 microsecond timestep and plot the voltages of inputs A and B (offset by 5V and 10V respectively) and the output (Out). Use a standard NAND gate model from a spice library.",
        "content": ".title KiCad schematic\n.include \"../libs/spice_models.lib\"\nV1 A 0 dc 0 pulse(0 3.3 0 0 0 100m 200m)\nV2 VDD 0 3.3\nV3 B 0 dc 0 pulse(0 3.3 0 0 0 50m 100m)\nX1 A B Out VDD NAND\nR1 0 Out 10meg\n.tran 1m 400m\n.control\nrun\nplot v(a)+5 v(b)+10 v(out)\n.endc\n.end\n"
    },
    {
        "filename": "273.cir",
        "prompt": "Create a schematic for a shift register circuit utilizing a 74HC595 shift register (U1) and eight N-channel MOSFETs (Q1-Q8) to drive eight LEDs (D3-D20) corresponding to the output bits O0-O7. Include a 74AHC1G125 buffer (U2) for the clock signal. Implement current limiting resistors (R5-R100) for each LED. Incorporate pull-up resistors (R2, R1) for the OE and RST pins of the shift register. Add bypass capacitors (C1, C2, C3, C4, C5, C6, C7) for power supply decoupling. Include connectors (J3-J14) for power and signal input/output. Utilize PC817 optocouplers (U3-U10) to isolate the control signals. Include appropriate resistors (R36-R50, R58-R62, R65-R82, R85-R99) for the optocouplers and MOSFETs. Use 1N4148 diodes (D6-D10) for protection. Include 1N4007 diodes (D11-D17) for reverse voltage protection. Use BC857 transistors (Q7-Q9) for driving the MOSFETs. Use Q_NMOS_GDS for the MOSFET model.",
        "content": ".title KiCad schematic\nU1 I6 I5 I4 I3 I2 I1 I0 GND DOUT RST CLK LATCH OE DIN I7 VCC 74HC595\nR3 GND OE 10K\nC1 VDD GNDPWR 100n\nC2 VDD GNDPWR 10u\nC3 VCC GND 100n\nJ14 VDD O7 OC7\nD10 O7 GNDPWR 1N4148\nR90 Net-_Q9-Pad1_ T7 47R\nD18 VDD O7 1N4007\nR40 Net-_R39-Pad2_ I7 NC\nR41 I7 Net-_R41-Pad2_ 1K\nR39 VCC Net-_R39-Pad2_ 47R\nR42 Net-_R41-Pad2_ GND NC\nR98 Net-_Q9-Pad1_ GNDPWR 10K\nD2 Net-_D2-Pad1_ VCC LED\nR6 Net-_D2-Pad1_ GND 1K\nC4 VCC GND 100n\nD1 Net-_D1-Pad1_ VDD LED\nR5 Net-_D1-Pad1_ GNDPWR 10K\nJ3 GND VCC VCC_I\nJ4 VCC GND VCC_O\nU2 Net-_R9-Pad1_ CLK GND CLKO VCC 74AHC1G125\nR9 Net-_R9-Pad1_ GND 47R\nR10 CLK CLKO NC\nR4 Net-_J1-Pad6_ RST 47R\nR2 VCC RST 10K\nR1 OE Net-_J1-Pad3_ 47R\nR81 Net-_R50-Pad2_ Net-_Q8-Pad1_ 1K\nR82 GNDPWR Net-_R58-Pad1_ 1K\nR58 Net-_R58-Pad1_ T7 NC\nJ5 GNDPWR VDD VDD_I\nJ6 VDD GNDPWR VDD_O\nR50 VDD Net-_R50-Pad2_ NC\nU10 Net-_R39-Pad2_ Net-_R41-Pad2_ Net-_R58-Pad1_ Net-_R50-Pad2_ PC817\nJ13 VDD O6 OC6\nD9 O6 GNDPWR 1N4148\nR89 Net-_Q16-Pad1_ T6 47R\nD17 VDD O6 1N4007\nR36 Net-_R35-Pad2_ I6 NC\nR37 I6 Net-_R37-Pad2_ 1K\nR35 VCC Net-_R35-Pad2_ 47R\nR38 Net-_R37-Pad2_ GND NC\nR97 Net-_Q16-Pad1_ GNDPWR 10K\nR78 Net-_R49-Pad2_ Net-_Q7-Pad1_ 1K\nR79 GNDPWR Net-_R57-Pad1_ 1K\nR57 Net-_R57-Pad1_ T6 NC\nR49 VDD Net-_R49-Pad2_ NC\nU9 Net-_R35-Pad2_ Net-_R37-Pad2_ Net-_R57-Pad1_ Net-_R49-Pad2_ PC817\nJ12 VDD O5 OC5\nD8 O5 GNDPWR 1N4148\nR88 Net-_Q15-Pad1_ T5 47R\nD16 VDD O5 1N4007\nR32 Net-_R31-Pad2_ I5 NC\nR33 I5 Net-_R33-Pad2_ 1K\nR31 VCC Net-_R31-Pad2_ 47R\nR34 Net-_R33-Pad2_ GND NC\nR96 Net-_Q15-Pad1_ GNDPWR 10K\nR75 Net-_R48-Pad2_ Net-_Q6-Pad1_ 1K\nR76 GNDPWR Net-_R56-Pad1_ 1K\nR56 Net-_R56-Pad1_ T5 NC\nR48 VDD Net-_R48-Pad2_ NC\nU8 Net-_R31-Pad2_ Net-_R33-Pad2_ Net-_R56-Pad1_ Net-_R48-Pad2_ PC817\nJ11 VDD O4 OC4\nD7 O4 GNDPWR 1N4148\nR87 Net-_Q14-Pad1_ T4 47R\nD15 VDD O4 1N4007\nR28 Net-_R27-Pad2_ I4 NC\nR29 I4 Net-_R29-Pad2_ 1K\nR27 VCC Net-_R27-Pad2_ 47R\nR30 Net-_R29-Pad2_ GND NC\nR95 Net-_Q14-Pad1_ GNDPWR 10K\nR72 Net-_R47-Pad2_ Net-_Q5-Pad1_ 1K\nR73 GNDPWR Net-_R55-Pad1_ 1K\nR55 Net-_R55-Pad1_ T4 NC\nR47 VDD Net-_R47-Pad2_ NC\nU7 Net-_R27-Pad2_ Net-_R29-Pad2_ Net-_R55-Pad1_ Net-_R47-Pad2_ PC817\nJ10 VDD O3 OC3\nD6 O3 GNDPWR 1N4148\nR86 Net-_Q13-Pad1_ T3 47R\nD14 VDD O3 1N4007\nR24 Net-_R23-Pad2_ I3 NC\nR25 I3 Net-_R25-Pad2_ 1K\nR23 VCC Net-_R23-Pad2_ 47R\nR26 Net-_R25-Pad2_ GND NC\nR94 Net-_Q13-Pad1_ GNDPWR 10K\nR69 Net-_R46-Pad2_ Net-_Q4-Pad1_ 1K\nR70 GNDPWR Net-_R54-Pad1_ 1K\nR54 Net-_R54-Pad1_ T3 NC\nR46 VDD Net-_R46-Pad2_ NC\nU6 Net-_R23-Pad2_ Net-_R25-Pad2_ Net-_R54-Pad1_ Net-_R46-Pad2_ PC817\nJ9 VDD O2 OC2\nD5 O2 GNDPWR 1N4148\nR85 Net-_Q12-Pad1_ T2 47R\nD13 VDD O2 1N4007\nR20 Net-_R19-Pad2_ I2 NC\nR21 I2 Net-_R21-Pad2_ 1K\nR19 VCC Net-_R19-Pad2_ 47R\nR22 Net-_R21-Pad2_ GND NC\nR93 Net-_Q12-Pad1_ GNDPWR 10K\nR66 Net-_R45-Pad2_ Net-_Q3-Pad1_ 1K\nR67 GNDPWR Net-_R53-Pad1_ 1K\nR53 Net-_R53-Pad1_ T2 NC\nR45 VDD Net-_R45-Pad2_ NC\nU5 Net-_R19-Pad2_ Net-_R21-Pad2_ Net-_R53-Pad1_ Net-_R45-Pad2_ PC817\nJ8 VDD O1 OC1\nD4 O1 GNDPWR 1N4148\nR84 Net-_Q11-Pad1_ T1 47R\nD12 VDD O1 1N4007\nR16 Net-_R15-Pad2_ I1 NC\nR17 I1 Net-_R17-Pad2_ 1K\nR15 VCC Net-_R15-Pad2_ 47R\nR18 Net-_R17-Pad2_ GND NC\nR92 Net-_Q11-Pad1_ GNDPWR 10K\nR63 Net-_R44-Pad2_ Net-_Q2-Pad1_ 1K\nR64 GNDPWR Net-_R52-Pad1_ 1K\nR52 Net-_R52-Pad1_ T1 NC\nR44 VDD Net-_R44-Pad2_ NC\nU4 Net-_R15-Pad2_ Net-_R17-Pad2_ Net-_R52-Pad1_ Net-_R44-Pad2_ PC817\nJ7 VDD O0 OC0\nD3 O0 GNDPWR 1N4148\nR83 Net-_Q10-Pad1_ T0 47R\nD11 VDD O0 1N4007\nR12 Net-_R11-Pad2_ I0 NC\nR13 I0 Net-_R13-Pad2_ 1K\nR11 VCC Net-_R11-Pad2_ 47R\nR14 Net-_R13-Pad2_ GND NC\nR91 Net-_Q10-Pad1_ GNDPWR 10K\nR60 Net-_R43-Pad2_ Net-_Q1-Pad1_ 1K\nR61 GNDPWR Net-_R51-Pad1_ 1K\nR51 Net-_R51-Pad1_ T0 NC\nR43 VDD Net-_R43-Pad2_ NC\nU3 Net-_R11-Pad2_ Net-_R13-Pad2_ Net-_R51-Pad1_ Net-_R43-Pad2_ PC817\nQ8 Net-_Q8-Pad1_ T7 VDD BC857\nQ7 Net-_Q7-Pad1_ T6 VDD BC857\nQ6 Net-_Q6-Pad1_ T5 VDD BC857\nQ5 Net-_Q5-Pad1_ T4 VDD BC857\nQ4 Net-_Q4-Pad1_ T3 VDD BC857\nQ3 Net-_Q3-Pad1_ T2 VDD BC857\nQ2 Net-_Q2-Pad1_ T1 VDD BC857\nQ1 Net-_Q1-Pad1_ T0 VDD BC857\nR59 Net-_R43-Pad2_ GNDPWR 10K\nR62 Net-_R44-Pad2_ GNDPWR 10K\nR65 Net-_R45-Pad2_ GNDPWR 10K\nR68 Net-_R46-Pad2_ GNDPWR 10K\nR71 Net-_R47-Pad2_ GNDPWR 10K\nR74 Net-_R48-Pad2_ GNDPWR 10K\nR77 Net-_R49-Pad2_ GNDPWR 10K\nR80 Net-_R50-Pad2_ GNDPWR 10K\nD19 O7 Net-_D19-Pad2_ LED\nR99 Net-_D19-Pad2_ VDD 10K\nD26 O6 Net-_D26-Pad2_ LED\nR106 Net-_D26-Pad2_ VDD 10K\nD25 O5 Net-_D25-Pad2_ LED\nR105 Net-_D25-Pad2_ VDD 10K\nD24 O4 Net-_D24-Pad2_ LED\nR104 Net-_D24-Pad2_ VDD 10K\nD23 O3 Net-_D23-Pad2_ LED\nR103 Net-_D23-Pad2_ VDD 10K\nD22 O2 Net-_D22-Pad2_ LED\nR102 Net-_D22-Pad2_ VDD 10K\nD21 O1 Net-_D21-Pad2_ LED\nR101 Net-_D21-Pad2_ VDD 10K\nD20 O0 Net-_D20-Pad2_ LED\nR100 Net-_D20-Pad2_ VDD 10K\nQ10 Net-_Q10-Pad1_ O0 GNDPWR Q_NMOS_GDS\nQ11 Net-_Q11-Pad1_ O1 GNDPWR Q_NMOS_GDS\nQ12 Net-_Q12-Pad1_ O2 GNDPWR Q_NMOS_GDS\nQ13 Net-_Q13-Pad1_ O3 GNDPWR Q_NMOS_GDS\nQ14 Net-_Q14-Pad1_ O4 GNDPWR Q_NMOS_GDS\nQ15 Net-_Q15-Pad1_ O5 GNDPWR Q_NMOS_GDS\nQ16 Net-_Q16-Pad1_ O6 GNDPWR Q_NMOS_GDS\nQ9 Net-_Q9-Pad1_ O7 GNDPWR Q_NMOS_GDS\nJ1 VCC DIN Net-_J1-Pad3_ LATCH GND Net-_J1-Pad6_ GND CLK GND DIN\nR8 Net-_J2-Pad6_ RST 47R\nR7 OE Net-_J2-Pad3_ 47R\nJ2 VCC DOUT Net-_J2-Pad3_ LATCH GND Net-_J2-Pad6_ GND CLKO GND DOUT\nC5 VDD GNDPWR 10u\nC6 VCC GND 100n\nC7 VCC GND 100n\n.end\n"
    },
    {
        "filename": "1397.cir",
        "prompt": "Design a microcontroller-based wireless communication system featuring an ATmega328PB microcontroller and an NRF24L01+ transceiver. The system should include a crystal oscillator (8MHz), power supply filtering (multiple capacitors), a reset circuit, and multiple connection headers for programming (ICSP), serial communication, and external connections. Include an LED indicator with current limiting resistor. The system should operate on 3.3V and 1.5V rails, generated from a main 3.3V supply. Include a header for a 6-pin female connector and multiple 6-pin male connectors for interfacing with external devices. A 2-pin connector should also be included for a power supply.",
        "content": ".title KiCad schematic\nC3 GND Net-_C3-Pad2_ 22pF\nR5 +3V3 Reset 5.1k\nR6 Net-_C5-Pad1_ Net-_C6-Pad1_ 1M\nC5 Net-_C5-Pad1_ GND 22pF\nC6 Net-_C6-Pad1_ GND 22pF\nY1 Net-_C5-Pad1_ Net-_C6-Pad1_ 8MHz\nU1 Net-_L1-Pad2_ GND +1V5 Net-_R1-Pad2_ +3V3 +1V5 MCP1640BCH\nC1 +1V5 GND 4.7uF\nC2 GND +3V3 10uF\nR1 +3V3 Net-_R1-Pad2_ 976k\nR2 Net-_R1-Pad2_ GND 576k\nL1 +1V5 Net-_L1-Pad2_ 4.7uH\nU3 GND +3V3 Net-_U2-Pad10_ Net-_U2-Pad11_ SCK MOSI MISO Net-_J3-Pad4_ NRF24L01_Breakout\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Conn_01x06_Female\nJ3 Reset Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Conn_01x06_Female\nR4 Net-_LED_I1-Pad2_ Net-_R4-Pad2_ 200\nLED_I1 GND Net-_LED_I1-Pad2_ 2V 20mA\nV1 Net-_J11-Pad2_ GND AA\nR7 Net-_J1-Pad4_ +1V5 10k\nJ4 GND Reset MOSI SCK +3V3 MISO Conn_02x03_Male_ICSP\nJ5 NC_01 +1V5 Net-_J11-Pad2_ Conn_01x03\nJ7 Net-_J7-Pad1_ MOSI MISO SCK +3V3 GND Conn_01x06\nJ8 Net-_J8-Pad1_ MOSI MISO SCK +3V3 GND Conn_01x06\nJ6 Net-_J6-Pad1_ MOSI MISO SCK +3V3 GND Conn_01x06\nJ2 GND Net-_J11-Pad2_ Conn_01x02\nJ9 Reset Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Conn_01x06_Female\nJ10 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Conn_01x06_Female\nU2 Net-_J3-Pad5_ Net-_J3-Pad6_ Net-_J12-Pad4_ +3V3 GND Net-_J12-Pad3_ Net-_C5-Pad1_ Net-_C6-Pad1_ Net-_R4-Pad2_ Net-_U2-Pad10_ Net-_U2-Pad11_ Net-_J6-Pad1_ Net-_J7-Pad1_ Net-_J8-Pad1_ MOSI MISO SCK +3V3 Net-_J12-Pad2_ Net-_C3-Pad2_ GND Net-_J12-Pad1_ Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Reset Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ ATmega328PB-AU\nJ11 GND Net-_J11-Pad2_ Conn_01x02\nJ12 Net-_J12-Pad1_ Net-_J12-Pad2_ Net-_J12-Pad3_ Net-_J12-Pad4_ Conn_01x04\nC4 +3V3 GND 10uF\n.end\n"
    },
    {
        "filename": "1386.cir",
        "prompt": "Create a circuit with two capacitors (C184, C185) connected to a junction. This junction is then connected to both the input and output connectors (J60, J62) via a shared node. An additional connector (J61) is also connected to this shared node, representing a coaxial connection point. Capacitors C186 and C187 are connected to the same nodes as C184 and C185 respectively, effectively in parallel. The circuit should have input, output, and coaxial connectors.",
        "content": ".title KiCad schematic\nC184 NC_01 Net-_C184-Pad2_ C\nC186 NC_02 Net-_C184-Pad2_ C\nC185 Net-_C185-Pad1_ NC_03 C\nC187 Net-_C185-Pad1_ NC_04 C\nJ60 Net-_C184-Pad2_ NC_05 Net-_J60-Pad3_ Net-_J60-Pad3_ NC_06 Net-_C185-Pad1_ InConnector\nJ62 NC_07 NC_08 Net-_J60-Pad3_ Net-_J60-Pad3_ NC_09 NC_10 OutConnector\nJ61 Net-_J60-Pad3_ NC_11 Conn_Coaxial\n.end\n"
    },
    {
        "filename": "406.cir",
        "prompt": "Generate a buck converter circuit using an LM2576HVT-ADJ adjustable voltage regulator. The input voltage is labeled `/Vin` and the output voltage is labeled `/Vout`. Include a 100uF input capacitor (C1) connected between `/Vin` and ground. Include a 100uH inductor (L1) connected between the output of the regulator and `/Vout`. Include a 1000uF output capacitor (C2) connected between `/Vout` and ground. Implement voltage feedback using a 1k resistor (R2) connected from the feedback pin to ground and a resistor (R1) connected from `/Vout` to the feedback pin. Include a Schottky diode (B360 - D1) connected between the output of the regulator and ground.",
        "content": ".title KiCad schematic\nU1 /Vin Net-_D1-Pad1_ GND Net-_R1-Pad2_ GND LM2576HVT-ADJ\nC1 /Vin GND 100uF\nL1 Net-_D1-Pad1_ /Vout 100uH\nC2 /Vout GND 1000uF\nR1 /Vout Net-_R1-Pad2_ R\nR2 Net-_R1-Pad2_ GND 1k\nD1 Net-_D1-Pad1_ GND B360\n.end\n"
    },
    {
        "filename": "225.cir",
        "prompt": "Create a schematic for a 64K x 8 Static RAM (CY62157) interfaced with a 16-bit connector (J1) for data and control signals, and an 18-bit connector (J2) for address lines. Include a 0.1uF decoupling capacitor (C1) connected between +3V3 and GND. The RAM chip (U1) should have all address lines (A0-A19) and data lines (D0-D7) connected, along with control signals (/~OE, /~WE). Ensure proper power (+3V3) and ground (GND) connections for both the RAM and connectors. Some pins on the RAM are designated as 'NC' (No Connect).",
        "content": ".title KiCad schematic\nU1 /A15 /A14 /A13 /A12 /A11 /A10 /A9 /A8 NC_01 NC_02 /~WE +3V3 NC_03 +3V3 GND /A18 /A17 /A7 /A6 /A5 /A4 /A3 /A2 /A1 /A0 GND GND /~OE /D0 NC_04 /D1 NC_05 /D2 NC_06 /D3 NC_07 +3V3 /D4 NC_08 /D5 NC_09 /D6 NC_10 /D7 /A19 GND GND /A16 CY62157\nC1 GND +3V3 0.1uF\nJ1 +3V3 GND /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /~OE /~WE /A19 /A18 /A17 /A16 Conn_01x16_Male\nJ2 GND NC_11 /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /A10 /A11 /A12 /A13 /A14 /A15 Conn_01x18_Male\n.end\n"
    },
    {
        "filename": "1050.cir",
        "prompt": "Create a circuit with an 8-bit input bus, an enable signal (/W), and an 8-bit output bus. The circuit consists of eight identical stages, one for each bit. Each stage includes an input MOSFET controlled by the corresponding input bit and an enable signal, a feedback network implemented with MOSFETs, and an output MOSFET to drive the corresponding output bit. Each stage also includes pull-up resistors for the input and feedback networks. Include LEDs connected to each output bit to visually indicate the output state, all sharing a common cathode. Include a power connector and a jumper to select between a direct connection to VCC or a disconnected state for the LED cathode connection. Also include an inverter for the /W signal.",
        "content": ".title KiCad schematic\nQ1 GND /I0 Net-_Q1-Pad3_ 2N7000\nQ2 GND Net-_Q1-Pad3_ Net-_Q2-Pad3_ 2N7000\nQ3 GND /notW Net-_Q2-Pad3_ 2N7000\nQ6 GND /I0 Net-_Q6-Pad3_ 2N7000\nQ7 GND /notW Net-_Q6-Pad3_ 2N7000\nQ8 GND Net-_Q6-Pad3_ /FB0 2N7000\nQ9 GND Net-_Q4-Pad3_ /FB0 2N7000\nQ4 GND Net-_Q2-Pad3_ Net-_Q4-Pad3_ 2N7000\nQ5 GND /FB0 Net-_Q4-Pad3_ 2N7000\nR2 VCC Net-_Q1-Pad3_ R\nR3 VCC Net-_Q2-Pad3_ R\nR4 VCC Net-_Q4-Pad3_ R\nR5 VCC Net-_Q6-Pad3_ R\nR6 VCC /FB0 R\nJ2 /I0 /I1 /I2 /I3 /I4 /I5 /I6 /I7 J8-8_bit_bus_connector\nJ1 /W J1-1_bit_bus\nQ89 GND /W /notW 2N7000\nR65 VCC /notW R\nJ3 /O0 /O1 /O2 /O3 /O4 /O5 /O6 /O7 J8-8_bit_bus_connector\nQ12 GND /I1 Net-_Q12-Pad3_ 2N7000\nQ13 GND Net-_Q12-Pad3_ Net-_Q13-Pad3_ 2N7000\nQ14 GND /notW Net-_Q13-Pad3_ 2N7000\nQ17 GND /I1 Net-_Q17-Pad3_ 2N7000\nQ18 GND /notW Net-_Q17-Pad3_ 2N7000\nQ19 GND Net-_Q17-Pad3_ /FB1 2N7000\nQ20 GND Net-_Q15-Pad3_ /FB1 2N7000\nQ15 GND Net-_Q13-Pad3_ Net-_Q15-Pad3_ 2N7000\nQ16 GND /FB1 Net-_Q15-Pad3_ 2N7000\nR10 VCC Net-_Q12-Pad3_ R\nR11 VCC Net-_Q13-Pad3_ R\nR12 VCC Net-_Q15-Pad3_ R\nR13 VCC Net-_Q17-Pad3_ R\nR14 VCC /FB1 R\nQ23 GND /I2 Net-_Q23-Pad3_ 2N7000\nQ24 GND Net-_Q23-Pad3_ Net-_Q24-Pad3_ 2N7000\nQ25 GND /notW Net-_Q24-Pad3_ 2N7000\nQ28 GND /I2 Net-_Q28-Pad3_ 2N7000\nQ29 GND /notW Net-_Q28-Pad3_ 2N7000\nQ30 GND Net-_Q28-Pad3_ /FB2 2N7000\nQ31 GND Net-_Q26-Pad3_ /FB2 2N7000\nQ26 GND Net-_Q24-Pad3_ Net-_Q26-Pad3_ 2N7000\nQ27 GND /FB2 Net-_Q26-Pad3_ 2N7000\nR18 VCC Net-_Q23-Pad3_ R\nR19 VCC Net-_Q24-Pad3_ R\nR20 VCC Net-_Q26-Pad3_ R\nR21 VCC Net-_Q28-Pad3_ R\nR22 VCC /FB2 R\nQ34 GND /I3 Net-_Q34-Pad3_ 2N7000\nQ35 GND Net-_Q34-Pad3_ Net-_Q35-Pad3_ 2N7000\nQ36 GND /notW Net-_Q35-Pad3_ 2N7000\nQ39 GND /I3 Net-_Q39-Pad3_ 2N7000\nQ40 GND /notW Net-_Q39-Pad3_ 2N7000\nQ41 GND Net-_Q39-Pad3_ /FB3 2N7000\nQ42 GND Net-_Q37-Pad3_ /FB3 2N7000\nQ37 GND Net-_Q35-Pad3_ Net-_Q37-Pad3_ 2N7000\nQ38 GND /FB3 Net-_Q37-Pad3_ 2N7000\nR26 VCC Net-_Q34-Pad3_ R\nR27 VCC Net-_Q35-Pad3_ R\nR28 VCC Net-_Q37-Pad3_ R\nR29 VCC Net-_Q39-Pad3_ R\nR30 VCC /FB3 R\nQ45 GND /I4 Net-_Q45-Pad3_ 2N7000\nQ46 GND Net-_Q45-Pad3_ Net-_Q46-Pad3_ 2N7000\nQ47 GND /notW Net-_Q46-Pad3_ 2N7000\nQ50 GND /I4 Net-_Q50-Pad3_ 2N7000\nQ51 GND /notW Net-_Q50-Pad3_ 2N7000\nQ52 GND Net-_Q50-Pad3_ /FB4 2N7000\nQ53 GND Net-_Q48-Pad3_ /FB4 2N7000\nQ48 GND Net-_Q46-Pad3_ Net-_Q48-Pad3_ 2N7000\nQ49 GND /FB4 Net-_Q48-Pad3_ 2N7000\nR34 VCC Net-_Q45-Pad3_ R\nR35 VCC Net-_Q46-Pad3_ R\nR36 VCC Net-_Q48-Pad3_ R\nR37 VCC Net-_Q50-Pad3_ R\nR38 VCC /FB4 R\nQ56 GND /I5 Net-_Q56-Pad3_ 2N7000\nQ57 GND Net-_Q56-Pad3_ Net-_Q57-Pad3_ 2N7000\nQ58 GND /notW Net-_Q57-Pad3_ 2N7000\nQ61 GND /I5 Net-_Q61-Pad3_ 2N7000\nQ62 GND /notW Net-_Q61-Pad3_ 2N7000\nQ63 GND Net-_Q61-Pad3_ /FB5 2N7000\nQ64 GND Net-_Q59-Pad3_ /FB5 2N7000\nQ59 GND Net-_Q57-Pad3_ Net-_Q59-Pad3_ 2N7000\nQ60 GND /FB5 Net-_Q59-Pad3_ 2N7000\nR42 VCC Net-_Q56-Pad3_ R\nR43 VCC Net-_Q57-Pad3_ R\nR44 VCC Net-_Q59-Pad3_ R\nR45 VCC Net-_Q61-Pad3_ R\nR46 VCC /FB5 R\nQ67 GND /I6 Net-_Q67-Pad3_ 2N7000\nQ68 GND Net-_Q67-Pad3_ Net-_Q68-Pad3_ 2N7000\nQ69 GND /notW Net-_Q68-Pad3_ 2N7000\nQ72 GND /I6 Net-_Q72-Pad3_ 2N7000\nQ73 GND /notW Net-_Q72-Pad3_ 2N7000\nQ74 GND Net-_Q72-Pad3_ /FB6 2N7000\nQ75 GND Net-_Q70-Pad3_ /FB6 2N7000\nQ70 GND Net-_Q68-Pad3_ Net-_Q70-Pad3_ 2N7000\nQ71 GND /FB6 Net-_Q70-Pad3_ 2N7000\nR50 VCC Net-_Q67-Pad3_ R\nR51 VCC Net-_Q68-Pad3_ R\nR52 VCC Net-_Q70-Pad3_ R\nR53 VCC Net-_Q72-Pad3_ R\nR54 VCC /FB6 R\nQ78 GND /I7 Net-_Q78-Pad3_ 2N7000\nQ79 GND Net-_Q78-Pad3_ Net-_Q79-Pad3_ 2N7000\nQ80 GND /notW Net-_Q79-Pad3_ 2N7000\nQ83 GND /I7 Net-_Q83-Pad3_ 2N7000\nQ84 GND /notW Net-_Q83-Pad3_ 2N7000\nQ85 GND Net-_Q83-Pad3_ /FB7 2N7000\nQ86 GND Net-_Q81-Pad3_ /FB7 2N7000\nQ81 GND Net-_Q79-Pad3_ Net-_Q81-Pad3_ 2N7000\nQ82 GND /FB7 Net-_Q81-Pad3_ 2N7000\nR58 VCC Net-_Q78-Pad3_ R\nR59 VCC Net-_Q79-Pad3_ R\nR60 VCC Net-_Q81-Pad3_ R\nR61 VCC Net-_Q83-Pad3_ R\nR62 VCC /FB7 R\nR1 GND /I0 R\nR9 GND /I1 R\nR17 GND /I2 R\nR25 GND /I3 R\nR33 GND /I4 R\nR41 GND /I5 R\nR49 GND /I6 R\nR57 GND /I7 R\nQ10 GND /FB0 Net-_Q10-Pad3_ 2N7000\nQ11 GND Net-_Q10-Pad3_ /O0 2N7000\nR7 VCC Net-_Q10-Pad3_ R\nR8 VCC /O0 R\nQ21 GND /FB1 Net-_Q21-Pad3_ 2N7000\nQ22 GND Net-_Q21-Pad3_ /O1 2N7000\nR15 VCC Net-_Q21-Pad3_ R\nR16 VCC /O1 R\nQ32 GND /FB2 Net-_Q32-Pad3_ 2N7000\nQ33 GND Net-_Q32-Pad3_ /O2 2N7000\nR23 VCC Net-_Q32-Pad3_ R\nR24 VCC /O2 R\nQ43 GND /FB3 Net-_Q43-Pad3_ 2N7000\nQ44 GND Net-_Q43-Pad3_ /O3 2N7000\nR31 VCC Net-_Q43-Pad3_ R\nR32 VCC /O3 R\nQ54 GND /FB4 Net-_Q54-Pad3_ 2N7000\nQ55 GND Net-_Q54-Pad3_ /O4 2N7000\nR39 VCC Net-_Q54-Pad3_ R\nR40 VCC /O4 R\nQ65 GND /FB5 Net-_Q65-Pad3_ 2N7000\nQ66 GND Net-_Q65-Pad3_ /O5 2N7000\nR47 VCC Net-_Q65-Pad3_ R\nR48 VCC /O5 R\nQ76 GND /FB6 Net-_Q76-Pad3_ 2N7000\nQ77 GND Net-_Q76-Pad3_ /O6 2N7000\nR55 VCC Net-_Q76-Pad3_ R\nR56 VCC /O6 R\nQ87 GND /FB7 Net-_Q87-Pad3_ 2N7000\nQ88 GND Net-_Q87-Pad3_ /O7 2N7000\nR63 VCC Net-_Q87-Pad3_ R\nR64 VCC /O7 R\nQ91 GND /I0 Net-_Q91-Pad3_ 2N7000\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR66 Net-_Q91-Pad3_ Net-_D1-Pad1_ R\nQ92 GND /I1 Net-_Q92-Pad3_ 2N7000\nD2 Net-_D2-Pad1_ Net-_D1-Pad2_ LED\nR67 Net-_Q92-Pad3_ Net-_D2-Pad1_ R\nQ93 GND /I2 Net-_Q93-Pad3_ 2N7000\nD3 Net-_D3-Pad1_ Net-_D1-Pad2_ LED\nR68 Net-_Q93-Pad3_ Net-_D3-Pad1_ R\nQ94 GND /I3 Net-_Q94-Pad3_ 2N7000\nD4 Net-_D4-Pad1_ Net-_D1-Pad2_ LED\nR69 Net-_Q94-Pad3_ Net-_D4-Pad1_ R\nQ95 GND /I4 Net-_Q95-Pad3_ 2N7000\nD5 Net-_D5-Pad1_ Net-_D1-Pad2_ LED\nR70 Net-_Q95-Pad3_ Net-_D5-Pad1_ R\nQ96 GND /I5 Net-_Q96-Pad3_ 2N7000\nD6 Net-_D6-Pad1_ Net-_D1-Pad2_ LED\nR71 Net-_Q96-Pad3_ Net-_D6-Pad1_ R\nQ97 GND /I6 Net-_Q97-Pad3_ 2N7000\nD7 Net-_D7-Pad1_ Net-_D1-Pad2_ LED\nR72 Net-_Q97-Pad3_ Net-_D7-Pad1_ R\nQ98 GND /I7 Net-_Q98-Pad3_ 2N7000\nD8 Net-_D8-Pad1_ Net-_D1-Pad2_ LED\nR73 Net-_Q98-Pad3_ Net-_D8-Pad1_ R\nQ99 GND /O0 Net-_Q99-Pad3_ 2N7000\nD9 Net-_D9-Pad1_ Net-_D1-Pad2_ LED\nR74 Net-_Q99-Pad3_ Net-_D9-Pad1_ R\nQ100 GND /O1 Net-_Q100-Pad3_ 2N7000\nD10 Net-_D10-Pad1_ Net-_D1-Pad2_ LED\nR75 Net-_Q100-Pad3_ Net-_D10-Pad1_ R\nQ101 GND /O2 Net-_Q101-Pad3_ 2N7000\nD11 Net-_D11-Pad1_ Net-_D1-Pad2_ LED\nR76 Net-_Q101-Pad3_ Net-_D11-Pad1_ R\nQ102 GND /O3 Net-_Q102-Pad3_ 2N7000\nD12 Net-_D12-Pad1_ Net-_D1-Pad2_ LED\nR77 Net-_Q102-Pad3_ Net-_D12-Pad1_ R\nQ103 GND /O4 Net-_Q103-Pad3_ 2N7000\nD13 Net-_D13-Pad1_ Net-_D1-Pad2_ LED\nR78 Net-_Q103-Pad3_ Net-_D13-Pad1_ R\nQ104 GND /O5 Net-_Q104-Pad3_ 2N7000\nD14 Net-_D14-Pad1_ Net-_D1-Pad2_ LED\nR79 Net-_Q104-Pad3_ Net-_D14-Pad1_ R\nQ105 GND /O6 Net-_Q105-Pad3_ 2N7000\nD15 Net-_D15-Pad1_ Net-_D1-Pad2_ LED\nR80 Net-_Q105-Pad3_ Net-_D15-Pad1_ R\nQ106 GND /O7 Net-_Q106-Pad3_ 2N7000\nD16 Net-_D16-Pad1_ Net-_D1-Pad2_ LED\nR81 Net-_Q106-Pad3_ Net-_D16-Pad1_ R\nJ4 GND VCC PWR-2_pole_power_connector\nJP2 VCC Net-_D1-Pad2_ SolderJumper_2_Bridged\nJP1 VCC Net-_D1-Pad2_ Jumper_2_Open\nQ90 GND /W Net-_Q90-Pad3_ 2N7000\nD17 Net-_D17-Pad1_ Net-_D1-Pad2_ LED\nR82 Net-_Q90-Pad3_ Net-_D17-Pad1_ R\n.end\n"
    },
    {
        "filename": "204.cir",
        "prompt": "Design a battery charging circuit using an LTC4060 linear lithium-ion/polymer battery charger IC. The circuit includes a charging status LED (D1) connected to the charge output (~CHRG) through a current-limiting resistor (R2). A programming resistor (R3) sets the charge current. A timer capacitor (C1) is connected to the timer pin. A battery connector (P1) provides the battery connection (BAT). A sense resistor (R2) is used for current sensing. A MOSFET (U2) is used for drive functionality. A voltage regulator (U4) provides a stable voltage source (Vin). The LTC4060 (U1) is connected to Vin, GND, PROG, TIMER, and the battery connection.",
        "content": ".title KiCad schematic\nU1 DRIVE BAT SENSE TIMER Vin GND PROG Vin Vin GND NC_01 GND NC_02 Vin ~CHRG GND GND LTC4060\nU2 DRIVE SENSE BAT MJD210\nR2 Vin Net-_D1-Pad2_ 330\nD1 ~CHRG Net-_D1-Pad2_ LED\nR3 PROG GND 698\nC1 TIMER GND 1.5n\nU4 Vin NC_03 NC_04 NC_05 GND 609-4613-6-ND\nP1 GND BAT CONN_01X02\nU3 BAT GND Net-_U3-Pad3_ Net-_U3-Pad3_ 36-1022-ND\n.end\n"
    },
    {
        "filename": "479.cir",
        "prompt": "Create a circuit with a 10pF capacitor (C1) in series with a 1N60 diode (D1) and a 3.9k\u03a9 resistor (R1). The capacitor and diode are connected to a 19-pin connector (P1), with the capacitor also connected to another 19-pin connector (P2). The resistor is connected between the diode and a net.",
        "content": ".title KiCad schematic\nD1 Net-_C1-Pad1_ Net-_D1-Pad2_ 1N60\nR1 NC_01 Net-_C1-Pad2_ 3.9k\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 10p\nP1 Net-_C1-Pad2_ NC_02 NC_03 Net-_D1-Pad2_ NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 CONN_01X19\nP2 NC_19 NC_20 NC_21 NC_22 Net-_C1-Pad1_ NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 CONN_01X19\n.end\n"
    },
    {
        "filename": "77.cir",
        "prompt": "Design a digital logic circuit with an 8-bit output displayed via LEDs. The circuit utilizes a 74HC00 quad NAND gate (U1) and a 74HCT244 octal buffer/line driver (U2) to control the LEDs. Eight LEDs (D0-D7) are connected to ground through current-limiting resistors (R1-R8, 330 ohms each). The 74HC00 receives read (~RD) and write (~WR) signals, and its outputs drive the inputs of the 74HCT244. The 74HCT244 buffers these signals to directly drive the LEDs. A connector (J1) provides access to the ~RD, ~WR, and data lines (D0-D7) as well as VCC and GND. Include decoupling capacitors (C1 and C2, 100nF) between VCC and GND.",
        "content": ".title KiCad schematic\nU2 Net-_U1-Pad6_ D0 Net-_R5-Pad2_ D1 Net-_R6-Pad2_ D2 Net-_R7-Pad2_ D3 Net-_R8-Pad2_ GND D7 Net-_R4-Pad2_ D6 Net-_R3-Pad2_ D5 Net-_R2-Pad2_ D4 Net-_R1-Pad2_ Net-_U1-Pad6_ VCC 74HCT244\nR1 Net-_D0-Pad2_ Net-_R1-Pad2_ 330\nR2 Net-_D1-Pad2_ Net-_R2-Pad2_ 330\nR3 Net-_D2-Pad2_ Net-_R3-Pad2_ 330\nR4 Net-_D3-Pad2_ Net-_R4-Pad2_ 330\nR5 Net-_D4-Pad2_ Net-_R5-Pad2_ 330\nR6 Net-_D5-Pad2_ Net-_R6-Pad2_ 330\nR7 Net-_D6-Pad2_ Net-_R7-Pad2_ 330\nR8 Net-_D7-Pad2_ Net-_R8-Pad2_ 330\nD0 GND Net-_D0-Pad2_ LED\nD1 GND Net-_D1-Pad2_ LED\nD2 GND Net-_D2-Pad2_ LED\nD3 GND Net-_D3-Pad2_ LED\nD4 GND Net-_D4-Pad2_ LED\nD5 GND Net-_D5-Pad2_ LED\nD6 GND Net-_D6-Pad2_ LED\nD7 GND Net-_D7-Pad2_ LED\nU1 ~RD ~WR Net-_U1-Pad3_ Net-_U1-Pad3_ Net-_U1-Pad3_ Net-_U1-Pad6_ GND VCC 74HC00\nJ1 ~RD ~WR D7 D6 D5 D4 D3 D2 D1 D0 GND VCC Conn_01x12\nC2 VCC GND 100 nf\n100nf1 GND VCC C1\n.end\n"
    },
    {
        "filename": "1466.cir",
        "prompt": "Design a system featuring two force-sensitive resistor (FSR) arrays, each with two FSRs, connected to analog inputs of an MCP3004 ADC. Each FSR array is associated with a separate \"device\" (Device0 and Device1). The analog values from the FSRs are read by the ADC, which communicates with a microcontroller via SPI (MOSI, MISO, SCLK, Chip Select). The system includes four potentiometers (RV1-RV4) connected to additional ADC inputs. There are four buttons (Button0, Button1, Reward0Button, Reward1Button) with associated LEDs (Button0LED, Button1LED, Reward0LED, Reward1LED) controlled by NPN transistors. A 3.3V regulator (AZ1117-3.3) provides a stable voltage supply. The system is powered via USB and connects to a Raspberry Pi via a header, exposing the ADC SPI signals, button/LED control lines, and device status. Include connectors for the FSRs, buttons, LEDs, Raspberry Pi, and USB power. The system also includes two \"MultigadgetDevice\" components connected to the FSR arrays and a 5V supply.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_RV1-Pad2_ Net-_RV1-Pad3_ /Device0_FSR0 +3V3 /Device0_FSR1 Net-_RV2-Pad3_ Net-_RV2-Pad2_ Net-_RV3-Pad2_ Net-_RV3-Pad3_ /Device1_FSR0 GND /Device1_FSR1 Net-_RV4-Pad3_ Net-_RV4-Pad2_ OP495\nR2 /Device0_FSR0 GND 1k\nR5 /Device0_FSR1 GND 1k\nR1 /Device1_FSR0 GND 1k\nR6 /Device1_FSR1 GND 1k\nRV2 GND Net-_RV2-Pad2_ Net-_RV2-Pad3_ R_POT\nRV3 GND Net-_RV3-Pad2_ Net-_RV3-Pad3_ R_POT\nRV4 GND Net-_RV4-Pad2_ Net-_RV4-Pad3_ R_POT\nU2 Net-_RV1-Pad2_ Net-_RV2-Pad2_ Net-_RV3-Pad2_ Net-_RV4-Pad2_ NC_01 NC_02 GNDD /Chip_Select_ADC /MOSI /MISO /SCLK GND +3V3 +3V3 MCP3004\nJ1 +5V NC_03 NC_04 NC_05 GND NC_06 USB_B_Micro\nU4 +5V Net-_R20-Pad1_ +3V3 /Device0_FSR0 /Device0_FSR1 MultigadgetDevice\nU5 +5V Net-_R21-Pad2_ +3V3 /Device1_FSR0 /Device1_FSR1 MultigadgetDevice\nU6 +5V Net-_Q5-Pad3_ +3V3 /Button0 LED_Button_connector\nU7 +5V Net-_Q6-Pad3_ +3V3 /Button1 LED_Button_connector\nR20 Net-_R20-Pad1_ Net-_Q1-Pad3_ 150\nR21 Net-_Q2-Pad3_ Net-_R21-Pad2_ 150\nU8 +5V Net-_Q3-Pad3_ +3V3 /Reward0Button LED_Button_connector\nU9 +5V Net-_Q4-Pad3_ +3V3 /Reward1Button LED_Button_connector\nJ3 /Reward0 GND Conn_01x02\nJ4 /Reward1 GND Conn_01x02\nJ2 NC_07 NC_08 /Button0 NC_09 /Button0LED GNDD NC_10 /Button1 NC_11 /Button1LED /Reward0LED /Reward0Button NC_12 NC_13 /Reward1LED /Reward1Button NC_14 NC_15 /MOSI NC_16 /MISO NC_17 /SCLK /Chip_Select_ADC NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 /Device1LED NC_25 NC_26 NC_27 /Device0LED NC_28 /Reward0 GND /Reward1 Raspberry_Pi_2_3\nU3 GND +3V3 +5V AZ1117-3.3\nQ1 /Device0LED GND Net-_Q1-Pad3_ BSN20\nQ2 /Device1LED GND Net-_Q2-Pad3_ BSN20\nQ4 /Reward1LED GND Net-_Q4-Pad3_ BSN20\nQ3 /Reward0LED GND Net-_Q3-Pad3_ BSN20\nQ5 /Button0LED GND Net-_Q5-Pad3_ BSN20\nQ6 /Button1LED GND Net-_Q6-Pad3_ BSN20\nRV1 GND Net-_RV1-Pad2_ Net-_RV1-Pad3_ R_POT\n.end\n"
    },
    {
        "filename": "30.cir",
        "prompt": "Create a circuit schematic with multiple cascaded, identical stages. Each stage consists of an input connector, a low-pass filter composed of a resistor and capacitor, an operational amplifier (OPA333xxD or ADA4075-2) configured as a voltage follower, and an output connector. Include additional resistors for biasing and feedback within each stage. Each stage also has a pair of capacitors connected in series at the input and output. The circuit should have at least four such stages, with the output of one stage feeding into the input of the next. Include a final low pass filter at the end of the circuit with a resistor and inductor.",
        "content": ".title KiCad schematic\nC5 NC_01 Net-_C5-Pad2_ C\nC7 NC_02 Net-_C5-Pad2_ C\nC6 Net-_C6-Pad1_ NC_03 C\nC8 Net-_C6-Pad1_ NC_04 C\nJ4 Net-_C5-Pad2_ NC_05 Net-_J4-Pad3_ Net-_J4-Pad3_ NC_06 Net-_C6-Pad1_ InConnector\nJ5 NC_07 NC_08 Net-_J5-Pad3_ Net-_J5-Pad3_ NC_09 NC_10 OutConnector\nU2 NC_11 Net-_R10-Pad1_ NC_12 NC_13 NC_14 Net-_J5-Pad3_ NC_15 NC_16 OPA333xxD\nR10 Net-_R10-Pad1_ Net-_J5-Pad3_ R\nR7 NC_17 Net-_R6-Pad2_ R\nR8 Net-_R6-Pad2_ Net-_J5-Pad3_ R\nR9 Net-_R6-Pad2_ Net-_R10-Pad1_ R\nR6 Net-_J4-Pad3_ Net-_R6-Pad2_ R\nC13 NC_18 Net-_C13-Pad2_ C\nC15 NC_19 Net-_C13-Pad2_ C\nC14 Net-_C14-Pad1_ NC_20 C\nC16 Net-_C14-Pad1_ NC_21 C\nJ8 Net-_C13-Pad2_ NC_22 Net-_J8-Pad3_ Net-_J8-Pad3_ NC_23 Net-_C14-Pad1_ InConnector\nJ9 NC_24 NC_25 Net-_J9-Pad3_ Net-_J9-Pad3_ NC_26 NC_27 OutConnector\nR15 Net-_R14-Pad2_ Net-_R13-Pad2_ R\nR12 NC_28 Net-_R11-Pad2_ R\nR13 Net-_R11-Pad2_ Net-_R13-Pad2_ R\nR14 Net-_R11-Pad2_ Net-_R14-Pad2_ R\nR11 Net-_J8-Pad3_ Net-_R11-Pad2_ R\nU3 Net-_R13-Pad2_ Net-_R14-Pad2_ NC_29 NC_30 NC_31 Net-_R19-Pad2_ Net-_J9-Pad3_ NC_32 ADA4807-2ARM\nR20 Net-_R19-Pad2_ Net-_J9-Pad3_ R\nR17 NC_33 Net-_R16-Pad2_ R\nR18 Net-_R16-Pad2_ Net-_J9-Pad3_ R\nR19 Net-_R16-Pad2_ Net-_R19-Pad2_ R\nR16 Net-_R13-Pad2_ Net-_R16-Pad2_ R\nC21 NC_34 Net-_C21-Pad2_ C\nC23 NC_35 Net-_C21-Pad2_ C\nC22 Net-_C22-Pad1_ NC_36 C\nC24 Net-_C22-Pad1_ NC_37 C\nJ12 Net-_C21-Pad2_ NC_38 Net-_J12-Pad3_ Net-_J12-Pad4_ NC_39 Net-_C22-Pad1_ InConnector\nJ13 Net-_C25-Pad2_ NC_40 Net-_J13-Pad3_ Net-_J13-Pad4_ NC_41 Net-_C26-Pad1_ OutConnector\nU5 NC_42 Net-_R46-Pad2_ NC_43 NC_44 NC_45 Net-_J13-Pad3_ NC_46 NC_47 OPA333xxD\nR49 Net-_R46-Pad2_ Net-_J13-Pad3_ R\nR43 NC_48 Net-_R41-Pad2_ R\nR45 Net-_R41-Pad2_ Net-_J13-Pad3_ R\nR46 Net-_R41-Pad2_ Net-_R46-Pad2_ R\nR41 Net-_J12-Pad3_ Net-_R41-Pad2_ R\nU6 NC_49 Net-_R48-Pad2_ NC_50 NC_51 NC_52 Net-_J13-Pad4_ NC_53 NC_54 OPA333xxD\nR50 Net-_R48-Pad2_ Net-_J13-Pad4_ R\nR44 NC_55 Net-_R42-Pad2_ R\nR47 Net-_R42-Pad2_ Net-_J13-Pad4_ R\nR48 Net-_R42-Pad2_ Net-_R48-Pad2_ R\nR42 Net-_J12-Pad4_ Net-_R42-Pad2_ R\nC25 NC_56 Net-_C25-Pad2_ C\nC27 NC_57 Net-_C25-Pad2_ C\nC26 Net-_C26-Pad1_ NC_58 C\nC28 Net-_C26-Pad1_ NC_59 C\nC29 NC_60 Net-_C29-Pad2_ C\nC31 NC_61 Net-_C29-Pad2_ C\nC30 Net-_C30-Pad1_ NC_62 C\nC32 Net-_C30-Pad1_ NC_63 C\nJ14 Net-_C29-Pad2_ NC_64 Net-_J14-Pad3_ Net-_J14-Pad4_ NC_65 Net-_C30-Pad1_ InConnector\nJ15 Net-_C33-Pad2_ NC_66 Net-_J15-Pad3_ Net-_J15-Pad4_ NC_67 Net-_C34-Pad1_ OutConnector\nR59 Net-_R56-Pad2_ Net-_R55-Pad2_ R\nR53 NC_68 Net-_R51-Pad2_ R\nR55 Net-_R51-Pad2_ Net-_R55-Pad2_ R\nR56 Net-_R51-Pad2_ Net-_R56-Pad2_ R\nR51 Net-_J14-Pad3_ Net-_R51-Pad2_ R\nU7 Net-_R55-Pad2_ Net-_R56-Pad2_ NC_69 NC_70 NC_71 Net-_R66-Pad2_ Net-_J15-Pad3_ NC_72 ADA4807-2ARM\nR69 Net-_R66-Pad2_ Net-_J15-Pad3_ R\nR63 NC_73 Net-_R61-Pad2_ R\nR65 Net-_R61-Pad2_ Net-_J15-Pad3_ R\nR66 Net-_R61-Pad2_ Net-_R66-Pad2_ R\nR61 Net-_R55-Pad2_ Net-_R61-Pad2_ R\nR60 Net-_R58-Pad2_ Net-_R57-Pad2_ R\nR54 NC_74 Net-_R52-Pad2_ R\nR57 Net-_R52-Pad2_ Net-_R57-Pad2_ R\nR58 Net-_R52-Pad2_ Net-_R58-Pad2_ R\nR52 Net-_J14-Pad4_ Net-_R52-Pad2_ R\nU8 Net-_R57-Pad2_ Net-_R58-Pad2_ NC_75 NC_76 NC_77 Net-_R68-Pad2_ Net-_J15-Pad4_ NC_78 ADA4807-2ARM\nR70 Net-_R68-Pad2_ Net-_J15-Pad4_ R\nR64 NC_79 Net-_R62-Pad2_ R\nR67 Net-_R62-Pad2_ Net-_J15-Pad4_ R\nR68 Net-_R62-Pad2_ Net-_R68-Pad2_ R\nR62 Net-_R57-Pad2_ Net-_R62-Pad2_ R\nC33 NC_80 Net-_C33-Pad2_ C\nC35 NC_81 Net-_C33-Pad2_ C\nC34 Net-_C34-Pad1_ NC_82 C\nC36 Net-_C34-Pad1_ NC_83 C\nC45 NC_84 Net-_C45-Pad2_ C\nC47 NC_85 Net-_C45-Pad2_ C\nC46 Net-_C46-Pad1_ NC_86 C\nC48 Net-_C46-Pad1_ NC_87 C\nJ18 Net-_C45-Pad2_ NC_88 Net-_J18-Pad3_ Net-_J18-Pad3_ NC_89 Net-_C46-Pad1_ InConnector\nJ19 NC_90 NC_91 Net-_J19-Pad3_ Net-_J19-Pad3_ NC_92 NC_93 OutConnector\nU11 NC_94 Net-_R115-Pad1_ Net-_R113-Pad2_ NC_95 NC_96 Net-_J19-Pad3_ NC_97 NC_98 OPA333xxD\nR115 Net-_R115-Pad1_ Net-_J19-Pad3_ R\nR114 NC_99 Net-_R113-Pad2_ R\nR112 Net-_R111-Pad2_ Net-_J19-Pad3_ R\nR113 Net-_R111-Pad2_ Net-_R113-Pad2_ R\nR111 Net-_J18-Pad3_ Net-_R111-Pad2_ R\nR116 NC_100 Net-_R115-Pad1_ R\nC49 NC_101 Net-_C49-Pad2_ C\nC51 NC_102 Net-_C49-Pad2_ C\nC50 Net-_C50-Pad1_ NC_103 C\nC52 Net-_C50-Pad1_ NC_104 C\nJ20 Net-_C49-Pad2_ NC_105 Net-_J20-Pad3_ Net-_J20-Pad3_ NC_106 Net-_C50-Pad1_ InConnector\nJ21 NC_107 NC_108 Net-_J21-Pad3_ Net-_J21-Pad3_ NC_109 NC_110 OutConnector\nR120 NC_111 Net-_R119-Pad2_ R\nR118 Net-_R117-Pad2_ Net-_R118-Pad2_ R\nR119 Net-_R117-Pad2_ Net-_R119-Pad2_ R\nR117 Net-_J20-Pad3_ Net-_R117-Pad2_ R\nU12 Net-_R118-Pad2_ Net-_R121-Pad1_ Net-_R119-Pad2_ NC_112 Net-_R125-Pad2_ Net-_R127-Pad1_ Net-_J21-Pad3_ NC_113 ADA4807-2ARM\nR126 NC_114 Net-_R125-Pad2_ R\nR124 Net-_R123-Pad2_ Net-_J21-Pad3_ R\nR125 Net-_R123-Pad2_ Net-_R125-Pad2_ R\nR123 Net-_R118-Pad2_ Net-_R123-Pad2_ R\nR121 Net-_R121-Pad1_ Net-_R118-Pad2_ R\nR122 NC_115 Net-_R121-Pad1_ R\nR127 Net-_R127-Pad1_ Net-_J21-Pad3_ R\nR128 NC_116 Net-_R127-Pad1_ R\nC57 NC_117 Net-_C57-Pad2_ C\nC59 NC_118 Net-_C57-Pad2_ C\nC58 Net-_C58-Pad1_ NC_119 C\nC60 Net-_C58-Pad1_ NC_120 C\nJ24 Net-_C57-Pad2_ NC_121 Net-_J24-Pad3_ Net-_J24-Pad4_ NC_122 Net-_C58-Pad1_ InConnector\nJ25 Net-_C61-Pad2_ NC_123 Net-_J25-Pad3_ Net-_J25-Pad4_ NC_124 Net-_C62-Pad1_ OutConnector\nU14 NC_125 Net-_R161-Pad1_ Net-_R156-Pad2_ NC_126 NC_127 Net-_J25-Pad3_ NC_128 NC_129 OPA333xxD\nR161 Net-_R161-Pad1_ Net-_J25-Pad3_ R\nR159 NC_130 Net-_R156-Pad2_ R\nR155 Net-_R153-Pad2_ Net-_J25-Pad3_ R\nR156 Net-_R153-Pad2_ Net-_R156-Pad2_ R\nR153 Net-_J24-Pad3_ Net-_R153-Pad2_ R\nR162 NC_131 Net-_R161-Pad1_ R\nU15 NC_132 Net-_R163-Pad1_ Net-_R158-Pad2_ NC_133 NC_134 Net-_J25-Pad4_ NC_135 NC_136 OPA333xxD\nR163 Net-_R163-Pad1_ Net-_J25-Pad4_ R\nR160 NC_137 Net-_R158-Pad2_ R\nR157 Net-_R154-Pad2_ Net-_J25-Pad4_ R\nR158 Net-_R154-Pad2_ Net-_R158-Pad2_ R\nR154 Net-_J24-Pad4_ Net-_R154-Pad2_ R\nR164 NC_138 Net-_R163-Pad1_ R\nC61 NC_139 Net-_C61-Pad2_ C\nC63 NC_140 Net-_C61-Pad2_ C\nC62 Net-_C62-Pad1_ NC_141 C\nC64 Net-_C62-Pad1_ NC_142 C\nC65 NC_143 Net-_C65-Pad2_ C\nC67 NC_144 Net-_C65-Pad2_ C\nC66 Net-_C66-Pad1_ NC_145 C\nC68 Net-_C66-Pad1_ NC_146 C\nJ26 Net-_C65-Pad2_ NC_147 Net-_J26-Pad3_ Net-_J26-Pad4_ NC_148 Net-_C66-Pad1_ InConnector\nJ27 Net-_C69-Pad2_ NC_149 Net-_J27-Pad3_ Net-_J27-Pad4_ NC_150 Net-_C70-Pad1_ OutConnector\nR171 NC_151 Net-_R168-Pad2_ R\nR167 Net-_R165-Pad2_ Net-_R167-Pad2_ R\nR168 Net-_R165-Pad2_ Net-_R168-Pad2_ R\nR165 Net-_J26-Pad3_ Net-_R165-Pad2_ R\nU16 Net-_J27-Pad3_ Net-_R185-Pad1_ Net-_R180-Pad2_ NC_152 Net-_R168-Pad2_ Net-_R173-Pad1_ Net-_R167-Pad2_ NC_153 ADA4807-2ARM\nR183 NC_154 Net-_R180-Pad2_ R\nR179 Net-_R177-Pad2_ Net-_J27-Pad3_ R\nR180 Net-_R177-Pad2_ Net-_R180-Pad2_ R\nR177 Net-_R167-Pad2_ Net-_R177-Pad2_ R\nR173 Net-_R173-Pad1_ Net-_R167-Pad2_ R\nR174 NC_155 Net-_R173-Pad1_ R\nR185 Net-_R185-Pad1_ Net-_J27-Pad3_ R\nR186 NC_156 Net-_R185-Pad1_ R\nC69 NC_157 Net-_C69-Pad2_ C\nC71 NC_158 Net-_C69-Pad2_ C\nC70 Net-_C70-Pad1_ NC_159 C\nC72 Net-_C70-Pad1_ NC_160 C\nR172 NC_161 Net-_R170-Pad2_ R\nR169 Net-_R166-Pad2_ Net-_R169-Pad2_ R\nR170 Net-_R166-Pad2_ Net-_R170-Pad2_ R\nR166 Net-_J26-Pad4_ Net-_R166-Pad2_ R\nU17 Net-_J27-Pad4_ Net-_R187-Pad1_ Net-_R182-Pad2_ NC_162 Net-_R170-Pad2_ Net-_R175-Pad1_ Net-_R169-Pad2_ NC_163 ADA4807-2ARM\nR184 NC_164 Net-_R182-Pad2_ R\nR181 Net-_R178-Pad2_ Net-_J27-Pad4_ R\nR182 Net-_R178-Pad2_ Net-_R182-Pad2_ R\nR178 Net-_R169-Pad2_ Net-_R178-Pad2_ R\nR175 Net-_R175-Pad1_ Net-_R169-Pad2_ R\nR176 NC_165 Net-_R175-Pad1_ R\nR187 Net-_R187-Pad1_ Net-_J27-Pad4_ R\nR188 NC_166 Net-_R187-Pad1_ R\nC81 NC_167 Net-_C81-Pad2_ C\nC83 NC_168 Net-_C81-Pad2_ C\nC82 Net-_C82-Pad1_ NC_169 C\nC84 Net-_C82-Pad1_ NC_170 C\nJ30 Net-_C81-Pad2_ NC_171 Net-_J30-Pad3_ Net-_J30-Pad3_ NC_172 Net-_C82-Pad1_ InConnector\nJ31 NC_173 NC_174 Net-_C246-Pad1_ Net-_C246-Pad1_ NC_175 NC_176 OutConnector\nC85 Net-_C246-Pad1_ NC_177 C\nR237 Net-_C246-Pad1_ Net-_J30-Pad3_ R\nL1 Net-_C246-Pad1_ NC_178 L\nC246 Net-_C246-Pad1_ NC_179 C\nC247 Net-_C246-Pad1_ NC_180 C\nC86 NC_181 Net-_C86-Pad2_ C\nC88 NC_182 Net-_C86-Pad2_ C\nC87 Net-_C87-Pad1_ NC_183 C\nC89 Net-_C87-Pad1_ NC_184 C\nJ32 Net-_C86-Pad2_ NC_185 Net-_J32-Pad3_ Net-_J32-Pad4_ NC_186 Net-_C87-Pad1_ InConnector\nJ33 NC_187 NC_188 Net-_C248-Pad1_ Net-_C249-Pad1_ NC_189 NC_190 OutConnector\nC91 Net-_C249-Pad1_ NC_191 C\nR239 Net-_C249-Pad1_ Net-_J32-Pad4_ R\nL3 Net-_C249-Pad1_ NC_192 L\nC90 Net-_C248-Pad1_ NC_193 C\nR238 Net-_C248-Pad1_ Net-_J32-Pad3_ R\nL2 Net-_C248-Pad1_ NC_194 L\nC248 Net-_C248-Pad1_ NC_195 C\nC250 Net-_C248-Pad1_ NC_196 C\nC249 Net-_C249-Pad1_ NC_197 C\nC251 Net-_C249-Pad1_ NC_198 C\nC92 NC_199 Net-_C92-Pad2_ C\nC94 NC_200 Net-_C92-Pad2_ C\nC93 Net-_C93-Pad1_ NC_201 C\nC95 Net-_C93-Pad1_ NC_202 C\nJ34 Net-_C92-Pad2_ NC_203 Net-_C96-Pad2_ Net-_C96-Pad2_ NC_204 Net-_C93-Pad1_ InConnector\nJ35 NC_205 NC_206 Net-_C97-Pad1_ Net-_C97-Pad1_ NC_207 NC_208 OutConnector\nU20 NC_209 Net-_R240-Pad1_ Net-_C96-Pad1_ NC_210 NC_211 Net-_C97-Pad2_ NC_212 NC_213 OPA333xxD\nR242 NC_214 Net-_C96-Pad1_ R\nR241 Net-_C96-Pad2_ Net-_C97-Pad1_ R\nR240 Net-_R240-Pad1_ Net-_C96-Pad2_ R\nC97 Net-_C97-Pad1_ Net-_C97-Pad2_ C\nC96 Net-_C96-Pad1_ Net-_C96-Pad2_ C\nR243 Net-_R240-Pad1_ Net-_C97-Pad2_ R\nC98 NC_215 Net-_C100-Pad2_ C\nC100 NC_216 Net-_C100-Pad2_ C\nC99 Net-_C101-Pad1_ NC_217 C\nC101 Net-_C101-Pad1_ NC_218 C\nJ36 Net-_C100-Pad2_ NC_219 Net-_C102-Pad2_ Net-_C103-Pad2_ NC_220 Net-_C101-Pad1_ InConnector\nJ37 Net-_C106-Pad2_ NC_221 Net-_C104-Pad1_ Net-_C105-Pad1_ NC_222 Net-_C107-Pad1_ OutConnector\nU21 NC_223 Net-_R244-Pad1_ Net-_C102-Pad1_ NC_224 NC_225 Net-_C104-Pad2_ NC_226 NC_227 OPA333xxD\nR248 NC_228 Net-_C102-Pad1_ R\nR246 Net-_C102-Pad2_ Net-_C104-Pad1_ R\nR244 Net-_R244-Pad1_ Net-_C102-Pad2_ R\nC104 Net-_C104-Pad1_ Net-_C104-Pad2_ C\nC102 Net-_C102-Pad1_ Net-_C102-Pad2_ C\nR250 Net-_R244-Pad1_ Net-_C104-Pad2_ R\nU22 NC_229 Net-_R245-Pad1_ Net-_C103-Pad1_ NC_230 NC_231 Net-_C105-Pad2_ NC_232 NC_233 OPA333xxD\nR249 NC_234 Net-_C103-Pad1_ R\nR247 Net-_C103-Pad2_ Net-_C105-Pad1_ R\nR245 Net-_R245-Pad1_ Net-_C103-Pad2_ R\nC105 Net-_C105-Pad1_ Net-_C105-Pad2_ C\nC103 Net-_C103-Pad1_ Net-_C103-Pad2_ C\nR251 Net-_R245-Pad1_ Net-_C105-Pad2_ R\nC106 NC_235 Net-_C106-Pad2_ C\nC108 NC_236 Net-_C106-Pad2_ C\nC107 Net-_C107-Pad1_ NC_237 C\nC109 Net-_C107-Pad1_ NC_238 C\nC319 NC_239 Net-_C319-Pad2_ C\nC321 NC_240 Net-_C319-Pad2_ C\nC320 Net-_C320-Pad1_ NC_241 C\nC322 Net-_C320-Pad1_ NC_242 C\nJ90 Net-_C319-Pad2_ NC_243 Net-_J90-Pad3_ Net-_J90-Pad3_ NC_244 Net-_C320-Pad1_ InConnector\nJ91 NC_245 NC_246 Net-_J91-Pad3_ Net-_J91-Pad3_ NC_247 NC_248 OutConnector\nR383 Net-_R382-Pad2_ Net-_J91-Pad3_ R\nR380 NC_249 Net-_R379-Pad2_ R\nR381 Net-_R379-Pad2_ Net-_J91-Pad3_ R\nR382 Net-_R379-Pad2_ Net-_R382-Pad2_ R\nR379 Net-_R376-Pad2_ Net-_R379-Pad2_ R\nR378 NC_250 Net-_R377-Pad2_ R\nR376 Net-_R375-Pad2_ Net-_R376-Pad2_ R\nR377 Net-_R375-Pad2_ Net-_R377-Pad2_ R\nR375 Net-_J90-Pad3_ Net-_R375-Pad2_ R\nU4 Net-_J91-Pad3_ NC_251 Net-_R382-Pad2_ NC_252 Net-_R377-Pad2_ Net-_R376-Pad2_ Net-_R376-Pad2_ NC_253 ADA4075-2\nC17 NC_254 Net-_C17-Pad2_ C\nC19 NC_255 Net-_C17-Pad2_ C\nC18 Net-_C18-Pad1_ NC_256 C\nC20 Net-_C18-Pad1_ NC_257 C\nJ10 Net-_C17-Pad2_ NC_258 Net-_J10-Pad3_ Net-_J10-Pad4_ NC_259 Net-_C18-Pad1_ InConnector\nJ11 Net-_C37-Pad2_ NC_260 Net-_J11-Pad3_ Net-_J11-Pad4_ NC_261 Net-_C38-Pad1_ OutConnector\nR37 Net-_R34-Pad2_ Net-_J11-Pad3_ R\nR31 NC_262 Net-_R29-Pad2_ R\nR33 Net-_R29-Pad2_ Net-_J11-Pad3_ R\nR34 Net-_R29-Pad2_ Net-_R34-Pad2_ R\nR29 Net-_R23-Pad2_ Net-_R29-Pad2_ R\nR27 NC_263 Net-_R24-Pad2_ R\nR23 Net-_R21-Pad2_ Net-_R23-Pad2_ R\nR24 Net-_R21-Pad2_ Net-_R24-Pad2_ R\nR21 Net-_J10-Pad3_ Net-_R21-Pad2_ R\nR38 Net-_R36-Pad2_ Net-_J11-Pad4_ R\nR32 NC_264 Net-_R30-Pad2_ R\nR35 Net-_R30-Pad2_ Net-_J11-Pad4_ R\nR36 Net-_R30-Pad2_ Net-_R36-Pad2_ R\nR30 Net-_R25-Pad2_ Net-_R30-Pad2_ R\nR28 NC_265 Net-_R26-Pad2_ R\nR25 Net-_R22-Pad2_ Net-_R25-Pad2_ R\nR26 Net-_R22-Pad2_ Net-_R26-Pad2_ R\nR22 Net-_J10-Pad4_ Net-_R22-Pad2_ R\nU9 Net-_J11-Pad3_ NC_266 Net-_R34-Pad2_ NC_267 Net-_R24-Pad2_ Net-_R23-Pad2_ Net-_R23-Pad2_ NC_268 ADA4075-2\nU10 Net-_J11-Pad4_ NC_269 Net-_R36-Pad2_ NC_270 Net-_R26-Pad2_ Net-_R25-Pad2_ Net-_R25-Pad2_ NC_271 ADA4075-2\nC39 NC_272 Net-_C37-Pad2_ C\nC37 NC_273 Net-_C37-Pad2_ C\nC40 Net-_C38-Pad1_ NC_274 C\nC38 Net-_C38-Pad1_ NC_275 C\n.end\n"
    },
    {
        "filename": "1262.cir",
        "prompt": "Create a schematic for a keyboard interface circuit. The circuit features three 20-pin connectors (J1, J2, J3) providing power (+3.3V and GND) and signal connections. A rotary encoder switch (SW1) is connected between +3.3V and GND, controlled by signals /A8 and /C14/ /C15. Resistors (R1, R2, R3) of 500 ohms are pull-down resistors connected from /A8 to GND, and pull-up resistors connected from /C15 and /C14 to +3.3V.  The core of the circuit consists of 61 Schottky diodes (D1-D61) paired with 61 switches (S1-S61). Each switch connects a unique key signal (e.g., 'esc', '1', 'a', 'space', 'fn', etc.) to a corresponding net named \"Net-_Dx-Pad2_\" (where x is a number from 1 to 61). The cathode of each diode is connected to the \"Net-_Dx-Pad2_\" net, and the anode is connected to one of the /B3 through /B15 signal lines.  The switches are connected to various /A0 through /A4 and NC (no connect) pins. Include connections for I2C display signals on J1.",
        "content": ".title KiCad schematic\nJ2 /B12 /B13 /B14 /B15 /A8 NC_01 /A10 /A11 /A12 /A13 /B3 /B4 /B5 /B6 /B7 /B8 /B9 NC_02 GND +3V3 Conn_01x20_Female\nJ3 NC_03 NC_04 /C14 /C15 /A0 /A1 /A2 /A3 /A4 NC_05 NC_06 NC_07 NC_08 NC_09 /B10 /B11 NC_10 +3V3 GND GND Conn_01x20_Female\nJ1 /B11 /B10 NC_11 GND i2c display\nSW1 /C15 /C14 GND +3V3 /A8 Rotary_Encoder_Switch\nR1 GND /A8 500\nR2 /C15 +3V3 500\nR3 /C14 +3V3 500\nS1 /A0 Net-_D1-Pad2_ esc\nD1 /B3 Net-_D1-Pad2_ D_Schottky\nS2 /A1 Net-_D2-Pad2_ tab1.5\nD2 /B3 Net-_D2-Pad2_ D_Schottky\nS3 /A2 Net-_D3-Pad2_ caps1.75\nD3 /B3 Net-_D3-Pad2_ D_Schottky\nS4 /A3 Net-_D4-Pad2_ shiftl_225\nD4 /B3 Net-_D4-Pad2_ D_Schottky\nS5 NC_12 Net-_D5-Pad2_ ctrl_125\nD5 /B3 Net-_D5-Pad2_ D_Schottky\nS6 /A0 Net-_D6-Pad2_ 1\nD6 /B4 Net-_D6-Pad2_ D_Schottky\nS7 /A1 Net-_D7-Pad2_ q\nD7 NC_13 Net-_D7-Pad2_ D_Schottky\nS8 /A2 Net-_D8-Pad2_ a\nD8 NC_14 Net-_D8-Pad2_ D_Schottky\nS9 /A3 Net-_D9-Pad2_ z\nD9 /B4 Net-_D9-Pad2_ D_Schottky\nS10 /A4 Net-_D10-Pad2_ win\nD10 /B4 Net-_D10-Pad2_ D_Schottky\nS11 /A0 Net-_D11-Pad2_ 2\nD11 /B5 Net-_D11-Pad2_ D_Schottky\nS12 /A1 Net-_D12-Pad2_ w\nD12 /B5 Net-_D12-Pad2_ D_Schottky\nS13 /A2 Net-_D13-Pad2_ s\nD13 /B5 Net-_D13-Pad2_ D_Schottky\nS14 /A3 Net-_D14-Pad2_ x\nD14 /B5 Net-_D14-Pad2_ D_Schottky\nS15 /A4 Net-_D15-Pad2_ lalt\nD15 /B5 Net-_D15-Pad2_ D_Schottky\nS16 /A0 Net-_D16-Pad2_ 3\nD16 /B6 Net-_D16-Pad2_ D_Schottky\nS17 /A1 Net-_D17-Pad2_ e\nD17 /B6 Net-_D17-Pad2_ D_Schottky\nS18 /A2 Net-_D18-Pad2_ d\nD18 /B6 Net-_D18-Pad2_ D_Schottky\nS19 /A3 Net-_D19-Pad2_ c\nD19 /B6 Net-_D19-Pad2_ D_Schottky\nS20 /A0 Net-_D20-Pad2_ 4\nD20 /B7 Net-_D20-Pad2_ D_Schottky\nS21 /A1 Net-_D21-Pad2_ r\nD21 /B7 Net-_D21-Pad2_ D_Schottky\nS22 /A2 Net-_D22-Pad2_ f\nD22 /B7 Net-_D22-Pad2_ D_Schottky\nS23 /A3 Net-_D23-Pad2_ v\nD23 /B7 Net-_D23-Pad2_ D_Schottky\nS24 /A0 Net-_D24-Pad2_ 5\nD24 /B8 Net-_D24-Pad2_ D_Schottky\nS25 NC_15 Net-_D25-Pad2_ t\nD25 NC_16 Net-_D25-Pad2_ D_Schottky\nS26 NC_17 Net-_D26-Pad2_ g\nD26 /B8 Net-_D26-Pad2_ D_Schottky\nS27 /A3 Net-_D27-Pad2_ b\nD27 /B8 Net-_D27-Pad2_ D_Schottky\nS28 /A4 Net-_D28-Pad2_ space\nD28 /B8 Net-_D28-Pad2_ D_Schottky\nS29 /A0 Net-_D29-Pad2_ 6\nD29 /B9 Net-_D29-Pad2_ D_Schottky\nS30 /A1 Net-_D30-Pad2_ y\nD30 /B9 Net-_D30-Pad2_ D_Schottky\nS31 /A2 Net-_D31-Pad2_ h\nD31 /B9 Net-_D31-Pad2_ D_Schottky\nS32 NC_18 Net-_D32-Pad2_ n\nD32 /B9 Net-_D32-Pad2_ D_Schottky\nS33 /A0 Net-_D33-Pad2_ 7\nD33 /A10 Net-_D33-Pad2_ D_Schottky\nS34 /A1 Net-_D34-Pad2_ u\nD34 /A10 Net-_D34-Pad2_ D_Schottky\nS35 /A2 Net-_D35-Pad2_ j\nD35 /A10 Net-_D35-Pad2_ D_Schottky\nS36 /A3 Net-_D36-Pad2_ m\nD36 /A10 Net-_D36-Pad2_ D_Schottky\nS37 /A0 Net-_D37-Pad2_ 8\nD37 /A11 Net-_D37-Pad2_ D_Schottky\nS38 /A1 Net-_D38-Pad2_ i\nD38 /A11 Net-_D38-Pad2_ D_Schottky\nS39 /A2 Net-_D39-Pad2_ k\nD39 /A11 Net-_D39-Pad2_ D_Schottky\nS40 /A3 Net-_D40-Pad2_ ,\nD40 /A11 Net-_D40-Pad2_ D_Schottky\nS41 /A4 Net-_D41-Pad2_ ralt\nD41 /A11 Net-_D41-Pad2_ D_Schottky\nS42 /A0 Net-_D42-Pad2_ 9\nD42 /A12 Net-_D42-Pad2_ D_Schottky\nS43 /A1 Net-_D43-Pad2_ o\nD43 /A12 Net-_D43-Pad2_ D_Schottky\nS44 /A2 Net-_D44-Pad2_ l\nD44 /A12 Net-_D44-Pad2_ D_Schottky\nS45 /A4 Net-_D45-Pad2_ fn\nD45 /A12 Net-_D45-Pad2_ D_Schottky\nS46 /A0 Net-_D46-Pad2_ 0\nD46 /A13 Net-_D46-Pad2_ D_Schottky\nS47 /A1 Net-_D47-Pad2_ p\nD47 /A13 Net-_D47-Pad2_ D_Schottky\nS48 /A2 Net-_D48-Pad2_ ;\nD48 /A13 Net-_D48-Pad2_ D_Schottky\nS49 /A3 Net-_D49-Pad2_ /\nD49 /A13 Net-_D49-Pad2_ D_Schottky\nS50 /A4 Net-_D50-Pad2_ mod\nD50 /A13 Net-_D50-Pad2_ D_Schottky\nS51 /A0 Net-_D51-Pad2_ esc\nD51 /B12 Net-_D51-Pad2_ D_Schottky\nS52 /A1 Net-_D52-Pad2_ [\nD52 /B12 Net-_D52-Pad2_ D_Schottky\nS53 /A0 Net-_D53-Pad2_ bkspc_2.0\nD53 /B13 Net-_D53-Pad2_ D_Schottky\nS54 /A2 Net-_D54-Pad2_ ]\nD54 /B12 Net-_D54-Pad2_ D_Schottky\nS55 /A2 Net-_D55-Pad2_ enter\nD55 /B13 Net-_D55-Pad2_ D_Schottky\nS56 /A3 Net-_D56-Pad2_ arrowmod1.0\nD56 /B13 Net-_D56-Pad2_ D_Schottky\nS57 /A4 Net-_D57-Pad2_ mod2\nD57 /B12 Net-_D57-Pad2_ D_Schottky\nS58 /A0 Net-_D58-Pad2_ prog0\nD58 /B14 Net-_D58-Pad2_ D_Schottky\nS59 NC_19 Net-_D59-Pad2_ prog1\nD59 /B14 Net-_D59-Pad2_ D_Schottky\nS60 NC_20 Net-_D60-Pad2_ prog3\nD60 /B14 Net-_D60-Pad2_ D_Schottky\nS61 NC_21 Net-_D61-Pad2_ prog5\nD61 /B14 Net-_D61-Pad2_ D_Schottky\nS62 NC_22 Net-_D62-Pad2_ prog7\nD62 /B14 Net-_D62-Pad2_ D_Schottky\nS64 /A1 Net-_D64-Pad2_ prog2\nD64 /B15 Net-_D64-Pad2_ D_Schottky\nS65 /A2 Net-_D65-Pad2_ prog4\nD65 /B15 Net-_D65-Pad2_ D_Schottky\nS66 /A3 Net-_D66-Pad2_ pro6\nD66 /B15 Net-_D66-Pad2_ D_Schottky\nS67 /A4 Net-_D67-Pad2_ prog8\nD67 /B15 Net-_D67-Pad2_ D_Schottky\nS69 /A3 Net-_D69-Pad2_ 1.75\nD69 /B12 Net-_D69-Pad2_ D_Schottky\nS68 /A3 Net-_D68-Pad2_ .\nD68 /A12 Net-_D68-Pad2_ D_Schottky\nD70 /B13 Net-_D70-Pad2_ D_Schottky\nS70 /A1 Net-_D70-Pad2_ \\\nS63 /A2 Net-_D63-Pad2_ '\nD63 /B12 Net-_D63-Pad2_ D_Schottky\n.end\n"
    },
    {
        "filename": "23.cir",
        "prompt": "Create a schematic containing a single 65C22S microprocessor in a 40-pin PDIP package, with all pins labeled as \"NC_01\" through \"NC_40\" and connected to nothing. The schematic title should be \"KiCad schematic\".",
        "content": ".title KiCad schematic\nU801 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 W65C22S_PDIP\n.end\n"
    },
    {
        "filename": "1031.cir",
        "prompt": "Create a circuit with a 32-bit ROM simulated using discrete logic, addressable via 16 address lines (/A_0 to /A_15), and 32 data output lines (/D_0 to /D_31). The ROM data is hardwired and does not require external memory. Implement address decoding using four 74F258 multiplexers (UI2, UJ2, UI3, UJ3, UJ4, UI4) to select the appropriate data lines. Protect the ROM outputs with Schottky diodes (BAS40-06) connected to ground. Include pull-up resistors (22 ohms) on the address and data lines. Incorporate a crystal oscillator circuit using a PAL16L8D (UH7), ferrite beads (L12, L13, L14, L15), a 47-ohm resistor (R28), and a 0.01uF capacitor (C49) for clock generation. Provide a +5V power supply and ground connections. The ROM simulation is named ROMSIMM.",
        "content": ".title KiCad schematic\nD4 /D_0_ /D_8_ GND BAS40-06\nD6 /D_1_ /D_9_ NC_01 BAS40-06\nD8 /D_2_ /D_10_ NC_02 BAS40-06\nD10 /D_3_ /D_11_ NC_03 BAS40-06\nD12 /D_4_ /D_12_ NC_04 BAS40-06\nD14 /D_5_ /D_13_ NC_05 BAS40-06\nD16 /D_6_ /D_14_ NC_06 BAS40-06\nD18 /D_7_ /D_15_ NC_07 BAS40-06\nD5 /D_16_ /D_24_ NC_08 BAS40-06\nD7 /D_17_ /D_25_ NC_09 BAS40-06\nD9 /D_18_ /D_26_ NC_10 BAS40-06\nD11 /D_19_ /D_27_ NC_11 BAS40-06\nD13 /D_20_ /D_28_ NC_12 BAS40-06\nD15 /D_21_ /D_29_ NC_13 BAS40-06\nD17 /D_22_ /D_30_ NC_14 BAS40-06\nD19 /D_23_ /D_31_ NC_15 BAS40-06\nRP5 Net-_RP5-Pad1_ Net-_RP5-Pad2_ Net-_RP5-Pad3_ Net-_RP5-Pad4_ Net-_RP5-Pad5_ Net-_RP5-Pad6_ Net-_RP5-Pad7_ Net-_RP5-Pad8_ NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 22\nRP6 Net-_RP6-Pad1_ Net-_RP6-Pad2_ Net-_RP6-Pad3_ Net-_RP6-Pad4_ Net-_RP6-Pad5_ Net-_RP6-Pad6_ Net-_RP6-Pad7_ Net-_RP6-Pad8_ NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 22\nUJ2 RCMUX /A_3_ /A_2_ Net-_RP4-Pad1_ /A_3_ /A_2_ Net-_RP4-Pad2_ Net-_RP4-Pad4_ /A_4_ /A_5_ Net-_RP4-Pad3_ /A_4_ /A_5_ GND 74F258\nUI2 RCMUX /A_7_ /A_6_ Net-_RP4-Pad5_ /A_7_ /A_6_ Net-_RP4-Pad6_ Net-_RP4-Pad8_ /A_8_ /A_9_ Net-_RP4-Pad7_ /A_8_ /A_9_ GND 74F258\nUI3 RCMUX /A_11_ /A_10_ Net-_RP5-Pad1_ /A_11_ /A_10_ Net-_RP5-Pad2_ Net-_RP5-Pad4_ /A_12_ /A_13_ Net-_RP5-Pad3_ /A_12_ /A_13_ GND 74F258\nUJ3 RCMUX /A_15_ /A_14_ Net-_RP5-Pad5_ /A_15_ /A_14_ Net-_RP5-Pad6_ Net-_RP5-Pad8_ /A_16_ /A_17_ Net-_RP5-Pad7_ /A_16_ /A_17_ GND 74F258\nUJ4 RCMUX /A_19_ /A_18_ Net-_RP6-Pad1_ /A_19_ /A_18_ Net-_RP6-Pad2_ Net-_RP6-Pad4_ /A_20_ /A_21_ Net-_RP6-Pad3_ /A_20_ /A_21_ GND 74F258\nUI4 RCMUX /A_23_ /A_22_ Net-_RP6-Pad5_ /A_23_ /A_22_ Net-_RP6-Pad6_ Net-_RP6-Pad8_ /A_24_ /A_25_ Net-_RP6-Pad7_ /A_24_ /A_25_ GND 74F258\nY2 GND Net-_UH7-Pad8_ Net-_L14-Pad1_ Oscilator\nUH7 GND RCMUX NC_32 NC_33 NC_34 GND NC_35 Net-_UH7-Pad8_ NC_36 GND GND Net-_R28-Pad2_ NC_37 NC_38 NC_39 NC_40 NC_41 Net-_L15-Pad1_ NC_42 NC_43 PAL16L8D\nRP4 Net-_RP4-Pad1_ Net-_RP4-Pad2_ Net-_RP4-Pad3_ Net-_RP4-Pad4_ Net-_RP4-Pad5_ Net-_RP4-Pad6_ Net-_RP4-Pad7_ Net-_RP4-Pad8_ NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 22\nROMSIMM1 +5V NC_52 NC_53 /A_2_ /A_3_ /A_4_ /A_5_ /A_6_ /A_7_ GND ROM* ROM* +5V /D_0_ /D_1_ /D_2_ /D_3_ /D_4_ /D_5_ /D_6_ /D_7_ /D_8_ /D_9_ /D_10_ /D_11_ /D_12_ /D_13_ /D_14_ /D_15_ +5V /A_8_ /A_9_ /A_10_ /A_11_ /A_12_ /A_13_ /A_14_ /A_15_ /A_16_ /A_17_ /A_18_ /A_19_ /A_20_ /A_21_ /A_22_ +5V /D_16_ /D_17_ /D_18_ /D_19_ /D_20_ /D_21_ /D_22_ /D_23_ /D_24_ /D_25_ /D_26_ /D_27_ /D_28_ /D_29_ /D_30_ /D_31_ +5V GND ROMSIMM\nL15 Net-_L15-Pad1_ RCMUX Ferrite Bead\nR28 NC_54 Net-_R28-Pad2_ 47\nL14 Net-_L14-Pad1_ Net-_L13-Pad1_ Ferrite Bead\nL13 Net-_L13-Pad1_ Net-_L12-Pad1_ Ferrite Bead\nL12 Net-_L12-Pad1_ +5V Ferrite Bead\nC49 +5V GND 0.01\n.end\n"
    },
    {
        "filename": "1573.cir",
        "prompt": "Design a circuit featuring a Feather32u4RFM95 microcontroller board as its core, powered by a +5V battery input regulated down to +3.3V. The circuit includes a GPS module (FGPMMOPA6H_GPS) connected to the microcontroller, and utilizes a Schottky diode (LED) with a 330-ohm resistor for visual indication. Multiple connectors (Conn_01x04, Conn_01x06, Conn_01x02, Conn_02x20) provide various I/O and power connections. An antenna shield is present, connected to the GPS module's signal path. Include dedicated ground and +3.3V distribution connectors. The microcontroller has several GPIO pins exposed through a 20-pin connector, including GPIO08.\n\n\n\n",
        "content": ".title KiCad schematic\nU2 NC_01 Net-_U1-Pad10_ Net-_U1-Pad9_ NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ GND NC_08 +3V3 NC_09 NC_10 NC_11 NC_12 NC_13 Net-_U1-Pad2_ NC_14 Net-_J3-Pad6_ Net-_J3-Pad5_ Net-_J3-Pad4_ NC_15 Net-_J2-Pad2_ Net-_J2-Pad1_ Feather32u4RFM95\nJ1 +BATT +5V +3V3 GND Conn_01x04_Female\nU1 +3V3 Net-_U1-Pad2_ GND NC_16 Net-_D1-Pad2_ NC_17 NC_18 GND Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_AE1-Pad1_ GND NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 GND NC_25 FGPMMOPA6H_GPS\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Conn_01x06_Male\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Conn_01x02_Male\nJ4 +3V3 +3V3 +3V3 +3V3 +3V3 +3V3 Conn_01x06_Male\nJ5 GND GND GND GND GND GND Conn_01x06_Male\nAE1 Net-_AE1-Pad1_ GND Antenna_Shield\nAE2 Net-_AE1-Pad1_ GND Antenna_Shield\nJ6 +3V3 +5V NC_26 +5V NC_27 GND NC_28 NC_29 GND NC_30 NC_31 NC_32 NC_33 GND NC_34 NC_35 +3V3 NC_36 NC_37 GND NC_38 NC_39 NC_40 GPIO08 GND GPIO08 NC_41 NC_42 NC_43 GND NC_44 NC_45 NC_46 GND NC_47 NC_48 NC_49 NC_50 GND NC_51 Conn_02x20_Top_Bottom\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR1 GND Net-_D1-Pad1_ R330\n.end\n"
    },
    {
        "filename": "238.cir",
        "prompt": "Create a digital circuit simulation using SPICE. The circuit should consist of an XOR gate (XOR) with inputs 'a' and 'b', and an output 'out'. Input 'a' is driven by a pulse wave oscillating between 0V and 3.3V with a period of 150ms, starting at 0ms. Input 'b' is driven by a pulse wave oscillating between 0V and 3.3V with a period of 150ms, but phase-shifted by 100ms relative to input 'a', starting at 100ms. The power supply voltage (VDD) is 3.3V. A 10 megohm resistor is connected between the output 'out' and ground (GND) to provide a discharge path. Simulate the circuit for 30ms with a maximum timestep of 0.25ms. Use a spice model library located at \"/home/akshay/Desktop/digital ciruits/libs/spice_models.lib\".",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Desktop/digital ciruits/libs/spice_models.lib\"\nX1 a b out VDD XOR\nV1 a GND dc 0 pulse(0 3.3 0 0 0 50m 100m)\nV3 VDD GND dc 3.3\nV2 b GND dc 0 pulse(0 3.3 100m 0 0 50m 100m)\nR1 GND out 10meg\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "1752.cir",
        "prompt": "Design a circuit featuring an STM32L433CCT6 microcontroller with supporting components for clock generation, optoisolation, and power regulation. Include a 32.768kHz crystal oscillator (ABS25) with load capacitors (4.3pF), an 8MHz crystal oscillator (ABLS) with a 20pF capacitor, a reset circuit (SW1 and C5 - 100nF), three GPIO pins (/GPIO1, /GPIO2, /GPIO3) pulled down with 10k resistors, three optoisolators (TLP291 x2, TLP3556) with current limiting resistors (510 ohms and 1K ohms), a 1K resistor pull-up for each optoisolator output (/OPTO1, /OPTO2), a 22 ohm resistor network connected to the microcontroller, a 1uF, 100nF, and 10nF decoupling capacitors for the VDD supply, a 100nF capacitor for VDDA, and a current limited power supply (FB1 - 800mA, 250m) providing VDD. Include 0-ohm resistors for signal routing. Add a 10.1K resistor connected to ground.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 Net-_R3-Pad1_ Net-_R6-Pad1_ Net-_R4-Pad1_ Net-_R5-Pad1_ Net-_C5-Pad1_ GND VDDA Net-_R7-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad2_ /GPIO1 /GPIO2 /GPIO3 NC_03 NC_04 NC_05 /OPTO1 /OPTO2 NC_06 NC_07 NC_08 VDD NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 VDD NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 Net-_1K1-Pad1_ NC_27 NC_28 NC_29 VDD STM32L433CCT6\nSW1 GND Net-_C5-Pad1_ RST\nC5 Net-_C5-Pad1_ GND 100nF\n1K1 Net-_1K1-Pad1_ GND R1\nT2 Net-_R11-Pad2_ NC_30 GND /OPTO1 TLP291\nR10 VDD /OPTO1 1K\nR11 NC_31 Net-_R11-Pad2_ 510\nT1 Net-_R2-Pad2_ NC_32 GND /OPTO2 TLP291\nR1 VDD /OPTO2 1K\nR2 NC_33 Net-_R2-Pad2_ 510\nT3 Net-_R12-Pad1_ GND NC_34 NC_35 TLP3556\nR12 Net-_R12-Pad1_ NC_36 510\nR7 NC_37 Net-_R7-Pad2_ 22\nR8 NC_38 Net-_R8-Pad2_ 22\nR9 NC_39 Net-_R9-Pad2_ 22\nY1 Net-_C1-Pad1_ NC_40 NC_41 Net-_C2-Pad1_ ABS25-32.768KHZ-6-T\nC1 Net-_C1-Pad1_ GND 4.3pF\nR3 Net-_R3-Pad1_ Net-_C1-Pad1_ 0R\nC2 Net-_C2-Pad1_ GND 4.3pF\nR6 Net-_R6-Pad1_ Net-_C2-Pad1_ 0R\nX1 NC_42 NC_43 ABLS-8.000MHZ-B2-T\nC4 Net-_C4-Pad1_ GND 20pF\nR5 Net-_R5-Pad1_ Net-_C4-Pad1_ 0R\nC3 Net-_C3-Pad1_ GND 20pF\nR4 Net-_R4-Pad1_ Net-_C3-Pad1_ 0R\nFB1 VDDA VDD 800mA 250m\nC6 VDD GND 1uF\nC7 VDD GND 100nF\nC8 VDD GND 10nF\nC9 VDDA GND 100nF\nR13 /GPIO1 GND 10K\nR14 /GPIO2 GND 10K\nR15 /GPIO3 GND 10K\nR16 NC_44 GND 10.1K\n.end\n"
    },
    {
        "filename": "205.cir",
        "prompt": "Design a circuit with a 5V USB interface, a 3.3V interface for connection to a Raspberry Pi, and an 8-bit shift register controlled via SPI. The circuit includes level shifting for SPI signals (MOSI, MISO, SCLK, and chip select) between 3.3V and 5V using discrete BSN20 transistors. Each of the 8 shift register output bits is connected to an LED and a momentary push button. Each button, when pressed, provides a logic low to a corresponding input. Current limiting resistors (10k\u03a9) are used for both the LEDs and the 3.3V side of the level shifters. A separate 10k\u03a9 resistor pulls up the 5V side of the level shifters. The Raspberry Pi connector has numerous unconnected pins. A USB Micro-B connector provides the 5V power supply. A reset button is included, connected between the 3.3V source and the reset pin.\n\n\n\n",
        "content": ".title KiCad schematic\nU9 Net-_R9-Pad2_ GND /MISO_5V /chipSelect-LED_5V GND /LED0 /LED1 /LED2 /LED3 GND /LED4 /LED5 /LED6 /LED7 /Button7 /Button6 /Button5 /Button4 GND /Button3 /Button2 /Button1 /Button0 GND /Reset /SCLK_5V /MOSI_5V +5V LED_shift_register_SPI\nQ1 /3V_source /SCLK_3V /SCLK_5V BSN20\nQ2 /3V_source /chipSelect-LED_3V /chipSelect-LED_5V BSN20\nQ3 /3V_source /MISO_3V /MISO_5V BSN20\nQ4 /3V_source /MOSI_3V /MOSI_5V BSN20\nR10 /3V_source /SCLK_3V 10k\nR14 /5V_source /SCLK_5V 10k\nR11 /3V_source /chipSelect-LED_3V 10k\nR15 /5V_source /chipSelect-LED_5V 10k\nR12 /3V_source /MISO_3V 10k\nR16 /5V_source /MISO_5V 10k\nR13 /3V_source /MOSI_3V 10k\nR17 /5V_source /MOSI_5V 10k\nJ2 +5V NC_01 NC_02 NC_03 GND NC_04 USB_B_Micro\nU2 +5V /LED1 Net-_R2-Pad2_ /Button1 LED_Button_connector\nU3 +5V /LED2 Net-_R3-Pad2_ /Button2 LED_Button_connector\nU4 +5V /LED3 Net-_R4-Pad2_ /Button3 LED_Button_connector\nU1 +5V /LED0 Net-_R1-Pad2_ /Button0 LED_Button_connector\nU5 +5V /LED4 Net-_R5-Pad2_ /Button4 LED_Button_connector\nU6 +5V /LED5 Net-_R6-Pad2_ /Button5 LED_Button_connector\nU7 +5V /LED6 Net-_R7-Pad2_ /Button6 LED_Button_connector\nU8 +5V /LED7 Net-_R8-Pad2_ /Button7 LED_Button_connector\nR1 +5V Net-_R1-Pad2_ 10k\nR2 +5V Net-_R2-Pad2_ 10k\nR3 +5V Net-_R3-Pad2_ 10k\nR4 +5V Net-_R4-Pad2_ 10k\nR5 +5V Net-_R5-Pad2_ 10k\nR6 +5V Net-_R6-Pad2_ 10k\nR7 +5V Net-_R7-Pad2_ 10k\nR8 +5V Net-_R8-Pad2_ 10k\nR9 +5V Net-_R9-Pad2_ 10k\nJ1 /3V_source /5V_source /Reset NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 /MOSI_3V NC_20 /MISO_3V NC_21 /SCLK_3V /chipSelect-LED_3V NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 GND NC_36 Raspberry_Pi_2_3\n.end\n"
    },
    {
        "filename": "168.cir",
        "prompt": "Create a circuit featuring a ProMicro microcontroller interfaced with a 5x6 matrix of push buttons, a rotary encoder, and an OLED display via I2C. The button matrix is arranged with rows labeled D0-D33 and columns labeled col0-col5 and SW34A/B. Each button press connects a corresponding row and column. The rotary encoder has ENCA, ENCB, and a common ground connection. The OLED display connects via I2C (SDA, SCL) and requires VCC and GND. Include pull-up resistors on the I2C lines. Provide connections for a reset switch (RESET) and a jumper for I2C data (DATA). Include headers for I2C communication (/i2c_c, /i2c_d) and LED output (LED). Add mounting holes (TH1-TH7). The circuit should be powered by VCC and GND.",
        "content": ".title KiCad schematic\nU1 LED DATA GND GND SDA SCL SW34A row0 row1 row2 row3 row4 col5 col4 col3 col2 col1 col0 ENCB ENCA VCC RESET GND NC_01 ProMicro\nSW28 col5 Net-_D28-Pad2_ SW_PUSH\nSW0 SW34A Net-_D0-Pad2_ SW_PUSH\nD0 row0 Net-_D0-Pad2_ D\nD1 row0 Net-_D1-Pad2_ D\nSW2 col4 Net-_D2-Pad2_ SW_PUSH\nD2 row0 Net-_D2-Pad2_ D\nSW3 col3 Net-_D3-Pad2_ SW_PUSH\nD3 row0 Net-_D3-Pad2_ D\nSW4 col2 Net-_D4-Pad2_ SW_PUSH\nD4 row0 Net-_D4-Pad2_ D\nSW5 col1 Net-_D5-Pad2_ SW_PUSH\nD5 row0 Net-_D5-Pad2_ D\nSW8 col5 Net-_D8-Pad2_ SW_PUSH\nSW9 col4 Net-_D9-Pad2_ SW_PUSH\nSW10 col3 Net-_D10-Pad2_ SW_PUSH\nSW11 col2 Net-_D11-Pad2_ SW_PUSH\nSW12 col1 Net-_D12-Pad2_ SW_PUSH\nSW7 SW34A Net-_D7-Pad2_ SW_PUSH\nD7 row1 Net-_D7-Pad2_ D\nD8 row1 Net-_D8-Pad2_ D\nD9 row1 Net-_D9-Pad2_ D\nD10 row1 Net-_D10-Pad2_ D\nD11 row1 Net-_D11-Pad2_ D\nD12 row1 Net-_D12-Pad2_ D\nSW14 SW34A Net-_D14-Pad2_ SW_PUSH\nSW15 col5 Net-_D15-Pad2_ SW_PUSH\nSW16 col4 Net-_D16-Pad2_ SW_PUSH\nSW17 col3 Net-_D17-Pad2_ SW_PUSH\nSW18 col2 Net-_D18-Pad2_ SW_PUSH\nSW19 col1 Net-_D19-Pad2_ SW_PUSH\nD14 row2 Net-_D14-Pad2_ D\nD15 row2 Net-_D15-Pad2_ D\nD16 row2 Net-_D16-Pad2_ D\nD17 row2 Net-_D17-Pad2_ D\nD18 row2 Net-_D18-Pad2_ D\nD19 row2 Net-_D19-Pad2_ D\nSW23 col4 Net-_D23-Pad2_ SW_PUSH\nSW24 col3 Net-_D24-Pad2_ SW_PUSH\nSW25 col2 Net-_D25-Pad2_ SW_PUSH\nSW26 col1 Net-_D26-Pad2_ SW_PUSH\nSW22 col5 Net-_D22-Pad2_ SW_PUSH\nSW21 SW34A Net-_D21-Pad2_ SW_PUSH\nD21 row3 Net-_D21-Pad2_ D\nD22 row3 Net-_D22-Pad2_ D\nD23 row3 Net-_D23-Pad2_ D\nD24 row3 Net-_D24-Pad2_ D\nD25 row3 Net-_D25-Pad2_ D\nD26 row3 Net-_D26-Pad2_ D\nSW29 col4 Net-_D29-Pad2_ SW_PUSH\nSW30 col3 Net-_D30-Pad2_ SW_PUSH\nSW31 col2 Net-_D31-Pad2_ SW_PUSH\nD34 row4 SW34B D\nD28 row4 Net-_D28-Pad2_ D\nD29 row4 Net-_D29-Pad2_ D\nD30 row4 Net-_D30-Pad2_ D\nD31 row4 Net-_D31-Pad2_ D\nR1 VCC SDA R\nR2 VCC SCL R\nJ2 VCC GND /i2c_d /i2c_c 4PIN\nJ1 VCC LED GND LED\nTH1 HOLE\nTH2 HOLE\nTH4 HOLE\nTH5 HOLE\nTH6 HOLE\nTH7 HOLE\nTH3 HOLE\nRSW1 GND RESET SW_RST\nP1 /i2c_c i2c_pin\nP2 /i2c_d i2c_pin\nW1 DATA /i2c_d jumper\nJ3 SDA SCL VCC GND OLED\nSW32 col1 Net-_D32-Pad2_ SW_PUSH\nD32 row4 Net-_D32-Pad2_ D\nSW34 ENCA ENCB GND SW34A SW34B Rotary_Encoder_Switch\nSW6 col0 Net-_D6-Pad2_ SW_PUSH\nD6 row0 Net-_D6-Pad2_ D\nSW131 col0 Net-_D13-Pad2_ SW_PUSH\nD13 row1 Net-_D13-Pad2_ D\nSW20 col0 Net-_D20-Pad2_ SW_PUSH\nD20 row2 Net-_D20-Pad2_ D\nSW27 col0 Net-_D27-Pad2_ SW_PUSH\nD27 row3 Net-_D27-Pad2_ D\nSW33 col0 Net-_D33-Pad2_ SW_PUSH\nD33 row4 Net-_D33-Pad2_ D\nSW1 col5 Net-_D1-Pad2_ SW_PUSH\nSW132 col0 Net-_D13-Pad2_ SW_PUSH\n. \n.end\n"
    },
    {
        "filename": "1901.cir",
        "prompt": "Design a circuit with a microcontroller interface, a buzzer, an LED indicator, a potentiometer for adjustable voltage, and a reset switch. The circuit includes power connections for +3.3V and +5V, and ground. It features digital I/O pins for communication (MOSI, MISO, SS, SDA, SCL) and a general-purpose digital output. An LM741 operational amplifier is present, connected to +5V and ground. A sensor connector is included with +5V and ground pins, as well as a signal pin connected to an analog input. The buzzer is activated by a digital output through an LED and a resistor. A potentiometer adjusts the voltage to the operational amplifier. A dual push-button switch provides a reset function. A shield RN2483 is also present.",
        "content": ".title KiCad schematic\nP1 NC_01 NC_02 /Reset +3V3 +5V GND GND NC_03 Power\nP2 /A0 NC_04 NC_05 NC_06 /A4_SDA_ /A5_SCL_ Analog\nP5 NC_07 CONN_01X01\nP6 NC_08 CONN_01X01\nP7 NC_09 CONN_01X01\nP8 NC_10 CONN_01X01\nP4 NC_11 NC_12 NC_13 NC_14 /3_**_ NC_15 NC_16 NC_17 Digital\nP3 /A5_SCL_ /A4_SDA_ NC_18 GND NC_19 /12_MISO_ /11_**/MOSI_ /10_**/SS_ /9_**_ NC_20 Digital\nU1 NC_21 Net-_RV1-Pad2_ Net-_R1-Pad2_ GND NC_22 /3_**_ +5V NC_23 LM741\nBZ1 /9_**_ Net-_BZ1-Pad2_ Buzzer\nRV1 +5V Net-_RV1-Pad2_ GND 10k\nD1 GND Net-_BZ1-Pad2_ LED\nR1 /A0 Net-_R1-Pad2_ 4.7k\nR2 Net-_R1-Pad2_ /3_**_ 100k\nJ1 /A0 NC_24 +5V GND Conn_01x04_Male_Sensor\nSW1 NC_25 NC_26 /Reset GND SW_Push_Dual\nU2 /10_**/SS_ /11_**/MOSI_ NC_27 NC_28 /12_MISO_ +3V3 NC_29 GND shield_RN2483\n.end\n"
    },
    {
        "filename": "1293.cir",
        "prompt": "Design a circuit featuring an ESP32-WROVER module with basic power supply filtering, pull-up resistors for I2C communication (SDA and SCL), and level shifting/control circuitry for serial communication (RX, TX) and programming signals (/CTS, /DTR) using NPN transistors (BC847) and pull-up resistors (10k). Include a programming header (J1) connecting GND, +3V3, RX, TX, /CTS, and /DTR, and a main I/O header (J2) connecting +5V, GND, TX, RX, and unused pins. Add decoupling capacitors (10uF and 100pF) for the +3V3 supply. The ESP32 should have GPIO0 connected to the /DTR control signal.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 GND +3V3 EN NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 GND NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 GPIO0 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 SCL RX TX SDA NC_28 GND GND ESP32-WROVER\nQ2 Net-_Q2-Pad1_ /DTR GPIO0 BC847\nQ1 Net-_Q1-Pad1_ /CTS EN BC847\nR1 /DTR Net-_Q1-Pad1_ 10K\nR2 /CTS Net-_Q2-Pad1_ 10K\nJ1 GND /CTS +3V3 RX TX /DTR PROGRAMMING\nC4 +3V3 GND 100pF\nC1 +3V3 GND 10uF\nC2 +3V3 GND 10uF\nC3 +3V3 GND 100pF\nR3 +3V3 SDA 4K7\nR4 +3V3 SCL 4k7\nJ2 NC_29 +5V GND TX RX GND MainIO\n.end\n"
    },
    {
        "filename": "1679.cir",
        "prompt": "Design a circuit featuring two isolated CAN bus transceivers (ISO1050DW) powered by a +3.3V supply. Each transceiver has associated termination resistors (60 ohms) and filtering capacitors (47nF to ground, and 0.1uF decoupling capacitors to ground for the power supply). The first transceiver connects to CAN High (/CANH0) and CAN Low (/CANL0), while the second connects to CAN High (/CANH1) and CAN Low (/CANL1). Include necessary power and ground connections for both transceivers and decoupling capacitors for the +3.3V rail. The ICs have numerous unconnected pins (NC_XX).",
        "content": ".title KiCad schematic\nR3 Net-_C3-Pad1_ /CANH0 60R\nC3 Net-_C3-Pad1_ GND 47n\nR1 Net-_C3-Pad1_ /CANL0 60R\nC5 +3V3 GND 0.1u\nC6 +3V3 GND 0.1u\nC2 +3V3 GND 0.1u\nC1 +3V3 GND 0.1u\nIC1 +3V3 GND NC_01 NC_02 NC_03 NC_04 GND GND +3V3 GND NC_05 /CANH0 /CANL0 NC_06 GND GND ISO1050DW\nIC2 +3V3 GND NC_07 NC_08 NC_09 NC_10 GND GND +3V3 GND NC_11 /CANH1 /CANL1 NC_12 GND GND ISO1050DW\nR4 Net-_C4-Pad1_ /CANH1 60R\nC4 Net-_C4-Pad1_ GND 47n\nR2 Net-_C4-Pad1_ /CANL1 60R\n.end\n"
    },
    {
        "filename": "131.cir",
        "prompt": "Create a circuit with a boost converter (IS31LT3360) driving a chain of ten LEDs. The boost converter's output is filtered by a 47uH inductor and a 1uF capacitor. A 0.22 Ohm resistor limits current to the capacitor. A 0.1uF and 100uF capacitor provide decoupling on the VCC line. The LEDs are connected in series, with each LED represented by a 'LED' component. A PMEG4010EGWX diode is connected between VCC and the input of the LED chain. A 100 Ohm resistor is connected to a net named 'NC_01'.",
        "content": ".title KiCad schematic\nU3 Net-_D23-Pad2_ GND Net-_R1-Pad1_ Net-_C9-Pad1_ VCC IS31LT3360\nL3 Net-_D23-Pad2_ Net-_C9-Pad2_ 47uH\nC9 Net-_C9-Pad1_ Net-_C9-Pad2_ 1uF\nC8 VCC GND 0.1uF\nR4 Net-_C9-Pad1_ VCC 0.22\nD24 Net-_D24-Pad1_ Net-_C9-Pad1_ LED\nD25 Net-_D25-Pad1_ Net-_D24-Pad1_ LED\nD26 Net-_D26-Pad1_ Net-_D25-Pad1_ LED\nD27 Net-_D27-Pad1_ Net-_D26-Pad1_ LED\nD28 Net-_D28-Pad1_ Net-_D27-Pad1_ LED\nD29 Net-_D29-Pad1_ Net-_D28-Pad1_ LED\nD30 Net-_D30-Pad1_ Net-_D29-Pad1_ LED\nD31 Net-_D31-Pad1_ Net-_D30-Pad1_ LED\nD32 Net-_D32-Pad1_ Net-_D31-Pad1_ LED\nD33 Net-_C9-Pad2_ Net-_D32-Pad1_ LED\nC7 VCC GND 100uF\nD23 VCC Net-_D23-Pad2_ PMEG4010EGWX\nR1 Net-_R1-Pad1_ NC_01 100\n.end\n"
    },
    {
        "filename": "1717.cir",
        "prompt": "Design a circuit featuring an ESP32 development board (ESP32-DEVKIT-V1) connected to two 2x4 pin headers (J1 and CON2) for external communication and a single LED indicator (D1). The ESP32 communicates via SPI (MISO, MOSI, SCK, SSEL) and I2C (SDA, SCL) interfaces, with dedicated pins for RXD and TXD for serial communication. Both pin headers provide connections for 5V and GND, alongside the communication lines. The LED is connected to a net driven by the ESP32 (Net-_D1-Pad2_). The circuit also includes a second 2x4 pin header (CON1) connected to the ESP32 for additional external connections.",
        "content": ".title KiCad schematic\nJ1 GND 5V RXD1 MISO1 SCL1 SDA1 TXD1 SSEL1 CONN_02X04\nCON1 5V GND MISO1 MOSI1 RXD1 SCK1 SCL1 SDA1 SSEL1 TXD1 UEXT\nU1 NC_01 RXD1 RXD2 MISO1 MISO2 SSEL2 SSEL1 SCL1 SDA1 SCL2 SDA2 NC_02 NC_03 GND 5V NC_04 GND NC_05 NC_06 NC_07 SCK1 SCK2 NC_08 TXD2 TXD1 Net-_D1-Pad2_ NC_09 NC_10 MOSI1 MOSI2 ESP32-DEVKIT-V1\nCON2 5V GND MISO2 MOSI2 RXD2 SCK2 SCL2 SDA2 SSEL2 TXD2 UEXT\nD1 NC_11 Net-_D1-Pad2_ LED\n.end\n"
    },
    {
        "filename": "1553.cir",
        "prompt": "Create a circuit consisting of three resistor networks. The first network (RP9) has 16 resistors, each connected between a unique node (NC_01 to NC_16) and a common node. All resistors in this network have a resistance of 200 ohms. The second and third networks (RP7 and RP8) each have 16 resistors, also connected between unique nodes (NC_17 to NC_32 for RP7, and NC_33 to NC_48 for RP8) and a common node. All resistors in these networks have a resistance of 1 kilohm.",
        "content": ".title KiCad schematic\nRP9 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 200\nRP7 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 1K\nRP8 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 1K\n.end\n"
    },
    {
        "filename": "1184.cir",
        "prompt": "Design a circuit with a 5V input that regulates it down to 3.3V using an AMS1117 voltage regulator. The 3.3V output is connected to a USB-C receptacle (USB2.0) for data lines (D+ and D-), with 5V and GND also connected to the receptacle. Include pull-down resistors (5.1k\u03a9) on both USB data lines (D+ and D-) to ground. Add decoupling capacitors: a capacitor (C) from 5V to GND and another capacitor (CP1) from 3.3V to GND. The USB receptacle also has unconnected pins (NC_01, NC_02).",
        "content": ".title KiCad schematic\nT1 +5V Vin\nP7 Net-_P7-Pad1_ +3V3 +5V AMS1117\nR6 +3V3 Net-_P7-Pad1_ R\nR7 Net-_P7-Pad1_ GND R\nC67 +3V3 GND CP1\nC66 +5V GND C\nT3 +3V3 Vout\nJ2 GND +5V Net-_J2-PadA5_ /USB_D+ /USB_D- NC_01 +5V GND GND +5V Net-_J2-PadB5_ /USB_D+ /USB_D- NC_02 +5V GND GND USB_C_Receptacle_USB2.0\nR11 GND Net-_J2-PadA5_ 5K1\nR12 GND Net-_J2-PadB5_ 5K1\n.end\n"
    },
    {
        "filename": "376.cir",
        "prompt": "Create a circuit with a microcontroller (STM32F030F4Px) communicating over RS485 (using SP3485CN transceiver) to control a 4-digit, 7-segment display. The display is driven by eight 74HC595 shift registers (U4-U12), one for each segment of each digit. The microcontroller provides SPI clock, strobe, and data signals to the shift registers. Column selection for the 7-segment display is handled by four N-channel MOSFETs (IRLML6244) controlled by the microcontroller's GPIO pins. A crystal oscillator (8MHz) provides the clock signal for the microcontroller. The circuit includes voltage regulation (LD1117S33CTR) to provide 3.3V from a 5V supply, and decoupling capacitors are used throughout. Include connectors for the RS485 interface. The circuit should be able to display numerical values on the 7-segment display based on data received via RS485.",
        "content": ".title KiCad schematic\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ Net-_D1-Pad3_ Net-_D1-Pad4_ Net-_D1-Pad5_ /COL3 Net-_D1-Pad7_ /COL2 /COL1 Net-_D1-Pad10_ Net-_D1-Pad11_ /COL0 7seg_4digit_cc\nU4 Net-_D1-Pad7_ Net-_D1-Pad4_ Net-_D1-Pad2_ Net-_D1-Pad1_ Net-_D1-Pad10_ Net-_D1-Pad5_ Net-_D1-Pad3_ GND /Q70 /~MR /SPI_CLK /STROBE GND /D_CHAIN_IN Net-_D1-Pad11_ +5V 74HC595_mine\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ Net-_D2-Pad3_ Net-_D2-Pad4_ Net-_D2-Pad5_ /COL3 Net-_D2-Pad7_ /COL2 /COL1 Net-_D2-Pad10_ Net-_D2-Pad11_ /COL0 7seg_4digit_cc\nU6 Net-_D2-Pad7_ Net-_D2-Pad4_ Net-_D2-Pad2_ Net-_D2-Pad1_ Net-_D2-Pad10_ Net-_D2-Pad5_ Net-_D2-Pad3_ GND /Q71 /~MR /SPI_CLK /STROBE GND /Q70 Net-_D2-Pad11_ +5V 74HC595_mine\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ Net-_D3-Pad3_ Net-_D3-Pad4_ Net-_D3-Pad5_ /COL3 Net-_D3-Pad7_ /COL2 /COL1 Net-_D3-Pad10_ Net-_D3-Pad11_ /COL0 7seg_4digit_cc\nU7 Net-_D3-Pad7_ Net-_D3-Pad4_ Net-_D3-Pad2_ Net-_D3-Pad1_ Net-_D3-Pad10_ Net-_D3-Pad5_ Net-_D3-Pad3_ GND /Q72 /~MR /SPI_CLK /STROBE GND /Q71 Net-_D3-Pad11_ +5V 74HC595_mine\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ Net-_D4-Pad3_ Net-_D4-Pad4_ Net-_D4-Pad5_ /COL3 Net-_D4-Pad7_ /COL2 /COL1 Net-_D4-Pad10_ Net-_D4-Pad11_ /COL0 7seg_4digit_cc\nU8 Net-_D4-Pad7_ Net-_D4-Pad4_ Net-_D4-Pad2_ Net-_D4-Pad1_ Net-_D4-Pad10_ Net-_D4-Pad5_ Net-_D4-Pad3_ GND /Q73 /~MR /SPI_CLK /STROBE GND /Q72 Net-_D4-Pad11_ +5V 74HC595_mine\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ Net-_D5-Pad3_ Net-_D5-Pad4_ Net-_D5-Pad5_ /COL3 Net-_D5-Pad7_ /COL2 /COL1 Net-_D5-Pad10_ Net-_D5-Pad11_ /COL0 7seg_4digit_cc\nU9 Net-_D5-Pad7_ Net-_D5-Pad4_ Net-_D5-Pad2_ Net-_D5-Pad1_ Net-_D5-Pad10_ Net-_D5-Pad5_ Net-_D5-Pad3_ GND /Q74 /~MR /SPI_CLK /STROBE GND /Q73 Net-_D5-Pad11_ +5V 74HC595_mine\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ Net-_D6-Pad3_ Net-_D6-Pad4_ Net-_D6-Pad5_ /COL3 Net-_D6-Pad7_ /COL2 /COL1 Net-_D6-Pad10_ Net-_D6-Pad11_ /COL0 7seg_4digit_cc\nU10 Net-_D6-Pad7_ Net-_D6-Pad4_ Net-_D6-Pad2_ Net-_D6-Pad1_ Net-_D6-Pad10_ Net-_D6-Pad5_ Net-_D6-Pad3_ GND /Q75 /~MR /SPI_CLK /STROBE GND /Q74 Net-_D6-Pad11_ +5V 74HC595_mine\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ Net-_D7-Pad3_ Net-_D7-Pad4_ Net-_D7-Pad5_ /COL3 Net-_D7-Pad7_ /COL2 /COL1 Net-_D7-Pad10_ Net-_D7-Pad11_ /COL0 7seg_4digit_cc\nU11 Net-_D7-Pad7_ Net-_D7-Pad4_ Net-_D7-Pad2_ Net-_D7-Pad1_ Net-_D7-Pad10_ Net-_D7-Pad5_ Net-_D7-Pad3_ GND /Q76 /~MR /SPI_CLK /STROBE GND /Q75 Net-_D7-Pad11_ +5V 74HC595_mine\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ Net-_D8-Pad3_ Net-_D8-Pad4_ Net-_D8-Pad5_ /COL3 Net-_D8-Pad7_ /COL2 /COL1 Net-_D8-Pad10_ Net-_D8-Pad11_ /COL0 7seg_4digit_cc\nU12 Net-_D8-Pad7_ Net-_D8-Pad4_ Net-_D8-Pad2_ Net-_D8-Pad1_ Net-_D8-Pad10_ Net-_D8-Pad5_ Net-_D8-Pad3_ GND NC_01 /~MR /SPI_CLK /STROBE GND /Q76 Net-_D8-Pad11_ +5V 74HC595_mine\nC12 +5V GND 100n\nC11 +5V GND 100n\nC8 +5V GND 100n\nC13 +5V GND 100n\nC14 +5V GND 100n\nC15 +5V GND 100n\nC16 +5V GND 100n\nC6 +5V GND 100n\nU5 NC_02 Net-_C9-Pad2_ Net-_C10-Pad2_ NC_03 +3V3 Net-_C7-Pad1_ /RS485_DE /RS485_TX /RS485_RX /GATE3 /SPI_CLK /GATE2 /D_CHAIN_IN NC_04 GND +3V3 /STROBE /~MR /GATE1 /GATE0 STM32F030F4Px\nU1 /RS485_RX /RS485_DE /RS485_DE /RS485_TX GND /RS485_A /RS485_B +3V3 SP3485CN\nC3 GND +3V3 100n\nU2 GND +3V3 +5V LD1117S33CTR\nC4 GND +3V3 100n\nC2 GND +5V 100n\nC1 +5V GND 1000u\nQ4 /GATE0 Net-_Q1-Pad2_ /COL0 IRLML6244\nQ3 /GATE1 Net-_Q1-Pad2_ /COL1 IRLML6244\nQ2 /GATE2 Net-_Q1-Pad2_ /COL2 IRLML6244\nQ1 /GATE3 Net-_Q1-Pad2_ /COL3 IRLML6244\nY1 Net-_C10-Pad2_ Net-_C9-Pad2_ 8MHz\nC9 GND Net-_C9-Pad2_ 22p\nC10 GND Net-_C10-Pad2_ 22p\nR1 Net-_Q1-Pad2_ GND R\nP1 /RS485_A GND /RS485_B GND GND GND GND GND GND GND CONN_02X05\nP2 /RS485_A GND /RS485_B GND GND GND GND GND GND GND CONN_02X05\nU3 Net-_C5-Pad1_ Net-_C5-Pad2_ Net-_Q1-Pad2_ GND GND Net-_C7-Pad2_ Net-_C7-Pad1_ GND LM358\nR2 Net-_C5-Pad2_ GND R\nR3 Net-_C5-Pad1_ Net-_C5-Pad2_ R\nR4 Net-_C7-Pad2_ Net-_C5-Pad1_ R\nR5 Net-_C7-Pad1_ Net-_C7-Pad2_ R\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ C\nC7 Net-_C7-Pad1_ Net-_C7-Pad2_ C\n.end\n"
    },
    {
        "filename": "980.cir",
        "prompt": "Design a circuit with a microcontroller interface (SDA, SCL, RST) connected to a voltage divider (VR, V0, V1, V2, V3, V4) and a simple output stage with overvoltage protection. Include decoupling capacitors for power rails (VDD, GND) and signal lines. A potentiometer (RV1) adjusts the voltage divider's output (V0). A BJT (Q1) acts as a switch controlled by a signal (BL) with a pull-up and pull-down resistor network. The circuit features connectors (J1, J2, J3) for external connections and a Zener diode (D1) to clamp the output voltage (VOUT). Capacitors (C1-C9) provide filtering and stabilization. Resistors (R1-R9) establish voltage levels and current limiting.",
        "content": ".title KiCad schematic\nJ2 RST V0 V1 V2 V4 V3 NC_01 SDA SCL GND VDD VOUT CAP2N CAP2P CAP1P CAP1N VR NC_02 Conn_02x09_Odd_Even\nR4 VDD SDA 10K\nR2 VDD SCL 10K\nD1 VOUT GND 8V\nC2 GND VOUT 1uF\nC5 CAP2P CAP2N 1uF\nC8 CAP1P CAP1N 1uF\nR1 VOUT GND 1M\nR3 VR GND 100K\nR5 VDD RST 10K\nC1 GND V0 1uF\nR6 V1 V2 100K\nC3 GND V1 1uF\nC6 GND V2 1uF\nC7 V4 GND 1uF\nC4 V3 GND 1uF\nRV1 VR V0 NC_03 POT\nR7 V3 V4 100K\nQ1 Net-_Q1-Pad1_ GND BL- BC847\nR8 Net-_Q1-Pad1_ BL 1K\nR9 Net-_Q1-Pad1_ GND 10K\nJ1 VDD GND SCL SDA BL RST Conn_01x06\nJ3 VDD BL- Conn_01x02\nC9 VDD GND 1uF\n.end\n"
    },
    {
        "filename": "1383.cir",
        "prompt": "Create a circuit with six independent input channels, each buffered by a Schmitt trigger inverter. Each input channel consists of a 10pF capacitor in series with a 100K resistor to +5V, followed by a 5.3V Zener diode to ground. The output of each channel is connected to a 220K resistor to ground and a connector. The Schmitt trigger inverters are implemented using two 74HC14 and two 74LS14 chips, with each chip handling three input channels. A 100nF decoupling capacitor is connected between +5V and ground. A 1uF capacitor is connected between /400V and ground. There is a connector for /400V. There are also NC pins connected to GND and +5V.",
        "content": ".title KiCad schematic\nU1 Net-_C1-Pad1_ Net-_D5-Pad2_ Net-_C2-Pad1_ Net-_D6-Pad2_ Net-_C4-Pad1_ Net-_D7-Pad2_ GND Net-_D8-Pad2_ Net-_C5-Pad1_ Net-_D13-Pad2_ Net-_C11-Pad1_ Net-_D14-Pad2_ Net-_C12-Pad1_ +5V 74HC14\nU2 Net-_C7-Pad1_ Net-_P9-Pad1_ Net-_C8-Pad1_ Net-_P10-Pad1_ Net-_C9-Pad1_ Net-_P11-Pad1_ GND Net-_P12-Pad1_ Net-_C10-Pad1_ Net-_P21-Pad1_ Net-_C17-Pad1_ Net-_P22-Pad1_ Net-_C18-Pad1_ +5V 74LS14\nC9 Net-_C9-Pad1_ GND 4n7\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 10p\nC6 GND +5V 100N\nR3 Net-_C4-Pad2_ /400V 10M\nR7 Net-_C4-Pad1_ +5V 100K\nD3 Net-_C4-Pad1_ GND 5V3\nD7 Net-_C9-Pad1_ Net-_D7-Pad2_ 1N914\nP5 Net-_C4-Pad2_ CONN_01X01\nP6 GND CONN_01X01\nR11 GND Net-_C9-Pad1_ 220K\nP11 Net-_P11-Pad1_ CONN_01X01\nC10 Net-_C10-Pad1_ GND 4n7\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 10p\nR4 Net-_C5-Pad2_ /400V 10M\nR8 Net-_C5-Pad1_ +5V 100K\nD4 Net-_C5-Pad1_ GND 5V3\nD8 Net-_C10-Pad1_ Net-_D8-Pad2_ 1N914\nP7 Net-_C5-Pad2_ CONN_01X01\nP8 GND CONN_01X01\nR12 GND Net-_C10-Pad1_ 220K\nP12 Net-_P12-Pad1_ CONN_01X01\nC7 Net-_C7-Pad1_ GND 4n7\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 10p\nR1 Net-_C1-Pad2_ /400V 10M\nR5 Net-_C1-Pad1_ +5V 100K\nD1 Net-_C1-Pad1_ GND 5V3\nD5 Net-_C7-Pad1_ Net-_D5-Pad2_ 1N914\nP1 Net-_C1-Pad2_ CONN_01X01\nP2 GND CONN_01X01\nR9 GND Net-_C7-Pad1_ 220K\nP9 Net-_P9-Pad1_ CONN_01X01\nC8 Net-_C8-Pad1_ GND 4n7\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 10p\nR2 Net-_C2-Pad2_ /400V 10M\nR6 Net-_C2-Pad1_ +5V 100K\nD2 Net-_C2-Pad1_ GND 5V3\nD6 Net-_C8-Pad1_ Net-_D6-Pad2_ 1N914\nP3 Net-_C2-Pad2_ CONN_01X01\nP4 GND CONN_01X01\nR10 GND Net-_C8-Pad1_ 220K\nP10 Net-_P10-Pad1_ CONN_01X01\nU3 Net-_C14-Pad1_ Net-_D15-Pad2_ Net-_C15-Pad1_ Net-_D16-Pad2_ GND +5V 74HC14\nU4 Net-_C19-Pad1_ Net-_P23-Pad1_ Net-_C20-Pad1_ Net-_P24-Pad1_ GND +5V 74LS14\nC19 Net-_C19-Pad1_ GND 4n7\nC14 Net-_C14-Pad1_ Net-_C14-Pad2_ 10p\nC16 GND +5V 100N\nR15 Net-_C14-Pad2_ /400V 10M\nR19 Net-_C14-Pad1_ +5V 100K\nD11 Net-_C14-Pad1_ GND 5V3\nD15 Net-_C19-Pad1_ Net-_D15-Pad2_ 1N914\nP17 Net-_C14-Pad2_ CONN_01X01\nP18 GND CONN_01X01\nR23 GND Net-_C19-Pad1_ 220K\nP23 Net-_P23-Pad1_ CONN_01X01\nC20 Net-_C20-Pad1_ GND 4n7\nC15 Net-_C15-Pad1_ Net-_C15-Pad2_ 10p\nR16 Net-_C15-Pad2_ /400V 10M\nR20 Net-_C15-Pad1_ +5V 100K\nD12 Net-_C15-Pad1_ GND 5V3\nD16 Net-_C20-Pad1_ Net-_D16-Pad2_ 1N914\nP19 Net-_C15-Pad2_ CONN_01X01\nP20 GND CONN_01X01\nR24 GND Net-_C20-Pad1_ 220K\nP24 Net-_P24-Pad1_ CONN_01X01\nC17 Net-_C17-Pad1_ GND 4n7\nC11 Net-_C11-Pad1_ Net-_C11-Pad2_ 10p\nR13 Net-_C11-Pad2_ /400V 10M\nR17 Net-_C11-Pad1_ +5V 100K\nD9 Net-_C11-Pad1_ GND 5V3\nD13 Net-_C17-Pad1_ Net-_D13-Pad2_ 1N914\nP13 Net-_C11-Pad2_ CONN_01X01\nP14 GND CONN_01X01\nR21 GND Net-_C17-Pad1_ 220K\nP21 Net-_P21-Pad1_ CONN_01X01\nC18 Net-_C18-Pad1_ GND 4n7\nC12 Net-_C12-Pad1_ Net-_C12-Pad2_ 10p\nR14 Net-_C12-Pad2_ /400V 10M\nR18 Net-_C12-Pad1_ +5V 100K\nD10 Net-_C12-Pad1_ GND 5V3\nD14 Net-_C18-Pad1_ Net-_D14-Pad2_ 1N914\nP15 Net-_C12-Pad2_ CONN_01X01\nP16 GND CONN_01X01\nR22 GND Net-_C18-Pad1_ 220K\nP22 Net-_P22-Pad1_ CONN_01X01\nP25 NC_01 GND +5V NC_02 CONN_01X04\nC3 /400V GND 1uF\nP26 /400V CONN_01X01\n.end\n"
    },
    {
        "filename": "795.cir",
        "prompt": "Create a circuit featuring a 74LS245 octal bidirectional bus driver with buffering. The chip (U1) receives power (VCC) and an enable signal (EN) and a direction control signal (DIR). Input/output lines are connected via two 11-pin connectors (J1 and J2) to external circuitry. Decoupling is provided by a 100nF capacitor (C1) between VCC and GND. Pull-down resistors (R1 and R2) are connected to EN and DIR respectively, grounding them when not actively driven. Ground connections are provided via connectors J3 and J4. All ground connections are tied together.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 DIR Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ GND Net-_J2-Pad10_ Net-_J2-Pad9_ Net-_J2-Pad8_ Net-_J2-Pad7_ Net-_J2-Pad6_ Net-_J2-Pad5_ Net-_J2-Pad4_ Net-_J2-Pad3_ EN VCC 74LS245\nJ1 DIR EN Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ GND Conn_01x11\nJ2 VCC GND Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ Net-_J2-Pad10_ GND Conn_01x11\nC1 VCC GND 100nF\nR1 EN GND EN\nR2 DIR GND DIR\nJ3 GND G\nJ4 GND G\n.end\n"
    },
    {
        "filename": "1800.cir",
        "prompt": "Create a schematic of a keyboard matrix with 6 columns (col0-col6) and 7 rows (NC_01-NC_38). Each key is represented by a switch (KEYSW) connecting a column line to a row line. The keys are labeled as follows:\n\nRow 1 (NC_01-NC_07): 7, 8, 9, 0, -, =, Backspace\nRow 2 (NC_08-NC_14): Y, U, I, O, P, [, ]\nRow 3 (NC_15-NC_17): \\, H, J\nRow 4 (NC_18-NC_23): K, L, ;, \", Enter\nRow 5 (NC_24-NC_30): B, N, M, ,, ., / , 5\nRow 6 (NC_31-NC_38): Shift, 1, Alt, Ctrl, 2, 3, 4 \n\nAll keys connect a single column to a single row. No other components are present.\n\n\n\n",
        "content": ".title KiCad schematic\nK_7 col0 NC_01 KEYSW\nK_8 col1 NC_02 KEYSW\nK_9 col2 NC_03 KEYSW\nK_0 col3 NC_04 KEYSW\nK_MINUS1 col4 NC_05 KEYSW\nK_EQUAL1 col5 NC_06 KEYSW\nK_BACKSPACE1 col6 NC_07 KEYSW\nK_Y1 col0 NC_08 KEYSW\nK_U1 col1 NC_09 KEYSW\nK_I1 col2 NC_10 KEYSW\nK_O1 col3 NC_11 KEYSW\nK_P1 col4 NC_12 KEYSW\nK_[1 col5 NC_13 KEYSW\nK_]1 col6 NC_14 KEYSW\nK_BSLSH1 NC_15 NC_16 KEYSW\nK_H1 col0 NC_17 KEYSW\nK_J1 col1 NC_18 KEYSW\nK_K1 col2 NC_19 KEYSW\nK_L1 col3 NC_20 KEYSW\nK_SEMIC1 col4 NC_21 KEYSW\nK_QUOTE1 col5 NC_22 KEYSW\nK_ENTER1 col6 NC_23 KEYSW\nK_B1 col0 NC_24 KEYSW\nK_N1 col1 NC_25 KEYSW\nK_M1 col2 NC_26 KEYSW\nK_COMMA1 col3 NC_27 KEYSW\nK_DOT1 col4 NC_28 KEYSW\nK_SLASH1 col5 NC_29 KEYSW\nK_5 col6 NC_30 KEYSW\nK_SHIFT1 NC_31 NC_32 KEYSW\nK_1 col0 NC_33 KEYSW\nK_ALT1 col1 NC_34 KEYSW\nK_CTRL1 col2 NC_35 KEYSW\nK_2 col3 NC_36 KEYSW\nK_3 col4 NC_37 KEYSW\nK_4 col5 NC_38 KEYSW\n.end\n"
    },
    {
        "filename": "1596.cir",
        "prompt": "Design a circuit with an analog input voltage (V_\u03a9) connected through a 1M\u03a9 resistor (R1) to the analog input of a CD4052B analog multiplexer/demultiplexer (U1). The multiplexer's select inputs are configured to select this input. The multiplexer's common output is connected through a 75k\u03a9 resistor (R4) to ground. A 3.6k\u03a9 resistor (R2) and a 24k\u03a9 resistor (R3) are also connected to ground, and are connected to other inputs of the multiplexer (U1). The circuit includes ground (J1) and current measurement (J3) connections, as well as the input voltage connection (J2). The multiplexer's unused inputs are left unconnected.",
        "content": ".title KiCad schematic\nR1 Net-_R1-Pad1_ Net-_J2-Pad1_ 1M\nC1 NC_01 NC_02 C\nR2 GND Net-_R2-Pad2_ 3.6k\nR3 GND Net-_R3-Pad2_ 24k\nR4 Net-_R4-Pad1_ GND 75k\nU1 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 Net-_R2-Pad2_ NC_13 Net-_R1-Pad1_ Net-_R4-Pad1_ Net-_R3-Pad2_ NC_14 CD4052B\nJ2 Net-_J2-Pad1_ V_\u03a9\nJ1 NC_15 GROUND\nJ3 NC_16 Current\n.end\n"
    },
    {
        "filename": "1823.cir",
        "prompt": "Create a schematic for a display system consisting of ten 8-digit 7-segment LED displays driven by ten MAX7219/7221 display driver ICs. The system is powered by a +5V supply, with each driver IC having a 0.1uF decoupling capacitor. Each driver IC receives DIN, CLK, and CS signals, with connections daisy-chained between adjacent drivers. Specifically, DIN0 connects to DIN1, CLK0 connects to CLK1, and CS0 connects to CS1, and so on. Resistors (30k) are connected between the driver ICs' digital input pins and +5V. A connector provides access to the +5V supply, ground, DIN0, DIN1, CLK0, CLK1, CS0, and CS1 signals. Include mounting holes for physical support. There are zero-ohm resistors connecting DIN1 to DOUT0, CLK1 to CLK0, and CS1 to CS0. The last driver (U10) has /DOUT0 connected to /R0D and the last driver (U12) has /R1D connected to NC_01.",
        "content": ".title KiCad schematic\nU1 /DIN0 Net-_LED1-Pad2_ Net-_LED1-Pad3_ GND Net-_LED1-Pad14_ Net-_LED1-Pad5_ Net-_LED1-Pad12_ Net-_LED1-Pad11_ GND Net-_LED1-Pad7_ Net-_LED1-Pad8_ /CS0 /CLK0 Net-_LED1-Pad9_ Net-_LED1-Pad10_ Net-_LED1-Pad6_ Net-_LED1-Pad13_ Net-_R1-Pad1_ +5V Net-_LED1-Pad4_ Net-_LED1-Pad15_ Net-_LED1-Pad16_ Net-_LED1-Pad1_ Net-_U1-Pad24_ MAX7219_7221\nLED1 Net-_LED1-Pad1_ Net-_LED1-Pad2_ Net-_LED1-Pad3_ Net-_LED1-Pad4_ Net-_LED1-Pad5_ Net-_LED1-Pad6_ Net-_LED1-Pad7_ Net-_LED1-Pad8_ Net-_LED1-Pad9_ Net-_LED1-Pad10_ Net-_LED1-Pad11_ Net-_LED1-Pad12_ Net-_LED1-Pad13_ Net-_LED1-Pad14_ Net-_LED1-Pad15_ Net-_LED1-Pad16_ 7088A_788\nC1 +5V GND 0.1u\nR1 Net-_R1-Pad1_ +5V 30k\nU6 /DIN1 Net-_LED6-Pad2_ Net-_LED6-Pad3_ GND Net-_LED6-Pad14_ Net-_LED6-Pad5_ Net-_LED6-Pad12_ Net-_LED6-Pad11_ GND Net-_LED6-Pad7_ Net-_LED6-Pad8_ /CS1 /CLK1 Net-_LED6-Pad9_ Net-_LED6-Pad10_ Net-_LED6-Pad6_ Net-_LED6-Pad13_ Net-_R6-Pad1_ +5V Net-_LED6-Pad4_ Net-_LED6-Pad15_ Net-_LED6-Pad16_ Net-_LED6-Pad1_ Net-_U6-Pad24_ MAX7219_7221\nLED6 Net-_LED6-Pad1_ Net-_LED6-Pad2_ Net-_LED6-Pad3_ Net-_LED6-Pad4_ Net-_LED6-Pad5_ Net-_LED6-Pad6_ Net-_LED6-Pad7_ Net-_LED6-Pad8_ Net-_LED6-Pad9_ Net-_LED6-Pad10_ Net-_LED6-Pad11_ Net-_LED6-Pad12_ Net-_LED6-Pad13_ Net-_LED6-Pad14_ Net-_LED6-Pad15_ Net-_LED6-Pad16_ 7088A_788\nC6 +5V GND 0.1u\nR6 Net-_R6-Pad1_ +5V 30k\nU2 Net-_U1-Pad24_ Net-_LED2-Pad2_ Net-_LED2-Pad3_ GND Net-_LED2-Pad14_ Net-_LED2-Pad5_ Net-_LED2-Pad12_ Net-_LED2-Pad11_ GND Net-_LED2-Pad7_ Net-_LED2-Pad8_ /CS0 /CLK0 Net-_LED2-Pad9_ Net-_LED2-Pad10_ Net-_LED2-Pad6_ Net-_LED2-Pad13_ Net-_R2-Pad1_ +5V Net-_LED2-Pad4_ Net-_LED2-Pad15_ Net-_LED2-Pad16_ Net-_LED2-Pad1_ Net-_U2-Pad24_ MAX7219_7221\nLED2 Net-_LED2-Pad1_ Net-_LED2-Pad2_ Net-_LED2-Pad3_ Net-_LED2-Pad4_ Net-_LED2-Pad5_ Net-_LED2-Pad6_ Net-_LED2-Pad7_ Net-_LED2-Pad8_ Net-_LED2-Pad9_ Net-_LED2-Pad10_ Net-_LED2-Pad11_ Net-_LED2-Pad12_ Net-_LED2-Pad13_ Net-_LED2-Pad14_ Net-_LED2-Pad15_ Net-_LED2-Pad16_ 7088A_788\nC2 +5V GND 0.1u\nR2 Net-_R2-Pad1_ +5V 30k\nU7 Net-_U6-Pad24_ Net-_LED7-Pad2_ Net-_LED7-Pad3_ GND Net-_LED7-Pad14_ Net-_LED7-Pad5_ Net-_LED7-Pad12_ Net-_LED7-Pad11_ GND Net-_LED7-Pad7_ Net-_LED7-Pad8_ /CS1 /CLK1 Net-_LED7-Pad9_ Net-_LED7-Pad10_ Net-_LED7-Pad6_ Net-_LED7-Pad13_ Net-_R7-Pad1_ +5V Net-_LED7-Pad4_ Net-_LED7-Pad15_ Net-_LED7-Pad16_ Net-_LED7-Pad1_ Net-_U7-Pad24_ MAX7219_7221\nLED7 Net-_LED7-Pad1_ Net-_LED7-Pad2_ Net-_LED7-Pad3_ Net-_LED7-Pad4_ Net-_LED7-Pad5_ Net-_LED7-Pad6_ Net-_LED7-Pad7_ Net-_LED7-Pad8_ Net-_LED7-Pad9_ Net-_LED7-Pad10_ Net-_LED7-Pad11_ Net-_LED7-Pad12_ Net-_LED7-Pad13_ Net-_LED7-Pad14_ Net-_LED7-Pad15_ Net-_LED7-Pad16_ 7088A_788\nC7 +5V GND 0.1u\nR7 Net-_R7-Pad1_ +5V 30k\nU3 Net-_U2-Pad24_ Net-_LED3-Pad2_ Net-_LED3-Pad3_ GND Net-_LED3-Pad14_ Net-_LED3-Pad5_ Net-_LED3-Pad12_ Net-_LED3-Pad11_ GND Net-_LED3-Pad7_ Net-_LED3-Pad8_ /CS0 /CLK0 Net-_LED3-Pad9_ Net-_LED3-Pad10_ Net-_LED3-Pad6_ Net-_LED3-Pad13_ Net-_R3-Pad1_ +5V Net-_LED3-Pad4_ Net-_LED3-Pad15_ Net-_LED3-Pad16_ Net-_LED3-Pad1_ Net-_U3-Pad24_ MAX7219_7221\nLED3 Net-_LED3-Pad1_ Net-_LED3-Pad2_ Net-_LED3-Pad3_ Net-_LED3-Pad4_ Net-_LED3-Pad5_ Net-_LED3-Pad6_ Net-_LED3-Pad7_ Net-_LED3-Pad8_ Net-_LED3-Pad9_ Net-_LED3-Pad10_ Net-_LED3-Pad11_ Net-_LED3-Pad12_ Net-_LED3-Pad13_ Net-_LED3-Pad14_ Net-_LED3-Pad15_ Net-_LED3-Pad16_ 7088A_788\nC3 +5V GND 0.1u\nR3 Net-_R3-Pad1_ +5V 30k\nU4 Net-_U3-Pad24_ Net-_LED4-Pad2_ Net-_LED4-Pad3_ GND Net-_LED4-Pad14_ Net-_LED4-Pad5_ Net-_LED4-Pad12_ Net-_LED4-Pad11_ GND Net-_LED4-Pad7_ Net-_LED4-Pad8_ /CS0 /CLK0 Net-_LED4-Pad9_ Net-_LED4-Pad10_ Net-_LED4-Pad6_ Net-_LED4-Pad13_ Net-_R4-Pad1_ +5V Net-_LED4-Pad4_ Net-_LED4-Pad15_ Net-_LED4-Pad16_ Net-_LED4-Pad1_ Net-_U4-Pad24_ MAX7219_7221\nLED4 Net-_LED4-Pad1_ Net-_LED4-Pad2_ Net-_LED4-Pad3_ Net-_LED4-Pad4_ Net-_LED4-Pad5_ Net-_LED4-Pad6_ Net-_LED4-Pad7_ Net-_LED4-Pad8_ Net-_LED4-Pad9_ Net-_LED4-Pad10_ Net-_LED4-Pad11_ Net-_LED4-Pad12_ Net-_LED4-Pad13_ Net-_LED4-Pad14_ Net-_LED4-Pad15_ Net-_LED4-Pad16_ 7088A_788\nC4 +5V GND 0.1u\nR4 Net-_R4-Pad1_ +5V 30k\nU5 Net-_U4-Pad24_ Net-_LED5-Pad2_ Net-_LED5-Pad3_ GND Net-_LED5-Pad14_ Net-_LED5-Pad5_ Net-_LED5-Pad12_ Net-_LED5-Pad11_ GND Net-_LED5-Pad7_ Net-_LED5-Pad8_ /CS0 /CLK0 Net-_LED5-Pad9_ Net-_LED5-Pad10_ Net-_LED5-Pad6_ Net-_LED5-Pad13_ Net-_R5-Pad1_ +5V Net-_LED5-Pad4_ Net-_LED5-Pad15_ Net-_LED5-Pad16_ Net-_LED5-Pad1_ /R0D MAX7219_7221\nLED5 Net-_LED5-Pad1_ Net-_LED5-Pad2_ Net-_LED5-Pad3_ Net-_LED5-Pad4_ Net-_LED5-Pad5_ Net-_LED5-Pad6_ Net-_LED5-Pad7_ Net-_LED5-Pad8_ Net-_LED5-Pad9_ Net-_LED5-Pad10_ Net-_LED5-Pad11_ Net-_LED5-Pad12_ Net-_LED5-Pad13_ Net-_LED5-Pad14_ Net-_LED5-Pad15_ Net-_LED5-Pad16_ 7088A_788\nC5 +5V GND 0.1u\nR5 Net-_R5-Pad1_ +5V 30k\nU8 Net-_U7-Pad24_ Net-_LED8-Pad2_ Net-_LED8-Pad3_ GND Net-_LED8-Pad14_ Net-_LED8-Pad5_ Net-_LED8-Pad12_ Net-_LED8-Pad11_ GND Net-_LED8-Pad7_ Net-_LED8-Pad8_ /CS1 /CLK1 Net-_LED8-Pad9_ Net-_LED8-Pad10_ Net-_LED8-Pad6_ Net-_LED8-Pad13_ Net-_R8-Pad1_ +5V Net-_LED8-Pad4_ Net-_LED8-Pad15_ Net-_LED8-Pad16_ Net-_LED8-Pad1_ Net-_U8-Pad24_ MAX7219_7221\nLED8 Net-_LED8-Pad1_ Net-_LED8-Pad2_ Net-_LED8-Pad3_ Net-_LED8-Pad4_ Net-_LED8-Pad5_ Net-_LED8-Pad6_ Net-_LED8-Pad7_ Net-_LED8-Pad8_ Net-_LED8-Pad9_ Net-_LED8-Pad10_ Net-_LED8-Pad11_ Net-_LED8-Pad12_ Net-_LED8-Pad13_ Net-_LED8-Pad14_ Net-_LED8-Pad15_ Net-_LED8-Pad16_ 7088A_788\nC8 +5V GND 0.1u\nR8 Net-_R8-Pad1_ +5V 30k\nU9 Net-_U8-Pad24_ Net-_LED9-Pad2_ Net-_LED9-Pad3_ GND Net-_LED9-Pad14_ Net-_LED9-Pad5_ Net-_LED9-Pad12_ Net-_LED9-Pad11_ GND Net-_LED9-Pad7_ Net-_LED9-Pad8_ /CS1 /CLK1 Net-_LED9-Pad9_ Net-_LED9-Pad10_ Net-_LED9-Pad6_ Net-_LED9-Pad13_ Net-_R9-Pad1_ +5V Net-_LED9-Pad4_ Net-_LED9-Pad15_ Net-_LED9-Pad16_ Net-_LED9-Pad1_ Net-_U10-Pad1_ MAX7219_7221\nLED9 Net-_LED9-Pad1_ Net-_LED9-Pad2_ Net-_LED9-Pad3_ Net-_LED9-Pad4_ Net-_LED9-Pad5_ Net-_LED9-Pad6_ Net-_LED9-Pad7_ Net-_LED9-Pad8_ Net-_LED9-Pad9_ Net-_LED9-Pad10_ Net-_LED9-Pad11_ Net-_LED9-Pad12_ Net-_LED9-Pad13_ Net-_LED9-Pad14_ Net-_LED9-Pad15_ Net-_LED9-Pad16_ 7088A_788\nC9 +5V GND 0.1u\nR9 Net-_R9-Pad1_ +5V 30k\nU10 Net-_U10-Pad1_ Net-_LED10-Pad2_ Net-_LED10-Pad3_ GND Net-_LED10-Pad14_ Net-_LED10-Pad5_ Net-_LED10-Pad12_ Net-_LED10-Pad11_ GND Net-_LED10-Pad7_ Net-_LED10-Pad8_ /CS1 /CLK1 Net-_LED10-Pad9_ Net-_LED10-Pad10_ Net-_LED10-Pad6_ Net-_LED10-Pad13_ Net-_R10-Pad1_ +5V Net-_LED10-Pad4_ Net-_LED10-Pad15_ Net-_LED10-Pad16_ Net-_LED10-Pad1_ /R1D MAX7219_7221\nLED10 Net-_LED10-Pad1_ Net-_LED10-Pad2_ Net-_LED10-Pad3_ Net-_LED10-Pad4_ Net-_LED10-Pad5_ Net-_LED10-Pad6_ Net-_LED10-Pad7_ Net-_LED10-Pad8_ Net-_LED10-Pad9_ Net-_LED10-Pad10_ Net-_LED10-Pad11_ Net-_LED10-Pad12_ Net-_LED10-Pad13_ Net-_LED10-Pad14_ Net-_LED10-Pad15_ Net-_LED10-Pad16_ 7088A_788\nC10 +5V GND 0.1u\nR10 Net-_R10-Pad1_ +5V 30k\nU11 /R0D Net-_LED11-Pad2_ Net-_LED11-Pad3_ GND Net-_LED11-Pad14_ Net-_LED11-Pad5_ Net-_LED11-Pad12_ Net-_LED11-Pad11_ GND Net-_LED11-Pad7_ Net-_LED11-Pad8_ /CS0 /CLK0 Net-_LED11-Pad9_ Net-_LED11-Pad10_ Net-_LED11-Pad6_ Net-_LED11-Pad13_ Net-_R14-Pad1_ +5V Net-_LED11-Pad4_ Net-_LED11-Pad15_ Net-_LED11-Pad16_ Net-_LED11-Pad1_ /DOUT0 MAX7219_7221\nLED11 Net-_LED11-Pad1_ Net-_LED11-Pad2_ Net-_LED11-Pad3_ Net-_LED11-Pad4_ Net-_LED11-Pad5_ Net-_LED11-Pad6_ Net-_LED11-Pad7_ Net-_LED11-Pad8_ Net-_LED11-Pad9_ Net-_LED11-Pad10_ Net-_LED11-Pad11_ Net-_LED11-Pad12_ Net-_LED11-Pad13_ Net-_LED11-Pad14_ Net-_LED11-Pad15_ Net-_LED11-Pad16_ 7088A_788\nC11 +5V GND 0.1u\nR14 Net-_R14-Pad1_ +5V 30k\nU12 /R1D Net-_LED12-Pad2_ Net-_LED12-Pad3_ GND Net-_LED12-Pad14_ Net-_LED12-Pad5_ Net-_LED12-Pad12_ Net-_LED12-Pad11_ GND Net-_LED12-Pad7_ Net-_LED12-Pad8_ /CS1 /CLK1 Net-_LED12-Pad9_ Net-_LED12-Pad10_ Net-_LED12-Pad6_ Net-_LED12-Pad13_ Net-_R15-Pad1_ +5V Net-_LED12-Pad4_ Net-_LED12-Pad15_ Net-_LED12-Pad16_ Net-_LED12-Pad1_ NC_01 MAX7219_7221\nLED12 Net-_LED12-Pad1_ Net-_LED12-Pad2_ Net-_LED12-Pad3_ Net-_LED12-Pad4_ Net-_LED12-Pad5_ Net-_LED12-Pad6_ Net-_LED12-Pad7_ Net-_LED12-Pad8_ Net-_LED12-Pad9_ Net-_LED12-Pad10_ Net-_LED12-Pad11_ Net-_LED12-Pad12_ Net-_LED12-Pad13_ Net-_LED12-Pad14_ Net-_LED12-Pad15_ Net-_LED12-Pad16_ 7088A_788\nC12 +5V GND 0.1u\nR15 Net-_R15-Pad1_ +5V 30k\nR11 /DIN1 /DOUT0 0R\nR12 /CLK1 /CLK0 0R\nR13 /CS1 /CS0 0R\nJ1 +5V +5V GND GND /DIN0 /DIN1 /CLK0 /CLK1 /CS0 /CS1 Conn_02x05_Odd_Even\nH1 GND MountingHole_Pad\nH2 GND MountingHole_Pad\nH3 GND MountingHole_Pad\nH4 GND MountingHole_Pad\n.end\n"
    },
    {
        "filename": "143.cir",
        "prompt": "Design a circuit that generates a pulsed output signal from an input pulse, incorporating clamping and level shifting. The circuit should include a pulse shaping network with capacitors (100pF, 220pF, 100nF) and resistors (22\u03a9, 100k\u03a9, 1k\u03a9, 1M\u03a9). Utilize diodes (BAT48, D1N4148, BZD23-18) for clamping and voltage regulation. Employ bipolar junction transistors (Q2N2222, Q2N2907) for switching and amplification, and MOSFETs (IRF9610, IRF610) for output buffering and level shifting. The output should be referenced to ground and exhibit a clear pulsed waveform.",
        "content": ".title KiCad schematic\nR2 Net-_C1-Pad1_ ITF_Pulse_ON 22\nC1 Net-_C1-Pad1_ ITF_Pulse_ON 100p\nC5 ITF_Pulse_ON Net-_C5-Pad2_ 220p\nD1 Net-_D1-Pad1_ Net-_C1-Pad1_ BAT48 0.6V\nD3 Net-_D3-Pad1_ Net-_C5-Pad2_ D1N4148\nR6 Net-_C5-Pad2_ Net-_D3-Pad1_ 100k\nR1 Net-_D3-Pad1_ Net-_D1-Pad1_ 1k\nQ1 GND Net-_C1-Pad1_ Net-_D1-Pad1_ Q2N2222\nQ2 Net-_D3-Pad1_ Net-_C5-Pad2_ Net-_D1-Pad1_ Q2N2907\nQ4 Net-_Q3-Pad1_ Net-_D1-Pad1_ GND Q2N2907\nQ6 Net-_C2-Pad2_ Net-_Q3-Pad1_ GND Q2N2907\nQ3 Net-_Q3-Pad1_ Net-_D1-Pad1_ Net-_D3-Pad1_ Q2N2222\nQ5 Net-_C2-Pad2_ Net-_Q3-Pad1_ Net-_D3-Pad1_ Q2N2222\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 100n\nC4 Net-_C4-Pad1_ Net-_C2-Pad2_ 100n\nD5 GND Net-_C4-Pad1_ BZD23-18\nD2 Net-_C2-Pad1_ OUTPUT BZD23-18\nR5 GND Net-_C4-Pad1_ 1M\nR3 Net-_C2-Pad1_ OUTPUT 1M\nQ7 Net-_C4-Pad1_ Net-_Q7-Pad2_ GND IRF9610\nQ8 Net-_C2-Pad1_ Net-_Q7-Pad2_ OUTPUT IRF610\n.end\n"
    },
    {
        "filename": "763.cir",
        "prompt": "Design a circuit featuring a STM32F303K8T6 microcontroller with supporting components for serial communication, I2C communication, and motor control. The circuit includes a 3.3V power supply with decoupling capacitors, a reset circuit with a pull-up resistor and capacitor, and two TXB0108 level shifters for bidirectional logic level translation. Include two sets of motor control signals (direction, brake, command enable, and tachometer inputs) and free-purpose digital I/O pins. Add a serial communication connector, an I2C connector, and a jumper for configuration. Incorporate an LED indicator with a current-limiting resistor. Include a 5V rail with a decoupling capacitor. Utilize a 74HC00 quad NAND gate for logic functions related to command enables.",
        "content": ".title KiCad schematic\nU8 +3V3 NC_01 NC_02 /nrst_3V3_ +3V3 NC_03 NC_04 /TX_3V3_ /RX_3V3_ /Free_1_3V3_ /Free_2_3V3_ /Cmd_En_1_3V3_ /Brake_1_3V3_ /Dir_1_3V3_ /Diag_1_3V3_ GND Net-_C15-Pad2_ NC_05 NC_06 /Tacho_1_3V3_ Net-_R4-Pad1_ /Tacho_2_3V3_ /swdio_3V3_ /swclk_3V3_ /Diag_2_3V3_ /Dir_2_3V3_ /Brake_2_3V3_ /Cmd_En_2_3V3_ /I2C_SCL_3V3_ /I2C_SDA_3V3_ Net-_R3-Pad1_ GND stm32f303k8t6\nC2 /nrst_3V3_ GND 100n\nJ2 GND /nrst_3V3_ /swclk_3V3_ /swdio_3V3_ swdio\nD5 GND Net-_D5-Pad2_ LED_ALT\nR4 Net-_R4-Pad1_ Net-_D5-Pad2_ 470\nR3 Net-_R3-Pad1_ Net-_JP1-Pad2_ 10k\nJP1 GND Net-_JP1-Pad2_ NC_07 Jumper_NC_Dual\nU7 /nrst_3V3_ /Cmd_En_1_3V3_ Net-_U7-Pad3_ Net-_U7-Pad3_ Net-_U7-Pad3_ Net-_U10-Pad5_ GND Net-_U7-Pad12_ /nrst_3V3_ /Cmd_En_2_3V3_ Net-_U10-Pad6_ Net-_U7-Pad12_ Net-_U7-Pad12_ +3V3 74HC00\nR1 /Cmd_En_1_3V3_ GND 10k\nR2 /Cmd_En_2_3V3_ GND 10k\nC1 GND +3V3 100n\nU10 /Diag_2_3V3_ /Tacho_2_3V3_ Net-_U10-Pad5_ Net-_U10-Pad6_ /Tacho_1_3V3_ NC_08 NC_09 NC_10 NC_11 NC_12 txb0108\nU9 /Diag_1_3V3_ Net-_C11-Pad1_ /Dir_1_3V3_ /Brake_1_3V3_ /Brake_2_3V3_ /Dir_2_3V3_ Net-_C11-Pad1_ GND NC_13 NC_14 NC_15 NC_16 +5V NC_17 txb0108\nP1 /I2C_SDA_3V3_ /I2C_SCL_3V3_ CONN_I2C\nP2 /Free_1_3V3_ /Free_2_3V3_ CONN_FREE\nJ1 /RX_3V3_ /TX_3V3_ CONN_SERIAL\nC11 Net-_C11-Pad1_ GND 0,1u\nC12 +5V GND 0,1u\nC15 GND Net-_C15-Pad2_ 100n\nC14 +3V3 GND 100n\nC13 +3V3 GND 100n\n.end\n"
    },
    {
        "filename": "152.cir",
        "prompt": "Design a circuit with a microphone input (/MIC) connected to the positive input of an LM2904 dual op-amp (U1). The microphone signal is AC-coupled to the op-amp via a 1uF capacitor (C1) and a 100k resistor (R2) forms a voltage divider with a 10k resistor (R1) to /VCC. The op-amp's negative input is biased with a 16k resistor (R3) to ground and a 560k resistor (R4) connected to /VCC. A 4.7uF capacitor (C2) and 10k resistor (R9) provide further filtering and feedback. The op-amp's output is connected through a 47k resistor (R6) to a signal output (/SIG), which is also AC-coupled to ground via a 1uF capacitor (C3). A second microphone input (MIC2) is also connected to /MIC and ground. A sensor (U4) is connected to /MIC, /GND, and /VCC. Decoupling capacitors (C4 - 100nF, C5 - 1uF) are present between /VCC and /GND. Additional resistors (R5 - 1k, R7 - 1k, R8 - 100k) are used for biasing and signal conditioning. A small capacitor (C6 - 4.7pF) is connected between /GND and the feedback node. A connector (J2) provides access to /SIG, /VCC, and /GND.\n\n\n\n",
        "content": ".title KiCad schematic\nJ2 /SIG NC_01 /VCC /GND TWIG_2.0\nC1 /MIC Net-_C1-Pad2_ 1uF\nR1 /MIC /VCC 10k\nU1 Net-_R9-Pad1_ Net-_R9-Pad1_ Net-_R2-Pad2_ /GND Net-_C2-Pad1_ Net-_R4-Pad1_ Net-_R4-Pad2_ /VCC LM2904DR\nR2 Net-_C1-Pad2_ Net-_R2-Pad2_ 100k\nR3 /GND Net-_C2-Pad1_ 16K\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 4.7uF\nR4 Net-_R4-Pad1_ Net-_R4-Pad2_ 560k\nC4 /VCC /GND 100nF\nR7 Net-_R5-Pad2_ NC_02 Net-_R4-Pad1_ 1k\nMIC1 /MIC /GND  microphone\nMIC2 /MIC /GND  microphone\nU4 /MIC /GND /GND /VCC SENSOR-MULPS4CX\nC5 /GND /VCC 1uF\nR8 /GND Net-_C1-Pad2_ 100k\nR5 /GND Net-_R5-Pad2_ 1K\nR9 Net-_R9-Pad1_ Net-_C2-Pad2_ 10K\nC6 /GND Net-_C2-Pad2_ 4.7pF\nR6 Net-_R4-Pad2_ /SIG 47K\nC3 /SIG /GND 1uF\n.end\n"
    },
    {
        "filename": "568.cir",
        "prompt": "Design a circuit with an operational amplifier (OPA333xxD) configured as a non-inverting amplifier. The input is connected through a series of connectors (InConnector, OutConnector) and capacitors (C92, C93, C94, C95, C96, C97) to provide signal coupling and potentially filtering. Resistors (R240, R241, R242, R243) are used to set the gain of the amplifier and provide input/feedback paths. The circuit includes multiple net labels for interconnectivity.",
        "content": ".title KiCad schematic\nC92 NC_01 Net-_C92-Pad2_ C\nC94 NC_02 Net-_C92-Pad2_ C\nC93 Net-_C93-Pad1_ NC_03 C\nC95 Net-_C93-Pad1_ NC_04 C\nJ34 Net-_C92-Pad2_ NC_05 Net-_C96-Pad2_ Net-_C96-Pad2_ NC_06 Net-_C93-Pad1_ InConnector\nJ35 NC_07 NC_08 Net-_C97-Pad1_ Net-_C97-Pad1_ NC_09 NC_10 OutConnector\nU20 NC_11 Net-_R240-Pad1_ Net-_C96-Pad1_ NC_12 NC_13 Net-_C97-Pad2_ NC_14 NC_15 OPA333xxD\nR242 NC_16 Net-_C96-Pad1_ R\nR241 Net-_C96-Pad2_ Net-_C97-Pad1_ R\nR240 Net-_R240-Pad1_ Net-_C96-Pad2_ R\nC97 Net-_C97-Pad1_ Net-_C97-Pad2_ C\nC96 Net-_C96-Pad1_ Net-_C96-Pad2_ C\nR243 Net-_R240-Pad1_ Net-_C97-Pad2_ R\n.end\n"
    },
    {
        "filename": "528.cir",
        "prompt": "Create a SPICE netlist for a TVP7002 video decoder IC. The IC has 79 pins, many of which are not connected (NC). Specifically, connect pins 6 and 13 to a net named \"Net-_U3-Pad6_\" and \"Net-_U3-Pad13_\" respectively, and pins 84 and 93 to a net named \"Net-_U3-Pad84_\" and \"Net-_U3-Pad93_\" respectively. All other pins are either not connected (NC) or have default connections. The IC is labeled \"U3\".",
        "content": ".title KiCad schematic\nU3 NC_01 NC_02 NC_03 NC_04 NC_05 Net-_U3-Pad6_ Net-_U3-Pad6_ NC_06 NC_07 NC_08 NC_09 NC_10 Net-_U3-Pad13_ Net-_U3-Pad13_ NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 Net-_U3-Pad84_ Net-_U3-Pad84_ NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 Net-_U3-Pad93_ Net-_U3-Pad93_ NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 TVP7002\n.end\n"
    },
    {
        "filename": "1244.cir",
        "prompt": "Design a simple transceiver circuit with separate transmit and receive lines (/TX_IN, /TX_OUT, /RX_IN, /RX_OUT) operating from a +5V supply. Include input and output coupling capacitors (C1-C6) and series resistors (R1-R9) for impedance matching and signal conditioning. Utilize an NPN transistor (Q1) as a switching element in the receive path, controlled by a signal derived from the transmit path via two inverters (U1, U2) forming a simple delay line. Implement Zener diodes (D1-D4) for overvoltage protection on the input/output lines. Include decoupling capacitors (C7, C8) for the +5V supply. Connect all components to appropriate ground and power rails. Use 4-pin terminal blocks (J1, J2) for external connections.",
        "content": ".title KiCad schematic\nJ1 /TX_IN /TX_OUT /RX_IN /RX_OUT term_block_4-pin\nJ2 Net-_C1-Pad2_ Net-_C2-Pad2_ +5V GND term_block_4-pin\nC3 Net-_C3-Pad1_ /TX_IN CAP_0603\nU1 Net-_R4-Pad2_ Net-_R5-Pad2_ GND Net-_R8-Pad1_ +5V NC7SZ125\nU2 Net-_Q1-Pad3_ Net-_R7-Pad2_ GND Net-_R9-Pad1_ +5V NC7SZ125\nC4 Net-_C4-Pad1_ /RX_IN CAP_0603\nR6 GND Net-_Q1-Pad3_ RES_0603\nC5 /RX_OUT Net-_C5-Pad2_ CAP_0603\nC6 /TX_OUT Net-_C6-Pad2_ CAP_0603\nR7 Net-_C4-Pad1_ Net-_R7-Pad2_ RES_0603\nR9 Net-_R9-Pad1_ Net-_C5-Pad2_ RES_0603\nR8 Net-_R8-Pad1_ Net-_C6-Pad2_ RES_0603\nR4 GND Net-_R4-Pad2_ RES_0603\nR5 Net-_C3-Pad1_ Net-_R5-Pad2_ RES_0603\nR2 Net-_C4-Pad1_ GND RES_0603\nR1 GND Net-_C3-Pad1_ RES_0603\nC1 GND Net-_C1-Pad2_ CAP_0603\nC2 GND Net-_C2-Pad2_ CAP_0603\nQ1 Net-_Q1-Pad1_ GND Net-_Q1-Pad3_ NPN\nR3 NC_01 Net-_Q1-Pad1_ RES_0603\nD2 GND Net-_C4-Pad1_ Zener_SOD123\nD1 GND Net-_C3-Pad1_ Zener_SOD123\nD3 GND Net-_C6-Pad2_ Zener_SOD123\nD4 GND Net-_C5-Pad2_ Zener_SOD123\nC8 GND +5V CAP_0603\nC7 GND +5V CAP_0603\n.end\n"
    },
    {
        "filename": "1567.cir",
        "prompt": "Create a SPICE netlist representing a circuit with four 12-input NAND gates (NX1-NX4) and two 9-input NAND gates (N1-N2). All NAND gates share a common power supply input labeled \"IN-12A\" for the 12-input gates and \"IN-15A\" and \"IN-15B\" for the 9-input gates. The netlist should define the connections for each gate's inputs (NC_01 through NC_64) and their respective output.",
        "content": ".title KiCad schematic\nNX1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 IN-12A\nNX2 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 IN-12A\nNX3 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 IN-12A\nNX4 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 IN-12A\nN1 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 IN-15A\nN2 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 IN-15B\n.end\n"
    },
    {
        "filename": "997.cir",
        "prompt": "Design a simple 8-bit computer system based around a Z80 CPU, utilizing a 32KB static RAM (28C64) and a 4-to-10 line decoder (74HCT138) for memory addressing. Include decoupling capacitors (100nF and 1\u03bcF) for power supply stability, a pull-up resistor (4.7k\u03a9) for a specific signal, and connectors for address, data, and control signals to facilitate external monitoring and interfacing. The system should have standard control signals like /RD, /WR, /MREQ, /IORQ, /HALT, /BUSACK, and /M1, along with a clock input. The RAM should be connected to the higher address space, and the decoder should enable the RAM based on the upper address bits. Provide connectors for a \"Bus Spy\" (address bus), a \"Data Spy\" (data bus), a control/clock/power connector, and a display interface (data bus and /IORQ).\n\n\n\n",
        "content": ".title KiCad schematic\nU3 /A7 /A6 /A5 /A4 /A3 /A2 /A1 /A0 /D0 /D1 /D2 GND /D3 /D4 /D5 /D6 /D7 Net-_U2-Pad14_ /A10 /~RD /~WR /A9 /A8 VCC 6116\nU1 NC_01 /A12 /A7 /A6 /A5 /A4 /A3 /A2 /A1 /A0 /D0 /D1 /D2 GND /D3 /D4 /D5 /D6 /D7 Net-_U1-Pad20_ /A10 /~RD /A11 /A9 /A8 NC_02 VCC VCC Atmel 28C64\nU2 /A13 GND GND GND /~MREQ Net-_U2-Pad6_ NC_03 GND NC_04 NC_05 NC_06 NC_07 NC_08 Net-_U2-Pad14_ Net-_U1-Pad20_ VCC 74HCT138\nU4 /A11 /A12 /A13 /A14 /A15 /CLK /D4 /D3 /D5 /D6 VCC /D2 /D7 /D0 /D1 VCC VCC /~HALT /~MREQ /~IORQ /~RD /~WR /~BUSACK VCC VCC Net-_C3-Pad1_ /~M1 Net-_U2-Pad6_ GND /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /A10 Z80CPU\nC1 VCC GND 1\u03bcF\nC2 VCC GND 100nF\nR1 VCC Net-_C3-Pad1_ 4k7\nC3 Net-_C3-Pad1_ GND 100nF\nC4 VCC GND 100nF\nC5 VCC GND 100nF\nJ1 /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /A10 /A11 /A12 /A13 /A14 /A15 Address Bus Connector (to Bus Spy)\nJ2 /DO /D1 /D2 /D3 /D4 /D5 /D6 /D7 Data Bus Connector (to Data Spy)\nJ3 GND VCC /~BUSACK VCC /~IORQ /~MREQ /~WR /~RD /~HALT /~M1 /CLK Control Bus, Clock & Power\nJ4 /~IORQ /DO /D1 /D2 /D3 /D4 /D5 /D6 /D7 Data Bus Connector (to Display Interface)\nC6 VCC GND 100nF\n.end\n"
    },
    {
        "filename": "1805.cir",
        "prompt": "Design a circuit featuring an MSP430G2533 microcontroller powered by a 3.3V regulator (AMS1117-3.3) derived from a USB connection. Include power supply decoupling capacitors (1uF and 10uF). Implement a reset circuit with a pull-up resistor (47k) and a reset capacitor (10nF) activated by a push button. Provide two 10-pin connectors for interfacing with the microcontroller's I/O pins, and include two LEDs connected to microcontroller pins with associated resistors (value unspecified, denoted as 'R_US') to indicate output states. The USB connector is a Mini-B type.",
        "content": ".title KiCad schematic\nU1 +3V3 /P2 /P3 /P4 /P5 /P6 /P7 /P8 /P9 /P10 /P11 /P12 /P13 /P14 /P15 /~RST /TEST /P18 /P19 GND MSP430G2533IPW20\nR1 Net-_D1-Pad1_ /P2 R_US\nR3 +3V3 /~RST 47k\nC4 /~RST GND 10nF\nJ1 +3V3 /P2 /P3 /P4 /P5 /P6 /P7 /P8 /P9 /P10 Conn_01x10\nJ2 /P11 /P12 /P13 /P14 /P15 /~RST /TEST /P18 /P19 GND Conn_01x10\nD1 Net-_D1-Pad1_ +3V3 LED\nR2 Net-_D2-Pad1_ GND R_US\nD2 Net-_D2-Pad1_ +3V3 LED\nC1 +3V3 GND 1uF\nC2 +5V GND 10uF\nC3 +3V3 GND 10uF\nU2 GND +3V3 +5V AMS1117-3.3\nJ3 +5V NC_01 NC_02 NC_03 GND GND USB_B_Mini\nSW1 GND /~RST SW_Push\n.end\n"
    },
    {
        "filename": "1639.cir",
        "prompt": "Design a circuit featuring an ESP32-WROOM module powered by a 3.3V regulator (AMS1117-3.3) and decoupling capacitors. The ESP32 has a serial communication interface (TX0, RX0) connected to an external connector (J2). A push button (SW1) is connected to a designated ESP32 input (IO0). An RGB LED (WS2812B) is connected to another ESP32 output (IO23) through a current limiting resistor (R1). The ESP32 also has connections for SPI communication (MISO, MOSI, SCK, NSS) and other GPIO pins (DIO1, DIO2, NRST, BUSY, TXEN, RXEN, A). A second connector (J1) provides access to the ESP32's TX and RX pins, and a third connector (J3) exposes GPIO pin A. Include appropriate power supply decoupling (10uF and 100uF capacitors).",
        "content": ".title KiCad schematic\nJ1 GND VCC IO13=RX IO14=TX Conn_01x04_Female\nC1 VCC GND 10uF\nC2 +3V3 GND 10uF\nSW1 GND IO0=SW1 SW_Push\nC3 +3V3 GND 100uF\nU1 GND +3V3 +3V3 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 IO25=NRST IO26=BUSY IO27=DIO1 IO14=TX NC_07 GND IO13=RX NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 IO15=A NC_14 IO0=SW1 NC_15 IO16=DIO2 IO17=TXEN IO5=RXEN IO18=MISO IO19=MOSI NC_16 IO21=SCK RX0 TX0 IO22=NSS IO23=RGBLED GND GND ESP32-WROOM\nU3 GND +3V3 VCC AMS1117-3.3\nJ2 GND +3V3 TX0 RX0 Conn_01x04_Female\nJ3 IO15=A Conn_01x01_Female\nD1 /LED_VDD NC_17 GND IO23=RGBLED WS2812B\nR1 +3V3 /LED_VDD 75\nU2 GND GND GND GND GND IO5=RXEN IO17=TXEN IO16=DIO2 +3V3 GND GND GND IO27=DIO1 IO26=BUSY IO25=NRST IO18=MISO IO19=MOSI IO21=SCK IO22=NSS GND NC_18 GND E22-X00M22S\n.end\n"
    },
    {
        "filename": "1587.cir",
        "prompt": "Create a simple RC low-pass filter with a capacitor C2 connected between the output node /OUT and ground GND, and a resistor R1 connected between the output node /OUT and an input node NC_01.",
        "content": ".title KiCad schematic\nC2 /OUT GND C\nR1 /OUT NC_01 R\n.end\n"
    },
    {
        "filename": "1756.cir",
        "prompt": "Design a circuit with two USB ports (IN and OUT) connected to a +5V power supply. The IN port is connected to a simple voltage divider (10k and 10k resistors) to create a CTRL signal. This CTRL signal is also connected to a +5V source through a 10k resistor. A 1k resistor connects the CTRL signal to the base of an NPN transistor (Q1), which switches between ground and +5V. The collector of Q1 drives a PMOS transistor (Q2) connected to +5V. The output of Q2 is connected to +5VD. Three LEDs (D1, D2, D3) are connected with current limiting resistors (1k each) to +5V, +5VD, and CTRL respectively, providing visual indication of voltage levels. The OUT port is directly connected to +5VD. A USB OTG connector (J6) is included, but its functionality is not fully defined in the connection to other components. The circuit includes multiple ground connections labeled \"Earth\" and \"GND\".",
        "content": ".title KiCad schematic\nJ1 +5V D- D+ GND Earth IN\nJ3 +5VD D- D+ GND Earth OUT\nR2 +5V CTRL 10K\nJ2 +5V CTRL GND +5VD Conn_01x04\nR3 CTRL GND 10K\nJ4 D+ D+ D+\nJ5 D- D- D-\nR1 Net-_Q1-Pad1_ CTRL 1K\nQ2 Net-_Q1-Pad3_ +5V +5VD Q_PMOS_GSD\nR4 Net-_Q1-Pad3_ +5V 10K\nD1 Net-_D1-Pad1_ +5V LED\nR5 GND Net-_D1-Pad1_ 1K\nD2 Net-_D2-Pad1_ +5VD LED\nR6 GND Net-_D2-Pad1_ 1K\nD3 Net-_D3-Pad1_ CTRL LED\nR7 GND Net-_D3-Pad1_ 1K\nJ6 +5V D- D+ NC_01 GND Earth USB_OTG\nQ1 Net-_Q1-Pad1_ GND Net-_Q1-Pad3_ Q_NPN_BEC\n.end\n"
    },
    {
        "filename": "968.cir",
        "prompt": "Design a circuit featuring a PIC16F1829 microcontroller with ICSP programming capability. The microcontroller is powered by a 3.3V supply, with a decoupling capacitor connected between VDD and GND. A 6-pin header (J1) provides access to ICSPDAT and ICSPCLK signals, each with a series 603-size resistor (R11 and R12 respectively) for current limiting. A Schottky diode (D1) protects the /MCLR pin from voltage spikes, connected to the output of capacitor C2 which is also connected to the /MCLR pin. A pull-up resistor (R6) is connected from the 3.3V supply to the ICSPDAT pin on the header. A resistor (R5) is connected from the 3.3V supply to a node connected to C2 and the /MCLR pin. A capacitor (C1) provides additional power supply decoupling. The PIC16F1829 is in a SOIC package and has numerous unconnected pins (NC_02 through NC_16).",
        "content": ".title KiCad schematic\nJ1 /MCLR Net-_J1-Pad2_ GND /ICSPDAT /ICSPCLK NC_01 HEADER_1X6\nR11 Net-_R11-Pad1_ /ICSPDAT RES_0603\nR12 Net-_R12-Pad1_ /ICSPCLK RES_0603\nR5 Net-_C2-Pad1_ +3V3 RES_0603\nC1 GND +3V3 CAP_0603\nC2 Net-_C2-Pad1_ GND CAP_0603\nU3 +3V3 NC_02 NC_03 /MCLR NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 Net-_R12-Pad1_ Net-_R11-Pad1_ GND PIC16F1829_SOIC\nD1 Net-_C2-Pad1_ /MCLR Schottky_SMA\nR6 +3V3 Net-_J1-Pad2_ RES_0603\n.end\n"
    },
    {
        "filename": "166.cir",
        "prompt": "Generate a schematic for a basic 555 timer astable multivibrator circuit with an LED as the output load. Include a 555 timer (LM555N), two resistors (R1 and R2), two small capacitors (C1 and C2), an LED (D1), and a 2-pin connector (P1) for power supply (GND and VCC). Connect the 555 timer as follows: Pin 1 (GND) to ground, Pin 8 (VCC) to VCC, Pin 4 (Reset) to VCC, Pin 5 (Control Voltage) to GND through C1, Pin 6 (Threshold) and Pin 2 (Trigger) connected together and to the junction of R1 and R2, Pin 7 (Discharge) connected to the junction of R1 and R2, Pin 3 (Output) connected to the anode of the LED (D1), the cathode of the LED connected to ground, C2 connected between Pin 5 and ground, R1 connected between VCC and the junction of R1 and R2, and R2 connected between the junction of R1 and R2 and ground. The connector P1 should have pins for GND and VCC.",
        "content": ".title KiCad schematic\nU1 GND VCC Net-_D1-Pad2_ VCC Net-_C2-Pad1_ Net-_C1-Pad1_ Net-_C1-Pad1_ VCC LM555N\nR1 VCC Net-_C1-Pad1_ R\nR2 Net-_D1-Pad1_ GND R\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nP1 GND VCC CONN_01X02\nC1 Net-_C1-Pad1_ GND CP_Small\nC2 Net-_C2-Pad1_ GND CP_Small\n.end\n"
    },
    {
        "filename": "1228.cir",
        "prompt": "Create a circuit consisting of a single SY8105 differential driver IC. The IC has no external connections; all inputs and outputs are left unconnected (NC - No Connection). Specifically, pin 2 is connected to itself.",
        "content": ".title KiCad schematic\nU3 NC_01 Net-_U3-Pad2_ NC_02 Net-_U3-Pad2_ NC_03 NC_04 SY8105\n.end\n"
    },
    {
        "filename": "161.cir",
        "prompt": "Create a circuit with a sinusoidal voltage source driving a diode and resistor to ground. The voltage source (V1) should output a sine wave with 0V offset and 5V amplitude. The diode (D1) should connect the output (out) to the input (ip) of the voltage source. A 1k\u03a9 resistor (R1) should connect the output (out) to ground (GND). Simulate the circuit for 30 milliseconds with a maximum timestep of 0.25 microseconds.",
        "content": ".title KiCad schematic\nV1 ip GND sin(0 5)\nD1 out ip D_ALT\nR1 out GND 1k\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "1740.cir",
        "prompt": "Create a circuit with eight independent, identical channels. Each channel consists of an LM13600 operational amplifier configured as a voltage follower, driving a 2N3906 NPN transistor in a common-emitter configuration. The base of each transistor is connected to the output of its corresponding op-amp. Each transistor switches a diode (D) to ground. Each channel has an input potentiometer (R_POT_US) connected between +12V and -12V, with the wiper providing the input to the op-amp. A second potentiometer (R_POT_US) is connected as a variable resistor between the transistor collector and the channel output. Each channel output is brought out to a separate pin. The op-amps are powered by +12V and -12V. Each channel also includes several fixed resistors (R_US) for biasing and current limiting. The circuit utilizes TL074 op-amps for buffering the outputs. Each output is connected to a potentiometer (R_POT_US) to provide a variable output voltage.",
        "content": ".title KiCad schematic\nU2 OUT1 Net-_RV9-Pad2_ Earth +12V Earth Net-_D1-Pad1_ Net-_D1-Pad2_ OUT2 Net-_RV10-Pad2_ Earth -12V Earth Net-_D2-Pad1_ Net-_D2-Pad2_ TL074\nR65 NC_01 NC_02 R_US\nC1 NC_03 NC_04 CP1_Small\nRV25 NC_05 NC_06 NC_07 R_POT_US\nU1 Net-_R30-Pad2_ Net-_R4-Pad1_ Net-_R15-Pad2_ Net-_R22-Pad1_ Net-_RV10-Pad2_ -12V NC_08 NC_09 NC_10 NC_11 +12V Net-_RV9-Pad2_ Net-_R21-Pad1_ Net-_R13-Pad2_ Net-_R1-Pad1_ Net-_R29-Pad2_ LM13600\nRV5 +12V Net-_R21-Pad2_ -12V R_POT_US\nR1 Net-_R1-Pad1_ +12V R_US\nR2 Net-_R13-Pad2_ NC_12 R_US\nR13 Earth Net-_R13-Pad2_ R_US\nR25 Earth Net-_R21-Pad1_ R_US\nR21 Net-_R21-Pad1_ Net-_R21-Pad2_ R_US\nRV9 OUT1 Net-_RV9-Pad2_ Net-_RV9-Pad2_ R_POT_US\nR3 Net-_D1-Pad1_ NC_13 R_US\nR14 Net-_R14-Pad1_ Net-_D1-Pad1_ R_US\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D\nRV1 -12V Net-_R14-Pad1_ +12V R_POT_US\nQ1 Net-_D1-Pad1_ Net-_D1-Pad2_ Net-_Q1-Pad3_ 2N3906\nR29 Net-_Q1-Pad3_ Net-_R29-Pad2_ R_US\nRV6 +12V Net-_R22-Pad2_ -12V R_POT_US\nR4 Net-_R4-Pad1_ +12V R_US\nR5 Net-_R15-Pad2_ NC_14 R_US\nR15 Earth Net-_R15-Pad2_ R_US\nR26 Earth Net-_R22-Pad1_ R_US\nR22 Net-_R22-Pad1_ Net-_R22-Pad2_ R_US\nRV10 OUT2 Net-_RV10-Pad2_ Net-_RV10-Pad2_ R_POT_US\nR6 Net-_D2-Pad1_ NC_15 R_US\nR16 Net-_R16-Pad1_ Net-_D2-Pad1_ R_US\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ D\nRV2 -12V Net-_R16-Pad1_ +12V R_POT_US\nQ2 Net-_D2-Pad1_ Net-_D2-Pad2_ Net-_Q2-Pad3_ 2N3906\nR30 Net-_Q2-Pad3_ Net-_R30-Pad2_ R_US\nU3 OUT3 Net-_RV11-Pad2_ Earth +12V Earth Net-_D3-Pad1_ Net-_D3-Pad2_ OUT4 Net-_RV12-Pad2_ Earth -12V Earth Net-_D4-Pad1_ Net-_D4-Pad2_ TL074\nU4 Net-_R32-Pad2_ Net-_R10-Pad1_ Net-_R11-Pad1_ Net-_R24-Pad1_ Net-_RV12-Pad2_ -12V NC_16 NC_17 NC_18 NC_19 +12V Net-_RV11-Pad2_ Net-_R23-Pad1_ Net-_R17-Pad2_ Net-_R7-Pad1_ Net-_R31-Pad2_ LM13600\nRV7 +12V Net-_R23-Pad2_ -12V R_POT_US\nR7 Net-_R7-Pad1_ +12V R_US\nR8 Net-_R17-Pad2_ NC_20 R_US\nR17 Earth Net-_R17-Pad2_ R_US\nR27 Earth Net-_R23-Pad1_ R_US\nR23 Net-_R23-Pad1_ Net-_R23-Pad2_ R_US\nRV11 OUT3 Net-_RV11-Pad2_ Net-_RV11-Pad2_ R_POT_US\nR9 Net-_D3-Pad1_ NC_21 R_US\nR18 Net-_R18-Pad1_ Net-_D3-Pad1_ R_US\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ D\nRV3 -12V Net-_R18-Pad1_ +12V R_POT_US\nQ3 Net-_D3-Pad1_ Net-_D3-Pad2_ Net-_Q3-Pad3_ 2N3906\nR31 Net-_Q3-Pad3_ Net-_R31-Pad2_ R_US\nRV8 +12V Net-_R24-Pad2_ -12V R_POT_US\nR10 Net-_R10-Pad1_ +12V R_US\nR11 Net-_R11-Pad1_ NC_22 R_US\nR19 Earth Net-_R11-Pad1_ R_US\nR28 Earth Net-_R24-Pad1_ R_US\nR24 Net-_R24-Pad1_ Net-_R24-Pad2_ R_US\nRV12 OUT4 Net-_RV12-Pad2_ Net-_RV12-Pad2_ R_POT_US\nR12 Net-_D4-Pad1_ NC_23 R_US\nR20 Net-_R20-Pad1_ Net-_D4-Pad1_ R_US\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ D\nRV4 -12V Net-_R20-Pad1_ +12V R_POT_US\nQ4 Net-_D4-Pad1_ Net-_D4-Pad2_ Net-_Q4-Pad3_ 2N3906\nR32 Net-_Q4-Pad3_ Net-_R32-Pad2_ R_US\nU6 OUT5 Net-_RV21-Pad2_ Earth +12V Earth Net-_D5-Pad1_ Net-_D5-Pad2_ OUT6 Net-_RV22-Pad2_ Earth -12V Earth Net-_D6-Pad1_ Net-_D6-Pad2_ TL074\nU5 Net-_R62-Pad2_ Net-_R36-Pad1_ Net-_R37-Pad1_ Net-_R54-Pad1_ Net-_RV22-Pad2_ -12V NC_24 NC_25 NC_26 NC_27 +12V Net-_RV21-Pad2_ Net-_R53-Pad1_ Net-_R34-Pad1_ Net-_R33-Pad1_ Net-_R61-Pad2_ LM13600\nRV17 +12V Net-_R53-Pad2_ -12V R_POT_US\nR33 Net-_R33-Pad1_ +12V R_US\nR34 Net-_R34-Pad1_ NC_28 R_US\nR45 Earth Net-_R34-Pad1_ R_US\nR57 Earth Net-_R53-Pad1_ R_US\nR53 Net-_R53-Pad1_ Net-_R53-Pad2_ R_US\nRV21 OUT5 Net-_RV21-Pad2_ Net-_RV21-Pad2_ R_POT_US\nR35 Net-_D5-Pad1_ NC_29 R_US\nR46 Net-_R46-Pad1_ Net-_D5-Pad1_ R_US\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ D\nRV13 -12V Net-_R46-Pad1_ +12V R_POT_US\nQ5 Net-_D5-Pad1_ Net-_D5-Pad2_ Net-_Q5-Pad3_ 2N3906\nR61 Net-_Q5-Pad3_ Net-_R61-Pad2_ R_US\nRV18 +12V Net-_R54-Pad2_ -12V R_POT_US\nR36 Net-_R36-Pad1_ +12V R_US\nR37 Net-_R37-Pad1_ NC_30 R_US\nR47 Earth Net-_R37-Pad1_ R_US\nR58 Earth Net-_R54-Pad1_ R_US\nR54 Net-_R54-Pad1_ Net-_R54-Pad2_ R_US\nRV22 OUT6 Net-_RV22-Pad2_ Net-_RV22-Pad2_ R_POT_US\nR38 Net-_D6-Pad1_ NC_31 R_US\nR48 Net-_R48-Pad1_ Net-_D6-Pad1_ R_US\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ D\nRV14 -12V Net-_R48-Pad1_ +12V R_POT_US\nQ6 Net-_D6-Pad1_ Net-_D6-Pad2_ Net-_Q6-Pad3_ 2N3906\nR62 Net-_Q6-Pad3_ Net-_R62-Pad2_ R_US\nU8 OUT7 Net-_RV23-Pad2_ Earth +12V Earth Net-_D7-Pad1_ Net-_D7-Pad2_ OUT8 Net-_RV24-Pad2_ Earth -12V Earth Net-_D8-Pad1_ Net-_D8-Pad2_ TL074\nU7 Net-_R64-Pad2_ Net-_R42-Pad1_ Net-_R43-Pad1_ Net-_R56-Pad1_ Net-_RV24-Pad2_ -12V NC_32 NC_33 NC_34 NC_35 +12V Net-_RV23-Pad2_ Net-_R55-Pad1_ Net-_R40-Pad1_ Net-_R39-Pad1_ Net-_R63-Pad2_ LM13600\nRV19 +12V Net-_R55-Pad2_ -12V R_POT_US\nR39 Net-_R39-Pad1_ +12V R_US\nR40 Net-_R40-Pad1_ NC_36 R_US\nR49 Earth Net-_R40-Pad1_ R_US\nR59 Earth Net-_R55-Pad1_ R_US\nR55 Net-_R55-Pad1_ Net-_R55-Pad2_ R_US\nRV23 OUT7 Net-_RV23-Pad2_ Net-_RV23-Pad2_ R_POT_US\nR41 Net-_D7-Pad1_ NC_37 R_US\nR50 Net-_R50-Pad1_ Net-_D7-Pad1_ R_US\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ D\nRV15 -12V Net-_R50-Pad1_ +12V R_POT_US\nQ7 Net-_D7-Pad1_ Net-_D7-Pad2_ Net-_Q7-Pad3_ 2N3906\nR63 Net-_Q7-Pad3_ Net-_R63-Pad2_ R_US\nRV20 +12V Net-_R56-Pad2_ -12V R_POT_US\nR42 Net-_R42-Pad1_ +12V R_US\nR43 Net-_R43-Pad1_ NC_38 R_US\nR51 Earth Net-_R43-Pad1_ R_US\nR60 Earth Net-_R56-Pad1_ R_US\nR56 Net-_R56-Pad1_ Net-_R56-Pad2_ R_US\nRV24 OUT8 Net-_RV24-Pad2_ Net-_RV24-Pad2_ R_POT_US\nR44 Net-_D8-Pad1_ NC_39 R_US\nR52 Net-_R52-Pad1_ Net-_D8-Pad1_ R_US\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ D\nRV16 -12V Net-_R52-Pad1_ +12V R_POT_US\nQ8 Net-_D8-Pad1_ Net-_D8-Pad2_ Net-_Q8-Pad3_ 2N3906\nR64 Net-_Q8-Pad3_ Net-_R64-Pad2_ R_US\n.end\n"
    },
    {
        "filename": "445.cir",
        "prompt": "Create a circuit with four 10-pin connectors (J1-J4) providing power distribution. Each connector has four ground pins and six power pins: four +12V and two +5V. Decouple the +12V bus with four 100uF and four 100pF capacitors (C1, C2, C5, C6, C9, C10, C13, C14). Decouple the +5V bus with four 100uF and four 100pF capacitors (C3, C4, C7, C8, C11, C12, C15, C16). All capacitors are connected between their respective voltage bus and ground.",
        "content": ".title KiCad schematic\nJ1 GND GND GND GND +12V_BUS +12V_BUS +12V_BUS +5V_BUS +5V_BUS +12V_BUS Conn_02x05_Top_Bottom\nJ2 GND GND GND GND +12V_BUS +12V_BUS +12V_BUS +5V_BUS +5V_BUS +12V_BUS Conn_02x05_Top_Bottom\nJ3 GND GND GND GND +12V_BUS +12V_BUS +12V_BUS +5V_BUS +5V_BUS +12V_BUS Conn_02x05_Top_Bottom\nJ4 GND GND GND GND +12V_BUS +12V_BUS +12V_BUS +5V_BUS +5V_BUS +12V_BUS Conn_02x05_Top_Bottom\nC9 +12V_BUS GND 100uF\nC13 +12V_BUS GND 100uF\nC1 +12V_BUS GND 100uF\nC5 +12V_BUS GND 100uF\nC2 +12V_BUS GND 100pF\nC6 +12V_BUS GND 100pF\nC10 +12V_BUS GND 100pF\nC14 +12V_BUS GND 100pF\nC11 +5V_BUS GND 100uF\nC15 +5V_BUS GND 100uF\nC3 +5V_BUS GND 100uF\nC7 +5V_BUS GND 100uF\nC4 +5V_BUS GND 100pF\nC8 +5V_BUS GND 100pF\nC12 +5V_BUS GND 100pF\nC16 +5V_BUS GND 100pF\n.end\n"
    },
    {
        "filename": "680.cir",
        "prompt": "Design a circuit featuring a MAX-M8Q GPS module (U14) interfaced with a microcontroller via a bidirectional level shifter (TXB0102DCU - U13). The GPS module requires a 3.3V supply (/GPS_VCC) which is filtered with a 22uF capacitor (C57) and a 100K pull-down resistor (R29). A 3.3V rail is provided by a voltage regulator (not explicitly defined, but implied) and filtered with a 1uF capacitor (C61) and a 0.1uF capacitor (C52). The level shifter translates signals between the microcontroller's logic level (CC_GPIO8) and the GPS module's 3.3V logic. A 100K pull-down resistor (R32) is connected to the microcontroller's GPIO pin (CC_GPIO8). A small 0.001uF capacitor (C59) is connected to the output of the level shifter. The circuit includes unconnected pins (NC_01 - NC_04) on the GPS module.\n\n\n\n",
        "content": ".title KiCad schematic\nU14 NC_01 NC_02 GND GND GND /TX_ISOLATED /RX_ISOLATED /GPS_VCC /GPS_VCC /GPS_VCC NC_03 NC_04 MAX-M8Q\nU13 /RX_ISOLATED GND +3V3 NC_05 NC_06 /GPS_VCC /GPS_VCC /TX_ISOLATED TXB0102DCU\nC52 +3V3 GND 0.1uF\nR29 /GPS_VCC GND 100K\nU15 +3V3 GND CC_GPIO8 Net-_C59-Pad1_ /GPS_VCC /GPS_VCC TPS22918\nC59 Net-_C59-Pad1_ GND 0.001uF\nR32 CC_GPIO8 GND 100K\nC61 GND +3V3 1uF\nC57 /GPS_VCC GND 22uF\n.end\n"
    },
    {
        "filename": "697.cir",
        "prompt": "Design a circuit that uses a 74HC240 buffer to drive eight LEDs, each representing a different control or status signal from a simple 8-bit processor or memory system. The signals to be monitored are M1 (memory request), HALT, RD (read), WR (write), MREQ (memory request), IORQ (I/O request), BUSRQ (bus request), and BUSACK (bus acknowledge). Each signal is connected to a 330-ohm resistor, which in turn connects to the input of a 74HC240 buffer. The outputs of the buffer drive individual LEDs connected to ground. Include a connector for external signals and a 100nF decoupling capacitor between VCC and ground. The LEDs should illuminate when the corresponding signal is low.\n\n\n\n",
        "content": ".title KiCad schematic\nU2 GND ~BUSACK Net-_R5-Pad1_ ~BUSRQ Net-_R6-Pad1_ ~IORQ Net-_R7-Pad1_ ~MREQ Net-_R8-Pad1_ GND ~M1 Net-_R4-Pad1_ ~HALT Net-_R3-Pad1_ ~RD Net-_R2-Pad1_ ~WR Net-_R1-Pad1_ GND VCC 74HC240\nR8 Net-_R8-Pad1_ Net-_M1-Pad2_ 330\nR7 Net-_R7-Pad1_ Net-_HALT1-Pad2_ 330\nR6 Net-_R6-Pad1_ Net-_R6-Pad2_ 330\nR5 Net-_R5-Pad1_ Net-_R5-Pad2_ 330\nR4 Net-_R4-Pad1_ Net-_MREQ1-Pad2_ 330\nR3 Net-_R3-Pad1_ Net-_IORQ1-Pad2_ 330\nR2 Net-_R2-Pad1_ Net-_BUSRQ1-Pad2_ 330\nR1 Net-_R1-Pad1_ Net-_BUSACK1-Pad2_ 330\nM1 GND Net-_M1-Pad2_ LED_ALT\nHALT1 GND Net-_HALT1-Pad2_ LED_ALT\nRD1 GND Net-_R6-Pad2_ LED_ALT\nWR1 GND Net-_R5-Pad2_ LED_ALT\nMREQ1 GND Net-_MREQ1-Pad2_ LED_ALT\nIORQ1 GND Net-_IORQ1-Pad2_ LED_ALT\nBUSRQ1 GND Net-_BUSRQ1-Pad2_ LED_ALT\nBUSACK1 GND Net-_BUSACK1-Pad2_ LED_ALT\nJ1 ~M1 ~HALT ~RD ~WR ~MREQ ~IORQ ~BUSRQ ~BUSACK GND VCC Conn_01x10\nC1 VCC GND 100 nF\n.end\n"
    },
    {
        "filename": "404.cir",
        "prompt": "Create a schematic for a differential signal distribution network with eight channels (A, B, C, D, A1, A2, A1X, A2X), each consisting of a pair of positive and negative signals. The network includes input connectors (J2-J9) for each channel, with 953-ohm termination resistors. A central distribution point (/SHLD) is connected to ground via 4.7uF and 0.01uF capacitors (C2, C11-C12, C1, C8). Each channel has a pair of 75-ohm resistors (R3-R6, R11-R14) connecting to the distribution point. Two Bourns PT6120EL components (L1, L2) are used for signal routing, with 100-ohm resistors (R1, R2) connected to their respective pads. Additional 34.8 and 36.5 ohm resistors are used to connect the signals to other parts of the circuit (A1Y, A1X, A2Y, A2X). Include connectors (MH1-MH4) for additional connections.",
        "content": ".title KiCad schematic\nL1 Net-_L1-Pad1_ /AGG_D_P /AGG_D_N Net-_L1-Pad4_ /AGG_C_N /AGG_C_P Net-_L1-Pad7_ /AGG_B_N /AGG_B_P Net-_L1-Pad10_ /AGG_A_N /AGG_A_P Net-_L1-Pad13_ Net-_L1-Pad14_ Net-_C11-Pad2_ Net-_L1-Pad13_ Net-_L1-Pad14_ Net-_C10-Pad2_ Net-_L1-Pad19_ Net-_L1-Pad20_ Net-_C9-Pad2_ Net-_L1-Pad22_ Net-_L1-Pad23_ Net-_C12-Pad2_ BOURNS_PT6120EL\nJ1 /AGG_A_P /AGG_A_N /AGG_B_P /AGG_C_P /AGG_C_N /AGG_B_N /AGG_D_P /AGG_D_N NC_01 NC_02 NC_03 NC_04 /VIC_A_P /VIC_A_N /VIC_B_P /VIC_C_P /VIC_C_N /VIC_B_N /VIC_D_P /VIC_D_N NC_05 NC_06 NC_07 NC_08 /A2_A_P /A2_A_N /A2_B_P /A2_C_P /A2_C_N /A2_B_N /A2_D_P /A2_D_N NC_09 NC_10 NC_11 NC_12 /A1X_A_P /A1X_A_N /A1X_B_P /A1X_C_P /A1X_C_N /A1X_B_N /A1X_D_P /A1X_D_N NC_13 NC_14 NC_15 NC_16 /A1_A_P /A1_A_N /A1_B_P /A1_C_P /A1_C_N /A1_B_N /A1_D_P /A1_D_N NC_17 NC_18 NC_19 NC_20 /A2X_A_P /A2X_A_N /A2X_B_P /A2X_C_P /A2X_C_N /A2X_B_N /A2X_D_P /A2X_D_N NC_21 NC_22 NC_23 NC_24 /SHLD STEWART_SS_74500_024\nC2 /SHLD /GND 4.7 uF\nC3 /SHLD /GND 4.7 uF\nR1 Net-_L1-Pad19_ Net-_L1-Pad20_ 100\nR2 Net-_L1-Pad22_ Net-_L1-Pad23_ 100\nL2 Net-_L2-Pad1_ /VIC_D_P /VIC_D_N Net-_L2-Pad4_ /VIC_C_N /VIC_C_P Net-_L2-Pad7_ /VIC_B_N /VIC_B_P Net-_L2-Pad10_ /VIC_A_N /VIC_A_P /A_P /A_N Net-_C6-Pad2_ /B_P /B_N Net-_C5-Pad2_ /C_P /C_N Net-_C4-Pad2_ /D_N /D_P Net-_C7-Pad2_ BOURNS_PT6120EL\nR3 Net-_C1-Pad2_ Net-_L1-Pad1_ 75\nR4 Net-_C1-Pad2_ Net-_L1-Pad10_ 75\nR5 Net-_C1-Pad2_ Net-_L1-Pad7_ 75\nR6 Net-_C1-Pad2_ Net-_L1-Pad4_ 75\nC1 /SHLD Net-_C1-Pad2_ 0.01 uF\nR11 Net-_C8-Pad2_ Net-_L2-Pad1_ 75\nR12 Net-_C8-Pad2_ Net-_L2-Pad10_ 75\nR13 Net-_C8-Pad2_ Net-_L2-Pad7_ 75\nR14 Net-_C8-Pad2_ Net-_L2-Pad4_ 75\nC8 /SHLD Net-_C8-Pad2_ 0.01 uF\nC7 /GND Net-_C7-Pad2_ 0.1 uF\nC6 /GND Net-_C6-Pad2_ 0.1 uF\nC5 /GND Net-_C5-Pad2_ 0.1 uF\nC4 /GND Net-_C4-Pad2_ 0.1 uF\nR7 /A_N /A_P 100\nR8 /B_N /B_P 100\nR9 /C_N /C_P 100\nR10 /D_P /D_N 100\nJ2 Net-_J2-Pad1_ /GND SMA\nJ3 Net-_J3-Pad1_ /GND SMA\nJ4 Net-_J4-Pad1_ /GND SMA\nJ5 Net-_J5-Pad1_ /GND SMA\nJ6 Net-_J6-Pad1_ /GND SMA\nJ7 Net-_J7-Pad1_ /GND SMA\nJ8 Net-_J8-Pad1_ /GND SMA\nJ9 Net-_J9-Pad1_ /GND SMA\nC12 /GND Net-_C12-Pad2_ 0.1 uF\nC11 /GND Net-_C11-Pad2_ 0.1 uF\nC10 /GND Net-_C10-Pad2_ 0.1 uF\nC9 /GND Net-_C9-Pad2_ 0.1 uF\nMH3 NC_25 Conn_01x01\nMH4 NC_26 Conn_01x01\nMH1 NC_27 Conn_01x01\nMH2 NC_28 Conn_01x01\nR15 /A_P Net-_J2-Pad1_ 953\nR16 /A_N Net-_J3-Pad1_ 953\nR17 /B_P Net-_J4-Pad1_ 953\nR18 /B_N Net-_J5-Pad1_ 953\nR19 /C_P Net-_J6-Pad1_ 953\nR20 /C_N Net-_J7-Pad1_ 953\nR21 /D_P Net-_J8-Pad1_ 953\nR22 /D_N Net-_J9-Pad1_ 953\nR23 /A1Y_A_P /A1_A_P 34.8\nR24 /A1Y_A_N /A1_A_N 34.8\nR25 /A1Y_B_P /A1_B_P 34.8\nR26 /A1Y_B_N /A1_B_N 34.8\nR27 /A1Y_D_N /A1_D_N 34.8\nR28 /A1Y_D_P /A1_D_P 34.8\nR29 /A1Y_C_P /A1_C_P 34.8\nR30 /A1Y_C_N /A1_C_N 34.8\nR47 /A1X_A_P /A1Y_A_P 34.8\nR48 /A1X_A_N /A1Y_A_N 34.8\nR49 /A1X_B_P /A1Y_B_P 34.8\nR50 /A1X_B_N /A1Y_B_N 34.8\nR51 /A1X_D_N /A1Y_D_N 34.8\nR52 /A1X_D_P /A1Y_D_P 34.8\nR53 /A1X_C_P /A1Y_C_P 34.8\nR54 /A1X_C_N /A1Y_C_N 34.8\nR39 /A1Y_A_N /A1Y_A_P 36.5\nR40 /A1Y_B_N /A1Y_B_P 36.5\nR41 /A1Y_D_P /A1Y_D_N 36.5\nR42 /A1Y_C_N /A1Y_C_P 36.5\nR31 /A2Y_A_N /A2_A_N 34.8\nR32 /A2Y_A_P /A2_A_P 34.8\nR33 /A2Y_B_N /A2_B_N 34.8\nR34 /A2Y_B_P /A2_B_P 34.8\nR35 /A2Y_D_P /A2_D_P 34.8\nR36 /A2Y_D_N /A2_D_N 34.8\nR37 /A2Y_C_P /A2_C_P 34.8\nR38 /A2Y_C_N /A2_C_N 34.8\nR55 /A2X_A_N /A2Y_A_N 34.8\nR56 /A2X_A_P /A2Y_A_P 34.8\nR57 /A2X_B_N /A2Y_B_N 34.8\nR58 /A2X_B_P /A2Y_B_P 34.8\nR59 /A2X_D_P /A2Y_D_P 34.8\nR60 /A2X_D_N /A2Y_D_N 34.8\nR61 /A2X_C_P /A2Y_C_P 34.8\nR62 /A2X_C_N /A2Y_C_N 34.8\nR43 /A2Y_A_P /A2Y_A_N 36.5\nR44 /A2Y_B_P /A2Y_B_N 36.5\nR45 /A2Y_D_N /A2Y_D_P 36.5\nR46 /A2Y_C_N /A2Y_C_P 36.5\n.end\n"
    },
    {
        "filename": "1353.cir",
        "prompt": "Create a circuit with a 12-pad connector (J1) and twelve single-pole, single-throw (SPST) switches. Each switch connects a corresponding pad of the connector to a common node labeled \"W\". Specifically, connect J1 pad 1 to W via switch J6, J1 pad 2 to W via switch J4, J1 pad 3 to W via switch J2, J1 pad 4 to W via switch J3, J1 pad 5 to W via switch J5, J1 pad 6 to W via switch J7, J1 pad 7 to W via switch J9, J1 pad 8 to W via switch J11, J1 pad 9 to W via switch J13, J1 pad 10 to W via switch J12, J1 pad 11 to W via switch J10, and J1 pad 12 to W via switch J8. All switches are closed (connected).",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ Net-_J1-Pad11_ Net-_J1-Pad12_ switch\nJ8 Net-_J1-Pad12_ Net-_J1-Pad12_ W\nJ10 Net-_J1-Pad11_ Net-_J1-Pad11_ W\nJ12 Net-_J1-Pad10_ Net-_J1-Pad10_ W\nJ9 Net-_J1-Pad7_ Net-_J1-Pad7_ W\nJ11 Net-_J1-Pad8_ Net-_J1-Pad8_ W\nJ13 Net-_J1-Pad9_ Net-_J1-Pad9_ W\nJ6 Net-_J1-Pad1_ Net-_J1-Pad1_ W\nJ4 Net-_J1-Pad2_ Net-_J1-Pad2_ W\nJ2 Net-_J1-Pad3_ Net-_J1-Pad3_ W\nJ7 Net-_J1-Pad6_ Net-_J1-Pad6_ W\nJ5 Net-_J1-Pad5_ Net-_J1-Pad5_ W\nJ3 Net-_J1-Pad4_ Net-_J1-Pad4_ W\n.end\n"
    },
    {
        "filename": "677.cir",
        "prompt": "Create a simple voltage regulator circuit using an MCP1700 low-dropout regulator. The input voltage is +5V, and the output voltage (VOUT) is regulated to approximately +5V. Include a connector (CONN_01X03) for input and output access, connected to ground, VOUT, and +5V.",
        "content": ".title KiCad schematic\nU1 GND VOUT +5V MCP1700\nP1 GND VOUT +5V CONN_01X03\n.end\n"
    },
    {
        "filename": "551.cir",
        "prompt": "Design a circuit with a dual op-amp configured as a voltage follower and comparator, powered by both +24V and +3.3V rails. Include input filtering with RC networks on both power supplies and the op-amp inputs. Implement a test point for the +3.3V rail and another for a key internal node. Utilize screw terminals for power input and a photodiode connected to ground for potential light sensing or reference. Include decoupling capacitors and appropriate resistors for biasing and feedback. The circuit should have a comparator output connected to a resistor network for potential level shifting or current limiting.",
        "content": ".title KiCad schematic\nD1 Net-_C2-Pad2_ GND D_Photo\nD2 Net-_C2-Pad2_ GND D_Photo\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ C\nR2 Net-_C1-Pad1_ Net-_C2-Pad2_ R\nC1 Net-_C1-Pad1_ GND C\nR1 +24V Net-_C1-Pad1_ R\nR4 Net-_C3-Pad1_ Net-_C2-Pad1_ R\nC3 Net-_C3-Pad1_ Net-_C2-Pad1_ C\nD3 GND Net-_C4-Pad1_ D\nC4 Net-_C4-Pad1_ GND C\nC5 Net-_C5-Pad1_ Net-_C3-Pad1_ C\nR5 Net-_C5-Pad1_ Net-_C4-Pad1_ R\nR6 Net-_C4-Pad1_ Net-_R6-Pad2_ R\nR7 Net-_R6-Pad2_ Net-_R7-Pad2_ R\nR3 Net-_C4-Pad1_ +3V3 R\nR9 Net-_R8-Pad2_ GND R\nR8 Net-_R7-Pad2_ Net-_R8-Pad2_ R\nU1 Net-_C3-Pad1_ Net-_C2-Pad1_ Net-_C4-Pad1_ GND Net-_C5-Pad1_ Net-_R6-Pad2_ Net-_R7-Pad2_ +3V3 Opamp_Dual_Generic\nTP2 GND TestPoint\nTP1 Net-_R8-Pad2_ TestPoint\nJ1 +24V GND Screw_Terminal_01x02\nJ2 +3V3 GND Screw_Terminal_01x02\n.end\n"
    },
    {
        "filename": "1099.cir",
        "prompt": "Design a microcontroller-based system with AC power input, DC power regulation, and RF capabilities. The system includes a PIC16F1829 microcontroller with GPIO pins connected to LEDs for visual indication. It features an AC/DC power supply utilizing a diode bridge, voltage regulator (MP2456 and TLV1117), and filtering capacitors. A triac-based AC switching circuit is controlled by the microcontroller via an opto-triac. The system also incorporates an RF front-end with input and output connectors, filtering, and potentially amplification/modulation circuitry. Include UART communication capabilities and a temperature sensor (Temp_SOT23-3) connected to an analog input of the microcontroller. A potentiometer (MPX5100) provides a variable voltage input. Additional components include protection diodes, resistors for current limiting and voltage division, and capacitors for decoupling and filtering. The system should have ICSP programming headers and a connection for external power.",
        "content": ".title KiCad schematic\nJ3 /MCLR +3V3 GND /ICSPDAT /ICSPCLK NC_01 HEADER_1X6\nR5 Net-_C4-Pad1_ +3V3 RES_0603\nC1 GND +3V3 CAP_0603\nC4 Net-_C4-Pad1_ GND CAP_0603\nU1 +3V3 /GPIO3 /CLKOUT /MCLR /UART_RX /UART_TX /SW_1 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 /GPIO2 /GPIO1 /AN4 /V_Temp /ICSPCLK /ICSPDAT GND PIC16F1829_SOIC\nR1 Net-_OT1-Pad1_ /SW_1 RES_0603\nR2 Net-_D1-PadA_ /SW_1 RES_0603\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ /VIN_GND /VIN_AC term_block_4-pin\nD1 Net-_D1-PadA_ GND LED_0603\nOT1 Net-_OT1-Pad1_ GND /TRIAC_G Net-_OT1-Pad4_ Opto-Triac-FODM30XX\nU2 +5V /V_Temp GND Temp_SOT23-3\nC2 GND +5V CAP_0603\nD2 Net-_C4-Pad1_ /MCLR Schottky_SOD123\nJ2 /RF_IN /RF_IN_RTN /RF_OUT /RF_OUT_RTN term_block_4-pin\nD12 /GPIO1 Net-_D12-PadC_ LED_0603\nR6 Net-_D12-PadC_ GND RES_0603\nD13 /GPIO2 Net-_D13-PadC_ LED_0603\nR7 Net-_D13-PadC_ GND RES_0603\nD14 /GPIO3 Net-_D14-PadC_ LED_0603\nR8 Net-_D14-PadC_ GND RES_0603\nU6 NC_08 +5V GND /AN4 NC_09 NC_10 NC_11 NC_12 MPX5100\nC3 +5V GND CAP_0603\nR32 Net-_C20-Pad1_ Net-_OT1-Pad4_ RES_0603\nR31 Net-_Q3-Pad2_ Net-_C20-Pad1_ RES_0603\nC20 Net-_C20-Pad1_ Net-_C19-Pad2_ CAP_0603\nC19 Net-_C19-Pad1_ Net-_C19-Pad2_ CAP_0603\nR30 Net-_C19-Pad1_ Net-_Q3-Pad2_ RES_0603\nQ3 Net-_C19-Pad2_ Net-_Q3-Pad2_ /TRIAC_G Triac\nR27 /VIN_AC Net-_Q3-Pad2_ RES_0603\nR26 /LOAD Net-_Q3-Pad2_ RES_0603\nR4 Net-_J1-Pad1_ /SW_1 RES_0603\nR3 Net-_J1-Pad1_ /LOAD RES_0603\nR24 Net-_J1-Pad2_ /VIN_GND RES_0603\nR25 Net-_J1-Pad2_ GND RES_0603\nR28 /LOAD Net-_C19-Pad2_ RES_0603\nR29 /VIN_AC Net-_C19-Pad2_ RES_0603\nU3 Net-_C6-Pad1_ GND Net-_R10-Pad1_ /power/EN /power/VIN Net-_C6-Pad2_ MP2456\nD3 GND Net-_C6-Pad2_ Schottky_SOD123\nC5 /power/VIN GND CAP_ELEC\nBR1 GND /VIN_GND /VIN_AC /power/VIN MD5S_Diode_Bridge\nC7 /power/VIN GND CAP_0805\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ CAP_0603\nC8 +5V GND CAP_0805\nR9 +5V Net-_R10-Pad1_ RES_0603\nR10 Net-_R10-Pad1_ GND RES_0603\nL1 +5V Net-_C6-Pad2_ IND\nU4 GND +3V3 +5V +3V3 TLV1117_3.3V\nC10 +3V3 GND CAP_0805\nC9 +5V GND CAP_0805\nD4 +5V Net-_D4-PadC_ LED_0603\nR11 GND Net-_D4-PadC_ RES_0603\nR12 GND Net-_D6-PadC_ RES_0603\nD6 +3V3 Net-_D6-PadC_ LED_0603\nD5 +3V3 +5V Diode_SOD323\nR23 /power/VIN /power/EN RES_0603\nC11 /RF_IN Net-_C11-Pad2_ CAP_0603\nR14 +5V Net-_C11-Pad2_ RES_0603\nR13 Net-_C11-Pad2_ GND RES_0603\nQ1 Net-_C11-Pad2_ Net-_D10-PadA_ +5V NPN\nR16 Net-_D10-PadA_ GND RES_0603\nC17 Net-_C16-Pad1_ Net-_C17-Pad2_ CAP_0603\nC16 Net-_C16-Pad1_ GND CAP_0603\nR17 Net-_C16-Pad1_ GND RES_0603\nR20 Net-_C18-Pad1_ Net-_C17-Pad2_ RES_0603\nC18 Net-_C18-Pad1_ GND CAP_0603\nQ2 Net-_C18-Pad1_ GND Net-_Q2-Pad3_ NPN\nR21 +3V3 Net-_Q2-Pad3_ RES_0603\nR22 /UART_RX Net-_Q2-Pad3_ RES_0603\nC13 Net-_C13-Pad1_ /RF_OUT CAP_0603\nC15 +5V GND CAP_0603\nR19 Net-_R18-Pad2_ /UART_TX RES_0603\nR18 +5V Net-_R18-Pad2_ RES_0603\nR15 Net-_C13-Pad1_ Net-_R15-Pad2_ RES_0603\nU5 Net-_R18-Pad2_ /CLKOUT GND Net-_R15-Pad2_ +5V NC7SZ125\nD9 GND Net-_C13-Pad1_ Zener_SOD323\nC14 GND /RF_OUT_RTN CAP_0603\nD7 GND Net-_C11-Pad2_ Zener_SOD323\nD8 GND Net-_C11-Pad2_ Schottky_SOD323\nD10 Net-_D10-PadA_ Net-_C16-Pad1_ Diode_SOD323\nC12 /RF_IN_RTN GND CAP_0603\nD11 GND Net-_C17-Pad2_ Schottky_SOD323\n.end\n"
    },
    {
        "filename": "565.cir",
        "prompt": "Create a microcontroller-based development board featuring an ATmega32U4, USB connectivity, power regulation, and a variety of peripherals. Include USB over-current protection, ESD protection, and decoupling capacitors. The board should have connections for two DC motors controlled by BD6212HFP motor drivers, a joystick, two buttons, a servo motor, a NeoPixel RGB LED, I2C communication via an SHT30 temperature/humidity sensor, and analog inputs. Include TX/RX LEDs for serial communication, and connections for a power input. Add pull-up resistors for the buttons and analog inputs. Include a polyfuse for power input protection.",
        "content": ".title KiCad schematic\nR5 Net-_C1-Pad1_ Net-_C2-Pad1_ 1M\nY1 Net-_C1-Pad1_ GND Net-_C2-Pad1_ GND 16M\nC1 Net-_C1-Pad1_ GND 22p\nC2 Net-_C2-Pad1_ GND 22p\nU2 Net-_P3-Pad1_ +5V D- D+ GND Net-_C8-Pad1_ VUSB Net-_R6-Pad2_ SCK MOSI MISO NC_01 RESET +5V GND Net-_C2-Pad1_ Net-_C1-Pad1_ SCL SDA NEOPIXEL NC_02 Net-_R7-Pad2_ GND Net-_C12-Pad1_ BUTTON_B BUTTON_A SERVO NC_03 RIN1 FIN1 RIN2 FIN2 Net-_R8-Pad2_ +5V GND JOYSTICK_Y JOYSTICK_X Net-_P3-Pad5_ Net-_P3-Pad4_ Net-_P3-Pad3_ Net-_P3-Pad2_ Net-_C9-Pad1_ GND Net-_C12-Pad1_ ATMEGA32U4-A\nR3 Net-_C4-Pad1_ RESET 10k\nD1 Net-_C4-Pad1_ RESET CD1206-S01575\nC4 Net-_C4-Pad1_ GND 0u1\nC5 Net-_C4-Pad1_ GND 0u1\nL2 +5V Net-_C12-Pad1_ MH2029-300Y\nC12 Net-_C12-Pad1_ GND 1u0\nSW1 GND RESET SWITCH\nC8 Net-_C8-Pad1_ GND 1u0\nC9 Net-_C9-Pad1_ GND 0u1\nR8 GND Net-_R8-Pad2_ R\nP4 MISO +5V SCK MOSI RESET GND CONN_02X03\nP1 Net-_F1-Pad2_ Net-_P1-Pad2_ Net-_P1-Pad3_ NC_04 GND Net-_L1-Pad2_ USB_OTG\nC7 VUSB GND C\nC6 VUSB GND CP\nRV1 Net-_P1-Pad2_ GND Varistor\nRV2 Net-_P1-Pad3_ GND Varistor\nL1 GND Net-_L1-Pad2_ Ferrite_Bead\nF1 VUSB Net-_F1-Pad2_ Polyfuse\nD2 Net-_C13-Pad1_ GND D\nP2 GND Net-_F2-Pad2_ POWER_IN\nC13 Net-_C13-Pad1_ GND CP\nC15 +5V GND 10u\nP5 Net-_P5-Pad1_ Net-_P5-Pad2_ MOTOR_1\nR12 RIN1 GND 10k\nR11 FIN1 GND 10k\nC20 +5V GND 0u1\nU7 +5V Net-_P6-Pad1_ FIN2 GND RIN2 Net-_P6-Pad2_ +5V GND BD6212HFP-TR\nP6 Net-_P6-Pad1_ Net-_P6-Pad2_ MOTOR_2\nR16 RIN2 GND 10k\nR15 FIN2 GND 10k\nC24 +5V GND 0u1\nC16 +5V GND CP\nC21 +5V GND 10u\nC25 +5V GND 10u\nD4 Net-_D4-Pad1_ +5V TXLED\nD3 Net-_D3-Pad1_ +5V RXLED\nR6 Net-_D3-Pad1_ Net-_R6-Pad2_ 1k\nR7 Net-_D4-Pad1_ Net-_R7-Pad2_ 1k\nLED1 Net-_LED1-Pad1_ GND NEOPIXEL +5V NeoPixel\nLED2 Net-_LED2-Pad1_ GND Net-_LED1-Pad1_ +5V NeoPixel\nLED3 NC_05 GND Net-_LED2-Pad1_ +5V NeoPixel\nC14 +5V GND CP\nSW2 BUTTON_A +5V SWITCH\nSW3 BUTTON_B +5V SWITCH\nR9 BUTTON_A GND 10k\nR10 BUTTON_B GND 10k\nR4 Net-_C9-Pad1_ +5V R\nP7 SERVO +5V GND SERVO_HEADER\nU9 +5V NC_06 NC_07 GND GND JOYSTICK_Y JOYSTICK_X +5V joystick\nP3 Net-_P3-Pad1_ Net-_P3-Pad2_ Net-_P3-Pad3_ Net-_P3-Pad4_ Net-_P3-Pad5_ SCL SDA CONN_01X07\nR14 D+ Net-_P1-Pad3_ R\nR13 D- Net-_P1-Pad2_ R\nU4 Net-_C13-Pad1_ GND +5V LF33CDT-TRY\nU5 +5V Net-_P5-Pad1_ FIN1 GND RIN1 Net-_P5-Pad2_ +5V GND BD6212HFP-TR\nD5 Net-_D5-Pad1_ +5V LED\nR19 Net-_D5-Pad1_ GND R\nF2 Net-_C13-Pad1_ Net-_F2-Pad2_ Polyfuse\nC3 Net-_C13-Pad1_ GND 0u1\nD6 +5V VUSB D\nU1 SDA GND NC_08 SCL +5V NC_09 GND GND SHT30-DIS-B\nR1 +5V SCL R\nR2 +5V SDA R\nC10 +5V GND C\n.end\n"
    },
    {
        "filename": "1273.cir",
        "prompt": "Create a circuit with two main connectors (J1 and J2) interfacing with a reference connector (OmneticsRef) and four Samtec connectors (SamtecRef1-4). J1 is a 2x18 connector, J2 is a 2x25 connector, and J3 is a 2x25 connector. J4 is a 2x18 connector.  The Samtec connectors are referenced by two U components (U1 and U2) named \"SamtecReferences\". J3 connects to all four Samtec references. J1 and J4 connect to the OmneticsRef connector.  The connectors have numerous signal pins labeled with prefixes like /FCR, /FCU, /FDP, /FDS, /PT, /APB, /FPB, /Lum, /fDI, /SUP, /ECU, /ECR, /EDC, /BI, and /TRI, along with some unused pins labeled NC_XX. The circuit should represent a signal distribution network or a breakout board connecting these various connector types.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 /FCR2_1 /FCR2_2 /FCU1_1 /FCU1_2 /FDP1_1 /FDP1_2 /FDS1_1 /FDS1_2 /FDP3_1 /FDP3_2 /PT_1 /PT_2 /APB_1 /APB_2 /FPB_1 /FPB_2 /Lum_1 /Lum_2 /fDI_1 /fDI_2 /SUP_1 /SUP_2 /ECU_1 /ECU_2 /ECR_2 /ECR_3 /EDC1_1 /EDC1_2 /BI_1 /BI_2 /TRI_1 /TRI_2 NC_03 /OmneticsRef Conn_02x18_Odd_Even\nJ2 /FDP2_1 /FDP2_2 /FCR2_1 /FCR2_2 /FCU1_1 /FCU1_2 /FCU2_1 /FCU2_2 /FCR1_1 /FCR1_2 /FDP1_1 /FDP1_2 /FDS1_1 /FDS1_2 /FDS2_1 /FDS2_2 /FDP3_1 /FDP3_2 /PT_1 /PT_2 /APB_1 /APB_2 /FPB_1 /FPB_2 /Lum_1 /Lum_2 /fDI_1 /fDI_2 NC_04 NC_05 /SUP_1 /SUP_2 /ECU_1 /ECU_2 NC_06 NC_07 /ECR_2 /ECR_3 /EDC1_1 /EDC1_2 /EDC2_1 /EDC2_2 /BI_1 /BI_2 /TRI_1 /TRI_2 /SamtecRef1 /SamtecRef2 /SamtecRef3 /SamtecRef4 Conn_02x25_Odd_Even\nU1 /OmneticsRef /SamtecRef1 /SamtecRef2 /SamtecRef3 /SamtecRef4 SamtecReferences\nJ3 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 /SamtecRef1 /SamtecRef2 /SamtecRef3 /SamtecRef4 Conn_02x25_Odd_Even\nJ4 NC_54 NC_55 /FDP2_1 /FDP2_2 /FCR2_1 /FCR2_2 /FCU1_1 /FCU1_2 /FCU2_1 /FCU2_2 /FCR1_1 /FCR1_2 /FDP1_1 /FDP1_2 /FDS1_1 /FDS1_2 /FDS2_1 /FDS2_2 /FDP3_1 /FDP3_2 /APB_1 /APB_2 /FPB_1 /FPB_2 /Lum_1 /Lum_2 /ECU_1 /ECU_2 /ECR_2 /ECR_3 /EDC1_1 /EDC1_2 /EDC2_1 /EDC2_2 NC_56 /OmneticsRef Conn_02x18_Odd_Even\nU2 /OmneticsRef /SamtecRef1 /SamtecRef2 /SamtecRef3 /SamtecRef4 SamtecReferences\n.end\n"
    },
    {
        "filename": "361.cir",
        "prompt": "Design a circuit with a battery input (+BATT and GND) providing regulated 3.3V and 5V power rails. Use two AZ1117-3.3 regulators (U1, U2) to generate the 3.3V rail and two AZ1117-5.0 regulators (U3, U4) to generate the 5V rail. Include bypass capacitors (C1-C8, value CAP) on each voltage rail (+BATT, +3.3V, +5V) to ground. Provide five 4-pin female connectors (J2-J6) each with connections for +5V, +3.3V, and GND, with the fourth pin unconnected (NC_01-NC_05). Include a simple power indicator consisting of an LED (D1) and a resistor (R1) connected between +BATT and GND. Connect a connector (J1) to +BATT and GND.",
        "content": ".title KiCad schematic\nJ1 GND +BATT Net-_J1-Pad3_ Net-_J1-Pad3_ Conn_02x02_Counter_Clockwise\nU2 GND +3V3 +BATT AZ1117-3.3\nU3 GND +5V +BATT AZ1117-5.0\nU4 GND +5V +BATT AZ1117-5.0\nU1 GND +3V3 +BATT AZ1117-3.3\nJ2 NC_01 +5V +3V3 GND Conn_01x04_Female\nJ3 NC_02 +5V +3V3 GND Conn_01x04_Female\nJ4 NC_03 +5V +3V3 GND Conn_01x04_Female\nJ5 NC_04 +5V +3V3 GND Conn_01x04_Female\nJ6 NC_05 +5V +3V3 GND Conn_01x04_Female\nC1 +BATT GND CAP\nC2 +3V3 GND CAP\nC3 +5V GND CAP\nR1 +BATT Net-_D1-Pad1_ R\nD1 Net-_D1-Pad1_ GND LED\nC4 +3V3 GND CAP\nC5 +5V GND CAP\nC6 +BATT GND CAP\nC7 +BATT GND CAP\nC8 +BATT GND CAP\n.end\n"
    },
    {
        "filename": "531.cir",
        "prompt": "Create a circuit with two AS5304 absolute rotary position sensors connected in parallel, sharing a common output net. Each sensor has all unused pins left unconnected (NC). The output of each sensor is connected to a net labeled \"Net-_U1-Pad3_\" and \"Net-_U2-Pad3_\" respectively.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 Net-_U1-Pad3_ NC_03 NC_04 NC_05 Net-_U1-Pad3_ NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 AS5304\nU2 NC_19 NC_20 Net-_U2-Pad3_ NC_21 NC_22 NC_23 Net-_U2-Pad3_ NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 AS5304\n.end\n"
    },
    {
        "filename": "1400.cir",
        "prompt": "Design a circuit featuring a Teensy 3.2 microcontroller connected to external devices via SPI and I2C interfaces, and power connections. The circuit includes pull-up resistors for the I2C data and clock lines. A connector provides access to 5V, 3.3V, and ground, as well as the SPI and I2C signals, and analog input/output pins. Additionally, include resistors for RX and TX lines connecting to a device. A second connector provides access to all the same signals as the first, plus additional ground connections.",
        "content": ".title KiCad schematic\nP1 /5V /PWR_IO /3V3 CONN_01X03\nR1 /DEVICE_RX /TEENCY_TX R\nR2 /TEENCY_RX /DEVICE_TX R\nU1 /TEENCY_RX /TEENCY_TX NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 /SPI_CS /SPI_MOSI /SPI_MISO /SPI_CLK /AIO_0 /AIO_1 /AIO_2 /AIO_3 /I2C_DAT /I2C_SCLK NC_09 NC_10 NC_11 NC_12 /3V3 NC_13 /5V /GND NC_14 NC_15 /GND NC_16 NC_17 Teensy-3.2\nH1 /PWR_IO /SPI_MOSI /SPI_MISO /SPI_CLK /SPI_CS /DEVICE_RX /DEVICE_TX /GND /3V3 /I2C_SCLK /I2C_DAT /AIO_0 /AIO_1 /AIO_2 /AIO_3 /GND CE_Header\nR3 /I2C_SCLK /3V3 4.7k\u03a9\nR4 /I2C_DAT /3V3 4.7k\u03a9\n.end\n"
    },
    {
        "filename": "52.cir",
        "prompt": "Design a circuit with an input connector (J4), an output connector (J5), and an operational amplifier (OPA333xxD - U2) configured as a non-inverting amplifier. The input signal from J4 is fed through a resistor network (R6, R7, R8, R9, R10) to both the inverting and non-inverting inputs of the op-amp. Capacitors (C5, C6, C7, C8) are used for decoupling and potentially filtering. The output of the op-amp (U2) is connected to the output connector (J5) through resistor R10. The circuit should include necessary net labels for connections.",
        "content": ".title KiCad schematic\nC5 NC_01 Net-_C5-Pad2_ C\nC7 NC_02 Net-_C5-Pad2_ C\nC6 Net-_C6-Pad1_ NC_03 C\nC8 Net-_C6-Pad1_ NC_04 C\nJ4 Net-_C5-Pad2_ NC_05 Net-_J4-Pad3_ Net-_J4-Pad3_ NC_06 Net-_C6-Pad1_ InConnector\nJ5 NC_07 NC_08 Net-_J5-Pad3_ Net-_J5-Pad3_ NC_09 NC_10 OutConnector\nU2 NC_11 Net-_R10-Pad1_ NC_12 NC_13 NC_14 Net-_J5-Pad3_ NC_15 NC_16 OPA333xxD\nR10 Net-_R10-Pad1_ Net-_J5-Pad3_ R\nR7 NC_17 Net-_R6-Pad2_ R\nR8 Net-_R6-Pad2_ Net-_J5-Pad3_ R\nR9 Net-_R6-Pad2_ Net-_R10-Pad1_ R\nR6 Net-_J4-Pad3_ Net-_R6-Pad2_ R\n.end\n"
    },
    {
        "filename": "1890.cir",
        "prompt": "Design a circuit with a 2.7V rail powered by an input voltage (Vin) regulated by an LM2931. Include input and output decoupling capacitors. The circuit features a current sink controlled by an N-channel MOSFET (BUK9575) with its gate driven by an op-amp (LMV358) configured as a voltage-controlled current source. The op-amp's output is biased with a voltage divider (68k and 10k variable resistor) and further limited by resistors (28.7k and 10k variable resistor). A diode (1N4148) protects the gate. The current sink includes current sensing resistors (9k and 1k) and a small resistor (0.1 ohm) to ground. Include a heatsink connection for the MOSFET. The circuit should have connection points for input power, ground, the current sink output, and the FET gate.",
        "content": ".title KiCad schematic\nP103 /Current Control/Current_Sink+ GND CONN_01X02\nP102 Net-_P101-Pad2_ /Power Regulation/Vin /Current Control/Current_Sink+ CONN_01X03\nP101 GND Net-_P101-Pad2_ CONN_01X02\nU201 Net-_D201-Pad1_ Net-_R202-Pad2_ Net-_R201-Pad2_ GND Net-_R301-Pad2_ Net-_Q301-Pad3_ Net-_R302-Pad2_ 2.7V LMV358\nR201 2.7V Net-_R201-Pad2_ 28.7K\nRV201 NC_01 Net-_R201-Pad2_ GND 10K\nC201 2.7V GND .1\nD201 Net-_D201-Pad1_ /Current Control/FET_Gate 1N4148\nR202 /Current Control/Current_Sink+ Net-_R202-Pad2_ 9K\nR203 Net-_R202-Pad2_ GND 1K\nR303 Net-_Q301-Pad3_ GND .1\nR301 2.7V Net-_R301-Pad2_ 68k\nRV301 Net-_R301-Pad2_ NC_02 GND 10K\nC301 2.7V GND C\nR302 /Current Control/FET_Gate Net-_R302-Pad2_ 1k\nP301 NC_03 HEATSINK\nQ301 /Current Control/FET_Gate /Current Control/Current_Sink+ Net-_Q301-Pad3_ BUK9575\nC402 2.7V GND .1\nC401 /Power Regulation/Vin GND .1\nR401 Net-_R401-Pad1_ GND 0\nU401 2.7V GND GND Net-_R402-Pad2_ Net-_R401-Pad1_ GND GND /Power Regulation/Vin LM2931\nR402 2.7V Net-_R402-Pad2_ 27k\nR403 Net-_R402-Pad2_ GND 21.6k\n.end\n"
    },
    {
        "filename": "1154.cir",
        "prompt": "Design a circuit with a dual power supply (+12V and -12V) featuring an NE5532 operational amplifier configured as a non-inverting amplifier. The input signal is provided through a connector (J2). The amplifier's gain is adjustable using four potentiometers (RV1, RV2, RV3, and RV4) arranged in a feedback network. The circuit includes bypass capacitors (C1, C2, and C3) for power supply decoupling and signal conditioning. A three-pin connector (J1) provides the dual power supply connections.",
        "content": ".title KiCad schematic\nU1 Net-_C3-Pad1_ Net-_RV3-Pad3_ GND -12V +12V NE5532\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ C\nRV4 Net-_RV3-Pad3_ GND Net-_C3-Pad2_ POT_TRIM\nRV3 Net-_C2-Pad1_ GND Net-_RV3-Pad3_ POT_TRIM\nRV2 Net-_C2-Pad2_ GND Net-_C2-Pad1_ POT_TRIM\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ C\nJ1 +12V -12V GND Conn_01x03\nRV1 Net-_C1-Pad1_ GND Net-_C2-Pad2_ POT_TRIM\nC1 Net-_C1-Pad1_ +12V C\nJ2 Net-_C3-Pad1_ Conn_01x01\n.end\n"
    },
    {
        "filename": "764.cir",
        "prompt": "Create a circuit with three identical boost converter stages, each driving a series chain of LEDs. Each boost converter uses an IS31LT3360 boost converter IC, a 47uH inductor, a 1uF output capacitor, a 0.1uF input capacitor, a 0.3 Ohm resistor from the output to VCC, and a 100 Ohm adjustable feedback resistor. Each boost converter's output feeds a string of five LEDs connected in series. The three boost converters share a common VCC and GND. A 22uF capacitor is connected from VCC to GND, and another 22uF capacitor is also connected from VCC to GND. A connector provides access to the /adj pin, GND, and VCC. Additionally, a PMEG4010EGWX diode is connected from VCC to the input of each boost converter.",
        "content": ".title KiCad schematic\nU1 Net-_D1-Pad2_ GND Net-_R8-Pad1_ Net-_C3-Pad1_ VCC IS31LT3360\nL1 Net-_D1-Pad2_ Net-_C3-Pad2_ 47uH\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 1uF\nC2 VCC GND 0.1uF\nR1 Net-_C3-Pad1_ VCC 0.3\nD3 Net-_D3-Pad1_ Net-_C3-Pad1_ LED\nD4 Net-_D4-Pad1_ Net-_D3-Pad1_ LED\nD5 Net-_D5-Pad1_ Net-_D4-Pad1_ LED\nD6 Net-_D6-Pad1_ Net-_D5-Pad1_ LED\nD7 Net-_C3-Pad2_ Net-_D6-Pad1_ LED\nD8 Net-_D8-Pad1_ Net-_C6-Pad1_ LED\nD9 Net-_D10-Pad2_ Net-_D8-Pad1_ LED\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ LED\nD11 Net-_D11-Pad1_ Net-_D10-Pad1_ LED\nD1 VCC Net-_D1-Pad2_ PMEG4010EGWX\nR8 Net-_R8-Pad1_ /adj 100\nU2 Net-_D2-Pad2_ GND Net-_R2-Pad1_ Net-_C6-Pad1_ VCC IS31LT3360\nL2 Net-_D2-Pad2_ Net-_C6-Pad2_ 47uH\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 1uF\nC5 VCC GND 0.1uF\nR3 Net-_C6-Pad1_ VCC 0.3\nD13 Net-_D13-Pad1_ Net-_C9-Pad1_ LED\nD14 Net-_D14-Pad1_ Net-_D13-Pad1_ LED\nD15 Net-_D15-Pad1_ Net-_D14-Pad1_ LED\nD16 Net-_D16-Pad1_ Net-_D15-Pad1_ LED\nD17 Net-_C9-Pad2_ Net-_D16-Pad1_ LED\nD2 VCC Net-_D2-Pad2_ PMEG4010EGWX\nR2 Net-_R2-Pad1_ /adj 100\nD12 Net-_C6-Pad2_ Net-_D11-Pad1_ LED\nU3 Net-_D18-Pad2_ GND Net-_R4-Pad1_ Net-_C9-Pad1_ VCC IS31LT3360\nL3 Net-_D18-Pad2_ Net-_C9-Pad2_ 47uH\nC9 Net-_C9-Pad1_ Net-_C9-Pad2_ 1uF\nC8 VCC GND 0.1uF\nR5 Net-_C9-Pad1_ VCC 0.3\nC7 VCC GND 22uF\nD18 VCC Net-_D18-Pad2_ PMEG4010EGWX\nR4 Net-_R4-Pad1_ /adj 100\nC4 VCC GND 22uF\nC1 VCC GND 22uF\nJ1 /adj GND VCC NC_01 NC_02 109159003101916\n.end\n"
    },
    {
        "filename": "1415.cir",
        "prompt": "Design a circuit featuring a 555 timer in astable mode, generating a square wave output. The output is then fed into a voltage multiplier circuit consisting of a series of diodes (1N5062) and capacitors (4.7uF), stepped up from the 555's output voltage. Include a 400x diode for protection. The circuit should have input and output connectors, and an SMA connector for signal output. The 555 timer's timing resistors are 2.2k and 12k, with timing capacitors of 10n and 47n. Include NPN transistors (2N2222 and generic) for potential signal conditioning or buffering. A 3.3k resistor is connected to one of the transistors. A 47u capacitor is also present, connected to ground via a diode.",
        "content": ".title KiCad schematic\nU1 GND Net-_C2-Pad2_ Net-_R3-Pad2_ Net-_P1-Pad2_ Net-_C1-Pad2_ Net-_C2-Pad2_ Net-_R1-Pad1_ NC_01 LM555N\nC1 GND Net-_C1-Pad2_ 10n\nR2 Net-_R1-Pad1_ Net-_C2-Pad2_ 12k\nR1 Net-_R1-Pad1_ Net-_P1-Pad2_ 2.2k\nC2 GND Net-_C2-Pad2_ 47n\nR3 Net-_2N1-Pad1_ Net-_R3-Pad2_ 3.3k\n2N2 Net-_2N1-Pad2_ GND Net-_2N2-Pad3_ Q_PNP_BCE\n2N2222_1 Net-_2N1-Pad2_ Net-_2N2222_1-Pad2_ Net-_2N2-Pad3_ Q_NPN_BCE\nR4 Net-_2N2222_1-Pad2_ Net-_2N1-Pad2_ 1.8k\n2N1 Net-_2N1-Pad1_ Net-_2N1-Pad2_ GND Q_NPN_BCE\nC3 Net-_2N2-Pad3_ Net-_C3-Pad2_ 47u\nD1 GND Net-_C3-Pad2_ 400x\nC4 GND Net-_C4-Pad2_ 4.7u\nD2 Net-_C3-Pad2_ Net-_C4-Pad2_ 1N5062\nC5 Net-_C3-Pad2_ Net-_C5-Pad2_ 4.7u\nD3 Net-_C4-Pad2_ Net-_C5-Pad2_ 1N5062\nC6 Net-_C4-Pad2_ Net-_C6-Pad2_ 4.7u\nD4 Net-_C5-Pad2_ Net-_C6-Pad2_ 1N5062\nC7 Net-_C5-Pad2_ Net-_C7-Pad2_ 4.7u\nD5 Net-_C6-Pad2_ Net-_C7-Pad2_ 1N5062\nC8 Net-_C6-Pad2_ Net-_C10-Pad1_ 4.7u\nD6 Net-_C7-Pad2_ Net-_C10-Pad1_ 1N5062\nC9 Net-_C7-Pad2_ Net-_C11-Pad1_ 4.7u\nD7 Net-_C10-Pad1_ Net-_C11-Pad1_ 1N5062\nC10 Net-_C10-Pad1_ Net-_C10-Pad2_ 4.7u\nD8 Net-_C11-Pad1_ Net-_C10-Pad2_ 1N5062\nC11 Net-_C11-Pad1_ Net-_C11-Pad2_ 4.7u\nD9 Net-_C10-Pad2_ Net-_C11-Pad2_ 1N5062\nC12 Net-_C10-Pad2_ Net-_C12-Pad2_ 4.7u\nD10 Net-_C11-Pad2_ Net-_C12-Pad2_ 1N5062\nC13 Net-_C11-Pad2_ Net-_C13-Pad2_ 4.7u\nD11 Net-_C12-Pad2_ Net-_C13-Pad2_ 1N5062\nD12 Net-_C13-Pad2_ Net-_C14-Pad2_ 400x\nC14 GND Net-_C14-Pad2_ 4.7u\nP1 GND Net-_P1-Pad2_ NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 Net-_2N2222_1-Pad2_ NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 CONN_01X19\nP3 GND NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 CONN_01X19\nU2 Net-_C14-Pad2_ GND SMA\nP2 Net-_C14-Pad2_ GND CONN_01X02\n.end\n"
    },
    {
        "filename": "1824.cir",
        "prompt": "Create a circuit with three 5-pin connectors (P1, P2, P3) all connected in parallel. Pins 1 and 2 of all connectors are shorted together. Pin 3 of P1 and P3 are shorted together. Pin 4 of P1, P2, and P3 are shorted together. Pin 5 of P1, P2, and P3 are shorted together. Include mounting holes (MTG2, MTG3). The netlist uses CONN_01X05 for the connectors and MTG_HOLE for the mounting holes.",
        "content": ".title KiCad schematic\nP1 Net-_P1-Pad1_ Net-_P1-Pad2_ Net-_P1-Pad3_ Net-_P1-Pad4_ Net-_P1-Pad5_ CONN_01X05\nP2 Net-_P1-Pad1_ Net-_P1-Pad2_ NC_01 Net-_P1-Pad4_ Net-_P1-Pad5_ CONN_01X05\nP3 Net-_P1-Pad1_ Net-_P1-Pad2_ Net-_P1-Pad3_ Net-_P1-Pad4_ Net-_P1-Pad5_ CONN_01X05\nMTG3 MTG_HOLE\nMTG2 MTG_HOLE\n.end\n"
    },
    {
        "filename": "472.cir",
        "prompt": "Design a circuit featuring two instrumentation amplifiers (AD8422) for differential signal amplification, preceded by a multiplexer (ADG734) selecting between four input channels. The multiplexer outputs are buffered with small capacitors. The instrumentation amplifier outputs are then fed into two single-supply op-amp circuits (ADA4807-2) configured as active filters with RC networks defining the filter characteristics. Include input connectors (J72, J73) for the four input channels and an output connector (J74) for the filtered signal. Utilize bypass capacitors (100nF and 10uF) on the power rails of the op-amps and instrumentation amplifiers. Include appropriate biasing resistors (450 ohms, 5k ohms, 27.4k ohms, 56.2k ohms) and additional filtering capacitors (1.5nF, 270nF, 470nF).",
        "content": ".title KiCad schematic\nU39 Net-_C225-Pad2_ Net-_R326-Pad2_ Net-_R326-Pad1_ Net-_C224-Pad2_ Net-_C228-Pad1_ NC_01 Net-_R329-Pad1_ Net-_C230-Pad1_ AD8422BRMZ\nC230 Net-_C230-Pad1_ NC_02 100n\nC231 Net-_C230-Pad1_ NC_03 10u\nC229 Net-_C228-Pad1_ NC_04 100n\nC228 Net-_C228-Pad1_ NC_05 10u\nU40 Net-_C227-Pad2_ Net-_R327-Pad2_ Net-_R327-Pad1_ Net-_C226-Pad2_ Net-_C232-Pad1_ NC_06 Net-_R328-Pad1_ Net-_C234-Pad1_ AD8422BRMZ\nC234 Net-_C234-Pad1_ NC_07 100n\nC235 Net-_C234-Pad1_ NC_08 10u\nC233 Net-_C232-Pad1_ NC_09 100n\nC232 Net-_C232-Pad1_ NC_10 10u\nR326 Net-_R326-Pad1_ Net-_R326-Pad2_ 450\nR327 Net-_R327-Pad1_ Net-_R327-Pad2_ 450\nU38 Net-_J73-Pad3_ Net-_J72-Pad3_ Net-_R322-Pad1_ Net-_U38-Pad14_ Net-_C223-Pad1_ NC_11 Net-_J72-Pad3_ Net-_R323-Pad1_ Net-_U38-Pad14_ Net-_J73-Pad3_ Net-_J73-Pad1_ Net-_J72-Pad3_ Net-_R324-Pad1_ Net-_U38-Pad14_ Net-_C222-Pad1_ Net-_J72-Pad3_ Net-_R325-Pad1_ Net-_U38-Pad14_ Net-_J73-Pad1_ ADG734BRU\nC223 Net-_C223-Pad1_ NC_12 100n\nC222 Net-_C222-Pad1_ NC_13 100n\nR332 Net-_C236-Pad1_ Net-_C240-Pad2_ 27k4\nR328 Net-_R328-Pad1_ Net-_C236-Pad1_ 56k2\nR330 Net-_C240-Pad1_ Net-_C236-Pad1_ 56k2\nC236 Net-_C236-Pad1_ NC_14 470n\nC240 Net-_C240-Pad1_ Net-_C240-Pad2_ 270n\nC238 Net-_C236-Pad1_ NC_15 470n\nC243 Net-_C242-Pad1_ NC_16 100n\nC242 Net-_C242-Pad1_ NC_17 10u\nC244 Net-_C244-Pad1_ NC_18 100n\nC245 Net-_C244-Pad1_ NC_19 10u\nC226 NC_20 Net-_C226-Pad2_ 1n5\nC227 NC_21 Net-_C227-Pad2_ 1n5\nC224 NC_22 Net-_C224-Pad2_ 1n5\nC225 NC_23 Net-_C225-Pad2_ 1n5\nR322 Net-_R322-Pad1_ Net-_C224-Pad2_ 5k\nR323 Net-_R323-Pad1_ Net-_C225-Pad2_ 5k\nR324 Net-_R324-Pad1_ Net-_C226-Pad2_ 5k\nR325 Net-_R325-Pad1_ Net-_C227-Pad2_ 5k\nU41 Net-_C240-Pad1_ Net-_C240-Pad2_ NC_24 Net-_C244-Pad1_ NC_25 Net-_C241-Pad2_ Net-_C241-Pad1_ Net-_C242-Pad1_ ADA4807-2ARM\nR333 Net-_C237-Pad1_ Net-_C241-Pad2_ 27k4\nR329 Net-_R329-Pad1_ Net-_C237-Pad1_ 56k2\nR331 Net-_C241-Pad1_ Net-_C237-Pad1_ 56k2\nC237 Net-_C237-Pad1_ NC_26 470n\nC241 Net-_C241-Pad1_ Net-_C241-Pad2_ 270n\nC239 Net-_C237-Pad1_ NC_27 470n\nJ72 NC_28 NC_29 Net-_J72-Pad3_ Net-_J72-Pad3_ NC_30 NC_31 InConnector\nJ74 NC_32 NC_33 Net-_C241-Pad1_ Net-_C240-Pad1_ NC_34 NC_35 OutConnector\nJ73 Net-_J73-Pad1_ NC_36 Net-_J73-Pad3_ NC_37 Conn_01x04\n.end\n"
    },
    {
        "filename": "1391.cir",
        "prompt": "Design a circuit with two audio input channels: one from an electret microphone and one from a line-in jack. Each channel includes a bias resistor network for the microphone and a coupling capacitor for the line-in. Both signals are then AC-coupled to the inputs of a WM8778 audio codec (represented as a unit 'U1'). The codec outputs are filtered with RC networks (100 Ohm resistor and 10uF capacitor) to produce left and right audio outputs, connected to a stereo output jack. A MAX4466 microphone amplifier is used to boost the electret microphone signal before it reaches the codec. The circuit is powered by 5V and includes appropriate decoupling capacitors. Include pull-up resistors (1M) for the microphone amplifier's input.",
        "content": ".title KiCad schematic\nU1 Net-_C40-Pad1_ Net-_C43-Pad1_ Net-_C42-Pad1_ Net-_C41-Pad1_ WM8778-units\nR20 /voutl Net-_C43-Pad2_ 100\nC43 Net-_C43-Pad1_ Net-_C43-Pad2_ 10uF\nR18 AGND Net-_C43-Pad2_ 47k\nR19 /voutr Net-_C42-Pad2_ 100\nC42 Net-_C42-Pad1_ Net-_C42-Pad2_ 10uF\nR17 AGND Net-_C42-Pad2_ 47k\nU7 Net-_R11-Pad1_ AGND Net-_C37-Pad2_ Net-_C37-Pad1_ 5V MAX4466\nC36 Net-_C36-Pad1_ Net-_C36-Pad2_ 1uF\nR13 Net-_C36-Pad1_ Net-_C37-Pad2_ 10k\nR14 Net-_C37-Pad2_ Net-_C37-Pad1_ 100k\nC37 Net-_C37-Pad1_ Net-_C37-Pad2_ 100pF\nR11 Net-_R11-Pad1_ 5V 1M\nR12 AGND Net-_R11-Pad1_ 1M\nR10 Net-_J5-Pad2_ Net-_C34-Pad2_ 2k\nR9 Net-_C34-Pad2_ 5V 2k\nC34 AGND Net-_C34-Pad2_ 100nF\nJ5 AGND Net-_J5-Pad2_ Net-_C36-Pad2_ electret mic\nR15 Net-_C37-Pad1_ Net-_C38-Pad1_ 680\nC38 Net-_C38-Pad1_ AGND 4.7nF\nC40 Net-_C40-Pad1_ Net-_C38-Pad1_ 10uF\nR16 Net-_J6-PadT_ Net-_C39-Pad1_ 680\nC39 Net-_C39-Pad1_ AGND 4.7nF\nC41 Net-_C41-Pad1_ Net-_C39-Pad1_ 10uF\nJ6 NC_01 NC_02 AGND Net-_J6-PadT_ Net-_J6-PadTN_ line in\nR8 AGND Net-_J6-PadTN_ 1k\nJ8 /voutr /voutl AGND stereo_out\n.end\n"
    },
    {
        "filename": "807.cir",
        "prompt": "Design a circuit with a 3.3V power supply, a battery input, a SPDT switch to select between the power supply and battery, a current-limiting resistor (1.4k\u03a9) connected to an LED, and two connectors: a 2x5 connector with pins for 3.3V, SWDIO, SWCLK, and GND, and a 1x4 connector with pins for 3.3V, SWDIO, SWCLK, and GND. The LED anode connects to the resistor and the 3.3V net, and the LED cathode connects to ground. The SPDT switch connects 3.3V to a net connected to the battery, and also connects the same net to a no-connection pin.",
        "content": ".title KiCad schematic\nJ1 +3V3 /SWDIO GND /SWCLK GND NC_01 NC_02 NC_03 NC_04 NC_05 Conn_02x05_Odd_Even\nJ2 +3V3 /SWDIO /SWCLK GND Conn_01x04\nBT1 +BATT GND Battery\nSW1 +3V3 +BATT NC_06 SW_SPDT\nR1 Net-_D1-Pad1_ GND 1.4k\nD1 Net-_D1-Pad1_ +3V3 LED\n.end\n"
    },
    {
        "filename": "1785.cir",
        "prompt": "Design a circuit featuring an ATmega328P microcontroller (U1) with a 28-pin DIP package, connected to three connectors: a 1x8 header (J1) representing an OTP board, a 1x3 header (J2) for a programmer, and a 1x6 female connector (J3) for additional connections. The programmer connector (J2) connects pins 6, 7, and 8 of the OTP header (J1) to the programmer. Resistors (R1, R2, R3, R4) are used for pull-up or current limiting, connecting various pins of J1 and J3 to the microcontroller's VCC (pin 8 of J1). A push button switch (SW1) is connected between the programmer connector (J2) and a resistor (R1) connected to the OTP header (J1). The circuit should include necessary connections for basic microcontroller programming and operation.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_J2-Pad1_ NC_01 NC_02 NC_03 Net-_R1-Pad2_ Net-_J3-Pad2_ Net-_J1-Pad8_ Net-_J1-Pad7_ NC_04 NC_05 NC_06 NC_07 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad6_ Net-_J2-Pad3_ Net-_J1-Pad5_ Net-_J1-Pad8_ Net-_J1-Pad8_ Net-_J1-Pad7_ NC_08 NC_09 NC_10 NC_11 Net-_J3-Pad3_ Net-_J3-Pad4_ ATMEGA328P-PU\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ OTP board\nJ2 Net-_J2-Pad1_ Net-_J1-Pad6_ Net-_J2-Pad3_ Net-_J1-Pad5_ Net-_J1-Pad8_ Net-_J1-Pad7_ Programmer\nR2 Net-_J2-Pad1_ Net-_J1-Pad8_ R\nJ3 Net-_J1-Pad7_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ NC_12 NC_13 Conn_01x06_Female\nR3 Net-_J3-Pad4_ Net-_J1-Pad8_ R\nR4 Net-_J3-Pad3_ Net-_J1-Pad8_ R\nSW1 Net-_J2-Pad1_ Net-_R1-Pad2_ Switch_SW_Push\nR1 Net-_J1-Pad7_ Net-_R1-Pad2_ R\n.end\n"
    },
    {
        "filename": "1666.cir",
        "prompt": "Design a circuit with six independent audio input channels (Mono1-Mono6, though only Mono1-Mono3 are fully defined in the netlist), each with adjustable gain via a 100k potentiometer (RV1-RV6). Each channel has a 10k input resistor (R1-R6) followed by a 10pF capacitor (C1, C2) for AC coupling. The outputs of the first three channels (LeftOut, Right, and an undefined third) are then fed into a TL074 op-amp configuration (U1) with additional 10pF capacitors (C11, C12) and 10k resistors (R9, R10, R11, R12) around the op-amp. The circuit is powered by +/-12V rails with appropriate decoupling capacitors (C3, C4, C5, C6, C7, C8, C9, C10). A dual potentiometer (RV7) is connected to the +12V and -12V rails and appears to be used for level control or balancing. There are also connectors (J1-J9) for input and output signals, and diodes (D1, D2) connected to a power connector (J7) for potential power protection. The circuit includes ground connections (Earth).\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_C1-Pad2_ Left Earth +12V Earth Net-_C11-Pad1_ LeftOut Net-_C2-Pad2_ Right Earth -12V Earth Net-_C12-Pad1_ Net-_C12-Pad2_ TL074\nJ1 Earth NC_01 Mono1 IN1L\nRV1 Earth Net-_R1-Pad2_ Mono1 100K\nR1 Left Net-_R1-Pad2_ 10K\nC1 Left Net-_C1-Pad2_ 10pF\nR7 Net-_C1-Pad2_ Left 10K\nJ8 Earth NC_02 Net-_J8-Pad3_ PJ301M-12\nJ2 Earth Mono1 Net-_J2-Pad3_ IN1R\nRV2 Earth Net-_R2-Pad2_ Net-_J2-Pad3_ 100K\nR2 Right Net-_R2-Pad2_ 10K\nJ3 Earth NC_03 Mono2 IN2L\nRV3 Earth Net-_R3-Pad2_ Mono2 100K\nR3 Left Net-_R3-Pad2_ 10K\nJ4 Earth Mono2 Net-_J4-Pad3_ IN2R\nRV4 Earth Net-_R4-Pad2_ Net-_J4-Pad3_ 100K\nR4 Right Net-_R4-Pad2_ 10K\nJ5 Earth NC_04 Mono3 IN3L\nRV5 Earth Net-_R5-Pad2_ Mono3 100K\nR5 Left Net-_R5-Pad2_ 10K\nJ6 Earth Mono3 Net-_J6-Pad3_ IN3R\nRV6 Earth Net-_R6-Pad2_ Net-_J6-Pad3_ 100K\nR6 Right Net-_R6-Pad2_ 10K\nR9 Net-_C11-Pad1_ Net-_C1-Pad2_ 10K\nC11 Net-_C11-Pad1_ LeftOut 10pF\nR11 LeftOut Net-_C11-Pad1_ 10K\nC2 Right Net-_C2-Pad2_ 10pF\nR8 Net-_C2-Pad2_ Right 10K\nJ9 Earth NC_05 Net-_J9-Pad3_ PJ301M-12\nR10 Net-_C12-Pad1_ Net-_C2-Pad2_ 10K\nC12 Net-_C12-Pad1_ Net-_C12-Pad2_ 10pF\nR12 Net-_C12-Pad2_ Net-_C12-Pad1_ 10K\nRV7 LeftOut Net-_J8-Pad3_ Earth Net-_C12-Pad2_ Net-_J9-Pad3_ Earth R_POT_Dual_Separate\nC9 +12V Earth 10uF\nD1 +12V Net-_D1-Pad2_ D\nD2 Net-_D2-Pad1_ -12V D\nJ7 Net-_D1-Pad2_ Net-_D1-Pad2_ Earth Earth Earth Earth Earth Earth Net-_D2-Pad1_ Net-_D2-Pad1_ EURO_PWR_2x5\nC10 Earth -12V 10uF\nC7 +12V Earth 100nF\nC5 +12V Earth 100nF\nC3 +12V Earth 100nF\nC8 Earth -12V 100nF\nC6 Earth -12V 100nF\nC4 Earth -12V 100nF\n.end\n"
    },
    {
        "filename": "864.cir",
        "prompt": "Create a circuit with a battery connected to a dual-pole double-throw (DPDT) switch. One pole of the switch connects to two LEDs in series with 1k resistors each. The other pole of the switch is connected to ground. The battery positive terminal is connected to one side of the switch, and the battery negative terminal is connected to ground.",
        "content": ".title KiCad schematic\nBT1 NC_01 GND Battery_Cell\nSW1 GND NC_02 NC_03 GND NC_04 NC_05 SW_Push_DPDT\nR1 NC_06 NC_07 1k\nR2 NC_08 NC_09 1k\nD1 NC_10 NC_11 LED\nD2 NC_12 NC_13 LED\n.end\n"
    },
    {
        "filename": "409.cir",
        "prompt": "Design a microcontroller-based system with power supplies, LCD interface, SD card interface, temperature sensing, and control outputs. The system features dual \u00b15V and +3.3V power rails generated from a 230V AC input via a toroidal transformer and linear regulators (+5V LM7805, -5V MC79M05). It includes an LCD display connected via a parallel interface, an SD card interface, a temperature sensor (LM75) communicating over I2C, and control outputs for a heater and potentially other devices. The system incorporates overcurrent protection (6A and 0.5A fuses), LED indicators, and a buzzer for audible alerts. A power switch controls the main power input, and a separate control input manages the heater. The system also includes filtering and decoupling capacitors throughout the circuit. Include connections for an Arduino Mega 2560 shield. The system should also include a bridge rectifier for AC to DC conversion.",
        "content": ".title KiCad schematic\nC3 Net-_C3-Pad1_ 0V 1nF\nR4 Net-_C3-Pad1_ Net-_F1-Pad2_ 10K\nU5 Net-_R10-Pad2_ 0V Net-_Q1-Pad3_ Net-_Q1-Pad1_ VOM1271T\nD2 Net-_C3-Pad1_ 0V Net-_C3-Pad1_ BAV199\nH2 0V Green-C245\nH1 Net-_H1-Pad1_ Blue-C245\nH3 Net-_F1-Pad2_ RED-C245\nC1 Net-_C1-Pad1_ 0V 220uF 25V\nC5 +5V 0V 100uF\nC7 +5V 0V 100nF\nR2 Net-_R2-Pad1_ Net-_F1-Pad2_ 2K2\nR1 Net-_R1-Pad1_ Net-_J1-Pad1_ 2K2\nR9 Net-_R9-Pad1_ Paso_Cero 330R\nQ2 Net-_Q1-Pad1_ Net-_H1-Pad1_ Net-_Q1-Pad3_ BUZ11\nQ1 Net-_Q1-Pad1_ Net-_J1-Pad1_ Net-_Q1-Pad3_ BUZ11\nR10 Control Net-_R10-Pad2_ 330\nC6 0V Control 1nF\nRa1 Net-_R12-Pad2_ Net-_Ra1-Pad2_ 100K\nRa2 0V Net-_Ra1-Pad2_ 330R\nC8 0V +5V 100nF\nR12 Temperatura_JBC Net-_R12-Pad2_ 10K\nF1 Net-_F1-Pad1_ Net-_F1-Pad2_ 6A\nU4 Net-_R1-Pad1_ Net-_R2-Pad1_ 0V Net-_R9-Pad1_ NC_01 H11AA1-X009T\nR7 Net-_R7-Pad1_ Net-_D5-Pad2_ 470R\nR13 Net-_R13-Pad1_ Net-_Q3-Pad1_ 470R\nBZ1 +5V Net-_BZ1-Pad2_ Buzzer\nJ17 Net-_J17-Pad1_ LCD-RD\nJ18 Net-_J18-Pad1_ LCD-WR_Y+\nJ19 Net-_J19-Pad1_ LCD-RS_X-\nJ20 Net-_J20-Pad1_ LCD-CS\nJ30 /SCL1 SCL-LM75\nJ29 /SDA1 SDA-LM75\nJ26 +5V +5V-LCD\nJ36 Net-_J36-Pad1_ SD-MISO-LCD\nJ32 Net-_J32-Pad1_ SD-MOSI-LCD\nJ35 Net-_J35-Pad1_ SD-SCK-LCD\nJ34 Net-_J34-Pad1_ LCD-RST\nJ4 Net-_J4-Pad1_ LCD-D3\nJ5 Net-_J5-Pad1_ LCD-DB4\nJ6 Net-_J6-Pad1_ SD_CS\nJ7 Net-_J7-Pad1_ LCD-D6_X+\nJ9 Net-_J9-Pad1_ LCD-D0\nJ8 Net-_J8-Pad1_ LCD-D7_Y-\nJ10 Net-_J10-Pad1_ LCD-D\nJ11 Net-_J11-Pad1_ DB2\nJ12 Net-_J12-Pad1_ DB3\nJ14 Net-_J14-Pad1_ DB5\nJ25 0V GND-LCD\nF2 Net-_D1-Pad4_ Net-_F2-Pad2_ 0.5A\nR16 Net-_R16-Pad1_ Net-_D5-Pad1_ 470R\nJ24 0V GND-LCD\nJ33 0V GND-LCD\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ 0V LED_Dual\nR18 Net-_D6-Pad2_ Net-_C10-Pad1_ 1k8\nR17 +3V3 Net-_D6-Pad2_ 6M5\nJ2 Net-_C10-Pad1_ Sleep\nD6 0V Net-_D6-Pad2_ +3V3 BAV199\nC10 Net-_C10-Pad1_ 0V 100nF\nJ15 0V GND-LCD\nXA1 +3V3 +5V +5V +5V +5V Net-_J17-Pad1_ Net-_J18-Pad1_ Net-_J19-Pad1_ Net-_J20-Pad1_ NC_02 Temperatura_JBC Net-_D6-Pad2_ NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 Net-_R13-Pad1_ Net-_J4-Pad1_ Net-_J5-Pad1_ Net-_J6-Pad1_ Net-_J7-Pad1_ Net-_J8-Pad1_ Net-_J9-Pad1_ Net-_J10-Pad1_ Net-_J11-Pad1_ Net-_J12-Pad1_ NC_15 Net-_J14-Pad1_ Net-_R7-Pad1_ Net-_R16-Pad1_ Control NC_16 Paso_Cero NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 0V 0V 0V 0V 0V 0V NC_52 Net-_J36-Pad1_ Net-_J32-Pad1_ NC_53 Net-_J34-Pad1_ Net-_J35-Pad1_ /SCL1 /SDA1 NC_54 Arduino_Mega2560_Shield\nQ3 Net-_Q3-Pad1_ 0V Net-_BZ1-Pad2_ BSS138\nD7 +5V Net-_BZ1-Pad2_ 1N4148\nR14 0V Net-_R13-Pad1_ 10K\nC11 Net-_C1-Pad1_ 0V 100nF\nC4 0V Net-_C12-Pad2_ 220uF 25V\nC12 0V Net-_C12-Pad2_ 100nF\nC13 0V -5V 100uF\nC15 0V -5V 100nF\nU2 Net-_C1-Pad1_ 0V +5V LM7805_TO252\nU3 0V Net-_C12-Pad2_ -5V MC79M05_TO252\nU1 NC_55 Net-_Ra1-Pad2_ Net-_C3-Pad1_ -5V NC_56 Net-_R12-Pad2_ +5V NC_57 OPA177\nC9 0V -5V 100nF\nC14 Temperatura_JBC 0V 10nF\nD1 Net-_C1-Pad1_ Net-_D1-Pad2_ Net-_C12-Pad2_ Net-_D1-Pad4_ Bridge\nR3 Net-_J1-Pad3_ 0V 0R\nR6 Net-_D3-Pad2_ 0V 1K\nD3 -5V Net-_D3-Pad2_ LED\nJ1 Net-_J1-Pad1_ Net-_F1-Pad1_ Net-_J1-Pad3_ Net-_D1-Pad2_ Net-_F2-Pad2_ Power AC\nT2 Net-_F3-Pad1_ N-230V 12V 0V 12V 230-2x12V\nT1 Net-_F3-Pad1_ N-230V Power-1 ADC_Temp Power-1 ADC_Temp Toroidal 220-2x15V 160VA\nF3 Net-_F3-Pad1_ NC_58 Fuse 1A\nRe2 Earth Net-_Ce2-Pad1_ 1M\nJP2 Net-_Ce2-Pad1_ 0V PE-GND\nCe2 Net-_Ce2-Pad1_ Earth 100nF\nR-JBC1 NC_59 NC_60 Heater 3R\nSW1 Power-1 NC_61 Control SSR\n.end\n"
    },
    {
        "filename": "535.cir",
        "prompt": "Design a microcontroller-based temperature sensing and data transmission circuit. The system includes a DS18B20 temperature sensor connected to a microcontroller (WeMos Mini, based on ESP8266) via a digital pin. A GY-521 module (likely an MPU6050 accelerometer/gyroscope) is also connected to the microcontroller via I2C. A LoRa module (LoRa_Ra-02) is used for wireless data transmission, communicating with the microcontroller via SPI. A TP4056-based charging module provides power management. The circuit incorporates pull-up resistors for I2C communication and a Schottky diode for reset functionality. Two SPDT switches (SW1 and SW2) are included, potentially for mode selection or power control. A 100nF capacitor provides power supply decoupling. The circuit operates on both +5V and +3.3V power rails.\n\n\n\n",
        "content": ".title KiCad schematic\nU3 +5V GND /SCL /SDA NC_01 /Temp NC_02 NC_03 Net-_D1-Pad2_ Net-_R1-Pad1_ /RES /SCK /MISO /MOSI /NSS +3V3 WeMos_mini\nU1 +5V GND /SCL /SDA NC_04 NC_05 NC_06 NC_07 GY-521\nR2 +3V3 /Temp 4.7k\nR1 Net-_R1-Pad1_ +5V 220K\nU5 GND /Temp +5V DS18B20\nU4 NC_08 GND Net-_SW1-Pad1_ NC_09 NC_10 NC_11 TP4056-shield-6PIN\nD1 /RES Net-_D1-Pad2_ Schottky\nU2 GND GND +3V3 /RES NC_12 NC_13 NC_14 NC_15 GND NC_16 NC_17 /SCK /MISO /MOSI /NSS GND LoRa_Ra-02\nSW2 Net-_SW1-Pad1_ +5V NC_18 SW_SPDT\nSW1 Net-_SW1-Pad1_ +5V NC_19 SW_SPDT\nC1 +5V GND 100n\n.end\n"
    },
    {
        "filename": "1316.cir",
        "prompt": "Create a circuit with a 12V DC voltage source connected to the base of an NPN transistor through a 4.7k resistor. The collector of the transistor is connected to a 22uF capacitor and a 10k resistor to ground. A 4.7k resistor connects the collector to a node with two 0.01uF capacitors in series, each with a 4.7k resistor to ground. A 2.2k resistor connects the top of the series capacitors to the base resistor. A 680 ohm resistor connects the base to ground.",
        "content": ".title KiCad schematic\nR3 Net-_R1-Pad1_ Net-_C2-Pad2_ 2.2k\nR1 Net-_R1-Pad1_ Net-_Q1-Pad2_ 4.7k\nR4 Net-_C1-Pad1_ 0 680\nC3 Net-_C3-Pad1_ Net-_C2-Pad2_ 0.01u\nR6 Net-_C3-Pad1_ 0 4.7k\nR7 Net-_C4-Pad1_ 0 4.7k\nC4 Net-_C4-Pad1_ Net-_C3-Pad1_ 0.01u\nC1 Net-_C1-Pad1_ 0 22u\nV1 Net-_R1-Pad1_ 0 dc 12\nR5 Net-_C4-Pad1_ Net-_Q1-Pad2_ 4.7k\nR2 Net-_Q1-Pad2_ 0 10k\nC2 NC_01 Net-_C2-Pad2_ .01u\nQ1 Net-_C2-Pad2_ Net-_Q1-Pad2_ Net-_C1-Pad1_ NC_02 QNPN\n.end\n"
    },
    {
        "filename": "388.cir",
        "prompt": "Design a circuit that functions as a simple laser diode driver with AC analysis capabilities. The circuit should include a DC bias voltage (10V) for the laser diode, a current limiting resistor (47k\u03a9), and a bypass capacitor (22uF) to ground. A 10uF capacitor and 220\u03a9 resistor form an input stage driven by a 500mV AC source. A 22mH inductor and 1k\u03a9 resistor provide output filtering. A transistor (FZT1049A) is used to switch the laser diode current, controlled by the input signal and the DC bias. A 1k\u03a9 resistor provides a load to the output. Perform an AC analysis from 1Hz to 1MHz with 10 points per decade.",
        "content": ".title KiCad schematic\n.include \"C:\\Users\\Mind\\Downloads\\Kicad\\kicad-source-mirror-master\\kicad-source-mirror-master\\demos\\simulation\\laser_driver\\fzt1049a.lib\"\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 10u\nR1 Net-_C1-Pad2_ Net-_R1-Pad2_ 220\nV2 Net-_R1-Pad2_ GND ac 500m 0\nV1 Net-_C2-Pad2_ GND dc 10\nR2 Net-_R2-Pad1_ Net-_C2-Pad2_ 47k\nR3 GND Net-_R2-Pad1_ 10k\nR4 GND Net-_C3-Pad2_ 1k\nC3 GND Net-_C3-Pad2_ 22u\nC2 out Net-_C2-Pad2_ 0.01u\nL1 Net-_C2-Pad2_ out 22m\nR5 GND out 1k\nQ1 out Net-_C1-Pad1_ Net-_C3-Pad2_ FZT1049A\n.ac dec 10 1 1meg\n.end\n"
    },
    {
        "filename": "1204.cir",
        "prompt": "Design a circuit with two independent, but similar, voltage regulator sections. Each section features a Zener diode (BZX84Cxx) for voltage reference, an N-channel MOSFET (IRLML9301/IRLML0030) as a pass transistor, and a bipolar junction transistor (BC847) as a current source/driver for the MOSFET. Each section includes input and output filtering using multiple capacitors (33uF, 330nF, 3.3nF) and inductors (100uH) for noise reduction and stability. One section drives an LED (D5) through a connector (J1), and the other drives another LED (D6) through a connector (J2). Additional Zener diodes (1.5KExxCA) and resistors (100k, 150k, 4.7k, 100) are used for biasing and current limiting. Include test points for key signals. A coupled inductor (L_Core_Ferrite_Coupled_1243) is used in each section. The circuit operates from a negative supply (/V-1) and positive supply (/VDC+, /VDCGND, /V+2, /VDC-).",
        "content": ".title KiCad schematic\nR3 Net-_D1-Pad1_ Net-_D1-Pad2_ 150k\nTP1 Net-_D1-Pad1_ TestPoint\nTP7 /VDCGND TestPoint\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ BZX84Cxx\nD3 Net-_D1-Pad1_ /V-1 1.5KExxCA\nD5 Net-_D5-Pad1_ /VDC+ LED\nR5 /VDC+ Net-_Q3-Pad3_ 4k7\nR7 Net-_Q3-Pad1_ /VDCGND 100\nQ5 Net-_Q3-Pad3_ Net-_Q3-Pad1_ Net-_J1-Pad2_ BC847\nQ3 Net-_Q3-Pad1_ /VDCGND Net-_Q3-Pad3_ BC847\nJ1 Net-_D5-Pad1_ Net-_J1-Pad2_ Conn_01x02_Male\nL3 /VDC+ Net-_C1-Pad1_ 100u\nTP2 Net-_D2-Pad2_ TestPoint\nTP8 /VDC+ TestPoint\nL6 /VDC- Net-_C2-Pad2_ 100u\nD4 /V+2 Net-_D2-Pad2_ 1.5KExxCA\nR2 /V+2 Net-_D2-Pad1_ 100k\nR4 Net-_D2-Pad1_ Net-_D2-Pad2_ 150k\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ BZX84Cxx\nQ2 Net-_D2-Pad1_ Net-_D2-Pad2_ NC_01 IRLML0030\nQ1 Net-_D1-Pad2_ Net-_D1-Pad1_ NC_02 IRLML9301\nR1 Net-_D1-Pad2_ /V-1 100k\nD6 Net-_D6-Pad1_ /VDCGND LED\nR6 /VDCGND Net-_Q4-Pad3_ 4k7\nR8 Net-_Q4-Pad1_ /VDC- 100\nQ6 Net-_Q4-Pad3_ Net-_Q4-Pad1_ Net-_J2-Pad2_ BC847\nQ4 Net-_Q4-Pad1_ /VDC- Net-_Q4-Pad3_ BC847\nJ2 Net-_D6-Pad1_ Net-_J2-Pad2_ Conn_01x02_Male\nTP9 /VDC- TestPoint\nC3 Net-_C1-Pad1_ Net-_C1-Pad2_ 330n\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 33u\nC5 Net-_C1-Pad1_ Net-_C1-Pad2_ 3n3\nC9 /VDC+ /VDCGND 330n\nC7 /VDC+ /VDCGND 33u\nC11 /VDC+ /VDCGND 3n3\nC4 Net-_C2-Pad1_ Net-_C2-Pad2_ 330n\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 33u\nC6 Net-_C2-Pad1_ Net-_C2-Pad2_ 3n3\nC10 /VDCGND /VDC- 330n\nC8 /VDCGND /VDC- 33u\nC12 /VDCGND /VDC- 3n3\nL4 /VDCGND Net-_C1-Pad2_ 100u\nL5 /VDCGND Net-_C2-Pad1_ 100u\nTP3 Net-_C1-Pad1_ TestPoint\nTP6 Net-_C2-Pad2_ TestPoint\nTP4 Net-_C1-Pad2_ TestPoint\nTP5 Net-_C2-Pad1_ TestPoint\nL2 Net-_D2-Pad2_ Net-_C2-Pad2_ Net-_C2-Pad1_ /V+2 L_Core_Ferrite_Coupled_1243\nL1 /V-1 Net-_C1-Pad2_ Net-_C1-Pad1_ Net-_D1-Pad1_ L_Core_Ferrite_Coupled_1243\n.end\n"
    },
    {
        "filename": "1414.cir",
        "prompt": "Design a circuit featuring an ATmega2560 microcontroller with an FTDI interface for programming and a 5V voltage regulator. The circuit includes input protection with diodes, decoupling capacitors for both +5V and +12V rails, a crystal oscillator for timing, and an amber LED indicator. A reset switch is included, and an ISP header is provided for alternative programming. The input voltage is protected by diodes and fused. The 5V rail is regulated from a +12V source.",
        "content": ".title KiCad schematic\nX1 Net-_C3-Pad1_ GND Net-_C4-Pad1_ GND 16MHz 18pF\nC2 +12V GND 10uF 25V\nC5 Net-_C5-Pad1_ GND 10uF 25V\nC3 Net-_C3-Pad1_ GND 22pF\nC4 Net-_C4-Pad1_ GND 22pF\nD1 /VIN GND 14V\nF1 +12V Net-_D2-Pad1_ 1.1A 25V\nJ1 /VIN GND INPUT\nD2 Net-_D2-Pad1_ /VIN 20V 1A\nC7 +5V GND 100nF\nC8 +5V GND 100nF\nC9 +5V GND 100nF\nJ3 /MISO2 +5V /SCK2 /MOSI2 /~RESET2 GND ISP-2560\nU1 GND Net-_C5-Pad1_ +12V NCP1117-5V\nC1 /~RESET2 /FTDI_RESET 100nF\nJ2 /FTDI_RESET /FTDI_TXOUT /FTDI_RXIN +5V NC_01 GND FTDI\nD3 +5V Net-_C5-Pad1_ 20V 1A\nLED1 GND NC_02 AMBER\nC6 +5V GND 100nF\nC10 +5V GND 100nF\nU2 /FTDI_RXIN /FTDI_TXOUT +5V GND /SCK2 /MOSI2 /MISO2 NC_03 /~RESET2 +5V GND Net-_C3-Pad1_ Net-_C4-Pad1_ +5V GND +5V GND +5V GND +5V ATMEGA2560\nS1 GND /~RESET2 RESET\n.end\n"
    },
    {
        "filename": "327.cir",
        "prompt": "Create a circuit with two identical microcontroller units (ProMicro) controlling two arrays of individually addressable RGB LEDs (YS-SK6812MINI-E). Each microcontroller has 5 columns and 6 rows of push buttons (SW_PUSH) connected as inputs, forming a 5x6 keypad. One microcontroller controls the first LED array (LED7-LED27), and the other controls the second (LED34-LED54). Each LED is connected with a common data line (Net-_LED10-Pad1_) and a common clock/enable line (Net-_LED10-Pad3_). Each microcontroller has a reset input (reset and reset_r) connected to a push button (RSW1 and RSW2). The microcontrollers receive data via a 4-pin connector (MJ-4PP-9) labeled J1 and J3, with the data line labeled 'data' and 'data_r' respectively. The keypads are also connected to the microcontrollers via their respective data lines.",
        "content": ".title KiCad schematic\nU1 NC_01 data Net-_U1-Pad3_ Net-_U1-Pad3_ NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 col5 col4 col3 col2 col1 col0 NC_12 reset NC_13 NC_14 ProMicro\nSW2 col1 NC_15 SW_PUSH\nSW3 col2 NC_16 SW_PUSH\nSW4 col3 NC_17 SW_PUSH\nSW5 col4 NC_18 SW_PUSH\nSW6 col5 NC_19 SW_PUSH\nSW1 col0 NC_20 SW_PUSH\nSW8 col1 NC_21 SW_PUSH\nSW9 col2 NC_22 SW_PUSH\nSW10 col3 NC_23 SW_PUSH\nSW11 col4 NC_24 SW_PUSH\nSW12 col5 NC_25 SW_PUSH\nSW7 col0 NC_26 SW_PUSH\nSW14 col1 NC_27 SW_PUSH\nSW15 col2 NC_28 SW_PUSH\nSW16 col3 NC_29 SW_PUSH\nSW17 col4 NC_30 SW_PUSH\nSW18 col5 NC_31 SW_PUSH\nSW13 col0 NC_32 SW_PUSH\nSW20 col4 NC_33 SW_PUSH\nSW21 col5 NC_34 SW_PUSH\nSW19 col3 NC_35 SW_PUSH\nRSW1 reset NC_36 SW_PUSH\nJ1 NC_37 data NC_38 NC_39 MJ-4PP-9\nU2 NC_40 data_r Net-_U2-Pad3_ Net-_U2-Pad3_ NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 col5_r col4_r col3_r col2_r col1_r col0_r NC_51 reset_r NC_52 NC_53 ProMicro\nSW23 col1_r NC_54 SW_PUSH\nSW24 col2_r NC_55 SW_PUSH\nSW25 col3_r NC_56 SW_PUSH\nSW26 col4_r NC_57 SW_PUSH\nSW27 col5_r NC_58 SW_PUSH\nSW22 col0_r NC_59 SW_PUSH\nSW29 col1_r NC_60 SW_PUSH\nSW30 col2_r NC_61 SW_PUSH\nSW31 col3_r NC_62 SW_PUSH\nSW32 col4_r NC_63 SW_PUSH\nSW33 col5_r NC_64 SW_PUSH\nSW28 col0_r NC_65 SW_PUSH\nSW35 col1_r NC_66 SW_PUSH\nSW36 col2_r NC_67 SW_PUSH\nSW37 col3_r NC_68 SW_PUSH\nSW38 col4_r NC_69 SW_PUSH\nSW39 col5_r NC_70 SW_PUSH\nSW34 col0_r NC_71 SW_PUSH\nSW41 col4_r NC_72 SW_PUSH\nSW42 col5_r NC_73 SW_PUSH\nSW40 col3_r NC_74 SW_PUSH\nRSW2 reset_r NC_75 SW_PUSH\nJ3 NC_76 data_r NC_77 NC_78 MJ-4PP-9\nLED7 Net-_LED10-Pad1_ Net-_LED13-Pad4_ Net-_LED10-Pad3_ Net-_LED7-Pad4_ YS-SK6812MINI-E\nLED8 Net-_LED10-Pad1_ Net-_LED7-Pad4_ Net-_LED10-Pad3_ Net-_LED14-Pad2_ YS-SK6812MINI-E\nLED9 Net-_LED10-Pad1_ Net-_LED15-Pad4_ Net-_LED10-Pad3_ Net-_LED10-Pad2_ YS-SK6812MINI-E\nLED10 Net-_LED10-Pad1_ Net-_LED10-Pad2_ Net-_LED10-Pad3_ Net-_LED10-Pad4_ YS-SK6812MINI-E\nLED11 Net-_LED10-Pad1_ Net-_LED11-Pad2_ Net-_LED10-Pad3_ Net-_LED11-Pad4_ YS-SK6812MINI-E\nLED12 Net-_LED10-Pad1_ Net-_LED11-Pad4_ Net-_LED10-Pad3_ Net-_LED12-Pad4_ YS-SK6812MINI-E\nLED13 Net-_LED10-Pad1_ Net-_LED13-Pad2_ Net-_LED10-Pad3_ Net-_LED13-Pad4_ YS-SK6812MINI-E\nLED14 Net-_LED10-Pad1_ Net-_LED14-Pad2_ Net-_LED10-Pad3_ Net-_LED14-Pad4_ YS-SK6812MINI-E\nLED15 Net-_LED10-Pad1_ Net-_LED15-Pad2_ Net-_LED10-Pad3_ Net-_LED15-Pad4_ YS-SK6812MINI-E\nLED16 Net-_LED10-Pad1_ Net-_LED10-Pad4_ Net-_LED10-Pad3_ Net-_LED16-Pad4_ YS-SK6812MINI-E\nLED17 Net-_LED10-Pad1_ Net-_LED17-Pad2_ Net-_LED10-Pad3_ Net-_LED11-Pad2_ YS-SK6812MINI-E\nLED18 Net-_LED10-Pad1_ Net-_LED12-Pad4_ Net-_LED10-Pad3_ Net-_LED18-Pad4_ YS-SK6812MINI-E\nLED19 Net-_LED10-Pad1_ NC_79 Net-_LED10-Pad3_ Net-_LED13-Pad2_ YS-SK6812MINI-E\nLED20 Net-_LED10-Pad1_ Net-_LED14-Pad4_ Net-_LED10-Pad3_ Net-_LED20-Pad4_ YS-SK6812MINI-E\nLED21 Net-_LED10-Pad1_ Net-_LED20-Pad4_ Net-_LED10-Pad3_ Net-_LED15-Pad2_ YS-SK6812MINI-E\nLED22 Net-_LED10-Pad1_ Net-_LED16-Pad4_ Net-_LED10-Pad3_ Net-_LED22-Pad4_ YS-SK6812MINI-E\nLED23 Net-_LED10-Pad1_ Net-_LED23-Pad2_ Net-_LED10-Pad3_ Net-_LED17-Pad2_ YS-SK6812MINI-E\nLED24 Net-_LED10-Pad1_ Net-_LED18-Pad4_ Net-_LED10-Pad3_ Net-_LED24-Pad4_ YS-SK6812MINI-E\nLED25 Net-_LED10-Pad1_ Net-_LED22-Pad4_ Net-_LED10-Pad3_ Net-_LED25-Pad4_ YS-SK6812MINI-E\nLED26 Net-_LED10-Pad1_ Net-_LED25-Pad4_ Net-_LED10-Pad3_ Net-_LED23-Pad2_ YS-SK6812MINI-E\nLED27 Net-_LED10-Pad1_ Net-_LED24-Pad4_ Net-_LED10-Pad3_ NC_80 YS-SK6812MINI-E\nLED34 Net-_LED34-Pad1_ Net-_LED34-Pad2_ Net-_LED34-Pad3_ Net-_LED34-Pad4_ YS-SK6812MINI-E\nLED35 Net-_LED34-Pad1_ Net-_LED34-Pad4_ Net-_LED34-Pad3_ Net-_LED35-Pad4_ YS-SK6812MINI-E\nLED36 Net-_LED34-Pad1_ Net-_LED36-Pad2_ Net-_LED34-Pad3_ Net-_LED36-Pad4_ YS-SK6812MINI-E\nLED37 Net-_LED34-Pad1_ Net-_LED36-Pad4_ Net-_LED34-Pad3_ Net-_LED37-Pad4_ YS-SK6812MINI-E\nLED38 Net-_LED34-Pad1_ Net-_LED38-Pad2_ Net-_LED34-Pad3_ Net-_LED38-Pad4_ YS-SK6812MINI-E\nLED39 Net-_LED34-Pad1_ Net-_LED38-Pad4_ Net-_LED34-Pad3_ Net-_LED39-Pad4_ YS-SK6812MINI-E\nLED40 Net-_LED34-Pad1_ Net-_LED40-Pad2_ Net-_LED34-Pad3_ Net-_LED34-Pad2_ YS-SK6812MINI-E\nLED41 Net-_LED34-Pad1_ Net-_LED35-Pad4_ Net-_LED34-Pad3_ Net-_LED41-Pad4_ YS-SK6812MINI-E\nLED42 Net-_LED34-Pad1_ Net-_LED42-Pad2_ Net-_LED34-Pad3_ Net-_LED36-Pad2_ YS-SK6812MINI-E\nLED43 Net-_LED34-Pad1_ Net-_LED37-Pad4_ Net-_LED34-Pad3_ Net-_LED43-Pad4_ YS-SK6812MINI-E\nLED44 Net-_LED34-Pad1_ Net-_LED44-Pad2_ Net-_LED34-Pad3_ Net-_LED38-Pad2_ YS-SK6812MINI-E\nLED45 Net-_LED34-Pad1_ Net-_LED39-Pad4_ Net-_LED34-Pad3_ Net-_LED45-Pad4_ YS-SK6812MINI-E\nLED46 Net-_LED34-Pad1_ NC_81 Net-_LED34-Pad3_ Net-_LED40-Pad2_ YS-SK6812MINI-E\nLED47 Net-_LED34-Pad1_ Net-_LED41-Pad4_ Net-_LED34-Pad3_ Net-_LED47-Pad4_ YS-SK6812MINI-E\nLED48 Net-_LED34-Pad1_ Net-_LED47-Pad4_ Net-_LED34-Pad3_ Net-_LED42-Pad2_ YS-SK6812MINI-E\nLED49 Net-_LED34-Pad1_ Net-_LED43-Pad4_ Net-_LED34-Pad3_ Net-_LED49-Pad4_ YS-SK6812MINI-E\nLED50 Net-_LED34-Pad1_ Net-_LED50-Pad2_ Net-_LED34-Pad3_ Net-_LED44-Pad2_ YS-SK6812MINI-E\nLED51 Net-_LED34-Pad1_ Net-_LED45-Pad4_ Net-_LED34-Pad3_ Net-_LED51-Pad4_ YS-SK6812MINI-E\nLED52 Net-_LED34-Pad1_ Net-_LED49-Pad4_ Net-_LED34-Pad3_ Net-_LED52-Pad4_ YS-SK6812MINI-E\nLED53 Net-_LED34-Pad1_ Net-_LED52-Pad4_ Net-_LED34-Pad3_ Net-_LED50-Pad2_ YS-SK6812MINI-E\nLED54 Net-_LED34-Pad1_ Net-_LED51-Pad4_ Net-_LED34-Pad3_ NC_82 YS-SK6812MINI-E\n.end\n"
    },
    {
        "filename": "576.cir",
        "prompt": "Create a schematic for an ATmega32A-based microcontroller development board with an AVR-ISP-6 programming header, a USB interface (using a GCT-USB-4085-GF-A chip), a 16MHz crystal oscillator, and a 4x4 matrix keypad. Include power supply filtering with multiple capacitors (0.1uF and 4.7uF), a reset button with pull-up resistor, a bootloader selection switch, and LEDs for visual indication. The keypad should utilize a multiplexed row/column structure with diodes for each key. Include mounting holes for physical support. A rotary encoder is also present, connected to enable pins and a column line. Include overcurrent protection with a 500mA fuse.",
        "content": ".title KiCad schematic\nU1 COL5 COL6 COL7 NC_01 NC_02 MOSI MISO SCK reset +5V GND Net-_C2-Pad2_ Net-_C1-Pad2_ NC_03 NC_04 D+ D- boot COL8 COL9 EN1 EN2 COL14 COL13 COL12 COL11 COL10 ROW1 ROW2 +5V GND NC_05 ROW3 ROW0 ROW4 COL4 COL3 COL2 COL1 COL0 ATmega32A-PU\nSW2 GND reset SW_Push\nR6 +5V reset 10K\nY1 Net-_C1-Pad2_ Net-_C2-Pad2_ 16Mhz\nC2 GND Net-_C2-Pad2_ 22pF\nC1 GND Net-_C1-Pad2_ 22pF\nU2 GND VCC Net-_R2-Pad2_ Net-_D70-Pad1_ Net-_D69-Pad1_ NC_06 VCC GND GND VCC Net-_R5-Pad2_ Net-_D70-Pad1_ Net-_D69-Pad1_ NC_07 VCC GND GND GCT-USB-4085-GF-A\nR5 GND Net-_R5-Pad2_ 5.1K\nR2 GND Net-_R2-Pad2_ 5.1K\nR1 +5V Net-_D69-Pad1_ 1.5K\nF1 +5V VCC 500mA\nD70 Net-_D70-Pad1_ GND 3.6V\nD69 Net-_D69-Pad1_ GND 3.6V\nR4 D+ Net-_D70-Pad1_ 75\nR3 D- Net-_D69-Pad1_ 75\nJ1 MISO +5V SCK MOSI reset GND AVR-ISP-6\nSW1 GND boot SW_Push\nC3 +5V GND 0.1uF\nC4 +5V GND 0.1uF\nC5 +5V GND 4.7uF\nMX1 COL0 Net-_D1-Pad2_ MX-NoLED\nD1 ROW0 Net-_D1-Pad2_ D_Small\nMX2 COL1 Net-_D2-Pad2_ MX-NoLED\nD2 ROW0 Net-_D2-Pad2_ D_Small\nMX3 COL2 Net-_D3-Pad2_ MX-NoLED\nD3 ROW0 Net-_D3-Pad2_ D_Small\nMX4 COL3 Net-_D4-Pad2_ MX-NoLED\nD4 ROW0 Net-_D4-Pad2_ D_Small\nMX5 COL4 Net-_D5-Pad2_ MX-NoLED\nD5 ROW0 Net-_D5-Pad2_ D_Small\nMX6 COL5 Net-_D6-Pad2_ MX-NoLED\nD6 ROW0 Net-_D6-Pad2_ D_Small\nMX7 COL6 Net-_D7-Pad2_ MX-NoLED\nD7 ROW0 Net-_D7-Pad2_ D_Small\nMX8 COL7 Net-_D8-Pad2_ MX-NoLED\nD8 ROW0 Net-_D8-Pad2_ D_Small\nMX9 COL8 Net-_D9-Pad2_ MX-NoLED\nD9 ROW0 Net-_D9-Pad2_ D_Small\nMX10 COL9 Net-_D10-Pad2_ MX-NoLED\nD10 ROW0 Net-_D10-Pad2_ D_Small\nMX11 COL10 Net-_D11-Pad2_ MX-NoLED\nD11 ROW0 Net-_D11-Pad2_ D_Small\nMX12 COL11 Net-_D12-Pad2_ MX-NoLED\nD12 ROW0 Net-_D12-Pad2_ D_Small\nMX13 COL12 Net-_D13-Pad2_ MX-NoLED\nD13 ROW0 Net-_D13-Pad2_ D_Small\nMX14 COL13 Net-_D14-Pad2_ MX-NoLED\nD14 ROW0 Net-_D14-Pad2_ D_Small\nMX15 COL14 Net-_D15-Pad2_ MX-NoLED\nD15 ROW0 Net-_D15-Pad2_ D_Small\nMX16 COL0 Net-_D16-Pad2_ MX-NoLED\nD16 ROW1 Net-_D16-Pad2_ D_Small\nMX18 COL2 Net-_D18-Pad2_ MX-NoLED\nD18 ROW1 Net-_D18-Pad2_ D_Small\nMX19 COL3 Net-_D19-Pad2_ MX-NoLED\nD19 ROW1 Net-_D19-Pad2_ D_Small\nMX20 COL4 Net-_D20-Pad2_ MX-NoLED\nD20 ROW1 Net-_D20-Pad2_ D_Small\nMX21 COL5 Net-_D21-Pad2_ MX-NoLED\nD21 ROW1 Net-_D21-Pad2_ D_Small\nMX22 COL6 Net-_D22-Pad2_ MX-NoLED\nD22 ROW1 Net-_D22-Pad2_ D_Small\nMX23 COL7 Net-_D23-Pad2_ MX-NoLED\nD23 ROW1 Net-_D23-Pad2_ D_Small\nMX24 COL8 Net-_D24-Pad2_ MX-NoLED\nD24 ROW1 Net-_D24-Pad2_ D_Small\nMX25 COL9 Net-_D25-Pad2_ MX-NoLED\nD25 ROW1 Net-_D25-Pad2_ D_Small\nMX26 COL10 Net-_D26-Pad2_ MX-NoLED\nD26 ROW1 Net-_D26-Pad2_ D_Small\nMX27 COL11 Net-_D27-Pad2_ MX-NoLED\nD27 ROW1 Net-_D27-Pad2_ D_Small\nMX28 COL12 Net-_D28-Pad2_ MX-NoLED\nD28 ROW1 Net-_D28-Pad2_ D_Small\nMX29 COL13 Net-_D29-Pad2_ MX-NoLED\nD29 ROW1 Net-_D29-Pad2_ D_Small\nMX30 COL14 Net-_D30-Pad2_ MX-NoLED\nD30 ROW1 Net-_D30-Pad2_ D_Small\nMX31 COL0 Net-_D31-Pad2_ MX-NoLED\nD31 ROW2 Net-_D31-Pad2_ D_Small\nMX44 COL12 Net-_D43-Pad2_ MX-NoLED\nD43 ROW2 Net-_D43-Pad2_ D_Small\nD32 ROW2 Net-_D32-Pad2_ D_Small\nMX34 COL2 Net-_D33-Pad2_ MX-NoLED\nD33 ROW2 Net-_D33-Pad2_ D_Small\nMX35 COL3 Net-_D34-Pad2_ MX-NoLED\nD34 ROW2 Net-_D34-Pad2_ D_Small\nMX36 COL4 Net-_D35-Pad2_ MX-NoLED\nD35 ROW2 Net-_D35-Pad2_ D_Small\nMX37 COL5 Net-_D36-Pad2_ MX-NoLED\nD36 ROW2 Net-_D36-Pad2_ D_Small\nMX38 COL6 Net-_D37-Pad2_ MX-NoLED\nD37 ROW2 Net-_D37-Pad2_ D_Small\nMX39 COL7 Net-_D38-Pad2_ MX-NoLED\nD38 ROW2 Net-_D38-Pad2_ D_Small\nMX40 COL8 Net-_D39-Pad2_ MX-NoLED\nD39 ROW2 Net-_D39-Pad2_ D_Small\nMX41 COL9 Net-_D40-Pad2_ MX-NoLED\nD40 ROW2 Net-_D40-Pad2_ D_Small\nMX42 COL10 Net-_D41-Pad2_ MX-NoLED\nD41 ROW2 Net-_D41-Pad2_ D_Small\nMX43 COL11 Net-_D42-Pad2_ MX-NoLED\nD42 ROW2 Net-_D42-Pad2_ D_Small\nMX45 COL13 Net-_D44-Pad2_ MX-NoLED\nD44 ROW2 Net-_D44-Pad2_ D_Small\nMX46 COL1 Net-_D45-Pad2_ MX-NoLED\nD45 ROW3 Net-_D45-Pad2_ D_Small\nMX47 COL2 Net-_D46-Pad2_ MX-NoLED\nD46 ROW3 Net-_D46-Pad2_ D_Small\nMX48 COL3 Net-_D47-Pad2_ MX-NoLED\nD47 ROW3 Net-_D47-Pad2_ D_Small\nMX49 COL4 Net-_D48-Pad2_ MX-NoLED\nD48 ROW3 Net-_D48-Pad2_ D_Small\nMX50 COL5 Net-_D49-Pad2_ MX-NoLED\nD49 ROW3 Net-_D49-Pad2_ D_Small\nMX51 COL6 Net-_D50-Pad2_ MX-NoLED\nD50 ROW3 Net-_D50-Pad2_ D_Small\nMX52 COL7 Net-_D51-Pad2_ MX-NoLED\nD51 ROW3 Net-_D51-Pad2_ D_Small\nMX53 COL8 Net-_D52-Pad2_ MX-NoLED\nD52 ROW3 Net-_D52-Pad2_ D_Small\nMX54 COL9 Net-_D53-Pad2_ MX-NoLED\nD53 ROW3 Net-_D53-Pad2_ D_Small\nMX55 COL10 Net-_D54-Pad2_ MX-NoLED\nD54 ROW3 Net-_D54-Pad2_ D_Small\nMX56 COL11 Net-_D55-Pad2_ MX-NoLED\nD55 ROW3 Net-_D55-Pad2_ D_Small\nMX58 COL13 Net-_D57-Pad2_ MX-NoLED\nD57 ROW3 Net-_D57-Pad2_ D_Small\nMX59 COL14 Net-_D58-Pad2_ MX-NoLED\nD58 ROW2 Net-_D58-Pad2_ D_Small\nD56 ROW3 Net-_D56-Pad2_ D_Small\nMX57 COL12 Net-_D56-Pad2_ MX-NoLED\nD60 ROW4 Net-_D60-Pad2_ D_Small\nMX62 COL4 Net-_D61-Pad2_ MX-NoLED\nD61 ROW4 Net-_D61-Pad2_ D_Small\nMX63 COL6 Net-_D62-Pad2_ MX-NoLED\nD62 ROW4 Net-_D62-Pad2_ D_Small\nMX64 COL8 Net-_D63-Pad2_ MX-NoLED\nD63 ROW4 Net-_D63-Pad2_ D_Small\nD64 ROW4 Net-_D64-Pad2_ D_Small\nMX67 COL12 Net-_D66-Pad2_ MX-NoLED\nD66 ROW4 Net-_D66-Pad2_ D_Small\nD67 ROW4 Net-_D67-Pad2_ D_Small\nD68 ROW3 Net-_D68-Pad2_ D_Small\nMX61 COL2 Net-_D60-Pad2_ MX-NoLED\nMX65 COL10 Net-_D64-Pad2_ MX-NoLED\nD59 ROW4 Net-_D59-Pad2_ D_Small\nMX60 COL1 Net-_D59-Pad2_ MX-NoLED\nMX17 COL1 Net-_D17-Pad2_ MX-NoLED\nD17 ROW1 Net-_D17-Pad2_ D_Small\nMX32 COL1 Net-_D32-Pad2_ MX-NoLED\nMX66 COL11 Net-_D65-Pad2_ MX-NoLED\nD65 ROW4 Net-_D65-Pad2_ D_Small\nD71 Net-_D71-Pad1_ +5V LED\nR7 Net-_D71-Pad1_ GND 1.5K\nMX33 COL1 Net-_D32-Pad2_ MX-NoLED\nSW3 EN1 EN2 GND COL14 Net-_D72-Pad2_ Rotary_Encoder_Switch\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nH5 MountingHole\nH6 MountingHole\nH7 MountingHole\nH8 MountingHole\nH9 MountingHole\nH11 MountingHole\nD72 ROW4 Net-_D72-Pad2_ D_Small\nH13 MountingHole\nMX68 COL13 Net-_D67-Pad2_ MX-NoLED\nMX69 COL14 Net-_D68-Pad2_ MX-NoLED\nMX71 COL6 Net-_D62-Pad2_ MX-NoLED\nMX70 COL4 Net-_D61-Pad2_ MX-NoLED\n. \n.end\n"
    },
    {
        "filename": "475.cir",
        "prompt": "Create a circuit featuring a SAMD51 microcontroller with an external AT25DF041B flash memory chip connected via SPI. Include level shifting for bidirectional communication between the microcontroller and the flash memory using a TXB0108DQSR. Provide a USB interface for data transfer and a JTAG/SWD interface for programming and debugging. Incorporate power supply decoupling capacitors, LED indicators for transmit and receive signals, and a reset circuit. Include a jumper to select between different power configurations and an infrared communication interface with enable control. Add a 5V power input connector and a 3.3V power supply. Include a small inductor for VDDCORE stability.",
        "content": ".title KiCad schematic\nD4 TX_LED Net-_D4-Pad2_ Orange\nD5 RX_LED Net-_D5-Pad2_ Yellow\nR10 EN_IR_BUS GND 10k\nU7 +3V3 SYS-TX SYS-RX NC_01 TX_ACTIVE GND NC_02 NC_03 NC_04 NC_05 Net-_C19-Pad2_ EN_IR_BUS TXB0104RUT\nJP2 NC_06 GND +3V3 SolderJumper_3_Bridged12\nC20 GND +3V3 0.1uF\nC19 GND Net-_C19-Pad2_ 0.1uF\nC18 +3V3 GND 0.1uF\nC17 GND Net-_C17-Pad2_ 0.1uF\nJ5 +3V3 SWDIO GND SWCLK GND NC_07 NC_08 NC_09 NC_10 RST Conn_ARM_JTAG_SWD_10\nR12 Net-_D4-Pad2_ +3V3 330\nR14 Net-_D5-Pad2_ +3V3 330\nJ3 NC_11 USB_D- USB_D+ NC_12 GND GND GND GND GND UX60-MB-5ST\nR9 EN_IR_BUS GND 10k\nU4 NC_13 NC_14 NC_15 NC_16 Net-_C17-Pad2_ EN_IR_BUS NC_17 NC_18 NC_19 NC_20 IO-TX IO-RX IO-CTS IO-DSR GND +3V3 IO-RTS IO-DCD IO-RI IO-DTR TXB0108DQSR\nJ4 +3V3 Net-_C19-Pad2_ +5V GND Conn_01x03\nR18 +3V3 SWCLK 1k\nC29 RST GND 100nF\nSW1 GND Net-_R17-Pad1_ RESET\nR17 Net-_R17-Pad1_ RST 330\nR15 +3V3 RST 10k\nU5 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 GND +3V3 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 GND Net-_U5-Pad25_ FLASH_MOSI FLASH_SCK FLASH_CS FLASH_MISO Net-_U5-Pad25_ GND IO-DTR NC_41 NC_42 NC_43 NC_44 NC_45 GND +3V3 NC_46 NC_47 NC_48 NC_49 EN_IR_BUS TX_ACTIVE IO-CTS NC_50 IO-DSR IO-RTS GND +3V3 IO-DCD NC_51 IO-TX IO-RX NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 GND +3V3 NC_58 NC_59 IO-RI NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 USB_D- USB_D+ GND +3V3 SYS-TX SYS-RX NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 TX_LED RST VDDCORE GND VSW +3V3 SWCLK SWDIO NC_74 NC_75 NC_76 NC_77 NC_78 RX_LED SAMD51\nR16 +3V3 FLASH_CS 10k\nC21 +3V3 GND 10uF\nC22 +3V3 GND 10uF\nC23 +3V3 GND 10uF\nC24 +3V3 GND 10uF\nC25 +3V3 GND 10uF\nC26 +3V3 GND 100nF\nC27 VDDCORE GND 4.7uF\nC28 VDDCORE GND 100nF\nL2 VDDCORE VSW 10uH\nU6 FLASH_CS FLASH_MISO FLASH_CS GND FLASH_MOSI FLASH_SCK FLASH_CS +3V3 AT25DF041B-SSHN-T\n.end\n"
    },
    {
        "filename": "1763.cir",
        "prompt": "Design a circuit with two coaxial connectors (J1, J2) for RF input/output, a high-speed amplifier (U2 - THS4631D), a frequency multiplier (U1 - HMC346AMS8GE), and supporting passive components (resistors R1-R6, capacitors C1-C3, diode D1). The circuit should include a negative voltage supply (/VEE) and a positive voltage supply (/VCC) provided through a 3-pin connector (J4). A single-pin connector (J3) provides the input signal (/V1). The output signal is /I, and /V2 is an intermediate voltage. The values of the resistors are 3.92k (R1, R3) and 500 (R2), and the capacitors are labeled as 'C' without specific values. Include appropriate connections to ground (GND).",
        "content": ".title KiCad schematic\nJ2 Net-_J2-Pad1_ GND Conn_Coaxial\nJ1 Net-_J1-Pad1_ GND Conn_Coaxial\nU1 Net-_R5-Pad2_ GND /V2 /I NC_01 /V1 GND Net-_R6-Pad1_ HMC346AMS8GE\nU2 NC_02 /I Net-_R2-Pad2_ /VEE NC_03 Net-_D1-Pad2_ /VCC NC_04 THS4631D\nD1 /I Net-_D1-Pad2_ 1N4148\nR2 GND Net-_R2-Pad2_ 500\nR3 /VEE Net-_R2-Pad2_ 3.92k\nR1 /VEE /I 3.92k\nC2 /VEE GND C\nC3 /VCC GND C\nC1 /I GND C\nR5 Net-_J1-Pad1_ Net-_R5-Pad2_ R\nR6 Net-_R6-Pad1_ Net-_J2-Pad1_ R\nR4 Net-_D1-Pad2_ /V2 R\nJ4 /VCC GND /VEE Conn_01x03_Male\nJ3 /V1 Conn_01x01_Male\n.end\n"
    },
    {
        "filename": "242.cir",
        "prompt": "Design a circuit featuring an nRF24L01P transceiver module (U1) and an RFX2401C chip (IC1) for 2.4GHz wireless communication. Include power supply decoupling with multiple ceramic capacitors (C1, C3-C6, C8-C10, C12, C14) connected to +3.3V and GND. Implement crystal oscillator circuitry (Y1 - 16MHz) connected to /NRF_XC1 and /NRF_XC2. Add impedance matching components (L1-L3, C2, C5, C7, C11, C13, C15) for the antenna connections (/NRF_ANT1, /NRF_ANT2, /RFX_ANT). Include a pull-up resistor (R1 - 22k) for the chip enable (/NRF_CE) and a pull-down resistor (R2 - 1M) between the crystal pins (/NRF_XC1, /NRF_XC2). Incorporate an SMA connector (J1) for the antenna and a filter (F1 - 2450LP14B100) for the antenna path. The RFX2401C should have connections to /RFX_TXRX and /NRF_VDD_PA. Ensure proper grounding throughout the circuit.",
        "content": ".title KiCad schematic\nC1 +3V3 GND 10u\nC3 +3V3 GND 10n\nC4 +3V3 GND 10n\nC6 +3V3 GND 10n\nC5 GND /NRF_XC1 22p\nC7 GND /NRF_XC2 22p\nR2 /NRF_XC1 /NRF_XC2 1M\nC2 GND Net-_C2-Pad2_ 22p\nU1 NRF_CE NC_01 NC_02 NC_03 NC_04 NC_05 +3V3 GND /NRF_XC2 /NRF_XC1 /NRF_VDD_PA /NRF_ANT1 /NRF_ANT2 GND +3V3 Net-_R1-Pad1_ GND +3V3 Net-_C2-Pad2_ GND nRF24L01P\nR1 Net-_R1-Pad1_ GND 22k\nC9 +3V3 GND 10n\nC8 +3V3 GND 220p\nC10 +3V3 GND 2u2\nC11 GND /RFX_ANT 22p\nJ1 GND GND GND GND Net-_F1-Pad5_ 5-1814400-1\nC12 /NRF_VDD_PA GND 2n2\nC14 /NRF_VDD_PA GND 4p7\nC15 /RFX_TXRX GND 22p\nC13 Net-_C13-Pad1_ /RFX_TXRX 22p\nL3 /NRF_ANT2 /NRF_VDD_PA 2n7\nL2 /NRF_ANT1 Net-_C13-Pad1_ 3n9\nL1 /NRF_ANT1 /NRF_ANT2 8n2\nF1 GND /RFX_ANT GND GND Net-_F1-Pad5_ GND 2450LP14B100\nY1 /NRF_XC1 GND GND /NRF_XC2 16MHz\nIC1 GND GND GND /RFX_TXRX /NRF_VDD_PA NRF_CE GND GND GND /RFX_ANT GND GND NC_06 +3V3 GND +3V3 GND RFX2401C\n.end\n"
    },
    {
        "filename": "1066.cir",
        "prompt": "Design a circuit with a 9V DC input, regulated to 5V by a 7805 voltage regulator, protected by input and output diodes, and filtered with capacitors. The 5V rail powers a TeensyLC microcontroller. Three 6N136 optocouplers, each with a 220-ohm input resistor and a 10k pull-up resistor to a common panic button input, are used for input signals (IN, IN_2, IN_3). The microcontroller has five output pins (OUT1, OUT2, OUT3, OUT4, OUT5) connected to ground through 220-ohm resistors. An activity LED is connected to another output pin through a 220-ohm resistor. A 2N3904 transistor is used to drive an LED (ACTIVITY_LED) based on a signal from the microcontroller, with a 10k resistor in the base circuit. A 10k resistor connects the panic button to ground. The 5V rail is also used to power a 74HCT14 hex Schmitt-trigger inverter.",
        "content": ".title KiCad schematic\nP1 GND Net-_D1-Pad2_ 9v DC IN\nU1 GND Net-_C1-Pad1_ Net-_C2-Pad1_ 7805\nD2 Net-_C1-Pad1_ Net-_D1-Pad2_ 1N4001\nP2 GND Net-_D1-Pad1_ 9v DC OUT\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ 1N4001\nD3 Net-_C1-Pad1_ GND 1N4001\nP3 GND Net-_P3-Pad2_ POWER LED\nR1 Net-_C1-Pad1_ Net-_P3-Pad2_ R\nC1 Net-_C1-Pad1_ GND 47uF\nC2 Net-_C2-Pad1_ GND 0.1uF\nP4 Net-_P4-Pad1_ Net-_D4-Pad2_ IN 1\nU2 Net-_D4-Pad1_ Net-_D4-Pad2_ GND Net-_R5-Pad1_ NC_01 Net-_P13-Pad1_ 6N136\nR2 Net-_D4-Pad1_ Net-_P4-Pad1_ 220\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ 1n4148\nR5 Net-_R5-Pad1_ Net-_P13-Pad1_ 10K\nP5 Net-_P5-Pad1_ Net-_D5-Pad2_ IN_2\nU3 Net-_D5-Pad1_ Net-_D5-Pad2_ GND Net-_R6-Pad1_ NC_02 Net-_P13-Pad1_ 6N136\nR3 Net-_D5-Pad1_ Net-_P5-Pad1_ 220\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ 1n4148\nR6 Net-_R6-Pad1_ Net-_P13-Pad1_ 10K\nP6 Net-_P6-Pad1_ Net-_D6-Pad2_ IN_3\nU4 Net-_D6-Pad1_ Net-_D6-Pad2_ GND Net-_R7-Pad1_ NC_03 Net-_P13-Pad1_ 6N136\nR4 Net-_D6-Pad1_ Net-_P6-Pad1_ 220\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ 1n4148\nR7 Net-_R7-Pad1_ Net-_P13-Pad1_ 10K\nU5 Net-_R5-Pad1_ Net-_U5-Pad1_ Net-_P13-Pad1_ Net-_C2-Pad1_ Net-_R7-Pad1_ Net-_R6-Pad1_ Net-_P13-Pad2_ GND TeensyLC\nU6 Net-_U5-Pad1_ Net-_R8-Pad2_ Net-_R8-Pad2_ Net-_R10-Pad2_ Net-_R8-Pad2_ Net-_R11-Pad2_ GND Net-_R12-Pad2_ Net-_R8-Pad2_ Net-_R13-Pad2_ Net-_R8-Pad2_ Net-_R20-Pad2_ Net-_R8-Pad2_ Net-_C2-Pad1_ 74HCT14\nR8 Net-_Q1-Pad3_ Net-_R8-Pad2_ 10K\nQ1 GND Net-_P7-Pad2_ Net-_Q1-Pad3_ 2N3904\nP7 Net-_P7-Pad1_ Net-_P7-Pad2_ ACTIVITY_LED\nR9 Net-_C2-Pad1_ Net-_P7-Pad1_ 220\nP8 GND Net-_P8-Pad2_ Net-_P8-Pad3_ OUT1\nR10 Net-_P8-Pad2_ Net-_R10-Pad2_ 220\nR15 Net-_P8-Pad3_ Net-_C2-Pad1_ 220\nP9 GND Net-_P9-Pad2_ Net-_P9-Pad3_ OUT2\nR11 Net-_P9-Pad2_ Net-_R11-Pad2_ 220\nR16 Net-_P9-Pad3_ Net-_C2-Pad1_ 220\nP10 GND Net-_P10-Pad2_ Net-_P10-Pad3_ OUT3\nR12 Net-_P10-Pad2_ Net-_R12-Pad2_ 220\nR17 Net-_P10-Pad3_ Net-_C2-Pad1_ 220\nP11 GND Net-_P11-Pad2_ Net-_P11-Pad3_ OUT4\nR13 Net-_P11-Pad2_ Net-_R13-Pad2_ 220\nR18 Net-_P11-Pad3_ Net-_C2-Pad1_ 220\nP12 GND Net-_P12-Pad2_ Net-_P12-Pad3_ OUT5\nR19 Net-_P12-Pad3_ Net-_C2-Pad1_ 220\nR20 Net-_P12-Pad2_ Net-_R20-Pad2_ 220\nR14 Net-_P13-Pad2_ GND 10K\nP13 Net-_P13-Pad1_ Net-_P13-Pad2_ PANIC_BUTTON\n.end\n"
    },
    {
        "filename": "907.cir",
        "prompt": "Design a microcontroller-based circuit featuring an ATmega32U4 as the primary processing unit. The circuit includes a USB interface (using a USB connector P1 with 22-ohm series resistors on the D+ and D- lines, and associated 1uF decoupling capacitors), a 16MHz crystal oscillator (Y1 with 10pF capacitors to ground), and several input mechanisms: five pushbuttons (Btn1-Btn5), a local button (BtnLocal via switch SW1), and a two-row ten-pin header (CardEdge_2x10) for external connections. The circuit also incorporates two indicator LEDs (LedIndicator01 and LedIndicator02) with 220-ohm series resistors, a reset button (Reset with switch SW2), and a 3.3V voltage rail. Include four jumper headers (U3, U4, U5, U6) for configuration or debugging purposes. Add a single LED (Led_Small) connected to a digital output via a 1K resistor. Provide appropriate power and ground connections (+5V and GND) and a 0.1uF decoupling capacitor (C3) near the microcontroller. The CardEdge connector should connect to digital pins including A0-A3, A1-A3, 0001, 0010, 0100, 1000, RX, TX, Reset, Btn1, Btn2, Btn3, Btn4, Btn5, SCL, and SDA.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_SW1-Pad2_ +5V D- D+ GND +3V3 +5V Btn1 Btn2 Btn3 Btn4 Btn5 Reset +5V GND Net-_C4-Pad1_ Net-_C5-Pad1_ SCL SDA RX TX 0001 GND +5V GND Net-_R6-Pad2_ 0010 0100 1000 GND GND GND Net-_R5-Pad2_ +5V GND Net-_R4-Pad2_ Net-_R3-Pad2_ A3 A2 A1 A0 Net-_C3-Pad2_ GND +5V ATmega32U4\nR2 D- Net-_P1-Pad2_ 22R\nC1 GND +5V 1uf\nP1 +5V Net-_P1-Pad2_ Net-_P1-Pad3_ GND NC_01 USB\nR1 D+ Net-_P1-Pad3_ 22R\nC2 GND +3V3 1uf\nR6 Net-_D3-Pad2_ Net-_R6-Pad2_ 1K\nD3 GND Net-_D3-Pad2_ Led_Small\nSW2 GND Reset Reset Btn\nC3 GND Net-_C3-Pad2_ .1uf\nR5 GND Net-_R5-Pad2_ 1K\nY1 Net-_C4-Pad1_ Net-_C5-Pad1_ 16MHz\nC4 Net-_C4-Pad1_ GND 10pf\nC5 Net-_C5-Pad1_ GND 10pf\nU2 GND SCL SDA Btn1 Btn3 Btn5 0010 1000 A1 A3 Reset RX TX Btn2 Btn4 0001 0100 A0 A2 +5V CardEdge_2x10\nD2 GND Net-_D2-Pad2_ LedIndicator02\nD1 GND Net-_D1-Pad2_ LedIndicator01\nSW1 GND Net-_SW1-Pad2_ BtnLocal\nR3 Net-_D1-Pad2_ Net-_R3-Pad2_ 220\nR4 Net-_D2-Pad2_ Net-_R4-Pad2_ 220\nU6 GND GND SlashAndBurn-Jumper\nU5 GND GND SlashAndBurn-Jumper\nU4 GND GND SlashAndBurn-Jumper\nU3 GND GND SlashAndBurn-Jumper\n.end\n"
    },
    {
        "filename": "1001.cir",
        "prompt": "Create a non-inverting amplifier circuit using an LM741 operational amplifier. The op-amp (U1) should have its non-inverting input (pin 3) connected to a resistor network (R1 and R3) forming a voltage divider connected to ground. The inverting input (pin 2) should be connected to the output (pin 6) through resistor R2. A voltage source (V1) should be connected to the positive supply rail, and all components should be connected to ground (Earth). All resistors should have the same resistance value (R).",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_R2-Pad1_ Net-_R1-Pad1_ NC_02 NC_03 Net-_R3-Pad1_ NC_04 NC_05 LM741\nV1 Net-_R2-Pad2_ Earth VSOURCE\nR2 Net-_R2-Pad1_ Net-_R2-Pad2_ R\nR1 Net-_R1-Pad1_ Earth R\nR3 Net-_R3-Pad1_ Net-_R1-Pad1_ R\n.end\n"
    },
    {
        "filename": "969.cir",
        "prompt": "Create a circuit with two connectors, P1 (Digital) and P2 (Analog), and a single component U1 (RC1602A). P1 has pins connected to ground, a reset signal, and digital communication lines including /7, /8, /9_**, /10_/SS_, /11_/MOSI_, and /12_MISO_. P2 has pins connected to ground, +5V, +3.3V, and a reset signal. U1 connects to the digital communication lines from P1 (/7, /8, /9_**, /10_/SS_, /11_/MOSI_, /12_MISO_) and also has unconnected pins. The circuit should be titled \"KiCad schematic\".",
        "content": ".title KiCad schematic\nP1 NC_01 NC_02 /Reset GND NC_03 NC_04 NC_05 NC_06 NC_07 /7 /8 /9_**_ /10_**/SS_ /11_**/MOSI_ /12_MISO_ Digital\nP2 NC_08 GND /Reset +5V NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 +3V3 NC_18 Analog\nU1 NC_19 NC_20 NC_21 /7 NC_22 /8 NC_23 NC_24 NC_25 NC_26 /9_**_ /10_**/SS_ /11_**/MOSI_ /12_MISO_ NC_27 NC_28 RC1602A\n.end\n"
    },
    {
        "filename": "989.cir",
        "prompt": "Create a circuit with four connectors labeled \"Digital pins\", \"I2C\", \"ICSP\", and \"Serial\". The \"Digital pins\" connector has 9 pins, the \"I2C\" connector has 4 pins, the \"ICSP\" connector has 6 pins, and the \"Serial\" connector has 4 pins. All connectors are net-labeled with sequential numbers starting from NC_01.",
        "content": ".title KiCad schematic\nJ2 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 Digital pins\nJ4 NC_10 NC_11 NC_12 NC_13 I2C\nJ3 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 ICSP\nJ1 NC_20 NC_21 NC_22 NC_23 Serial\n.end\n"
    },
    {
        "filename": "1735.cir",
        "prompt": "Create a circuit with a PIC18F4550 microcontroller connected to eight LEDs, each with a current-limiting resistor. The LEDs are connected to microcontroller pins NC_01 through NC_08, with the anodes connected to the microcontroller pins and the cathodes connected to ground through 1k\u03a9 resistors. The microcontroller is powered by +5V and GND. The LEDs are standard LEDs.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 +5V GND NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 GND +5V Net-_D1-Pad2_ Net-_D2-Pad2_ Net-_D3-Pad2_ Net-_D4-Pad2_ Net-_D5-Pad2_ Net-_D6-Pad2_ Net-_D7-Pad2_ Net-_D8-Pad2_ PIC18F4550-IP\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ LED\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ LED\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ LED\nR1 Net-_D1-Pad1_ GND R\nR2 Net-_D2-Pad1_ GND R\nR3 Net-_D3-Pad1_ GND R\nR4 Net-_D4-Pad1_ GND R\nR5 Net-_D5-Pad1_ GND R\nR6 Net-_D6-Pad1_ GND R\nR7 Net-_D7-Pad1_ GND R\nR8 Net-_D8-Pad1_ GND R\n.end\n"
    },
    {
        "filename": "720.cir",
        "prompt": "Create a schematic for a network interface card with eight Gigabit Ethernet ports. The design utilizes eight DP83867 PHY chips (U8, U9, U10, U11, U12, U13, U14, U15) connected via SGMII interfaces to a central switch fabric (U16, U17). Each PHY has associated decoupling capacitors (C12-C15, C51-C54, C55-C58, C59-C62, C129-C132, C133-C136, C137-C140, C141-C144). Each port includes LED indicators (LED_0_x and LED_1_x) driven by SSM6N58NU transistors (Q1-Q8) and associated current limiting resistors (R24, R27, R57, R71, R59, R72, R65, R66, R67, R68, R69, R70, R131, R132, R133, R134, R135, R136, R137, R138). The board uses multiple voltage rails (2.5V, 1.8V, 1.0V) generated from a main power source and filtered with capacitors (C21, C25, C28, C22, C26, C29, C23, C27, C30, C31, C32, C16, C20, C24, C64, C78, C93, C105, C65, C79, C94, C106, C66, C80, C95, C107, C117, C123, C119, C125, C150, C168, C188, C204, C151, C175, C195, C211, C218, C220, C228, C157, C164, C180). Each PHY has pull-up resistors on the MDIO line (R28, R39, R41, R43, R82, R85, R89, R93). Each PHY also has a reset line connected to a common PHY_RST_N signal. The design includes common-mode chokes (L7, L8, L9, L10, L17, L18, L19, L23, L24, L25, L29, L30, L31, L32, L33, L34, L35) and associated capacitors (C46-C49, C90-C92, C102-C104, C114-C116, C120-C122, C181-C184, C197-C200, C213-C216, C221-C224). A 25MHz clock signal is distributed to each PHY. Shielding capacitors (C238, C239) are included. The design also includes termination resistors (R50, R51, R52, R53, R54, R55, R56, R58, R60, R61, R62, R63, R111, R112, R113, R114, R115, R116, R117, R118, R119, R121, R122, R123, R125, R126, R127, R128, R129, R130) and resistors for RX control signals (R22, R23, R39, R45, R40, R46, R42, R48, R43, R49, R85, R100, R86, R101, R87, R102, R88, R103, R91, R92, R106, R107, R95, R96, R109, R110).",
        "content": ".title KiCad schematic\nU8 /ETH0_A_P /ETH0_A_N /A2V5_1 /ETH0_B_P /ETH0_B_N /A1V0_1 /ETH0_C_P /ETH0_C_N /A2V5_1 /ETH0_D_P /ETH0_D_N Net-_R20-Pad2_ /A1V8_1 NC_01 /CLK_25MHZ_0 /MGMT_MDC /MGMT_MDIO NC_02 /1V8 /JTAG_TCK /JTAG_TDO_0 /JTAG_TMS NC_03 /A1V0_1 NC_04 NC_05 /SGMII0_TX_C_P /SGMII0_TX_C_N NC_06 /1V8 /A1V0_1 NC_07 NC_08 NC_09 /SGMII0_RX_C_P /SGMII0_RX_C_N NC_10 /RX_CTRL_0 NC_11 NC_12 /1V8 /A1V0_1 /PHY_RST_N Net-_R21-Pad2_ NC_13 /LED_1_0 /LED_0_0 /A1V8_1 /GND DP83867\nR20 /GND Net-_R20-Pad2_ 11K\nR21 /1V8 Net-_R21-Pad2_ 10k\nC12 /SGMII0_TX_C_P NC_14 0.1 uF\nC13 /SGMII0_TX_C_N NC_15 0.1 uF\nC14 /SGMII0_RX_C_P NC_16 0.1 uF\nC15 /SGMII0_RX_C_N NC_17 0.1 uF\nC21 /A2V5_1 /GND 4.7 uF\nC25 /A2V5_1 /GND 0.47 uF\nC28 /A2V5_1 /GND 0.47 uF\nC22 /A1V8_1 /GND 4.7 uF\nC26 /A1V8_1 /GND 0.47 uF\nC29 /A1V8_1 /GND 0.47 uF\nC23 /A1V0_1 /GND 4.7 uF\nC27 /A1V0_1 /GND 0.47 uF\nC30 /A1V0_1 /GND 0.47 uF\nC31 /A1V0_1 /GND 0.47 uF\nC32 /A1V0_1 /GND 0.47 uF\nC16 /1V8 /GND 0.47 uF\nC20 /1V8 /GND 0.47 uF\nC24 /1V8 /GND 0.47 uF\nR28 /1V8 /MGMT_MDIO 2.0K\nR22 /RX_CTRL_0 /1V8 5.76K\nR23 /GND /RX_CTRL_0 2.49K\nQ1 Net-_Q1-PadD1_ Net-_Q1-PadD2_ /LED_1_0 /LED_0_0 /GND /GND SSM6N58NU\nR24 /LED1_0_N Net-_Q1-PadD1_ 470\nR27 /LED0_0_N Net-_Q1-PadD2_ 470\nR25 /1V8 /LED_0_0 10K\nR26 /LED_0_0 /GND 2.49K\nL7 Net-_L7-Pad1_ /ETH0_AM_P /ETH0_AM_N Net-_L7-Pad4_ /ETH0_BM_N /ETH0_BM_P Net-_L7-Pad7_ /ETH0_CM_P /ETH0_CM_N Net-_L7-Pad10_ /ETH0_DM_N /ETH0_DM_P /ETH0_D_N /ETH0_D_P Net-_C46-Pad2_ /ETH0_C_N /ETH0_C_P Net-_C47-Pad2_ /ETH0_B_N /ETH0_B_P Net-_C48-Pad2_ /ETH0_A_N /ETH0_A_P Net-_C49-Pad2_ BOURNS_PT6120EL\nC49 /GND Net-_C49-Pad2_ 0.1 uF\nC48 /GND Net-_C48-Pad2_ 0.1 uF\nC47 /GND Net-_C47-Pad2_ 0.1 uF\nC46 /GND Net-_C46-Pad2_ 0.1 uF\nR29 Net-_C50-Pad2_ Net-_L7-Pad1_ 75\nR30 Net-_C50-Pad2_ Net-_L7-Pad4_ 75\nR31 Net-_C50-Pad2_ Net-_L7-Pad7_ 75\nR32 Net-_C50-Pad2_ Net-_L7-Pad10_ 75\nC50 /SHIELD Net-_C50-Pad2_ 10 nF 2 kV\nJ2 /ETH0_AM_P /ETH0_AM_N /ETH0_BM_P /ETH0_CM_P /ETH0_CM_N /ETH0_BM_N /ETH0_DM_P /ETH0_DM_N /3V3 /LED0_0_N /3V3 /LED1_0_N /ETH1_AM_P /ETH1_AM_N /ETH1_BM_P /ETH1_CM_P /ETH1_CM_N /ETH1_BM_N /ETH1_DM_P /ETH1_DM_N /3V3 /LED0_1_N /3V3 /LED1_1_N /ETH2_AM_P /ETH2_AM_N /ETH2_BM_P /ETH2_CM_P /ETH2_CM_N /ETH2_BM_N /ETH2_DM_P /ETH2_DM_N /3V3 /LED0_2_N /3V3 /LED1_2_N /ETH3_AM_P /ETH3_AM_N /ETH3_BM_P /ETH3_CM_P /ETH3_CM_N /ETH3_BM_N /ETH3_DM_P /ETH3_DM_N /3V3 /LED0_3_N /3V3 /LED1_3_N /ETH4_AM_P /ETH4_AM_N /ETH4_BM_P /ETH4_CM_P /ETH4_CM_N /ETH4_BM_N /ETH4_DM_P /ETH4_DM_N /3V3 /LED0_4_N /3V3 /LED1_4_N /ETH5_AM_P /ETH5_AM_N /ETH5_BM_P /ETH5_CM_P /ETH5_CM_N /ETH5_BM_N /ETH5_DM_P /ETH5_DM_N /3V3 /LED0_5_N /3V3 /LED1_5_N /ETH6_AM_P /ETH6_AM_N /ETH6_BM_P /ETH6_CM_P /ETH6_CM_N /ETH6_BM_N /ETH6_DM_P /ETH6_DM_N /3V3 /LED0_6_N /3V3 /LED1_6_N /ETH7_AM_P /ETH7_AM_N /ETH7_BM_P /ETH7_CM_P /ETH7_CM_N /ETH7_BM_N /ETH7_DM_P /ETH7_DM_N /3V3 /LED0_7_N /3V3 /LED1_7_N /SHIELD STEWART_SS_74500_024\nU9 /ETH1_A_P /ETH1_A_N /A2V5_1 /ETH1_B_P /ETH1_B_N /A1V0_1 /ETH1_C_P /ETH1_C_N /A2V5_1 /ETH1_D_P /ETH1_D_N Net-_R33-Pad2_ /A1V8_1 NC_18 /CLK_25MHZ_1 /MGMT_MDC /MGMT_MDIO NC_19 /1V8 /JTAG_TCK /JTAG_TDO_1 /JTAG_TMS /JTAG_TDO_0 /A1V0_1 NC_20 NC_21 /SGMII1_TX_C_P /SGMII1_TX_C_N NC_22 /1V8 /A1V0_1 NC_23 /RX_D0_1 NC_24 /SGMII1_RX_C_P /SGMII1_RX_C_N NC_25 /RX_CTRL_1 NC_26 NC_27 /1V8 /A1V0_1 /PHY_RST_N Net-_R34-Pad2_ NC_28 /LED_1_1 /LED_0_1 /A1V8_1 /GND DP83867\nL8 /A2V5_1 /2V5 600R\nL10 /A1V0_1 /1V0 600R\nL9 /A1V8_1 /1V8 600R\nR33 /GND Net-_R33-Pad2_ 11K\nR34 /1V8 Net-_R34-Pad2_ 10k\nC51 /SGMII1_TX_C_P NC_29 0.1 uF\nC52 /SGMII1_TX_C_N NC_30 0.1 uF\nC53 /SGMII1_RX_C_P NC_31 0.1 uF\nC54 /SGMII1_RX_C_N NC_32 0.1 uF\nC64 /2V5 /GND 4.7 uF\nC78 /A2V5_1 /GND 4.7 uF\nC93 /A2V5_1 /GND 0.47 uF\nC105 /A2V5_1 /GND 0.47 uF\nC65 /1V8 /GND 4.7 uF\nC79 /A1V8_1 /GND 4.7 uF\nC94 /A1V8_1 /GND 0.47 uF\nC106 /A1V8_1 /GND 0.47 uF\nC66 /1V0 /GND 4.7 uF\nC80 /A1V0_1 /GND 4.7 uF\nC95 /A1V0_1 /GND 0.47 uF\nC107 /A1V0_1 /GND 0.47 uF\nC117 /A1V0_1 /GND 0.47 uF\nC123 /A1V0_1 /GND 0.47 uF\nC63 /1V8 /GND 0.47 uF\nC75 /1V8 /GND 0.47 uF\nC87 /1V8 /GND 0.47 uF\nR39 /RX_CTRL_1 /1V8 5.76K\nR45 /GND /RX_CTRL_1 2.49K\nQ2 Net-_Q2-PadD1_ Net-_Q2-PadD2_ /LED_1_1 /LED_0_1 /GND /GND SSM6N58NU\nR57 /LED1_1_N Net-_Q2-PadD1_ 470\nQ3 Net-_Q3-PadD1_ Net-_Q3-PadD2_ /LED_1_2 /LED_0_2 /GND /GND SSM6N58NU\nR71 /LED0_1_N Net-_Q2-PadD2_ 470\nR65 /1V8 /LED_0_1 10K\nR66 /LED_0_1 /GND 2.49K\nL17 Net-_L17-Pad1_ /ETH1_AM_P /ETH1_AM_N Net-_L17-Pad4_ /ETH1_BM_N /ETH1_BM_P Net-_L17-Pad7_ /ETH1_CM_P /ETH1_CM_N Net-_L17-Pad10_ /ETH1_DM_N /ETH1_DM_P /ETH1_D_N /ETH1_D_P Net-_C90-Pad2_ /ETH1_C_N /ETH1_C_P Net-_C102-Pad2_ /ETH1_B_N /ETH1_B_P Net-_C114-Pad2_ /ETH1_A_N /ETH1_A_P Net-_C120-Pad2_ BOURNS_PT6120EL\nC120 /GND Net-_C120-Pad2_ 0.1 uF\nC114 /GND Net-_C114-Pad2_ 0.1 uF\nC102 /GND Net-_C102-Pad2_ 0.1 uF\nC90 /GND Net-_C90-Pad2_ 0.1 uF\nR50 Net-_C126-Pad2_ Net-_L17-Pad1_ 75\nR53 Net-_C126-Pad2_ Net-_L17-Pad4_ 75\nR56 Net-_C126-Pad2_ Net-_L17-Pad7_ 75\nR62 Net-_C126-Pad2_ Net-_L17-Pad10_ 75\nC126 /SHIELD Net-_C126-Pad2_ 10 nF 2 kV\nR40 /RX_D0_1 /1V8 10K\nR46 /GND /RX_D0_1 2.49K\nU10 /ETH2_A_P /ETH2_A_N /A2V5_3 /ETH2_B_P /ETH2_B_N /A1V0_3 /ETH2_C_P /ETH2_C_N /A2V5_3 /ETH2_D_P /ETH2_D_N Net-_R35-Pad2_ /A1V8_3 NC_33 /CLK_25MHZ_2 /MGMT_MDC /MGMT_MDIO NC_34 /1V8 /JTAG_TCK /JTAG_TDO_2 /JTAG_TMS /JTAG_TDO_1 /A1V0_3 NC_35 NC_36 /SGMII2_TX_C_P /SGMII2_TX_C_N NC_37 /1V8 /A1V0_3 NC_38 /RX_D0_2 NC_39 /SGMII2_RX_C_P /SGMII2_RX_C_N NC_40 /RX_CTRL_2 NC_41 NC_42 /1V8 /A1V0_3 /PHY_RST_N Net-_R36-Pad2_ NC_43 /LED_1_2 /LED_0_2 /A1V8_3 /GND DP83867\nR35 /GND Net-_R35-Pad2_ 11K\nR36 /1V8 Net-_R36-Pad2_ 10k\nC55 /SGMII2_TX_C_P NC_44 0.1 uF\nC56 /SGMII2_TX_C_N NC_45 0.1 uF\nC57 /SGMII2_RX_C_P NC_46 0.1 uF\nC58 /SGMII2_RX_C_N NC_47 0.1 uF\nC81 /A2V5_3 /GND 4.7 uF\nC96 /A2V5_3 /GND 0.47 uF\nC108 /A2V5_3 /GND 0.47 uF\nC82 /A1V8_3 /GND 4.7 uF\nC97 /A1V8_3 /GND 0.47 uF\nC109 /A1V8_3 /GND 0.47 uF\nC83 /A1V0_3 /GND 4.7 uF\nC98 /A1V0_3 /GND 0.47 uF\nC110 /A1V0_3 /GND 0.47 uF\nC118 /A1V0_3 /GND 0.47 uF\nC124 /A1V0_3 /GND 0.47 uF\nC67 /1V8 /GND 0.47 uF\nC76 /1V8 /GND 0.47 uF\nC88 /1V8 /GND 0.47 uF\nR41 /RX_CTRL_2 /1V8 5.76K\nR47 /GND /RX_CTRL_2 2.49K\nR59 /LED1_2_N Net-_Q3-PadD1_ 470\nQ4 Net-_Q4-PadD1_ Net-_Q4-PadD2_ /LED_1_3 /LED_0_3 /GND /GND SSM6N58NU\nR72 /LED0_2_N Net-_Q3-PadD2_ 470\nR67 /1V8 /LED_0_2 10K\nR68 /LED_0_2 /GND 2.49K\nL18 Net-_L18-Pad1_ /ETH2_AM_P /ETH2_AM_N Net-_L18-Pad4_ /ETH2_BM_N /ETH2_BM_P Net-_L18-Pad7_ /ETH2_CM_P /ETH2_CM_N Net-_L18-Pad10_ /ETH2_DM_N /ETH2_DM_P /ETH2_D_N /ETH2_D_P Net-_C91-Pad2_ /ETH2_C_N /ETH2_C_P Net-_C103-Pad2_ /ETH2_B_N /ETH2_B_P Net-_C115-Pad2_ /ETH2_A_N /ETH2_A_P Net-_C121-Pad2_ BOURNS_PT6120EL\nC121 /GND Net-_C121-Pad2_ 0.1 uF\nC115 /GND Net-_C115-Pad2_ 0.1 uF\nC103 /GND Net-_C103-Pad2_ 0.1 uF\nC91 /GND Net-_C91-Pad2_ 0.1 uF\nR51 Net-_C127-Pad2_ Net-_L18-Pad1_ 75\nR54 Net-_C127-Pad2_ Net-_L18-Pad4_ 75\nR58 Net-_C127-Pad2_ Net-_L18-Pad7_ 75\nR63 Net-_C127-Pad2_ Net-_L18-Pad10_ 75\nC127 /SHIELD Net-_C127-Pad2_ 10 nF 2 kV\nR42 /RX_D0_2 /1V8 5.76k\nR48 /GND /RX_D0_2 2.49K\nU11 /ETH3_A_P /ETH3_A_N /A2V5_3 /ETH3_B_P /ETH3_B_N /A1V0_3 /ETH3_C_P /ETH3_C_N /A2V5_3 /ETH3_D_P /ETH3_D_N Net-_R37-Pad2_ /A1V8_3 NC_48 /CLK_25MHZ_3 /MGMT_MDC /MGMT_MDIO NC_49 /1V8 /JTAG_TCK /JTAG_TDO_3 /JTAG_TMS /JTAG_TDO_2 /A1V0_3 NC_50 NC_51 /SGMII3_TX_C_P /SGMII3_TX_C_N NC_52 /1V8 /A1V0_3 NC_53 /RX_D0_3 NC_54 /SGMII3_RX_C_P /SGMII3_RX_C_N NC_55 /RX_CTRL_3 NC_56 NC_57 /1V8 /A1V0_3 /PHY_RST_N Net-_R38-Pad2_ NC_58 /LED_1_3 /LED_0_3 /A1V8_3 /GND DP83867\nL14 /A2V5_3 /2V5 600R\nL16 /A1V0_3 /1V0 600R\nL15 /A1V8_3 /1V8 600R\nR37 /GND Net-_R37-Pad2_ 11K\nR38 /1V8 Net-_R38-Pad2_ 10k\nC59 /SGMII3_TX_C_P NC_59 0.1 uF\nC60 /SGMII3_TX_C_N NC_60 0.1 uF\nC61 /SGMII3_RX_C_P NC_61 0.1 uF\nC62 /SGMII3_RX_C_N NC_62 0.1 uF\nC72 /2V5 /GND 4.7 uF\nC84 /A2V5_3 /GND 4.7 uF\nC99 /A2V5_3 /GND 0.47 uF\nC111 /A2V5_3 /GND 0.47 uF\nC73 /1V8 /GND 4.7 uF\nC85 /A1V8_3 /GND 4.7 uF\nC100 /A1V8_3 /GND 0.47 uF\nC112 /A1V8_3 /GND 0.47 uF\nC74 /1V0 /GND 4.7 uF\nC86 /A1V0_3 /GND 4.7 uF\nC101 /A1V0_3 /GND 0.47 uF\nC113 /A1V0_3 /GND 0.47 uF\nC119 /A1V0_3 /GND 0.47 uF\nC125 /A1V0_3 /GND 0.47 uF\nC71 /1V8 /GND 0.47 uF\nC77 /1V8 /GND 0.47 uF\nC89 /1V8 /GND 0.47 uF\nR43 /RX_CTRL_3 /1V8 5.76K\nR49 /GND /RX_CTRL_3 2.49K\nR61 /LED1_3_N Net-_Q4-PadD1_ 470\nR73 /LED0_3_N Net-_Q4-PadD2_ 470\nR69 /1V8 /LED_0_3 10K\nR70 /LED_0_3 /GND 2.49K\nL19 Net-_L19-Pad1_ /ETH3_AM_P /ETH3_AM_N Net-_L19-Pad4_ /ETH3_BM_N /ETH3_BM_P Net-_L19-Pad7_ /ETH3_CM_P /ETH3_CM_N Net-_L19-Pad10_ /ETH3_DM_N /ETH3_DM_P /ETH3_D_N /ETH3_D_P Net-_C92-Pad2_ /ETH3_C_N /ETH3_C_P Net-_C104-Pad2_ /ETH3_B_N /ETH3_B_P Net-_C116-Pad2_ /ETH3_A_N /ETH3_A_P Net-_C122-Pad2_ BOURNS_PT6120EL\nC122 /GND Net-_C122-Pad2_ 0.1 uF\nC116 /GND Net-_C116-Pad2_ 0.1 uF\nC104 /GND Net-_C104-Pad2_ 0.1 uF\nC92 /GND Net-_C92-Pad2_ 0.1 uF\nR52 Net-_C128-Pad2_ Net-_L19-Pad1_ 75\nR55 Net-_C128-Pad2_ Net-_L19-Pad4_ 75\nR60 Net-_C128-Pad2_ Net-_L19-Pad7_ 75\nR64 Net-_C128-Pad2_ Net-_L19-Pad10_ 75\nC128 /SHIELD Net-_C128-Pad2_ 10 nF 2 kV\nR44 /RX_D0_3 /1V8 2.49K\nU12 /ETH4_A_P /ETH4_A_N /A2V5_5 /ETH4_B_P /ETH4_B_N /A1V0_5 /ETH4_C_P /ETH4_C_N /A2V5_5 /ETH4_D_P /ETH4_D_N Net-_R74-Pad2_ /A1V8_5 NC_63 /CLK_25MHZ_4 /MGMT_MDC /MGMT_MDIO NC_64 /1V8 /JTAG_TCK /JTAG_TDO_4 /JTAG_TMS /JTAG_TDO_3 /A1V0_5 NC_65 NC_66 /SGMII4_TX_C_P /SGMII4_TX_C_N NC_67 /1V8 /A1V0_5 NC_68 NC_69 NC_70 /SGMII4_RX_C_P /SGMII4_RX_C_N NC_71 /RX_CTRL_4 NC_72 NC_73 /1V8 /A1V0_5 /PHY_RST_N Net-_R75-Pad2_ NC_74 /LED_1_4 /LED_0_4 /A1V8_5 /GND DP83867\nR74 /GND Net-_R74-Pad2_ 11K\nR75 /1V8 Net-_R75-Pad2_ 10k\nC129 /SGMII4_TX_C_P NC_75 0.1 uF\nC130 /SGMII4_TX_C_N NC_76 0.1 uF\nC131 /SGMII4_RX_C_P NC_77 0.1 uF\nC132 /SGMII4_RX_C_N NC_78 0.1 uF\nC165 /A2V5_5 /GND 4.7 uF\nC185 /A2V5_5 /GND 0.47 uF\nC201 /A2V5_5 /GND 0.47 uF\nC166 /A1V8_5 /GND 4.7 uF\nC186 /A1V8_5 /GND 0.47 uF\nC202 /A1V8_5 /GND 0.47 uF\nC167 /A1V0_5 /GND 4.7 uF\nC187 /A1V0_5 /GND 0.47 uF\nC203 /A1V0_5 /GND 0.47 uF\nC217 /A1V0_5 /GND 0.47 uF\nC225 /A1V0_5 /GND 0.47 uF\nC145 /1V8 /GND 0.47 uF\nC161 /1V8 /GND 0.47 uF\nC177 /1V8 /GND 0.47 uF\nR82 /RX_CTRL_4 /1V8 5.76K\nR97 /GND /RX_CTRL_4 2.49K\nQ5 Net-_Q5-PadD1_ Net-_Q5-PadD2_ /LED_1_4 /LED_0_4 /GND /GND SSM6N58NU\nR120 /LED1_4_N Net-_Q5-PadD1_ 470\nQ7 Net-_Q7-PadD1_ Net-_Q7-PadD2_ /LED_1_5 /LED_0_5 /GND /GND SSM6N58NU\nR139 /LED0_4_N Net-_Q5-PadD2_ 470\nR131 /1V8 /LED_0_4 10K\nR132 /LED_0_4 /GND 2.49K\nL32 Net-_L32-Pad1_ /ETH4_AM_P /ETH4_AM_N Net-_L32-Pad4_ /ETH4_BM_N /ETH4_BM_P Net-_L32-Pad7_ /ETH4_CM_P /ETH4_CM_N Net-_L32-Pad10_ /ETH4_DM_N /ETH4_DM_P /ETH4_D_N /ETH4_D_P Net-_C181-Pad2_ /ETH4_C_N /ETH4_C_P Net-_C197-Pad2_ /ETH4_B_N /ETH4_B_P Net-_C213-Pad2_ /ETH4_A_N /ETH4_A_P Net-_C221-Pad2_ BOURNS_PT6120EL\nC221 /GND Net-_C221-Pad2_ 0.1 uF\nC213 /GND Net-_C213-Pad2_ 0.1 uF\nC197 /GND Net-_C197-Pad2_ 0.1 uF\nC181 /GND Net-_C181-Pad2_ 0.1 uF\nR111 Net-_C229-Pad2_ Net-_L32-Pad1_ 75\nR115 Net-_C229-Pad2_ Net-_L32-Pad4_ 75\nR119 Net-_C229-Pad2_ Net-_L32-Pad7_ 75\nR127 Net-_C229-Pad2_ Net-_L32-Pad10_ 75\nC229 /SHIELD Net-_C229-Pad2_ 10 nF 2 kV\nU13 /ETH5_A_P /ETH5_A_N /A2V5_5 /ETH5_B_P /ETH5_B_N /A1V0_5 /ETH5_C_P /ETH5_C_N /A2V5_5 /ETH5_D_P /ETH5_D_N Net-_R76-Pad2_ /A1V8_5 NC_79 /CLK_25MHZ_5 /MGMT_MDC /MGMT_MDIO NC_80 /1V8 /JTAG_TCK /JTAG_TDO_5 /JTAG_TMS /JTAG_TDO_4 /A1V0_5 NC_81 NC_82 /SGMII5_TX_C_P /SGMII5_TX_C_N NC_83 /1V8 /A1V0_5 NC_84 /RX_D0_5 NC_85 /SGMII5_RX_C_P /SGMII5_RX_C_N NC_86 /RX_CTRL_5 NC_87 NC_88 /1V8 /A1V0_5 /PHY_RST_N Net-_R77-Pad2_ NC_89 /LED_1_5 /LED_0_5 /A1V8_5 /GND DP83867\nL23 /A2V5_5 /2V5 600R\nL25 /A1V0_5 /1V0 600R\nL24 /A1V8_5 /1V8 600R\nR76 /GND Net-_R76-Pad2_ 11K\nR77 /1V8 Net-_R77-Pad2_ 10k\nC133 /SGMII5_TX_C_P NC_90 0.1 uF\nC134 /SGMII5_TX_C_N NC_91 0.1 uF\nC135 /SGMII5_RX_C_P NC_92 0.1 uF\nC136 /SGMII5_RX_C_N NC_93 0.1 uF\nC150 /2V5 /GND 4.7 uF\nC168 /A2V5_5 /GND 4.7 uF\nC188 /A2V5_5 /GND 0.47 uF\nC204 /A2V5_5 /GND 0.47 uF\nC151 /1V8 /GND 4.7 uF\nC169 /A1V8_5 /GND 4.7 uF\nC189 /A1V8_5 /GND 0.47 uF\nC205 /A1V8_5 /GND 0.47 uF\nC152 /1V0 /GND 4.7 uF\nC170 /A1V0_5 /GND 4.7 uF\nC190 /A1V0_5 /GND 0.47 uF\nC206 /A1V0_5 /GND 0.47 uF\nC218 /A1V0_5 /GND 0.47 uF\nC226 /A1V0_5 /GND 0.47 uF\nC149 /1V8 /GND 0.47 uF\nC162 /1V8 /GND 0.47 uF\nC178 /1V8 /GND 0.47 uF\nR85 /RX_CTRL_5 /1V8 5.76K\nR100 /GND /RX_CTRL_5 2.49K\nR122 /LED1_5_N Net-_Q7-PadD1_ 470\nR140 /LED0_5_N Net-_Q7-PadD2_ 470\nR133 /1V8 /LED_0_5 10K\nR134 /LED_0_5 /GND 2.49K\nL33 Net-_L33-Pad1_ /ETH5_AM_N /ETH5_AM_P Net-_L33-Pad4_ /ETH5_BM_N /ETH5_BM_P Net-_L33-Pad7_ /ETH5_CM_P /ETH5_CM_N Net-_L33-Pad10_ /ETH5_DM_N /ETH5_DM_P /ETH5_D_N /ETH5_D_P Net-_C182-Pad2_ /ETH5_C_N /ETH5_C_P Net-_C198-Pad2_ /ETH5_B_N /ETH5_B_P Net-_C214-Pad2_ /ETH5_A_N /ETH5_A_P Net-_C222-Pad2_ BOURNS_PT6120EL\nC222 /GND Net-_C222-Pad2_ 0.1 uF\nC214 /GND Net-_C214-Pad2_ 0.1 uF\nC198 /GND Net-_C198-Pad2_ 0.1 uF\nC182 /GND Net-_C182-Pad2_ 0.1 uF\nR112 Net-_C230-Pad2_ Net-_L33-Pad1_ 75\nR116 Net-_C230-Pad2_ Net-_L33-Pad4_ 75\nR121 Net-_C230-Pad2_ Net-_L33-Pad7_ 75\nR128 Net-_C230-Pad2_ Net-_L33-Pad10_ 75\nC230 /SHIELD Net-_C230-Pad2_ 10 nF 2 kV\nR86 /RX_D0_5 /1V8 10K\nR101 /GND /RX_D0_5 2.49K\nU14 /ETH6_A_P /ETH6_A_N /A2V5_7 /ETH6_B_P /ETH6_B_N /A1V0_7 /ETH6_C_P /ETH6_C_N /A2V5_7 /ETH6_D_P /ETH6_D_N Net-_R78-Pad2_ /A1V8_7 NC_94 /CLK_25MHZ_6 /MGMT_MDC /MGMT_MDIO NC_95 /1V8 /JTAG_TCK /JTAG_TDO_6 /JTAG_TMS /JTAG_TDO_5 /A1V0_7 NC_96 NC_97 /SGMII6_TX_C_P /SGMII6_TX_C_N NC_98 /1V8 /A1V0_7 NC_99 /RX_D0_6 NC_100 /SGMII6_RX_C_P /SGMII6_RX_C_N NC_101 /RX_CTRL_6 NC_102 NC_103 /1V8 /A1V0_7 /PHY_RST_N Net-_R79-Pad2_ NC_104 /LED_1_6 /LED_0_6 /A1V8_7 /GND DP83867\nR78 /GND Net-_R78-Pad2_ 11K\nR79 /1V8 Net-_R79-Pad2_ 10k\nC137 /SGMII6_TX_C_P NC_105 0.1 uF\nC138 /SGMII6_TX_C_N NC_106 0.1 uF\nC139 /SGMII6_RX_C_P NC_107 0.1 uF\nC140 /SGMII6_RX_C_N NC_108 0.1 uF\nC171 /A2V5_7 /GND 4.7 uF\nC191 /A2V5_7 /GND 0.47 uF\nC207 /A2V5_7 /GND 0.47 uF\nC172 /A1V8_7 /GND 4.7 uF\nC192 /A1V8_7 /GND 0.47 uF\nC208 /A1V8_7 /GND 0.47 uF\nC173 /A1V0_7 /GND 4.7 uF\nC193 /A1V0_7 /GND 0.47 uF\nC209 /A1V0_7 /GND 0.47 uF\nC219 /A1V0_7 /GND 0.47 uF\nC227 /A1V0_7 /GND 0.47 uF\nC153 /1V8 /GND 0.47 uF\nC163 /1V8 /GND 0.47 uF\nC179 /1V8 /GND 0.47 uF\nR89 /RX_CTRL_6 /1V8 5.76K\nR104 /GND /RX_CTRL_6 2.49K\nQ6 Net-_Q6-PadD1_ Net-_Q6-PadD2_ /LED_1_6 /LED_0_6 /GND /GND SSM6N58NU\nR124 /LED1_6_N Net-_Q6-PadD1_ 470\nQ8 Net-_Q8-PadD1_ Net-_Q8-PadD2_ /LED_1_7 /LED_0_7 /GND /GND SSM6N58NU\nR141 /LED0_6_N Net-_Q6-PadD2_ 470\nR135 /1V8 /LED_0_6 10K\nR136 /LED_0_6 /GND 2.49K\nL34 Net-_L34-Pad1_ /ETH6_AM_P /ETH6_AM_N Net-_L34-Pad4_ /ETH6_BM_P /ETH6_BM_N Net-_L34-Pad7_ /ETH6_CM_P /ETH6_CM_N Net-_L34-Pad10_ /ETH6_DM_N /ETH6_DM_P /ETH6_D_N /ETH6_D_P Net-_C183-Pad2_ /ETH6_C_N /ETH6_C_P Net-_C199-Pad2_ /ETH6_B_N /ETH6_B_P Net-_C215-Pad2_ /ETH6_A_N /ETH6_A_P Net-_C223-Pad2_ BOURNS_PT6120EL\nC223 /GND Net-_C223-Pad2_ 0.1 uF\nC215 /GND Net-_C215-Pad2_ 0.1 uF\nC199 /GND Net-_C199-Pad2_ 0.1 uF\nC183 /GND Net-_C183-Pad2_ 0.1 uF\nR113 Net-_C231-Pad2_ Net-_L34-Pad1_ 75\nR117 Net-_C231-Pad2_ Net-_L34-Pad4_ 75\nR123 Net-_C231-Pad2_ Net-_L34-Pad7_ 75\nR129 Net-_C231-Pad2_ Net-_L34-Pad10_ 75\nC231 /SHIELD Net-_C231-Pad2_ 10 nF 2 kV\nR90 /RX_D0_6 /1V8 5.76k\nR105 /GND /RX_D0_6 2.49K\nU15 /ETH7_A_P /ETH7_A_N /A2V5_7 /ETH7_B_P /ETH7_B_N /A1V0_7 /ETH7_C_P /ETH7_C_N /A2V5_7 /ETH7_D_P /ETH7_D_N Net-_R80-Pad2_ /A1V8_7 NC_109 /CLK_25MHZ_7 /MGMT_MDC /MGMT_MDIO NC_110 /1V8 /JTAG_TCK NC_111 /JTAG_TMS /JTAG_TDO_6 /A1V0_7 NC_112 NC_113 /SGMII7_TX_C_P /SGMII7_TX_C_N NC_114 /1V8 /A1V0_7 NC_115 /RX_D0_7 NC_116 /SGMII7_RX_C_P /SGMII7_RX_C_N NC_117 /RX_CTRL_7 NC_118 NC_119 /1V8 /A1V0_7 /PHY_RST_N Net-_R81-Pad2_ NC_120 /LED_1_7 /LED_0_7 /A1V8_7 /GND DP83867\nL29 /A2V5_7 /2V5 600R\nL31 /A1V0_7 /1V0 600R\nL30 /A1V8_7 /1V8 600R\nR80 /GND Net-_R80-Pad2_ 11K\nR81 /1V8 Net-_R81-Pad2_ 10k\nC141 /SGMII7_TX_C_P NC_121 0.1 uF\nC142 /SGMII7_TX_C_N NC_122 0.1 uF\nC143 /SGMII7_RX_C_P NC_123 0.1 uF\nC144 /SGMII7_RX_C_N NC_124 0.1 uF\nC158 /2V5 /GND 4.7 uF\nC174 /A2V5_7 /GND 4.7 uF\nC194 /A2V5_7 /GND 0.47 uF\nC210 /A2V5_7 /GND 0.47 uF\nC159 /1V8 /GND 4.7 uF\nC175 /A1V8_7 /GND 4.7 uF\nC195 /A1V8_7 /GND 0.47 uF\nC211 /A1V8_7 /GND 0.47 uF\nC160 /1V0 /GND 4.7 uF\nC176 /A1V0_7 /GND 4.7 uF\nC196 /A1V0_7 /GND 0.47 uF\nC212 /A1V0_7 /GND 0.47 uF\nC220 /A1V0_7 /GND 0.47 uF\nC228 /A1V0_7 /GND 0.47 uF\nC157 /1V8 /GND 0.47 uF\nC164 /1V8 /GND 0.47 uF\nC180 /1V8 /GND 0.47 uF\nR93 /RX_CTRL_7 /1V8 5.76K\nR108 /GND /RX_CTRL_7 2.49K\nR126 /LED1_7_N Net-_Q8-PadD1_ 470\nR142 /LED0_7_N Net-_Q8-PadD2_ 470\nR137 /1V8 /LED_0_7 10K\nR138 /LED_0_7 /GND 2.49K\nL35 Net-_L35-Pad1_ /ETH7_AM_N /ETH7_AM_P Net-_L35-Pad4_ /ETH7_BM_P /ETH7_BM_N Net-_L35-Pad7_ /ETH7_CM_N /ETH7_CM_P Net-_L35-Pad10_ /ETH7_DM_N /ETH7_DM_P /ETH7_D_N /ETH7_D_P Net-_C184-Pad2_ /ETH7_C_N /ETH7_C_P Net-_C200-Pad2_ /ETH7_B_N /ETH7_B_P Net-_C216-Pad2_ /ETH7_A_N /ETH7_A_P Net-_C224-Pad2_ BOURNS_PT6120EL\nC224 /GND Net-_C224-Pad2_ 0.1 uF\nC216 /GND Net-_C216-Pad2_ 0.1 uF\nC200 /GND Net-_C200-Pad2_ 0.1 uF\nC184 /GND Net-_C184-Pad2_ 0.1 uF\nR114 Net-_C232-Pad2_ Net-_L35-Pad1_ 75\nR118 Net-_C232-Pad2_ Net-_L35-Pad4_ 75\nR125 Net-_C232-Pad2_ Net-_L35-Pad7_ 75\nR130 Net-_C232-Pad2_ Net-_L35-Pad10_ 75\nC232 /SHIELD Net-_C232-Pad2_ 10 nF 2 kV\nR94 /RX_D0_7 /1V8 2.49K\nR83 /SGMII4_RX_C_P /1V8 10k\nR84 /SGMII4_RX_C_N /1V8 10k\nR98 /GND /SGMII4_RX_C_P 2.49K\nR99 /GND /SGMII4_RX_C_N 2.49K\nR95 /SGMII7_RX_C_P /1V8 10k\nR96 /SGMII7_RX_C_N /1V8 10k\nR109 /GND /SGMII7_RX_C_P 2.49K\nR110 /GND /SGMII7_RX_C_N 2.49K\nR91 /SGMII6_RX_C_P /1V8 10k\nR92 /SGMII6_RX_C_N /1V8 10k\nR106 /GND /SGMII6_RX_C_P 2.49K\nR107 /GND /SGMII6_RX_C_N 2.49K\nR87 /SGMII5_RX_C_P /1V8 10k\nR88 /SGMII5_RX_C_N /1V8 10k\nR102 /GND /SGMII5_RX_C_P 2.49K\nR103 /GND /SGMII5_RX_C_N 2.49K\nU16 /1V8 /GND Net-_R143-Pad2_ /1V8 DSC6101CI2A-025.0000\nC233 /1V8 /GND 0.47 uF\nR143 /CLK_25MHZ Net-_R143-Pad2_ 33\nU17 Net-_R144-Pad2_ /GND /1V8 Net-_R145-Pad2_ /GND Net-_R146-Pad2_ Net-_R147-Pad2_ /1V8 Net-_R148-Pad2_ /GND Net-_R149-Pad2_ /1V8 Net-_R150-Pad2_ Net-_R151-Pad2_ /CLK_25MHZ /1V8 5PB1108CMG\nC235 /1V8 /GND 0.47 uF\nC234 /1V8 /GND 4.7 uF\nC236 /1V8 /GND 0.47 uF\nC237 /1V8 /GND 0.47 uF\nR144 /CLK_25MHZ_0 Net-_R144-Pad2_ 33\nR145 /CLK_25MHZ_1 Net-_R145-Pad2_ 33\nR146 /CLK_25MHZ_2 Net-_R146-Pad2_ 33\nR147 /CLK_25MHZ_3 Net-_R147-Pad2_ 33\nR148 /CLK_25MHZ_4 Net-_R148-Pad2_ 33\nR149 /CLK_25MHZ_5 Net-_R149-Pad2_ 33\nR150 /CLK_25MHZ_6 Net-_R150-Pad2_ 33\nR151 /CLK_25MHZ_7 Net-_R151-Pad2_ 33\nC238 /SHIELD /GND TBD\nC239 /SHIELD /GND TBD\nR157 /SHIELD /GND TBD\nR158 /SHIELD /GND TBD\n.end\n"
    },
    {
        "filename": "954.cir",
        "prompt": "Design a circuit with two banks of 8-channel bidirectional logic level translators (SN754410) controlled by enable signals. Each bank has inputs and outputs connected to 16-pin connectors (P9 and P10). A 7805 voltage regulator (U1) provides +5V from a +9V input (C1 & C2 for decoupling). Enable signals for both banks are provided via another 16-pin connector (P5). Input signals for each translator are pulled high with 10k resistors (R17 & R18) and filtered with a capacitor (C5) and diode (D1). A sense data output is provided (P11). Power connections are available through a 4-pin connector (P3 & P4). Additional 16-pin connectors (P1 & P2) provide high and low signals for each channel. Each translator has a 10-ohm series resistor on both the input and output of each channel (R1-R16). Two NPN transistors (Q1 & Q2) are connected to a common node (Net-_P11-Pad1_ & Net-_P8-Pad1_) and ground. Connectors P6, P7, and P8 provide additional signal routing.",
        "content": ".title KiCad schematic\nU2 /EN_Y0 /LOW_Y0 /OUT_Y0 GND GND Net-_R1-Pad1_ /HI_Y0 +5V /EN_X0 /HI_X0 Net-_R5-Pad2_ GND GND /OUT_X0 /LOW_X0 /LOGIC_PWR SN754410\nU1 GND /+9V +5V 7805\nR1 Net-_R1-Pad1_ /IN_Y0 10R\nR5 /IN_X0 Net-_R5-Pad2_ 10R\nP1 /HI_Y7 /HI_Y6 /HI_Y5 /HI_Y4 /HI_Y3 /HI_Y2 /HI_Y1 /HI_Y0 /LOW_Y7 /LOW_Y6 /LOW_Y5 /LOW_Y4 /LOW_Y3 /LOW_Y2 /LOW_Y1 /LOW_Y0 CONN_01X16\nP2 /HI_X7 /HI_X6 /HI_X5 /HI_X4 /HI_X3 /HI_X2 /HI_X1 /HI_X0 /LOW_X7 /LOW_X6 /LOW_X5 /LOW_X4 /LOW_X3 /LOW_X2 /LOW_X1 /LOW_X0 CONN_01X16\nP3 GND /+9V /LOGIC_PWR +5V CONN_01X04\nP9 /IN_Y0 /IN_Y1 /IN_Y2 /IN_Y3 /IN_Y4 /IN_Y5 /IN_Y6 /IN_Y7 /OUT_Y0 /OUT_Y1 /OUT_Y2 /OUT_Y3 /OUT_Y4 /OUT_Y5 /OUT_Y6 /OUT_Y7 CONN_01X16\nP10 /IN_X0 /IN_X1 /IN_X2 /IN_X3 /IN_X4 /IN_X5 /IN_X6 /IN_X7 /OUT_X0 /OUT_X1 /OUT_X2 /OUT_X3 /OUT_X4 /OUT_X5 /OUT_X6 /OUT_X7 CONN_01X16\nC1 /+9V GND 10U\nC4 +5V GND 10U\nC2 /+9V GND 100N\nC3 +5V GND 100N\nP4 /+9V GND +5V CONN_01X03\nP5 /EN_Y7 /EN_Y6 /EN_Y5 /EN_Y4 /EN_Y3 /EN_Y2 /EN_Y1 /EN_Y0 /EN_X7 /EN_X6 /EN_X5 /EN_X4 /EN_X3 /EN_X2 /EN_X1 /EN_X0 CONN_01X16\nU6 /EN_Y1 /LOW_Y1 /OUT_Y1 GND GND Net-_R9-Pad1_ /HI_Y1 +5V /EN_X1 /HI_X1 Net-_R13-Pad2_ GND GND /OUT_X1 /LOW_X1 /LOGIC_PWR SN754410\nR9 Net-_R9-Pad1_ /IN_Y1 10R\nR13 /IN_X1 Net-_R13-Pad2_ 10R\nU4 /EN_Y2 /LOW_Y2 /OUT_Y2 GND GND Net-_R3-Pad1_ /HI_Y2 +5V /EN_X2 /HI_X2 Net-_R7-Pad2_ GND GND /OUT_X2 /LOW_X2 /LOGIC_PWR SN754410\nR3 Net-_R3-Pad1_ /IN_Y2 10R\nR7 /IN_X2 Net-_R7-Pad2_ 10R\nU8 /EN_Y3 /LOW_Y3 /OUT_Y3 GND GND Net-_R11-Pad1_ /HI_Y3 +5V /EN_X3 /HI_X3 Net-_R15-Pad2_ GND GND /OUT_X3 /LOW_X3 /LOGIC_PWR SN754410\nR11 Net-_R11-Pad1_ /IN_Y3 10R\nR15 /IN_X3 Net-_R15-Pad2_ 10R\nU3 /EN_Y4 /LOW_Y4 /OUT_Y4 GND GND Net-_R2-Pad1_ /HI_Y4 +5V /EN_X4 /HI_X4 Net-_R6-Pad2_ GND GND /OUT_X4 /LOW_X4 /LOGIC_PWR SN754410\nR2 Net-_R2-Pad1_ /IN_Y4 10R\nR6 /IN_X4 Net-_R6-Pad2_ 10R\nU7 /EN_Y5 /LOW_Y5 /OUT_Y5 GND GND Net-_R10-Pad1_ /HI_Y5 +5V /EN_X5 /HI_X5 Net-_R14-Pad2_ GND GND /OUT_X5 /LOW_X5 /LOGIC_PWR SN754410\nR10 Net-_R10-Pad1_ /IN_Y5 10R\nR14 /IN_X5 Net-_R14-Pad2_ 10R\nU5 /EN_Y6 /LOW_Y6 /OUT_Y6 GND GND Net-_R4-Pad1_ /HI_Y6 +5V /EN_X6 /HI_X6 Net-_R8-Pad2_ GND GND /OUT_X6 /LOW_X6 /LOGIC_PWR SN754410\nR4 Net-_R4-Pad1_ /IN_Y6 10R\nR8 /IN_X6 Net-_R8-Pad2_ 10R\nU9 /EN_Y7 /LOW_Y7 /OUT_Y7 GND GND Net-_R12-Pad1_ /HI_Y7 +5V /EN_X7 /HI_X7 Net-_R16-Pad2_ GND GND /OUT_X7 /LOW_X7 /LOGIC_PWR SN754410\nR12 Net-_R12-Pad1_ /IN_Y7 10R\nR16 /IN_X7 Net-_R16-Pad2_ 10R\nQ1 GND Net-_P8-Pad3_ Net-_P11-Pad1_ 2n3904\nQ2 GND Net-_P8-Pad1_ Net-_P11-Pad1_ 2n3904\nR17 /LOGIC_PWR Net-_C5-Pad2_ 10K\nR18 NC_01 Net-_P11-Pad1_ 10K\nD1 GND Net-_C5-Pad2_ 1N4148\nC5 GND Net-_C5-Pad2_ 100N\nP11 Net-_P11-Pad1_ SENSE_DATA\nP8 Net-_P8-Pad1_ Net-_C5-Pad2_ Net-_P8-Pad3_ CONN_01X03\nP7 Net-_P6-Pad2_ Net-_P6-Pad1_ CONN_01X02\nP6 Net-_P6-Pad1_ Net-_P6-Pad2_ CONN_01X02\n.end\n"
    },
    {
        "filename": "40.cir",
        "prompt": "Create a circuit board designed to interface with a Raspberry Pi, providing power distribution, multiple driver connections, and I2C/SPI communication capabilities. The board features a 12V barrel jack input with filtering capacitors, regulated down to 5V and 3.3V using an MP1584 module. It includes four driver circuits (Driver_1 through Driver_4), each with a dedicated connector and associated GPIO pins for control. Two Raspberry Pi pin headers (Raspberry_Pi_Pin_Out_1 and Raspberry_Pi_Pin_Out_2) provide access to a wide range of GPIO pins, including I2C (SDA1_I2C_GPIO02, SCL1_I2C_GPIO03) and SPI (GPIO10_SPI_MOSI, GPIO09_SPI_MISO, GPIO11_SPI_CLK, SPI_CE0_GPIO08, SPI_CE0_GPIO07) signals. Additional connectors (Conn_01x04) are present for each driver circuit. Status is indicated by three LEDs (D1, D2, D3) with current limiting resistors (R1, R2, R3). Include header connectors for board-to-board connections (header_board_1, header_board_2, to_board_2).",
        "content": ".title KiCad schematic\nCON1 Power_12V_+ GND GND BARREL_JACK\nJ3 5V 5V 5V Net-_J3-Padb1_ Net-_J3-Padb2_ Net-_J3-Padb3_ m_Driver_2\nJ1 3.3V 5V SDA1_I2C_GPIO02 5V SCL1_I2C_GPIO03 GND GPIO04 TX_GPIO14 GND RX_GPIO15 GPIO17 GPIO18 GPIO27 GND GPIO22 GPIO23 3.3V GPIO24 GPIO10_SPI_MOSI GND GPIO09_SPI_MISO GPIO25 GPIO11_SPI_CLK SPI_CE0_GPIO08 GND SPI_CE0_GPIO07 ID_SD_EEPROM I2C_ID_SC_EEPROM GPIO05 GND GPIO06 GPIO12 GPIO13 GND GPIO19 GPIO16 GPIO26 GPIO20 GND GPIO21 Raspberry_Pi_Pin_Out_1\nJ17 Power_12V_+ GND header_board_2\nC1 Power_12V_+ GND 470uf\nJ8 Net-_J5-Pad11_ Net-_J5-Pad9_ Net-_J5-Pad7_ Net-_J5-Pad5_ Conn_01x04\nJ5 GND GPIO20 5V GPIO21 Net-_J5-Pad5_ Net-_J5-Pad6_ Net-_J5-Pad7_ Net-_J5-Pad6_ Net-_J5-Pad9_ Net-_J3-Padb3_ Net-_J5-Pad11_ Net-_J3-Padb2_ GND Net-_J3-Padb1_ Power_12V_+ GPIO06 Driver_2\nJ4 5V 5V 5V Net-_J4-Padb1_ Net-_J4-Padb2_ Net-_J4-Padb3_ m_Driver_1\nC2 Power_12V_+ GND 470uf\nJ9 Net-_J7-Pad11_ Net-_J7-Pad9_ Net-_J7-Pad7_ Net-_J7-Pad5_ Conn_01x04\nJ7 GND GPIO16 5V GPIO12 Net-_J7-Pad5_ Net-_J7-Pad6_ Net-_J7-Pad7_ Net-_J7-Pad6_ Net-_J7-Pad9_ Net-_J4-Padb3_ Net-_J7-Pad11_ Net-_J4-Padb2_ GND Net-_J4-Padb1_ Power_12V_+ GPIO05 Driver_1\nJ11 5V 5V 5V Net-_J11-Padb1_ Net-_J11-Padb2_ Net-_J11-Padb3_ m_Driver_3\nC3 Power_12V_+ GND 470uf\nJ15 Net-_J13-Pad11_ Net-_J13-Pad9_ Net-_J13-Pad7_ Net-_J13-Pad5_ Conn_01x04\nJ13 GND GPIO24 5V GPIO23 Net-_J13-Pad5_ Net-_J13-Pad6_ Net-_J13-Pad7_ Net-_J13-Pad6_ Net-_J13-Pad9_ Net-_J11-Padb3_ Net-_J13-Pad11_ Net-_J11-Padb2_ GND Net-_J11-Padb1_ Power_12V_+ GPIO18 Driver_3\nJ12 5V 5V 5V Net-_J12-Padb1_ Net-_J12-Padb2_ Net-_J12-Padb3_ m_Driver_4\nC4 Power_12V_+ GND 470uf\nJ16 Net-_J14-Pad11_ Net-_J14-Pad9_ Net-_J14-Pad7_ Net-_J14-Pad5_ Conn_01x04\nJ14 GND GPIO22 5V GPIO27 Net-_J14-Pad5_ Net-_J14-Pad6_ Net-_J14-Pad7_ Net-_J14-Pad6_ Net-_J14-Pad9_ Net-_J12-Padb3_ Net-_J14-Pad11_ Net-_J12-Padb2_ GND Net-_J12-Padb1_ Power_12V_+ GPIO17 Driver_4\nJ2 3.3V 5V SDA1_I2C_GPIO02 5V SCL1_I2C_GPIO03 GND GPIO04 TX_GPIO14 GND RX_GPIO15 GPIO17 GPIO18 GPIO27 GND GPIO22 GPIO23 3.3V GPIO24 GPIO10_SPI_MOSI GND GPIO09_SPI_MISO GPIO25 GPIO11_SPI_CLK SPI_CE0_GPIO08 GND SPI_CE0_GPIO07 ID_SD_EEPROM I2C_ID_SC_EEPROM GPIO05 GND GPIO06 GPIO12 GPIO13 GND GPIO19 GPIO16 GPIO26 GPIO20 GND GPIO21 Raspberry_Pi_Pin_Out_2\nJ6 Power_12V_+ GND to_board_2\nU1 Power_12V_+ Power_12V_+ GND GND 5V 5V GND GND MP1584\nD3 Net-_D3-Pad1_ Power_12V_+ LED\nR3 Net-_D3-Pad1_ GND R\nD2 Net-_D2-Pad1_ 5V LED\nR2 Net-_D2-Pad1_ GND R\nJ10 Power_12V_+ GND header_board_1\nD1 Net-_D1-Pad1_ Power_12V_+ LED\nR1 Net-_D1-Pad1_ GND R\n.end\n"
    },
    {
        "filename": "464.cir",
        "prompt": "Design a circuit with an input connector (J77), an output connector (J78), and an operational amplifier stage (OPA333xxD - U50) preceded by a gain stage utilizing another operational amplifier (LTC6363 - U43) and associated resistors (R337, R338, R339, R340, R341, R342) and capacitors (C258, C259, C260, C261, C262, C263, C264, C265, C266, C268). Include bypass capacitors (C258, C260, C259, C261) near the connectors and additional capacitors (C262, C263, C264, C265, C266, C268) within the amplifier stages. The circuit should have designated input and output nodes (NC_01, NC_07, NC_08, NC_09, NC_10). C262 should be 100nF.",
        "content": ".title KiCad schematic\nC258 NC_01 Net-_C258-Pad2_ C\nC260 NC_02 Net-_C258-Pad2_ C\nC259 Net-_C259-Pad1_ NC_03 C\nC261 Net-_C259-Pad1_ NC_04 C\nJ77 Net-_C258-Pad2_ NC_05 Net-_J77-Pad3_ Net-_J77-Pad3_ NC_06 Net-_C259-Pad1_ InConnector\nJ78 NC_07 NC_08 Net-_C264-Pad2_ Net-_C263-Pad2_ NC_09 NC_10 OutConnector\nC266 NC_11 Net-_C266-Pad2_ C\nC268 NC_12 Net-_C266-Pad2_ C\nR341 Net-_C263-Pad2_ Net-_R340-Pad1_ R\nR342 Net-_C264-Pad2_ Net-_R339-Pad1_ R\nC264 Net-_C263-Pad2_ Net-_C264-Pad2_ C\nC263 NC_13 Net-_C263-Pad2_ C\nC265 Net-_C264-Pad2_ NC_14 C\nR337 Net-_R337-Pad1_ NC_15 R\nR339 Net-_R339-Pad1_ Net-_R337-Pad1_ R\nR338 Net-_R338-Pad1_ Net-_R338-Pad2_ R\nR340 Net-_R340-Pad1_ Net-_R338-Pad1_ R\nC262 Net-_C262-Pad1_ NC_16 100n\nU50 NC_17 Net-_R338-Pad2_ Net-_J77-Pad3_ NC_18 NC_19 Net-_R338-Pad2_ NC_20 NC_21 OPA333xxD\nU43 Net-_R337-Pad1_ Net-_C262-Pad1_ Net-_C266-Pad2_ Net-_R339-Pad1_ Net-_R340-Pad1_ NC_22 NC_23 Net-_R338-Pad1_ LTC6363\n.end\n"
    },
    {
        "filename": "897.cir",
        "prompt": "Create a circuit with eight individually controllable high-side switches, each controlling a connection to a digital output pin (D0-D7). Each switch uses an N-channel MOSFET (BS170) and a 10k pull-up resistor to 5V, with the output pulled low to 3.3V when the MOSFET is off. Each output pin (D0-D7) is connected to a corresponding Raspberry Pi GPIO pin (RPI_12 - RPI_19). Additionally, include a ninth switch controlling a signal named \"RPI_SEL\" also connected to a Raspberry Pi GPIO pin (RPI_10) and similarly configured with a 5V pull-up and 3.3V default low state. All MOSFET gates are driven by the corresponding Raspberry Pi GPIO pins. All resistors are 10k ohms.",
        "content": ".title KiCad schematic\nR2 RPI_19 3.3V 10k\nQ1 D7 3.3V RPI_19 BS170\nR1 D7 5V 10k\nR4 RPI_18 3.3V 10k\nQ2 D6 3.3V RPI_18 BS170\nR3 D6 5V 10k\nR6 RPI_17 3.3V 10k\nQ3 D5 3.3V RPI_17 BS170\nR5 D5 5V 10k\nR8 RPI_16 3.3V 10k\nQ4 D4 3.3V RPI_16 BS170\nR7 D4 5V 10k\nR10 RPI_15 3.3V 10k\nQ5 D3 3.3V RPI_15 BS170\nR9 D3 5V 10k\nR12 RPI_14 3.3V 10k\nQ6 D2 3.3V RPI_14 BS170\nR11 D2 5V 10k\nR14 RPI_13 3.3V 10k\nQ7 D1 3.3V RPI_13 BS170\nR13 D1 5V 10k\nR16 RPI_12 3.3V 10k\nQ8 D0 3.3V RPI_12 BS170\nR15 D0 5V 10k\nR18 RPI_10 3.3V 10k\nQ9 RPI_SEL 3.3V RPI_10 BS170\nR17 RPI_SEL 5V 10k\n.end\n"
    },
    {
        "filename": "1695.cir",
        "prompt": "Design a circuit that implements a precision current source with adjustable current levels, utilizing dual JFETs (N-channel) for current mirroring and control. The circuit should include filtering for both the positive (Vcc+) and negative (Vee) supply rails, with multiple decoupling capacitors of varying values (0.1uF, 100uF, 1uF, 5pF, 10pF). Include adjustable resistance elements (potentiometers) for current setting. The circuit should have test points for monitoring key signals and a coaxial connector for output. Utilize an LT1995 op-amp for potential voltage regulation or buffering. Include EMI filtering on the Vcc+ line. The circuit should also incorporate a discrete transistor (DMMT3904) for potential current steering or amplification. Provide mounting holes for physical stability. The circuit should have connectors for input and output signals.",
        "content": ".title KiCad schematic\nU1 Net-_R4-Pad2_ Net-_U1-Pad2_ Net-_R7-Pad2_ Net-_C4-Pad2_ Net-_C1-Pad1_ N-jfet_dual\nR4 Net-_R4-Pad1_ Net-_R4-Pad2_ 1k\nC1 Net-_C1-Pad1_ GND 5p\nR7 Net-_R7-Pad1_ Net-_R7-Pad2_ 1k\nR1 Net-_C1-Pad1_ GND 100M\nR11 Net-_C4-Pad2_ Net-_C5-Pad2_ 20\nR10 Net-_C4-Pad1_ Net-_C4-Pad2_ 1k\nR12 Net-_C5-Pad2_ Net-_C5-Pad1_ 1.24k\nU3 NC_01 Net-_R4-Pad2_ Net-_R7-Pad2_ Vee+ NC_02 Net-_C4-Pad1_ Vcc+ NC_03 LM6171D\nR5 Vcc+ Net-_R5-Pad2_ 1k\nC2 Net-_C2-Pad1_ GND 5p\nR8 Vcc+ Net-_R8-Pad2_ 1k\nR2 Net-_C2-Pad1_ GND 100M\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 10p\nU5 NC_04 GND GND Vee+ NC_05 Net-_R9-Pad1_ NC_06 NC_07 LT6657BHMS8-5\nC3 Vee+ Net-_C3-Pad2_ 1u\nR3 Net-_R3-Pad1_ Vee+ 430\nR6 Net-_R6-Pad1_ Vee+ 430\nR9 Net-_R9-Pad1_ Net-_C3-Pad2_ 200\nJ2 Net-_FL1-Pad1_ GND Net-_FL2-Pad3_ Conn_01x03_Male\nC19 GND Vee+ 0.1u\nFL2 Vee GND Net-_FL2-Pad3_ EMI_Filter_LCL\nC10 GND Vee 100u\nC7 GND Vee 0.1u\nC12 GND Vee+ 100u\nC14 GND Vee 0.1u\nC16 GND Vee+ 0.1u\nU6 Net-_C5-Pad1_ Net-_C5-Pad1_ Net-_C5-Pad1_ Vee GND Net-_R13-Pad2_ Vcc Net-_C4-Pad1_ Net-_C4-Pad1_ Net-_C4-Pad1_ LT1995\nJ3 Net-_C17-Pad1_ GND Conn_Coaxial\nR13 Net-_C17-Pad1_ Net-_R13-Pad2_ 50\nC17 Net-_C17-Pad1_ GND 5p\nU4 NC_08 Net-_R5-Pad2_ Net-_R8-Pad2_ Vee+ NC_09 Net-_C5-Pad1_ Vcc+ NC_10 LM6171D\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 10p\nR15 Vee+ Vee 50\nC21 GND Vee+ 0.1u\nC20 Vcc+ GND 0.1u\nC22 Vcc+ GND 0.1u\nR14 Vcc+ Vcc 50\nC9 Vcc GND 100u\nC15 Vcc+ GND 0.1u\nC13 Vcc GND 0.1u\nC11 Vcc+ GND 100u\nC6 Vcc GND 0.1u\nFL1 Net-_FL1-Pad1_ GND Vcc EMI_Filter_LCL\nTP1 Net-_C17-Pad1_ TestPoint\nC18 Vcc+ GND 0.1u\nC25 GND Vee+ 0.1u\nC24 Vcc+ GND 0.1u\nRV1 Net-_R7-Pad1_ Vcc+ Net-_R4-Pad1_ 100\nRV2 Net-_C5-Pad1_ Net-_C5-Pad1_ Net-_C5-Pad2_ 4.75k\nTP2 Net-_C4-Pad1_ TestPoint\nTP3 Net-_C5-Pad1_ TestPoint\nU2 Net-_R5-Pad2_ Net-_U2-Pad2_ Net-_R8-Pad2_ Net-_C5-Pad2_ Net-_C2-Pad1_ N-jfet_dual\nC23 GND Vee+ 0.1u\nU7 Net-_C3-Pad2_ Net-_C3-Pad2_ Net-_U1-Pad2_ Net-_R3-Pad1_ Net-_R6-Pad1_ Net-_U2-Pad2_ DMMT3904\nH1 GND MountingHole_Pad\nH2 GND MountingHole_Pad\nH3 GND MountingHole_Pad\nH4 GND MountingHole_Pad\nJ1 Net-_C1-Pad1_ GND Net-_C2-Pad1_ Conn_01x03_Male\n.end\n"
    },
    {
        "filename": "1433.cir",
        "prompt": "Create a circuit with a 2-pin connector and three single-pole, single-throw push buttons connected between the connector pins. All push buttons connect the same two pins of the connector.",
        "content": ".title KiCad schematic\nP1 Net-_P1-Pad1_ Net-_P1-Pad2_ CONN_01X02\nSW1 Net-_P1-Pad2_ Net-_P1-Pad1_ SW_PUSH\nSW2 Net-_P1-Pad2_ Net-_P1-Pad1_ SW_PUSH\nSW3 Net-_P1-Pad2_ Net-_P1-Pad1_ SW_PUSH\n.end\n"
    },
    {
        "filename": "1465.cir",
        "prompt": "Design a circuit with two NPN transistors (Q1 and Q2) configured as a differential amplifier. The amplifier utilizes two capacitors (C1 = 0.01uF, C2 = 0.022uF) for input coupling and DC blocking. Resistors R1 and R4 (both 4.7k\u03a9) form the emitter resistors for Q1 and Q2 respectively. Resistors R2 and R3 (both 82k\u03a9) provide base bias for Q1 and Q2. A voltage source V1 provides the input signal to the base network through resistor R1. The circuit operates with a single supply rail (ground).",
        "content": ".title KiCad schematic\nQ2 Net-_C2-Pad1_ Net-_C1-Pad1_ 0 NC_01 QNPN\nQ1 Net-_C1-Pad2_ Net-_C2-Pad2_ 0 NC_02 QNPN\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.01u\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 0.022u\nR1 Net-_R1-Pad1_ Net-_C1-Pad2_ 4.7k\nR2 Net-_R1-Pad1_ Net-_C1-Pad1_ 82k\nR3 Net-_R1-Pad1_ Net-_C2-Pad2_ 82k\nR4 Net-_R1-Pad1_ Net-_C2-Pad1_ 4.7k\nV1 Net-_R1-Pad1_ 0 VSOURCE\n.end\n"
    },
    {
        "filename": "1226.cir",
        "prompt": "Design a circuit that provides a protected and regulated power supply for an STM32F091 microcontroller and drives an LED. The circuit takes a 24V input, fuses it, and uses a Schottky diode for reverse polarity protection. It then generates +5V and +3.3V rails. The +5V rail powers an LED driver (Wurth LDHM) through a current-limiting resistor and a ferrite bead for noise filtering, with TVS diodes for protection. The +3.3V rail is generated using an ADP150AUJZ-3.3 regulator and is filtered with multiple capacitors. The STM32F091 is supplied with +3.3V and includes decoupling capacitors. An SN65HVD233 transceiver provides a USB-to-UART interface with connections for SWDIO and SWDCLK for programming/debugging via an ARM JTAG SWD connector. Include a reset circuit for the STM32.",
        "content": ".title KiCad schematic\nVR1 +24V GND Net-_FB1-Pad2_ Wurth-FDSM\nF1 +24V Net-_D1-Pad1_ Fuse\nD1 Net-_D1-Pad1_ NC_01 D_Schottky\nD2 +24V GND D_TVS\nC1 +24V GND 1u\nC2 +5V GND 1u\nC3 +5V GND 100n\nFB1 +5V Net-_FB1-Pad2_ Ferrite_Bead\nD4 Net-_D4-Pad1_ +5V RED\nR1 Net-_D4-Pad1_ GND 510\nD3 +5V GND D_TVS\nVR2 /Wurth LED driver/LED+ /Wurth LED driver/LED+ NC_02 GND NC_03 GND /Wurth LED driver/LED- Wurth-LDHM\nC4 /Wurth LED driver/LED+ /Wurth LED driver/LED- 2.2u\nC5 /Wurth LED driver/LED+ GND 2.2u\nC6 GND +3V3 100n\nU1 NC_04 GND +3V3 NC_05 GND NC_06 NC_07 GND SN65HVD233\nU2 +5V GND +5V NC_08 +3V3 ADP150AUJZ-3.3-R7\nC8 +3V3 GND 100n\nC7 +3V3 GND 1u\nU3 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 /STM32F091/~reset NC_15 NC_16 NC_17 NC_18 GND +3V3 NC_19 NC_20 NC_21 NC_22 GND +3V3 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 GND +3V3 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 /STM32F091/swdio GND +3V3 /STM32F091/swdclk NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 GND +3V3 STM32F091RCTx\nC17 /STM32F091/~reset GND 100n\nC9 +3V3 GND 100n\nC10 +3V3 GND 100n\nC11 +3V3 GND 100n\nC12 +3V3 GND 100n\nC13 +3V3 GND 10n\nC14 +3V3 GND 4.7u\nC15 +3V3 GND 4.7u\nC16 +3V3 GND 1u\nJ1 +3V3 /STM32F091/swdio GND /STM32F091/swdclk GND NC_60 NC_61 NC_62 GND /STM32F091/~reset ARM_JTAG_SWD_10\n.end\n"
    },
    {
        "filename": "663.cir",
        "prompt": "Create a simple pull-up resistor network for a MicroSD card interface. The circuit consists of three 47k\u03a9 resistors connected between the 3.3V power supply (3V3_PWR6) and the following signals: SD_MISO, SD_MOSI, and SD_~CS. The SD_~CS, SD_MOSI, and SD_MISO signals also connect to ground (GND) through the resistors. Include net labels for all connections and a title indicating it's a KiCad schematic. The SD1 net connects to NC_01, SD_~CS, SD_MOSI, 3V3_PWR6, NC_02, and GND. The MICROSD net connects to GND. Include unused nets NC_03, NC_04, and NC_05 connected to GND.",
        "content": ".title KiCad schematic\nSD1 NC_01 SD_~CS SD_MOSI 3V3_PWR6 NC_02 GND SD_MISO NC_03 NC_04 NC_05 GND GND MICROSD\nR23 SD_MISO 3V3_PWR6 47K\nR24 SD_MOSI 3V3_PWR6 47K\nR25 SD_~CS 3V3_PWR6 47K\n.end\n"
    },
    {
        "filename": "605.cir",
        "prompt": "Create a circuit with a header connector (J1) having 8 pins. Pins 3, 4, 5, 6, 7, and 8 each have a pull-up resistor (100 ohms) to VCC and a 1K ohm resistor in series to a switch (SW1-SW6 respectively). The other side of each switch is connected to ground. The header connector pins are numbered 1-8, with pins 3-8 being used in this circuit. Pin 1 and 2 are not connected.",
        "content": ".title KiCad schematic\nJ1 GND /VCC Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Conn_01x08_Male\nR2 Net-_J1-Pad3_ Net-_R2-Pad2_ 1K\nR1 Net-_J1-Pad3_ /VCC 100\nSW1 Net-_R2-Pad2_ GND up\nR4 Net-_J1-Pad4_ Net-_R4-Pad2_ 1K\nR3 Net-_J1-Pad4_ /VCC 100\nSW2 Net-_R4-Pad2_ GND down\nR6 Net-_J1-Pad5_ Net-_R6-Pad2_ 1K\nR5 Net-_J1-Pad5_ /VCC 100\nSW3 Net-_R6-Pad2_ GND right\nR8 Net-_J1-Pad6_ Net-_R8-Pad2_ 1K\nR7 Net-_J1-Pad6_ /VCC 100\nSW4 Net-_R8-Pad2_ GND left\nR10 Net-_J1-Pad7_ Net-_R10-Pad2_ 1K\nR9 Net-_J1-Pad7_ /VCC 100\nSW5 Net-_R10-Pad2_ GND confirm\nR12 Net-_J1-Pad8_ Net-_R12-Pad2_ 1K\nR11 Net-_J1-Pad8_ /VCC 100\nSW6 Net-_R12-Pad2_ GND return\n.end\n"
    },
    {
        "filename": "1815.cir",
        "prompt": "Create a SPICE netlist for a 3D printer control board based on an STM32F103RE microcontroller. The board should include:\n\n*   **Power Supply:** A 12V input with fuses, a buck converter to generate 5V, and a linear regulator (AP1117-33) to generate 3.3V. Include decoupling capacitors for all voltage rails (+12V, +5V, +3.3V).\n*   **Microcontroller:** STM32F103RE with connections for SPI (MOSI, MISO, SCK, SDCS), I2C (SDA, SCL), and multiple UARTs (STM_TX/RX pairs). Include BOOT0 and BOOT1 pins for programming. Include a crystal oscillator with loading capacitors.\n*   **Motor Drivers:** Four Pololu A4988 stepper motor driver breakout boards controlling X, Y, Z, and E axes. Include connections for step, direction, and enable signals for each axis.\n*   **Endstops:** X, Y, and Z minimum endstop inputs.\n*   **Heater Control:** MOSFETs (IRLR8743 and AO3400A) for controlling a hotend heater and a heated bed. Include current sensing resistors and status LEDs.\n*   **Fan Control:** MOSFETs (AO3400A) for controlling multiple fans. Include status LEDs.\n*   **Temperature Sensing:** Inputs for two temperature sensors (Temp_0, Temp_1) with pull-up resistors.\n*   **USB Interface:** A USB-B Micro connector for programming and communication.\n*   **Servo Control:** Connections for two servos.\n*   **ESP8266 Module:** Connections for an ESP-01v090 module.\n*   **Connectors:** Various connectors for power inputs, motor connections, endstops, temperature sensors, servos, and communication interfaces.\n*   **LED Indicators:** Status LEDs for various functions.\n*   **Jumpers:** Several jumpers for configuration.\n*   **NRST:** Reset button and connection.\n\n\n\n",
        "content": ".title KiCad schematic\nH1 GND MH_P\nH2 GND MH_P\nH3 GND MH_P\nH4 GND MH_P\nLOGO1 Logo_Open_Hardware_Small\nLOGO2 Logo_Open_Hardware_Small\nY1 Net-_C18-Pad1_ Net-_C19-Pad1_ Crystal\nC18 Net-_C18-Pad1_ GND 20pF\nC21 GND +3V3 100nF\nC20 NRST GND 100nF\nR23 +3V3 NRST 10k\nR21 Net-_J1-Pad2_ BOOT_1 10k\nR22 Net-_J24-Pad2_ BOOT_0 10k\nJ2 5V_USB Net-_J2-Pad2_ Net-_J2-Pad3_ NC_01 GND GND USB_B_Micro\nJ24 +3V3 Net-_J24-Pad2_ GND B_0_SEL\nJ1 +3V3 Net-_J1-Pad2_ GND B_1_SEL\nJ25 +3V3 SWDIO SWDCLK GND ST-LINK\nC15 GND +3V3 100nF\nR32 Net-_J2-Pad2_ USB- 10R\nR31 Net-_J2-Pad3_ USB+ 10R\nR30 +3V3 USB+ 1.5K\nC19 Net-_C19-Pad1_ GND 20pF\nC22 GND +3V3 100nF\nC23 GND +3V3 100nF\nC24 GND +3V3 100nF\nC25 GND +3V3 100nF\nSW1 NRST GND SW_Push\nJ15 NRST GND Conn_01x02\nU4 NC_02 Z_2_DIR E_EN E_STEP Net-_C18-Pad1_ Net-_C19-Pad1_ NRST Z_2_STEP Z_2_EN E_DIR NC_03 GND +3V3 FAN_2 Z_DIR STM_TX_2 STM_RX_2 GND +3V3 Temp_1 SCK_2 MISO_2 MOSI_2 Temp_0 SDCS FAN_0 FAN_1 BOOT_1 PB10 PB11 GND +3V3 PB12 PB13 X_Min Y_Min Z_Min X_DIR X_STEP Heatbed Hotend STM_TX_1 STM_RX_1 USB- USB+ SWDIO GND +3V3 SWDCLK Servo_0 STM_TX_4 STM_RX_4 X_EN Servo_1 Y_EN Y_STEP Y_DIR SCL SDA BOOT_0 Z_EN Z_STEP GND +3V3 STM32F103RE\nJ3 Net-_A1-Pad3_ Net-_A1-Pad4_ Net-_A1-Pad5_ Net-_A1-Pad6_ X_MOT\nJP1 +3V3 Net-_A1-Pad12_ SJ\nJP2 +3V3 Net-_A1-Pad11_ SJ\nJP3 +3V3 Net-_A1-Pad10_ SJ\nJP4 +3V3 Net-_A2-Pad12_ SJ\nJP5 +3V3 Net-_A2-Pad11_ SJ\nJP6 +3V3 Net-_A2-Pad10_ SJ\nC1 +12V GND 100uF\nC2 +12V GND 100uF\nC3 +12V GND 100uF\nC4 +12V GND 100uF\nC5 +12V GND 100uF\nA1 GND +3V3 Net-_A1-Pad3_ Net-_A1-Pad4_ Net-_A1-Pad5_ Net-_A1-Pad6_ GND +12V X_EN Net-_A1-Pad10_ Net-_A1-Pad11_ Net-_A1-Pad12_ Net-_A1-Pad13_ Net-_A1-Pad13_ X_STEP X_DIR Pololu_Breakout_A4988\nA2 GND +3V3 Net-_A2-Pad3_ Net-_A2-Pad4_ Net-_A2-Pad5_ Net-_A2-Pad6_ GND +12V Y_EN Net-_A2-Pad10_ Net-_A2-Pad11_ Net-_A2-Pad12_ Net-_A2-Pad13_ Net-_A2-Pad13_ Y_STEP Y_DIR Pololu_Breakout_A4988\nJ4 Net-_A2-Pad3_ Net-_A2-Pad4_ Net-_A2-Pad5_ Net-_A2-Pad6_ Y_MOT\nJ5 Net-_A3-Pad3_ Net-_A3-Pad4_ Net-_A3-Pad5_ Net-_A3-Pad6_ Z_MOT_A\nJP7 +3V3 Net-_A3-Pad12_ SJ\nJP8 +3V3 Net-_A3-Pad11_ SJ\nJP9 +3V3 Net-_A3-Pad10_ SJ\nJ7 Net-_A5-Pad3_ Net-_A5-Pad4_ Net-_A5-Pad5_ Net-_A5-Pad6_ E_MOT\nJP10 +3V3 Net-_A4-Pad12_ SJ\nJP11 +3V3 Net-_A4-Pad11_ SJ\nJP12 +3V3 Net-_A4-Pad10_ SJ\nJ6 Net-_A4-Pad3_ Net-_A4-Pad4_ Net-_A4-Pad5_ Net-_A4-Pad6_ Z_MOT_B\nJP13 +3V3 Net-_A5-Pad12_ SJ\nJP14 +3V3 Net-_A5-Pad11_ SJ\nJP15 +3V3 Net-_A5-Pad10_ SJ\nA3 GND +3V3 Net-_A3-Pad3_ Net-_A3-Pad4_ Net-_A3-Pad5_ Net-_A3-Pad6_ GND +12V Z_EN Net-_A3-Pad10_ Net-_A3-Pad11_ Net-_A3-Pad12_ Net-_A3-Pad13_ Net-_A3-Pad13_ Z_STEP Z_DIR Pololu_Breakout_A4988\nA4 GND +3V3 Net-_A4-Pad3_ Net-_A4-Pad4_ Net-_A4-Pad5_ Net-_A4-Pad6_ GND +12V Z_2_EN Net-_A4-Pad10_ Net-_A4-Pad11_ Net-_A4-Pad12_ Net-_A4-Pad13_ Net-_A4-Pad13_ Z_2_STEP Z_2_DIR Pololu_Breakout_A4988\nA5 GND +3V3 Net-_A5-Pad3_ Net-_A5-Pad4_ Net-_A5-Pad5_ Net-_A5-Pad6_ GND +12V E_EN Net-_A5-Pad10_ Net-_A5-Pad11_ Net-_A5-Pad12_ Net-_A5-Pad13_ Net-_A5-Pad13_ E_STEP E_DIR Pololu_Breakout_A4988\nR15 GND Net-_Q5-Pad1_ 10k\nR12 GND Net-_Q4-Pad1_ 10k\nR9 GND Net-_Q3-Pad1_ 10k\nR6 GND Net-_Q2-Pad1_ 10k\nR3 GND Net-_Q1-Pad1_ 10k\nD1 +12V /MOSFET/Hotend_OUT SS54\nQ2 Net-_Q2-Pad1_ /MOSFET/Heatbed_OUT GND IRLR8743\nQ1 Net-_Q1-Pad1_ /MOSFET/Hotend_OUT GND IRLR8743\nJ12 +12V /MOSFET/FAN_2_OUT FAN_2_OUT\nD9 GND Net-_D9-Pad2_ LED_RED\nD6 GND Net-_D6-Pad2_ LED_RED\nJ11 +12V /MOSFET/FAN_1_OUT FAN_1_OUT\nD8 GND Net-_D8-Pad2_ LED_RED\nR1 Net-_D5-Pad2_ Hotend_Buff 330\nD5 GND Net-_D5-Pad2_ LED_RED\nJ10 +12V /MOSFET/FAN_0_OUT FAN_0_OUT\nD7 GND Net-_D7-Pad2_ LED_RED\nQ3 Net-_Q3-Pad1_ GND /MOSFET/FAN_0_OUT AO3400A\nD15 +12V /MOSFET/FAN_0_OUT SS14\nR4 Net-_D6-Pad2_ Heatbed_Buff 330\nR2 Net-_Q1-Pad1_ Hotend_Buff 150R\nR5 Net-_Q2-Pad1_ Heatbed_Buff 150R\nR8 Net-_Q3-Pad1_ FAN_0 150R\nR11 Net-_Q4-Pad1_ FAN_1 150R\nR14 Net-_Q5-Pad1_ FAN_2 150R\nR7 Net-_D7-Pad2_ FAN_0 150R\nR10 Net-_D8-Pad2_ FAN_1 150R\nR13 Net-_D9-Pad2_ FAN_2 150R\nQ4 Net-_Q4-Pad1_ GND /MOSFET/FAN_1_OUT AO3400A\nQ5 Net-_Q5-Pad1_ GND /MOSFET/FAN_2_OUT AO3400A\nD2 V_Bed /MOSFET/Heatbed_OUT SS54\nD16 +12V /MOSFET/FAN_1_OUT SS14\nD17 +12V /MOSFET/FAN_2_OUT SS14\nJ8 +12V /MOSFET/Hotend_OUT Hotend_OUT\nJ9 V_Bed /MOSFET/Heatbed_OUT Heatbed_OUT\nC6 +12V GND 100nF\nF1 /Power/12V_In +12V Fuse\nD3 +12V GND SS54\nF2 /Power/V_Bed_In V_Bed Fuse\nC10 +5V GND 100nF\nC9 +12V GND 100nF\nU2 GND +3V3 +5V AP1117-33\nC12 +3V3 GND 100nF\nC11 +5V GND 100nF\nR19 GND Net-_D13-Pad1_ 330\nR20 GND Net-_D14-Pad1_ 150R\nR17 GND Net-_D11-Pad1_ 1k\nR16 GND Net-_D10-Pad1_ 1k\nD10 Net-_D10-Pad1_ +12V LED_RED\nJ21 +3V3 GND +3V3 GND +5V GND +5V GND +12V GND +12V GND Conn_02x06_Odd_Even\nU1 Net-_C17-Pad2_ NC_04 NC_05 Net-_R18-Pad1_ NC_06 GND +12V /Power/BuckOut GND TPS5430\nL1 /Power/BuckOut +5V 10uH\nC17 /Power/BuckOut Net-_C17-Pad2_ 10nF\nR18 Net-_R18-Pad1_ +5V 10k\nR33 GND Net-_R18-Pad1_ 3.3k\nD11 Net-_D11-Pad1_ V_Bed LED_RED\nD13 Net-_D13-Pad1_ +5V LED_RED\nD14 Net-_D14-Pad1_ +3V3 LED_RED\nC7 +12V GND 100uF\nC8 +12V GND 100uF\nD12 /Power/BuckOut GND SS54\nD4 +5V 5V_USB SS54\nC26 +5V GND 100uF\nJ13 GND /Power/12V_In +12V_IN\nJ14 GND /Power/V_Bed_In V_Heatbed_IN\nR28 +3V3 Temp_0 4K7\nR29 +3V3 Temp_1 4k7\nJ17 +5V GND X_Min Endstop_X\nC14 Temp_1 GND 10uF\nC13 Temp_0 GND 10uF\nR24 GND Hotend 10k\nR25 GND Heatbed 10k\nJ23 GND +5V Servo_0_Buff Servo_0\nJ20 +3V3 GND SDA SCL I2C\nJ26 +3V3 GND MISO_2 MOSI_2 SCK_2 SDCS SPI\nJ33 Temp_1 GND TEMP_1\nJ32 Temp_0 GND TEMP_0\nJ22 GND +5V Servo_1_Buff Servo_1\nJ18 +5V GND Y_Min Endstop_Y\nJ19 +5V GND Z_Min Endstop_Z\nC16 +5V GND 100nF\nJ16 +3V3 +3V3 GND GND STM_RX_1 STM_RX_4 STM_TX_1 STM_TX_4 Serial_1_2\nJ27 +3V3 +3V3 GND GND PB10 PB11 PB12 PB13 Serial_3_4\nD18 GND Net-_D18-Pad2_ LED_RED\nR34 Net-_D18-Pad2_ PB12 150R\nD19 GND Net-_D19-Pad2_ LED_RED\nR35 Net-_D19-Pad2_ PB13 150R\nJ28 NC_07 Net-_J28-Pad2_ GND GPIO0_SEL\nR26 +3V3 SCL 4k7\nR27 +3V3 SDA 4k7\nJ29 NC_08 SDCS MOSI_2 +3V3 SCK_2 GND MISO_2 NC_09 NC_10 GND Micro_SD_Card_Det\nU3 GND Heatbed Heatbed_Buff GND Hotend Hotend_Buff GND Servo_1_Buff Servo_1 GND Servo_0_Buff Servo_0 GND +5V 74HCT125\nJ30 GND STM_RX_2 NC_11 +3V3 Net-_J28-Pad2_ NC_12 STM_TX_2 +3V3 ESP-01v090\n.end\n"
    },
    {
        "filename": "842.cir",
        "prompt": "Create a circuit board with the following connectivity: a microcontroller interface including multiple analog inputs (8 single-ended), 8 analog outputs, MIDI in/out, an SD card slot, two USB ports (one Type-A, one micro/mini - details unclear), a rotary encoder, and a TFT display interface (SCK, MOSI, DC, CS). Multiple connectors are used for signal routing, including 2x 20-pin headers, 2x 8-pin headers, 2x 4-pin headers, a DIN-5 connector, and an SD card connector. Power rails include GND and +5V. The analog inputs and outputs are connected to audio jacks via a switch matrix. The rotary encoder is connected to digital input pins. The USB ports and SD card interface connect to dedicated microcontroller pins. The TFT display connects to SPI pins.",
        "content": ".title KiCad schematic\nJ1 GND +5V /TFT_SCK /TFT_MOSI +5V /TFT_DC /TFT_CS +5V Conn_01x08\nJIN1 /VGND1 /VIN1 GND AudioJack2_SwitchT\nJIN2 /VGND2 /VIN2 GND AudioJack2_SwitchT\nJIN3 /VGND3 /VIN3 GND AudioJack2_SwitchT\nJIN4 /VGND4 /VIN4 GND AudioJack2_SwitchT\nJIN6 /VGND6 /VIN6 GND AudioJack2_SwitchT\nJIN7 /VGND7 /VIN7 GND AudioJack2_SwitchT\nJIN8 /VGND8 /VIN8 GND AudioJack2_SwitchT\nJOUT1 GND /VOUT1 NC_01 AudioJack2_SwitchT\nJOUT2 GND /VOUT2 NC_02 AudioJack2_SwitchT\nJOUT3 GND /VOUT3 NC_03 AudioJack2_SwitchT\nJOUT4 GND /VOUT4 NC_04 AudioJack2_SwitchT\nJOUT5 GND /VOUT5 NC_05 AudioJack2_SwitchT\nJOUT6 GND /VOUT6 NC_06 AudioJack2_SwitchT\nJOUT7 GND /VOUT7 NC_07 AudioJack2_SwitchT\nJOUT8 GND /VOUT8 NC_08 AudioJack2_SwitchT\nJIN5 /VGND5 /VIN5 GND AudioJack2_SwitchT\nMIDI_IN1 NC_09 /MIDI_RX_PIN2 NC_10 /MIDI_RX_PIN4 NC_11 DIN-5\nMIDI_OUT1 NC_12 /MIDI_TX_PIN2 NC_13 /MIDI_TX_PIN4 NC_14 DIN-5\nSDCARD1 Net-_FPC_SD1-Pad8_ Net-_FPC_SD1-Pad7_ Net-_FPC_SD1-Pad6_ Net-_FPC_SD1-Pad5_ Net-_FPC_SD1-Pad4_ Net-_FPC_SD1-Pad3_ Net-_FPC_SD1-Pad2_ Net-_FPC_SD1-Pad1_ GND GND YAMAICHI_SD_CARD\nJBUSBA1 Net-_JBUSBA1-Pad1_ Net-_JBUSBA1-Pad2_ Net-_JBUSBA1-Pad3_ Net-_JBUSBA1-Pad4_ Conn_01x04\nJBUSBB1 GND Net-_JBUSBB1-Pad2_ Net-_JBUSBB1-Pad3_ Net-_JBUSBB1-Pad4_ Conn_01x04\nUSBA1 Net-_JBUSBA1-Pad4_ Net-_JBUSBA1-Pad3_ Net-_JBUSBA1-Pad2_ Net-_JBUSBA1-Pad1_ NC_15 NC_16 USB-A-S-X-X-VT\nUSBB1 Net-_JBUSBB1-Pad4_ Net-_JBUSBB1-Pad3_ Net-_JBUSBB1-Pad2_ GND NC_17 NC_18 61400413321\nFPC_SD1 Net-_FPC_SD1-Pad1_ Net-_FPC_SD1-Pad2_ Net-_FPC_SD1-Pad3_ Net-_FPC_SD1-Pad4_ Net-_FPC_SD1-Pad5_ Net-_FPC_SD1-Pad6_ Net-_FPC_SD1-Pad7_ Net-_FPC_SD1-Pad8_ GND GND 1734592-8\nJIN9 GND /DIN1 GND AudioJack2_SwitchT\nJIN10 GND /DIN2 GND AudioJack2_SwitchT\nSW1 /ENC1A /ENC1B GND /ENC1SW GND Rotary_Encoder_Switch\nJ2 GND /VIN1 /VGND1 /VIN2 /VGND2 /VIN3 /VGND3 /VIN4 /VGND4 /VIN5 /VGND5 /VIN6 /VGND6 /VIN7 /VGND7 /MIDI_TX_PIN2 /MIDI_TX_PIN4 /DIN1 /DIN2 NC_19 Conn_01x20\nJ3 /VIN8 /VGND8 /VOUT1 /VOUT2 /VOUT3 /VOUT4 /VOUT5 /VOUT6 /VOUT7 /VOUT8 /TFT_SCK /TFT_MOSI /TFT_DC /TFT_CS /MIDI_RX_PIN2 /MIDI_RX_PIN4 /ENC1A /ENC1B /ENC1SW +5V Conn_01x20\nJX1 GND GND GND GND Conn_01x04\nJX2 GND GND GND GND Conn_01x04\n.end\n"
    },
    {
        "filename": "1354.cir",
        "prompt": "Create a microcontroller-based motor control system with an ATmega8A and ATmega128A. The system features two H-bridge motor drivers (L293D) controlled by the microcontrollers, allowing for independent control of multiple motors. Include connections for power (5V and GND), motor voltage (V_MOT), and various control signals (PWM, direction). Provide interfaces for serial communication (TXD, RXD, SCK, MOSI, MISO, RST), programming (ISP header), and user input (push buttons, potentiometers). Incorporate status indicators using LEDs and connectors for external devices. Include crystal oscillators for clock generation and mounting holes for physical assembly. The system should have test points for debugging and monitoring signals. Include jumpers for configurable connections.",
        "content": ".title KiCad schematic\nC2 5V GND C\nC1 5V GND C\nQ1 Net-_Q1-Pad1_ Net-_K1-Pad4_ GND IRLB8721PBF\nQ3 Net-_Q3-Pad1_ Net-_K2-Pad4_ GND IRLB8721PBF\nQ4 Net-_Q4-Pad1_ GND Net-_K2-Pad1_ AO3400A\nQ2 Net-_Q2-Pad1_ GND Net-_K1-Pad1_ AO3400A\nR9 /RST 5V 10\u043a\nJ3 GND 5V /SCK /MOSI /MISO /RST Conn_01x06\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nR8 GND Net-_D4-Pad1_ 200\nR6 GND Net-_D3-Pad1_ 200\nR7 Net-_Q4-Pad1_ Net-_D4-Pad2_ 68\nR5 Net-_Q3-Pad1_ Net-_D3-Pad2_ 68\nK2 Net-_K2-Pad1_ V_MOT Net-_J2-Pad2_ Net-_K2-Pad4_ V_MOT Net-_J2-Pad1_ Net-_K2-Pad4_ 5V G6K-2\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Conn_01x02\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR4 GND Net-_D2-Pad1_ 200\nR2 GND Net-_D1-Pad1_ 200\nR3 Net-_Q2-Pad1_ Net-_D2-Pad2_ 68\nU1 NC_01 NC_02 GND 5V GND 5V NC_03 NC_04 Net-_D2-Pad2_ Net-_D4-Pad2_ NC_05 NC_06 Net-_D1-Pad2_ Net-_D3-Pad2_ /MOSI /MISO /SCK 5V NC_07 NC_08 GND NC_09 NC_10 NC_11 NC_12 NC_13 PD1 PD0 /RST NC_14 NC_15 NC_16 ATmega8A-AU\nR1 Net-_Q1-Pad1_ Net-_D1-Pad2_ 68\nK1 Net-_K1-Pad1_ V_MOT Net-_J1-Pad2_ Net-_K1-Pad4_ V_MOT Net-_J1-Pad1_ Net-_K1-Pad4_ 5V G6K-2\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Conn_01x02\nJ1.2 GND /atmega128/PDI /atmega128/PDO PB1 /atmega128/RESET 5V Conn_01x06\nR1.2 Net-_D101-Pad2_ PB5 R\nD101 GND Net-_D101-Pad2_ LED\nR1.1 5V /atmega128/RESET R\nX101 Net-_C102-Pad1_ Net-_C103-Pad1_ Crystal\nC103 Net-_C103-Pad1_ GND C\nC102 Net-_C102-Pad1_ GND C\nR1.3 /atmega128/TX /atmega128/PDI R\nJ1.1 5V /atmega128/PDO /atmega128/TX GND Conn_01x04\nSW1 GND /atmega128/RESET SW_Push\nJ1.3 PG0 PG1 PC0 PC1 B_STAT PC3 PC4 PC5 M4A M4B M3A M3B M2A M2B M1A M1B Conn_01x16\nRV1 5V PF2 GND R_POT\nRV2 5V PF1 GND R_POT\nRV3 5V PF0 GND R_POT\nC101 Net-_C101-Pad1_ GND C\nJ1.4 PA2 PA1 PA0 PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF0 Conn_01x11\nJ1.5 PE2 M1PWM M2PWM M3PWM PE6 PE7 PB0 PB1 PB2 PB3 M4PWM PB5 PB6 Conn_01x13\nU101 NC_17 /atmega128/TX /atmega128/PDO PE2 M1PWM M2PWM M3PWM PE6 PE7 PB0 PB1 PB2 PB3 M4PWM PB5 PB6 PB7 PG3 PG4 /atmega128/RESET 5V GND Net-_C103-Pad1_ Net-_C102-Pad1_ PD0 PD1 B_TXD B_RXD PD4 PD5 PD6 PD7 PG0 PG1 PC0 PC1 B_STAT PC3 PC4 PC5 M4A M4B M3A M3B M2A M2B M1A M1B PA2 PA1 PA0 5V GND PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF0 Net-_C101-Pad1_ GND 5V ATmega128A-AU\nJ1.6 PB7 PG3 PG4 PD0 PD1 B_TXD B_RXD PD4 PD5 PD6 PD7 Conn_01x11\nC104 GND 5V C\nC105 GND 5V C\nJ1.7 GND 5V PD0 PD1 Conn_01x04\nJ1.11 NC_18 EN\nJ1.12 NC_19 ALED\nJ1.13 NC_20 STAT\nJ1.14 NC_21 SELECT\nJ1.15 NC_22  \nJ1.16 NC_23  \nJ1.17 NC_24  \nJ1.22 NC_25  \nJ1.21 NC_26  \nJ1.20 NC_27  \nJ1.19 NC_28  \nJ1.18 NC_29  \nJ1.23 NC_30 GND\nJ1.24 NC_31 VCC\nJ1.25 NC_32 RST\nJ1.26 NC_33  \nJ1.27 NC_34 SWI\nJ1.28 NC_35  \nJ1.29 NC_36  \nJ1.34 NC_37 RXD\nJ1.33 NC_38 CTS\nJ1.32 NC_39 RTS\nJ1.31 NC_40  \nJ1.30 NC_41  \nJ1.35 NC_42 TXD\nR1.4 Net-_D1.2-Pad2_ Net-_J1.36-Pad4_ R\nD1.2 GND Net-_D1.2-Pad2_ LED\nR1.5 Net-_D1.3-Pad2_ Net-_J1.36-Pad3_ R\nD1.3 GND Net-_D1.3-Pad2_ LED\nR1.6 Net-_D1.4-Pad2_ Net-_J1.36-Pad2_ R\nD1.4 GND Net-_D1.4-Pad2_ LED\nR1.7 Net-_D1.5-Pad2_ Net-_J1.36-Pad1_ R\nD1.5 GND Net-_D1.5-Pad2_ LED\nJ1.36 Net-_J1.36-Pad1_ Net-_J1.36-Pad2_ Net-_J1.36-Pad3_ Net-_J1.36-Pad4_ Conn_01x04\nJP1.1 Net-_J1.36-Pad4_ PB3 M4PWM\nJP1.2 Net-_J1.36-Pad3_ PB2 M4PWM\nJP1.3 Net-_J1.36-Pad2_ PB0 M4PWM\nJP1.4 Net-_J1.36-Pad1_ PE7 M4PWM\nJ37 GND 3.3V Net-_J37-Pad3_ B_TXD B_STAT Conn_01x05\nQ1.1 Net-_Q1.1-Pad1_ 3.3V 5V AO3400A\nR1.8 Net-_Q1.1-Pad1_ 5V R\nR1.9 GND Net-_Q1.1-Pad1_ R\nR1.12 GND 3.3V R\nR1.10 Net-_J37-Pad3_ B_RXD R\nR1.11 GND Net-_J37-Pad3_ R\nSW1.2 PG3 GND SW_Push\nSW1.3 PG4 GND SW_Push\nR1.13 PG3 5V R\nR1.14 PG4 5V R\nA2.1 GND NC_43 Net-_A2.1-Pad3_ Net-_A2.1-Pad4_ Net-_A2.1-Pad5_ Net-_A2.1-Pad6_ GND V_MOT NC_44 NC_45 NC_46 NC_47 5V 5V Net-_A2.1-Pad15_ Net-_A2.1-Pad16_ Pololu_Breakout_DRV8825\nJ2.1 Net-_A2.1-Pad4_ Net-_A2.1-Pad3_ Conn_01x02\nJ2.2 Net-_A2.1-Pad6_ Net-_A2.1-Pad5_ Conn_01x02\nJ2.3 V_MOT GND Conn_01x02\nJ2.4 Net-_A2.1-Pad16_ Net-_A2.1-Pad15_ Conn_01x02\nJP2.1 PC1 Net-_A2.1-Pad15_ Jumper_2_Open\nJP2.2 PC0 Net-_A2.1-Pad16_ Jumper_2_Open\nH1 GND GND\nH4 GND GND\nH2 V_MOT IN+\nH3 5V OUT+\nH5 MountingHole\nH6 MountingHole\nH7 MountingHole\nTP1 5V TestPoint\nTP9 NC_48 TestPoint\nTP17 NC_49 TestPoint\nTP25 NC_50 TestPoint\nTP33 NC_51 TestPoint\nTP41 NC_52 TestPoint\nTP2 GND TestPoint\nTP10 NC_53 TestPoint\nTP18 NC_54 TestPoint\nTP26 NC_55 TestPoint\nTP34 NC_56 TestPoint\nTP42 NC_57 TestPoint\nTP3 NC_58 TestPoint\nTP11 NC_59 TestPoint\nTP19 NC_60 TestPoint\nTP27 GND TestPoint\nTP35 NC_61 TestPoint\nTP43 NC_62 TestPoint\nTP4 NC_63 TestPoint\nTP12 NC_64 TestPoint\nTP20 NC_65 TestPoint\nTP28 NC_66 TestPoint\nTP36 NC_67 TestPoint\nTP44 NC_68 TestPoint\nTP5 NC_69 TestPoint\nTP13 NC_70 TestPoint\nTP21 5V TestPoint\nTP29 NC_71 TestPoint\nTP37 NC_72 TestPoint\nTP45 NC_73 TestPoint\nTP6 NC_74 TestPoint\nTP14 NC_75 TestPoint\nTP22 NC_76 TestPoint\nTP30 NC_77 TestPoint\nTP38 NC_78 TestPoint\nTP46 NC_79 TestPoint\nTP7 NC_80 TestPoint\nTP15 NC_81 TestPoint\nTP23 NC_82 TestPoint\nTP31 NC_83 TestPoint\nTP39 NC_84 TestPoint\nTP47 NC_85 TestPoint\nTP8 NC_86 TestPoint\nTP16 NC_87 TestPoint\nTP24 NC_88 TestPoint\nTP32 5V TestPoint\nTP40 NC_89 TestPoint\nTP48 NC_90 TestPoint\nTP49 NC_91 TestPoint\nTP57 NC_92 TestPoint\nTP65 NC_93 TestPoint\nTP73 NC_94 TestPoint\nTP81 NC_95 TestPoint\nTP89 NC_96 TestPoint\nTP50 NC_97 TestPoint\nTP58 NC_98 TestPoint\nTP66 NC_99 TestPoint\nTP74 NC_100 TestPoint\nTP82 NC_101 TestPoint\nTP90 NC_102 TestPoint\nTP51 NC_103 TestPoint\nTP59 NC_104 TestPoint\nTP67 NC_105 TestPoint\nTP75 NC_106 TestPoint\nTP83 NC_107 TestPoint\nTP91 NC_108 TestPoint\nTP52 NC_109 TestPoint\nTP60 NC_110 TestPoint\nTP68 NC_111 TestPoint\nTP76 NC_112 TestPoint\nTP84 NC_113 TestPoint\nTP92 GND TestPoint\nTP53 NC_114 TestPoint\nTP61 NC_115 TestPoint\nTP69 NC_116 TestPoint\nTP77 NC_117 TestPoint\nTP85 NC_118 TestPoint\nTP93 NC_119 TestPoint\nTP54 NC_120 TestPoint\nTP62 NC_121 TestPoint\nTP70 NC_122 TestPoint\nTP78 NC_123 TestPoint\nTP86 NC_124 TestPoint\nTP94 NC_125 TestPoint\nTP55 NC_126 TestPoint\nTP63 NC_127 TestPoint\nTP71 NC_128 TestPoint\nTP79 NC_129 TestPoint\nTP87 NC_130 TestPoint\nTP95 NC_131 TestPoint\nTP56 NC_132 TestPoint\nTP64 NC_133 TestPoint\nTP72 NC_134 TestPoint\nTP80 NC_135 TestPoint\nTP88 NC_136 TestPoint\nTP96 NC_137 TestPoint\nU99 viking\nJ2.5 GND Net-_J2.5-Pad2_ Net-_J2.5-Pad2_ 5V Conn_01x04\nJ2.6 GND Net-_J2.6-Pad2_ Net-_J2.6-Pad2_ 5V Conn_01x04\nJ2.7 GND Net-_J2.7-Pad2_ Net-_J2.7-Pad2_ 5V Conn_01x04\nJ2.8 GND Net-_J2.8-Pad2_ Net-_J2.8-Pad2_ 5V Conn_01x04\nTP97 GND TestPoint\nTP98 NC_138 TestPoint\nTP99 NC_139 TestPoint\nTP100 NC_140 TestPoint\nTP101 NC_141 TestPoint\nTP102 NC_142 TestPoint\nU3.1 Net-_J3.5-Pad3_ Net-_J3.5-Pad2_ Net-_J3.1-Pad1_ GND GND Net-_J3.1-Pad2_ Net-_J3.5-Pad1_ V_MOT Net-_J3.5-Pad6_ Net-_J3.5-Pad5_ Net-_J3.2-Pad1_ GND GND Net-_J3.2-Pad2_ Net-_J3.5-Pad4_ V_MOT L293D\nJ3.1 Net-_J3.1-Pad1_ Net-_J3.1-Pad2_ Conn_01x02\nJ3.2 Net-_J3.2-Pad1_ Net-_J3.2-Pad2_ Conn_01x02\nR3.1 Net-_J3.5-Pad2_ Net-_D3.1-Pad2_ 200\nR3.2 Net-_J3.5-Pad1_ Net-_D3.2-Pad2_ 200\nR3.3 Net-_J3.5-Pad3_ Net-_D3.3-Pad2_ 200\nR3.4 Net-_J3.5-Pad5_ Net-_D3.4-Pad2_ 200\nR3.5 Net-_J3.5-Pad4_ Net-_D3.5-Pad2_ 200\nD3.1 GND Net-_D3.1-Pad2_ LED\nD3.2 GND Net-_D3.2-Pad2_ LED\nD3.3 GND Net-_D3.3-Pad2_ LED\nD3.4 GND Net-_D3.4-Pad2_ LED\nD3.5 GND Net-_D3.5-Pad2_ LED\nU3.2 Net-_J3.6-Pad2_ Net-_J3.6-Pad3_ Net-_J3.3-Pad1_ GND GND Net-_J3.3-Pad2_ Net-_J3.6-Pad1_ V_MOT Net-_J3.6-Pad6_ Net-_J3.6-Pad5_ Net-_J3.4-Pad1_ GND GND Net-_J3.4-Pad2_ Net-_J3.6-Pad4_ V_MOT L293D\nJ3.3 Net-_J3.3-Pad1_ Net-_J3.3-Pad2_ Conn_01x02\nJ3.4 Net-_J3.4-Pad1_ Net-_J3.4-Pad2_ Conn_01x02\nR3.7 Net-_J3.6-Pad3_ Net-_D3.7-Pad2_ 200\nR3.8 Net-_J3.6-Pad1_ Net-_D3.8-Pad2_ 200\nR3.9 Net-_J3.6-Pad2_ Net-_D3.9-Pad2_ 200\nR3.10 Net-_J3.6-Pad5_ Net-_D3.10-Pad2_ 200\nR3.11 Net-_J3.6-Pad4_ Net-_D3.11-Pad2_ 200\nD3.7 GND Net-_D3.7-Pad2_ LED\nD3.8 GND Net-_D3.8-Pad2_ LED\nD3.9 GND Net-_D3.9-Pad2_ LED\nD3.10 GND Net-_D3.10-Pad2_ LED\nD3.11 GND Net-_D3.11-Pad2_ LED\nR3.6 Net-_J3.5-Pad6_ Net-_D3.6-Pad2_ 200\nD3.6 GND Net-_D3.6-Pad2_ LED\nR3.12 Net-_J3.6-Pad6_ Net-_D3.12-Pad2_ 200\nD3.12 GND Net-_D3.12-Pad2_ LED\nJP3.5 M2PWM Net-_J3.5-Pad6_ M2PWM\nJP3.6 M2A Net-_J3.5-Pad5_ M2A\nJ3.5 Net-_J3.5-Pad1_ Net-_J3.5-Pad2_ Net-_J3.5-Pad3_ Net-_J3.5-Pad4_ Net-_J3.5-Pad5_ Net-_J3.5-Pad6_ Conn_01x06\nJP3.7 M2B Net-_J3.5-Pad4_ M2B\nJP3.8 M1PWM Net-_J3.5-Pad3_ M1PWM\nJP3.9 M1A Net-_J3.5-Pad2_ M1A\nJP3.10 M1B Net-_J3.5-Pad1_ M1B\nJP3.11 M4PWM Net-_J3.6-Pad6_ M4PWM\nJP3.12 M4A Net-_J3.6-Pad5_ M4A\nJ3.6 Net-_J3.6-Pad1_ Net-_J3.6-Pad2_ Net-_J3.6-Pad3_ Net-_J3.6-Pad4_ Net-_J3.6-Pad5_ Net-_J3.6-Pad6_ Conn_01x06\nJP3.13 M4B Net-_J3.6-Pad4_ M4B\nJP3.14 M3A Net-_J3.6-Pad3_ M3A\nJP3.15 M3PWM Net-_J3.6-Pad2_ M3PWM\nJP3.16 M3B Net-_J3.6-Pad1_ M3B\n.end\n"
    },
    {
        "filename": "929.cir",
        "prompt": "Design a circuit featuring an ATtiny13A microcontroller interfaced with a piezoelectric element. The piezoelectric element is connected to digital pin DW of the ATtiny13A through a 22k resistor (R3) and a 10uF capacitor (C1) to ground. A 120k resistor (R1) is placed in series with the piezoelectric element. The ATtiny13A is powered by VCC and grounded. A 1uF decoupling capacitor (C2) is connected between VCC and ground. Connectors (J1, J2, J3) provide access to the piezoelectric element, VCC, ground, and the microcontroller's output pin (/OUT). The ATtiny13A has unused pins (/PIEZO+, /PIEZO-, NC_01) connected appropriately.",
        "content": ".title KiCad schematic\nU1 /DW /PIEZO+ /PIEZO- GND Net-_R3-Pad1_ /OUT NC_01 VCC ATtiny13A-SSU\nR1 /PIEZO+ /PIEZO- 120k\nJ3 /DW GND Conn_01x02\nJ2 GND VCC /OUT Conn_01x03\nC2 VCC GND 1u\nJ1 /PIEZO+ /PIEZO- Conn_01x02\nC1 /PIEZO- GND 10u\nR3 Net-_R3-Pad1_ /PIEZO- 22k\n.end\n"
    },
    {
        "filename": "196.cir",
        "prompt": "Create a multi-rail power supply circuit with \u00b112V, +5V, +15V, -15V, and +7.5V outputs. The input can accept both a laptop power adapter (19V) and a DC input via screw terminals. Include overcurrent protection (750mA fuses) for most rails. Utilize linear regulators (LM7812, LM7912, LM78M05, MC79M12, LM78M12, LM7805) for voltage regulation. Incorporate filtering capacitors (100nF, 1000uF, 220nF, 1uF) on each rail. Include power status indicator LEDs for +12V, -12V, +5V, and input voltage. Implement a DC-DC converter module (XL6009) to step down from 19V to a regulated voltage. Include a separate step-down module (MP2307) to generate +7.5V. Add a TL071 op-amp circuit with associated resistors and capacitors. Provide multiple output connectors (Doepfer 10-pin, Doepfer 16-pin, screw terminals) for the various voltage rails. Include solder jumpers for selectable power sources. Incorporate current limiting and protection circuitry with transistors (TIP41, TIP42, MMBT2907A, MMBT2222A) and resistors. Include a varistor for transient voltage suppression.",
        "content": ".title KiCad schematic\nP101 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nP102 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV Gate Gate Doepfer_Power_16pin\nP105 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nP106 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV Gate Gate Doepfer_Power_16pin\nF101 Net-_F101-Pad1_ Net-_D101-Pad4_ 750mA\nRV101 Net-_D101-Pad4_ /DCSleeve Varistor\nJ103 -12V GND +12V +-12v out\nC114 -12V GND 100n\nC102 GND +12V 100n\nC113 +5V GND 100n\nC112 +5V GND 100n\nC115 -12V GND 100n\nC103 GND +12V 100n\nC116 -12V GND 100n\nC104 GND +12V 100n\nC117 -12V GND 100n\nC105 GND +12V 100n\nR105 -12V Net-_D106-Pad1_ 4k7\nD106 Net-_D106-Pad1_ GND LED\nR103 GND Net-_D104-Pad1_ 4k7\nD104 Net-_D104-Pad1_ +12V LED\nR104 +5V Net-_D105-Pad2_ 1k5\nD105 GND Net-_D105-Pad2_ LED\nR102 Vin-Pos19 Net-_D103-Pad2_ 10k\nD103 Vin-Neg19 Net-_D103-Pad2_ PWR_IN_LED\nD101 Vin-Pos19 Vin-Neg19 /DCSleeve Net-_D101-Pad4_ B125C800DM - DB107\nJ101 Net-_J101-Pad1_ /DCSleeve Laptop Power\nC101 Vin-Pos19 Vin-Neg19 100uF\nJ102 Net-_F103-Pad1_ VinGND Net-_F102-Pad2_ +-15V thru\nF102 Vin+15 Net-_F102-Pad2_ 750mA\nF103 Net-_F103-Pad1_ Vin-15 750mA\nJ105 Net-_F101-Pad1_ /DCSleeve Laptop Power Out\nSW101 Net-_F101-Pad1_ Net-_J101-Pad1_ NC_01 SW_SPDT\nJ104 GND +5V +5V out\nR101 Net-_D101-Pad4_ Net-_D102-Pad1_ 10r\nD102 Net-_D102-Pad1_ /DCSleeve 27v\nJ106 Vin-Pos19 Vin-Pos19 Vin-Neg19 Vin-Neg19 FrontInterConnVin\nJ107 Vin-Pos19 Vin-Pos19 Vin-Neg19 Vin-Neg19 FrontInterConnVin\nJ108 GND I+12 +12V I+5 +5V I-12 -12V GND Conn_01x08\nJ109 GND I+12 +12V I+5 +5V I-12 -12V GND Conn_01x08\nU201 +15V GND 12Vreg LM7812_TO220\nU204 GND -15V -12Vreg LM7912_TO220\nC204 +15V GND 1000uF\nC212 GND -15V 1000uF\nC215 GND -15V 100n\nC201 +15V GND 100n\nU207 +7.5V GND 5Vreg LM78M05_TO252\nU209 GND -15V -12Vreg MC79M12_TO252\nU208 +15V GND 12Vreg LM78M12_TO252\nD201 +15V 12Vreg 1N4001\nD203 -12Vreg -15V 1N4001\nF203 -12Vreg Net-_F203-Pad2_ 750mA\nF201 12Vreg Net-_F201-Pad2_ 750mA\nU205 Vin-Neg19 Vin-Pos19 Vin-15 DCDC+ XL6009 Module DCDC 19 to 30v\nR205 DCDC+ Net-_D206-Pad2_ 10k\nD206 Vin-15 Net-_D206-Pad2_ LED\nU202 +7.5V GND 5Vreg LM7805_TO220\nC207 +7.5V GND 1000uF\nC209 +5V GND 1000uF\nC202 +7.5V GND 100n\nF202 5Vreg Net-_F202-Pad2_ 750mA\nU203 VinGND Net-_R201-Pad1_ /VoltageRegulation/GND-7V /VoltageRegulation/7V Step Down Module +15 to 7v - MP2307 \nR201 Net-_R201-Pad1_ Vin+15 0R\nD202 +7.5V 5Vreg 1N4001\nU206 NC_02 VinGND Net-_C216-Pad2_ Vin-15 NC_03 Net-_R206-Pad2_ Vin+15 NC_04 TL071\nR204 Vin+15 Net-_C216-Pad2_ 4k70\nR207 Net-_C216-Pad2_ Vin-15 4k70\nR206 Net-_Q202-Pad1_ Net-_R206-Pad2_ 330r\nR202 Net-_C217-Pad1_ Vin+15 10r\nR208 Net-_C220-Pad2_ Vin-15 10r\nQ202 Net-_Q202-Pad1_ Net-_C217-Pad1_ VinGND TIP41\nQ203 Net-_Q202-Pad1_ Net-_C220-Pad2_ VinGND TIP42\nC216 Vin+15 Net-_C216-Pad2_ 220n\nC218 Net-_C216-Pad2_ Vin-15 220n\nC220 VinGND Net-_C220-Pad2_ 220n\nC217 Net-_C217-Pad1_ VinGND 220n\nC208 5Vreg GND 100n\nQ201 Net-_C219-Pad1_ DCDC+ Vin+15 TIP41\nR203 DCDC+ Net-_C219-Pad1_ 100r\nC219 Net-_C219-Pad1_ Vin-15 1u\nD207 Net-_D205-Pad2_ Vin-15 15v\nD204 DCDC+ Vin+15 1N4001\nD205 Net-_C219-Pad1_ Net-_D205-Pad2_ 15v\nC205 /VoltageRegulation/7V /VoltageRegulation/GND-7V 1u\nC203 Vin+15 VinGND 1u\nC210 VinGND Vin-15 1u\nR209 +15V Vin+15 0r25\nR211 GND VinGND 0r25\nR213 GND VinGND 0r25\nR214 -15V Vin-15 0r25\nR212 GND /VoltageRegulation/GND-7V 0r25\nR210 +7.5V /VoltageRegulation/7V 0r25\nC214 GND -12V 1000uF\nC206 +12V GND 1000uF\nQ204 /VoltageRegulation/b4 Net-_JP201-Pad2_ I+12 MMBT2907A\nR219 +12V Net-_F201-Pad2_ 1R1\nR220 +12V Net-_F201-Pad2_ 1R1\nR215 I+12 Net-_D209-Pad2_ 1k\nD209 GND Net-_D209-Pad2_ RED\nR221 /VoltageRegulation/b4 +12V 5k6\nR222 /VoltageRegulation/b4 GND 100k\nR217 +12V Net-_F201-Pad2_ 1R1\nR218 +12V Net-_F201-Pad2_ 1R1\nR216 I-12 Net-_D208-Pad1_ 1k\nD208 Net-_D208-Pad1_ GND RED\nQ205 /VoltageRegulation/b5 Net-_JP202-Pad2_ I-12 MMBT2222A\nR224 -12V /VoltageRegulation/b5 4k7\nR223 GND /VoltageRegulation/b5 100k\nR231 +5V Net-_F202-Pad2_ 1R1\nR232 +5V Net-_F202-Pad2_ 1R1\nR229 +5V Net-_F202-Pad2_ 1R1\nR230 +5V Net-_F202-Pad2_ 1R1\nR235 Net-_Q206-Pad1_ GND 100k\nR234 Net-_Q206-Pad1_ +5V 15k\nD210 GND Net-_D210-Pad2_ RED\nR233 I+5 Net-_D210-Pad2_ 1k\nQ206 Net-_Q206-Pad1_ 5Vreg I+5 MMBT2907A\nJP201 12Vreg Net-_JP201-Pad2_ Net-_F201-Pad2_ SolderJumper_3_Bridged12\nR227 -12V Net-_F203-Pad2_ 1R1\nR228 -12V Net-_F203-Pad2_ 1R1\nR225 -12V Net-_F203-Pad2_ 1R1\nR226 -12V Net-_F203-Pad2_ 1R1\nJP202 -12Vreg Net-_JP202-Pad2_ Net-_F203-Pad2_ SolderJumper_3_Bridged12\n.end\n"
    },
    {
        "filename": "1546.cir",
        "prompt": "Create a circuit with a 10k\u03a9 resistor (R10) connected between a node named `/V_TankLevel` and a digital potentiometer (MPX5100) wiper terminal (NC_01). The other end of R10 is connected to a node named `Net-_R10-Pad1_`. A 10k\u03a9 resistor (R15) is connected between `/V_TankLevel` and ground (GND). The MPX5100 has its high side connected to +5V and its low side to GND. A 0.1\u00b5F capacitor (C3) is connected between +5V and GND. The circuit is powered by a +5V supply.",
        "content": ".title KiCad schematic\nU1 NC_01 +5V GND Net-_R10-Pad1_ NC_02 NC_03 NC_04 NC_05 MPX5100\nC3 GND +5V CAP_0603\nR10 Net-_R10-Pad1_ /V_TankLevel RES_0603\nR15 /V_TankLevel GND RES_0603\n.end\n"
    },
    {
        "filename": "1115.cir",
        "prompt": "Design a circuit with two independently controllable LED indicators, each driven by a combination of a PWM signal and a diode. The circuit includes four single-pole, single-throw (SPST) switches (K1-K4) to enable/disable the LEDs and corresponding PWM signals. A 1k\u03a9 resistor limits current to one of the LEDs (D1). The circuit is powered by a +5V supply and utilizes a 20x2 pin connector (P1) for input/output connections, including +5V, GND, the two PWM signals (/PWM1, /PWM2), the two LED control signals (/D1, /D2), and numerous unconnected pins. The LEDs (D1) are standard LEDs.",
        "content": ".title KiCad schematic\nK4 /PWM2 +5V GND CONN_3\nK3 /D2 +5V GND CONN_3\nK2 /PWM1 +5V GND CONN_3\nK1 /D1 +5V GND CONN_3\nR1 Net-_D1-Pad2_ GND 1k\nD1 +5V Net-_D1-Pad2_ LED\nP1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 +5V GND NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 /D1 NC_17 NC_18 /PWM1 Net-_P1-Pad23_ NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 /D2 /PWM2 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 CONN_20X2\n.end\n"
    },
    {
        "filename": "906.cir",
        "prompt": "Create a circuit board layout with multiple DB9 connectors. Include four DB9 male connectors (J1, J2, J9, J13) and twelve DB9 female connectors (J3, J4, J5, J6, J7, J8, J10, J11, J12, J14, J15, J16). All connectors should be connected to ground. Also include four mounting holes (H1, H2, H3, H4) connected to ground. The DB9 connectors should have mounting holes associated with them.",
        "content": ".title KiCad schematic\nJ3 GND Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ DB9_Female_MountingHoles\nJ4 GND Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ DB9_Female_MountingHoles\nJ5 GND Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ DB9_Female_MountingHoles\nJ1 GND Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ DB9_Male_MountingHoles\nJ10 GND Net-_J10-Pad1_ Net-_J10-Pad2_ Net-_J10-Pad3_ Net-_J10-Pad4_ Net-_J10-Pad5_ Net-_J10-Pad6_ Net-_J10-Pad7_ Net-_J10-Pad8_ Net-_J10-Pad9_ DB9_Female_MountingHoles\nJ11 GND Net-_J10-Pad1_ Net-_J10-Pad2_ Net-_J10-Pad3_ Net-_J10-Pad4_ Net-_J10-Pad5_ Net-_J10-Pad6_ Net-_J10-Pad7_ Net-_J10-Pad8_ Net-_J10-Pad9_ DB9_Female_MountingHoles\nJ12 GND Net-_J10-Pad1_ Net-_J10-Pad2_ Net-_J10-Pad3_ Net-_J10-Pad4_ Net-_J10-Pad5_ Net-_J10-Pad6_ Net-_J10-Pad7_ Net-_J10-Pad8_ Net-_J10-Pad9_ DB9_Female_MountingHoles\nJ9 GND Net-_J10-Pad1_ Net-_J10-Pad2_ Net-_J10-Pad3_ Net-_J10-Pad4_ Net-_J10-Pad5_ Net-_J10-Pad6_ Net-_J10-Pad7_ Net-_J10-Pad8_ Net-_J10-Pad9_ DB9_Male_MountingHoles\nJ14 GND Net-_J13-Pad1_ Net-_J13-Pad2_ Net-_J13-Pad3_ Net-_J13-Pad4_ Net-_J13-Pad5_ Net-_J13-Pad6_ Net-_J13-Pad7_ Net-_J13-Pad8_ Net-_J13-Pad9_ DB9_Female_MountingHoles\nJ15 GND Net-_J13-Pad1_ Net-_J13-Pad2_ Net-_J13-Pad3_ Net-_J13-Pad4_ Net-_J13-Pad5_ Net-_J13-Pad6_ Net-_J13-Pad7_ Net-_J13-Pad8_ Net-_J13-Pad9_ DB9_Female_MountingHoles\nJ16 GND Net-_J13-Pad1_ Net-_J13-Pad2_ Net-_J13-Pad3_ Net-_J13-Pad4_ Net-_J13-Pad5_ Net-_J13-Pad6_ Net-_J13-Pad7_ Net-_J13-Pad8_ Net-_J13-Pad9_ DB9_Female_MountingHoles\nJ13 GND Net-_J13-Pad1_ Net-_J13-Pad2_ Net-_J13-Pad3_ Net-_J13-Pad4_ Net-_J13-Pad5_ Net-_J13-Pad6_ Net-_J13-Pad7_ Net-_J13-Pad8_ Net-_J13-Pad9_ DB9_Male_MountingHoles\nJ6 GND Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ DB9_Female_MountingHoles\nJ7 GND Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ DB9_Female_MountingHoles\nJ8 GND Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ DB9_Female_MountingHoles\nJ2 GND Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ DB9_Male_MountingHoles\nH1 GND MountingHole_Pad\nH2 GND MountingHole_Pad\nH3 GND MountingHole_Pad\nH4 GND MountingHole_Pad\n.end\n"
    },
    {
        "filename": "1713.cir",
        "prompt": "Design a circuit with the following features: a 220VAC input with fuse protection (250mA), a switching power supply (HLK-PM03) providing +3V3, a MAX3485 RS-485 transceiver, an ESP-12E module for wireless communication, and associated decoupling and pull-up/down resistors and capacitors. Include an RS-485 connector, a 6-pin header for TX/RX/FLASH/+3V3/GND, a reset switch, and an LED indicator with current limiting resistor. Implement pull-up resistors for the RS-485 transceiver's /RE and /DE pins. Include a voltage divider on the /DE pin. A variable resistor (S14K385) is used for AC line voltage adjustment. Include resistors for biasing the /A and /B RS485 lines.",
        "content": ".title KiCad schematic\nU3 /RO /DE /DE /DI GND /A /B +3V3 MAX3485\nU2 Net-_R2-Pad2_ NC_01 Net-_R1-Pad2_ NC_02 NC_03 NC_04 Net-_R5-Pad2_ +3V3 GND /DE NC_05 /FLASH /DI /RO /RX /TX ESP-12E\nR2 +3V3 Net-_R2-Pad2_ 10k\nR1 +3V3 Net-_R1-Pad2_ 10k\nU1 /AC_L /AC_N GND +3V3 HLK-PM03\nJ1 /AC_N /L 220AC\nR4 +3V3 /FLASH 10k\nC3 +3V3 GND 470uF\nC1 +3V3 GND 0.1uF\nC2 +3V3 GND 0.01uF\nR3 /DE GND 5.7k\nF1 /AC_L /L 250mA\nRV1 /AC_L /AC_N S14K385\nJ3 /A /B RS485\nC4 GND +3V3 0.1uF\nJ2 /TX /RX GND GND /FLASH +3V3 Conn_01x06_Male\nSW1 GND Net-_R2-Pad2_ Reset\nR5 Net-_D1-Pad2_ Net-_R5-Pad2_ 680\nD1 GND Net-_D1-Pad2_ LED\nR7 /B /A 120\nR6 GND /B 560\nR8 /A +3V3 560\nR9 +3V3 /RO 10k\n.end\n"
    },
    {
        "filename": "685.cir",
        "prompt": "Create a 7-pin female connector.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad1_ Net-_J1-Pad1_ Net-_J1-Pad1_ Net-_J1-Pad1_ Net-_J1-Pad1_ Net-_J1-Pad1_ Conn_01x07_Female\n.end\n"
    },
    {
        "filename": "367.cir",
        "prompt": "Create a circuit with a DS1511Y+ data/address bus driver connected to a DS1501W data/address bus receiver. Include a 0.1uF decoupling capacitor between VCC and GND. The DS1511Y+ has a 48-pin interface connected to VCC, GND, and a 44-bit bidirectional bus. The DS1501W has a 58-pin interface connected to VCC, GND, and a 44-bit bidirectional bus, with some pins not connected (NC). The bus lines are named /A0 through /A4 and /D0 through /D7.",
        "content": ".title KiCad schematic\nU3 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 DS1511Y+\nJ2 VCC VCC /D0 /A0 /D1 /A1 /D2 /A2 /D3 /A3 /D4 /A4 /D5 NC_26 /D6 NC_27 /D7 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 GND GND Expansion Bus\nC5 GND VCC 0.1uF\nU5 NC_49 NC_50 NC_51 NC_52 NC_53 /A4 /A3 /A2 /A1 /A0 /D0 /D1 /D2 GND /D3 /D4 /D5 /D6 /D7 NC_54 GND NC_55 GND NC_56 NC_57 NC_58 NC_59 VCC DS1501W\n.end\n"
    },
    {
        "filename": "1661.cir",
        "prompt": "Create a schematic for a microcontroller-based robotic platform with motor control, battery management, and communication interfaces. The system features a main microcontroller (MPU-6500) communicating with a 6500 series peripheral (likely a display or sensor). It includes dual H-bridge motor drivers (DRV8836) for controlling two DC motors (left and right), powered by a battery with voltage regulation (AP7333). Battery voltage is monitored via an analog input. The system incorporates optical encoders (AS5055) for precise motor position feedback, with separate interfaces for left and right encoders.  There are multiple light sensors (LTR-4206E) connected to analog inputs, likely for ambient light detection or line following.  LED indicators are present for status signaling. A push button provides user input. A serial communication interface (TXD1_DL, RXD1_DL) is available for debugging or control. A download interface (/MD) is included. A main power switch controls the battery connection. Include appropriate decoupling capacitors and pull-up/pull-down resistors. The system should have a 12MHz crystal oscillator for timing. Include connections for a battery connector and motor connectors. Include a sleep mode control.",
        "content": ".title KiCad schematic\nU4 Net-_C8-Pad1_ /MD Net-_R21-Pad1_ Net-_U4-Pad4_ GND Net-_U4-Pad6_ VCC /PUSH_SW /LED1 /RXD1_DL /LED0 /TXD1_DL /LS_ON /FL_ON /L_CW /L_PULSE VCC NC_01 NC_02 GND /SLEEP /FR_ON /RS_ON /ENC_SS_L /ENC_SS_R /R_PULSE /R_CW VCC /LED2 GND /6500_CS /6500_DI /6500_DO /6500_CLK /BATT_AD /ENC_MISO /ENC_MOSI /ENC_CLK GND /FR_AD VEE /RS_AD /LS_AD GND /FL_AD VEE VEE GND R5F5631MCDFL\nU1 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 VCC /6500_DO Net-_C2-Pad1_ GND NC_10 VCC NC_11 NC_12 NC_13 NC_14 GND NC_15 GND NC_16 /6500_CS /6500_CLK /6500_DI MPU-6500\nU5 +BATT Net-_P3-Pad2_ Net-_L1-Pad2_ Net-_P4-Pad2_ Net-_L2-Pad2_ GND /R_PULSE /R_CW /L_PULSE /L_CW /SLEEP /SLEEP DRV8836\nP1 GND /batt_con BATTERY_CON\nSW1 /batt_con Net-_Q8-Pad2_ NC_17 MAIN_SW\nR9 GND Net-_Q8-Pad2_ 100k\nR17 +BATT Net-_D4-Pad1_ 470\nD4 Net-_D4-Pad1_ GND LED\nU2 GND +BATT VCC AP7333-28SRG-7\nC6 +BATT GND 10u\nC9 VCC GND 10u\nU3 GND +BATT VEE AP7333-28SRG-7\nC7 +BATT GND 10u\nC10 VEE GND 10u\nX1 Net-_U4-Pad4_ Net-_U4-Pad6_ GND CSTCE12M0G55-R0\nC4 VEE GND 0.1u\nC5 VCC GND 0.1u\nC8 Net-_C8-Pad1_ GND 0.1u\nR21 Net-_R21-Pad1_ VCC 10k\nP2 /MD /TXD1_DL /RXD1_DL GND DOWNLOAD\nR24 /MD VCC 10k\nP3 Net-_L1-Pad1_ Net-_P3-Pad2_ L_MOTOR\nP4 Net-_L2-Pad1_ Net-_P4-Pad2_ R_MOTOR\nL1 Net-_L1-Pad1_ Net-_L1-Pad2_ VLCF5024T-470MR40-2\nL2 Net-_L2-Pad1_ Net-_L2-Pad2_ VLCF5024T-470MR40-2\nC11 GND +BATT 10u\nC3 GND VCC 0.1u\nC2 Net-_C2-Pad1_ GND 0.1u\nC1 VCC GND 10n\nSW2 /PUSH_SW GND PUSH_SW\nR22 VCC /PUSH_SW 10k\nR19 +BATT /BATT_AD 100k\nR20 /BATT_AD GND 100k\nQ1 /FR_AD VEE LTR-4206E\nR1 /FR_AD GND 1k\nR3 Net-_Q2-PadG_ GND 100k\nR2 Net-_Q2-PadG_ /FR_ON 1k\nQ3 /RS_AD VEE LTR-4206E\nR5 /RS_AD GND 1k\nQ5 /LS_AD VEE LTR-4206E\nR10 /LS_AD GND 1k\nQ6 /FL_AD VEE LTR-4206E\nR13 /FL_AD GND 1k\nQ2 Net-_D1-Pad2_ Net-_Q2-PadG_ GND RUM003N02\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ TSAL4400\nR4 Net-_D1-Pad1_ VEE 4.7\nR7 Net-_Q4-PadG_ GND 100k\nR6 Net-_Q4-PadG_ /RS_ON 1k\nQ4 Net-_D2-Pad2_ Net-_Q4-PadG_ GND RUM003N02\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ TSAL4400\nR8 Net-_D2-Pad1_ VEE 4.7\nR12 Net-_Q7-PadG_ GND 100k\nR11 Net-_Q7-PadG_ /LS_ON 1k\nQ7 Net-_D3-Pad2_ Net-_Q7-PadG_ GND RUM003N02\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ TSAL4400\nR14 Net-_D3-Pad1_ VEE 4.7\nR16 Net-_Q9-PadG_ GND 100k\nR15 Net-_Q9-PadG_ /FL_ON 1k\nQ9 Net-_D5-Pad2_ Net-_Q9-PadG_ GND RUM003N02\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ TSAL4400\nR18 Net-_D5-Pad1_ VEE 4.7\nU6 Net-_P7-Pad4_ Net-_P7-Pad3_ Net-_P7-Pad2_ Net-_P7-Pad1_ NC_18 NC_19 NC_20 NC_21 Net-_P7-Pad6_ Net-_P7-Pad6_ Net-_P7-Pad5_ Net-_P7-Pad5_ Net-_P7-Pad6_ Net-_P7-Pad5_ NC_22 NC_23 AS5055\nP7 Net-_P7-Pad1_ Net-_P7-Pad2_ Net-_P7-Pad3_ Net-_P7-Pad4_ Net-_P7-Pad5_ Net-_P7-Pad6_ L_ENC_SUB\nU7 Net-_P8-Pad4_ Net-_P8-Pad3_ Net-_P8-Pad2_ Net-_P8-Pad1_ NC_24 NC_25 NC_26 NC_27 Net-_P8-Pad6_ Net-_P8-Pad6_ Net-_P8-Pad5_ Net-_P8-Pad5_ Net-_P8-Pad6_ Net-_P8-Pad5_ NC_28 NC_29 AS5055\nP8 Net-_P8-Pad1_ Net-_P8-Pad2_ Net-_P8-Pad3_ Net-_P8-Pad4_ Net-_P8-Pad5_ Net-_P8-Pad6_ R_ENC_SUB\nP5 /ENC_SS_L /ENC_CLK /ENC_MISO /ENC_MOSI VCC GND L_ENC_MAIN\nP6 /ENC_SS_R /ENC_CLK /ENC_MISO /ENC_MOSI VCC GND R_ENC_MAIN\nC12 GND VCC 10u\nC13 GND VCC 10u\nR26 /SLEEP GND 10k\nD6 /LED0 Net-_D6-Pad2_ LED\nR23 GND Net-_D6-Pad2_ 470\nD7 /LED1 Net-_D7-Pad2_ LED\nR25 GND Net-_D7-Pad2_ 470\nD8 /LED2 Net-_D8-Pad2_ LED\nR27 GND Net-_D8-Pad2_ 470\nQ8 +BATT Net-_Q8-Pad2_ /batt_con ZXM62P02E6\n.end\n"
    },
    {
        "filename": "1072.cir",
        "prompt": "Create a circuit with a single, unspecified 8-pin integrated circuit labeled \"SPAN02A-12\". All pins are left unconnected (NC_01 through NC_08). The circuit has a title \"KiCad schematic\".",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 SPAN02A-12\n.end\n"
    },
    {
        "filename": "1297.cir",
        "prompt": "Design a microcontroller circuit based on an ATtiny85, powered by a 3.3V regulator (LM1117-3.3). The circuit includes a crystal oscillator, a 3.3V power supply connection, a test connector (J2), and two test points (TP1, TP2) connected to microcontroller pins. A small capacitor (C1) is used for power supply decoupling. A connector (J1) provides access to ground, VCC, and a signal line connected to the microcontroller. Include a pull-up resistor (R1) connected to the 3.3V rail. Duplicate the ATtiny85 (U1 and U2) with identical connections.",
        "content": ".title KiCad schematic\nU1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ GND Net-_J1-Pad2_ Net-_TP1-Pad1_ Net-_TP2-Pad1_ +3V3 ATTINY85-20PU\nC1 +3V3 GND C_Small\nY1 Net-_U1-Pad2_ GND Net-_U1-Pad3_ Crystal_GND2\nU3 GND +3V3 VCC +3V3 LM1117-3.3\nR1 NC_01 +3V3 R_Small\nJ1 GND Net-_J1-Pad2_ VCC CONN_01X03\nJ2 Net-_J1-Pad2_ Net-_J1-Pad2_ TEST_2P\nTP1 Net-_TP1-Pad1_ TEST\nTP2 Net-_TP2-Pad1_ TEST\nU2 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ GND Net-_J1-Pad2_ Net-_TP1-Pad1_ Net-_TP2-Pad1_ +3V3 ATTINY85-20PU\n.end\n"
    },
    {
        "filename": "502.cir",
        "prompt": "Create a schematic for an ATmega16M1 microcontroller-based system with multiple communication interfaces including SPI, CAN, and RJ45, powered by 12V and 5V rails. Include crystal oscillator circuitry, a reset circuit, and multiple connectors for interfacing with external modules such as a Battery Management System (BMS), an IMD sensor, and other peripheral devices. The system should have shutdown functionality and various sense outputs. Include decoupling capacitors for power supply stability. The connectors should have a mix of power, ground, digital I/O, and communication lines.",
        "content": ".title KiCad schematic\nU2 /MISO /MOSI NC_01 VCC GND NC_02 NC_03 NC_04 NC_05 Net-_C5-Pad1_ Net-_C4-Pad1_ /SCK NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 Net-_C3-Pad1_ GND NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 /RESET NC_22 ATMEGA16M1\nR1 VCC Net-_C3-Pad1_ R_100\nC3 Net-_C3-Pad1_ GND C_100pF\nY1 Net-_C4-Pad1_ GND Net-_C5-Pad1_ GND Crystal_SMD\nC4 Net-_C4-Pad1_ GND C_30pF\nC5 Net-_C5-Pad1_ GND C_30pF\nR3 VCC /RESET R_10K\nJ1 /MISO VCC /SCK /MOSI /RESET GND CONN_02X03\nC2 VCC GND C_0.1uF\nJ15 GND /12V /5V_BMS /MISO_BMS /MOSI_BMS /SCK_BMS /RESET_BMS /RJ45_LED_O_BMS /RJ45_LED_G_BMS /CAN_HIGH /CAN_LOW NC_23 NC_24 /BMS_SENSE_OUT GND GND GND GND NC_25 GND MM_M_VT_20\nJ3 GND /12V /5V_BMS /MISO_BMS /MOSI_BMS /SCK_BMS /RESET_BMS /RJ45_LED_O_BMS /RJ45_LED_G_BMS /CAN_HIGH /CAN_LOW NC_26 NC_27 /BMS_SENSE GND GND GND GND NC_28 GND MM_F_VT_20\nJ4 GND /12V /5V_AIRC /MISO_AIRC /MOSI_AIRC /SCK_AIRC /RESET_AIRC /RJ45_LED_O_AIRC /RJ45_LED_G_AIRC /CAN_HIGH /CAN_LOW NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 /BMS_SENSE /IMD_SENSE GND MM_F_VT_20\nJ16 GND /12V /5V_AIRC /MISO_AIRC /MOSI_AIRC /SCK_AIRC /RESET_AIRC /RJ45_LED_O_AIRC /RJ45_LED_G_AIRC /CAN_HIGH /CAN_LOW NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 /BMS_SENSE_OUT /IMD_SENSE_OUT GND MM_M_VT_20\nJ7 GND /12V /IMD_SENSE GND MM_F_VT_04\nJ13 GND /12V /IMD_SENSE_OUT GND MM_M_VT_04\nJ6 GND /12V NC_41 NC_42 NC_43 NC_44 MM_F_VT_06\nJ12 GND /12V NC_45 NC_46 NC_47 NC_48 MM_M_VT_06\nJ10 NC_49 /Final_Shutdown_OUT NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 GND /Final_Shutdown_OUT MicroFit_VT_12\nJ9 NC_58 /Final_Shutdown NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 GND /Final_Shutdown MicroFit_VT_12\nJ2 NC_67 NC_68 NC_69 NC_70 NanoFit_RA_TH_04\nJ14 NC_71 GND /12V GND GND UF_5_VT\nJ8 NC_72 GND NC_73 GND GND UF_5_VT\nJ11 NC_74 NC_75 MicroFit_V_2\nJ5 NC_76 NC_77 MicroFit_V_2\n. . . . \n. . . . \n.end\n"
    },
    {
        "filename": "163.cir",
        "prompt": "Design a circuit with three identical legs, each controlling a power output to a sensor. Each leg consists of an IR2181 gate driver controlling two CSD19531KCS MOSFETs configured as a high-side and low-side switch. The input to the gate driver comes from a TMS320F28027DA microcontroller. Each leg includes a 22-ohm gate resistor for both MOSFETs, and 100nF bypass capacitors on the high-side drive and sensor input. A Schottky diode (LL4148) protects the sensor input. A shunt resistor (R_Shunt) is connected to the sensor output. The current is measured using an INA240 current sensor, with a 100nF capacitor for filtering. Each leg has dedicated power and sensor output connectors (Pusa_4mm). There is also a fourth, similar leg controlling a separate \"Power_extra\" output. The circuit operates with +3.3V and +15V power rails, and a negative voltage rail (-VDC).",
        "content": ".title KiCad schematic\nU101 NC_01 -VDC NC_02 +3V3 /Leg2/QH /Leg2/QL /Leg3/QH /Leg3/QL /Power_extra/QH /Power_extra/Ql NC_03 -VDC NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 /Leg3/Current /Leg2/Current /Leg1/Current +3V3 -VDC NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 /Leg1/QL /Leg1/QH NC_22 TMS320F28027DA\nJ201 /Leg1/Sensor/OUT Pusa_4mm\nJ202 /Leg1/Power-/OUT Pusa_4mm\nQ301 Net-_Q301-Pad1_ +VDC /Leg1/Sensor/IN CSD19531KCS\nQ302 Net-_Q302-Pad1_ /Leg1/Sensor/IN -VDC CSD19531KCS\nU301 /Leg1/QH /Leg1/QL -VDC Net-_R302-Pad1_ +15V /Leg1/Sensor/IN Net-_R301-Pad1_ Net-_C302-Pad1_ IR2181\nR301 Net-_R301-Pad1_ Net-_Q301-Pad1_ 22R\nR302 Net-_R302-Pad1_ Net-_Q302-Pad1_ 22R\nC301 +15V -VDC 100n\nC302 Net-_C302-Pad1_ /Leg1/Sensor/IN 100n\nD301 Net-_C302-Pad1_ +15V LL4148\nR401 /Leg1/Sensor/OUT Net-_R401-Pad2_ Net-_R401-Pad3_ /Leg1/Sensor/IN R_Shunt\nU401 NC_23 Net-_R401-Pad3_ Net-_R401-Pad2_ -VDC +3V3 +3V3 -VDC /Leg1/Current INA240\nC401 +3V3 -VDC C1206\nQ501 Net-_Q501-Pad1_ +VDC /Leg1/Power-/OUT CSD19531KCS\nQ502 Net-_Q502-Pad1_ /Leg1/Power-/OUT -VDC CSD19531KCS\nU501 /Leg1/QL /Leg1/QH -VDC Net-_R502-Pad1_ +15V /Leg1/Power-/OUT Net-_R501-Pad1_ Net-_C502-Pad1_ IR2181\nR501 Net-_R501-Pad1_ Net-_Q501-Pad1_ 22R\nR502 Net-_R502-Pad1_ Net-_Q502-Pad1_ 22R\nC501 +15V -VDC 100n\nC502 Net-_C502-Pad1_ /Leg1/Power-/OUT 100n\nD501 Net-_C502-Pad1_ +15V LL4148\nJ601 /Leg2/Sensor/OUT Pusa_4mm\nJ602 /Leg2/Power-/OUT Pusa_4mm\nQ701 Net-_Q701-Pad1_ +VDC /Leg2/Sensor/IN CSD19531KCS\nQ702 Net-_Q702-Pad1_ /Leg2/Sensor/IN -VDC CSD19531KCS\nU701 /Leg2/QH /Leg2/QL -VDC Net-_R702-Pad1_ +15V /Leg2/Sensor/IN Net-_R701-Pad1_ Net-_C702-Pad1_ IR2181\nR701 Net-_R701-Pad1_ Net-_Q701-Pad1_ 22R\nR702 Net-_R702-Pad1_ Net-_Q702-Pad1_ 22R\nC701 +15V -VDC 100n\nC702 Net-_C702-Pad1_ /Leg2/Sensor/IN 100n\nD701 Net-_C702-Pad1_ +15V LL4148\nR801 /Leg2/Sensor/OUT Net-_R801-Pad2_ Net-_R801-Pad3_ /Leg2/Sensor/IN R_Shunt\nU801 NC_24 Net-_R801-Pad3_ Net-_R801-Pad2_ -VDC +3V3 +3V3 -VDC /Leg2/Current INA240\nC801 +3V3 -VDC C1206\nQ901 Net-_Q901-Pad1_ +VDC /Leg2/Power-/OUT CSD19531KCS\nQ902 Net-_Q902-Pad1_ /Leg2/Power-/OUT -VDC CSD19531KCS\nU901 /Leg2/QL /Leg2/QH -VDC Net-_R902-Pad1_ +15V /Leg2/Power-/OUT Net-_R901-Pad1_ Net-_C902-Pad1_ IR2181\nR901 Net-_R901-Pad1_ Net-_Q901-Pad1_ 22R\nR902 Net-_R902-Pad1_ Net-_Q902-Pad1_ 22R\nC901 +15V -VDC 100n\nC902 Net-_C902-Pad1_ /Leg2/Power-/OUT 100n\nD901 Net-_C902-Pad1_ +15V LL4148\nJ1001 /Leg3/Sensor/OUT Pusa_4mm\nJ1002 /Leg3/Power-/OUT Pusa_4mm\nQ1101 Net-_Q1101-Pad1_ +VDC /Leg3/Sensor/IN CSD19531KCS\nQ1102 Net-_Q1102-Pad1_ /Leg3/Sensor/IN -VDC CSD19531KCS\nU1101 /Leg3/QH /Leg3/QL -VDC Net-_R1102-Pad1_ +15V /Leg3/Sensor/IN Net-_R1101-Pad1_ Net-_C1102-Pad1_ IR2181\nR1101 Net-_R1101-Pad1_ Net-_Q1101-Pad1_ 22R\nR1102 Net-_R1102-Pad1_ Net-_Q1102-Pad1_ 22R\nC1101 +15V -VDC 100n\nC1102 Net-_C1102-Pad1_ /Leg3/Sensor/IN 100n\nD1101 Net-_C1102-Pad1_ +15V LL4148\nR1201 /Leg3/Sensor/OUT Net-_R1201-Pad2_ Net-_R1201-Pad3_ /Leg3/Sensor/IN R_Shunt\nU1201 NC_25 Net-_R1201-Pad3_ Net-_R1201-Pad2_ -VDC +3V3 +3V3 -VDC /Leg3/Current INA240\nC1201 +3V3 -VDC C1206\nQ1301 Net-_Q1301-Pad1_ +VDC /Leg3/Power-/OUT CSD19531KCS\nQ1302 Net-_Q1302-Pad1_ /Leg3/Power-/OUT -VDC CSD19531KCS\nU1301 /Leg3/QL /Leg3/QH -VDC Net-_R1302-Pad1_ +15V /Leg3/Power-/OUT Net-_R1301-Pad1_ Net-_C1302-Pad1_ IR2181\nR1301 Net-_R1301-Pad1_ Net-_Q1301-Pad1_ 22R\nR1302 Net-_R1302-Pad1_ Net-_Q1302-Pad1_ 22R\nC1301 +15V -VDC 100n\nC1302 Net-_C1302-Pad1_ /Leg3/Power-/OUT 100n\nD1301 Net-_C1302-Pad1_ +15V LL4148\nQ1401 Net-_Q1401-Pad1_ +VDC /Power_extra/OUT CSD19531KCS\nQ1402 Net-_Q1402-Pad1_ /Power_extra/OUT -VDC CSD19531KCS\nU1401 /Power_extra/QH /Power_extra/Ql -VDC Net-_R1402-Pad1_ +15V /Power_extra/OUT Net-_R1401-Pad1_ Net-_C1402-Pad1_ IR2181\nR1401 Net-_R1401-Pad1_ Net-_Q1401-Pad1_ 22R\nR1402 Net-_R1402-Pad1_ Net-_Q1402-Pad1_ 22R\nC1401 +15V -VDC 100n\nC1402 Net-_C1402-Pad1_ /Power_extra/OUT 100n\nD1401 Net-_C1402-Pad1_ +15V LL4148\n.end\n"
    },
    {
        "filename": "1337.cir",
        "prompt": "Create a circuit consisting of a crystal oscillator (Y1) connected to a FT2232D USB to serial converter (U1). The crystal oscillator has two pins connected to NC_01 and NC_02. The FT2232D has multiple ground connections (NC_03, NC_08, NC_13, NC_18, NC_23, NC_28, NC_33, NC_38, NC_43, NC_44) and numerous other unconnected pins (NC_04 through NC_42).",
        "content": ".title KiCad schematic\nY1 NC_01 NC_02 Crystal\nU1 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 GND NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 GND NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 GND NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 GND NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 GND NC_43 GND NC_44 FT2232D\n.end\n"
    },
    {
        "filename": "228.cir",
        "prompt": "Design a DC voltage regulator circuit using an LM317 adjustable voltage regulator. The input voltage is connected to a 0.1uF decoupling capacitor (C1) and a connector (J1) to ground. The output voltage is filtered with a 10uF capacitor (C2) to ground and a 1uF capacitor (C3) to ground. A 220-ohm resistor (R2) connects the output to the adjust pin of the LM317 (U1). A 1k resistor (R1) provides a ground reference. A diode (D1) is placed between the output and adjust pin for protection. Include a connector (J2) for the output voltage.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ GND 0.1uf\nR1 Net-_C2-Pad1_ GND 1k\nR2 Net-_C3-Pad1_ Net-_C2-Pad1_ 220ohm\nC2 Net-_C2-Pad1_ GND 10uf\nD1 Net-_C3-Pad1_ Net-_C2-Pad1_ 1N4002\nC3 Net-_C3-Pad1_ GND 1uf\nJ1 Net-_C1-Pad1_ GND Conn_01x02_Male\nJ2 Net-_C3-Pad1_ GND Conn_01x02_Male\nU1 Net-_C2-Pad1_ Net-_C3-Pad1_ Net-_C1-Pad1_ LM317_3PinPackage\n.end\n"
    },
    {
        "filename": "1885.cir",
        "prompt": "Create a circuit with a 2x5 Eurocard power connector (J1) and a 7805 voltage regulator (U4). The 7805's input is connected to pin 4 of the connector, and its output is connected to a net labeled NC_02. Pin 1 and 3 of the connector are connected together, and pins 3 and 4 are also connected together. Pin 10 of the connector is connected to itself. The 7805's NC pins are connected to nets labeled NC_01.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad1_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad10_ Net-_J1-Pad10_ EURO_PWR_2x5\nU4 NC_01 Net-_J1-Pad4_ NC_02 78L05\n.end\n"
    },
    {
        "filename": "1884.cir",
        "prompt": "Design a microcontroller-based USB communication circuit utilizing an ATtiny2313 and a 74LS125 buffer. The ATtiny2313 (IC1) connects to a crystal oscillator (X1) for timing. A USB connector (P2) provides VCC and ground, with diodes (D3, D4) for overvoltage protection. LEDs (D1, D2) indicate activity, driven by current-limiting resistors (R4, R7). The 74LS125 (U2) buffers the SPI signals (/MOSI, /MISO, /SCK, /RST) from the ATtiny2313, with pull-up resistors (R1, R2) on the input signals. Connectors (P1, P3) provide access to the buffered SPI signals and ground. Decoupling capacitors (C1, C2) stabilize the power supply. A pull-up resistor (R8) is connected to the ATtiny2313's reset pin. Additional resistors (R3, R6, R5) connect to the ATtiny2313's I/O pins. Include necessary ground connections.",
        "content": ".title KiCad schematic\nIC1 Net-_IC1-Pad1_ NC_01 NC_02 Net-_IC1-Pad4_ Net-_IC1-Pad5_ Net-_IC1-Pad6_ Net-_IC1-Pad7_ /BUFFEN Net-_IC1-Pad9_ GND Net-_IC1-Pad11_ Net-_IC1-Pad12_ NC_03 NC_04 NC_05 /RST /MOSI /MISO /SCK VCC ATTINY2313-S\nU2 /BUFFEN /SCK Net-_R1-Pad2_ /BUFFEN /RST /RST' GND Net-_R2-Pad2_ /MOSI /BUFFEN /MISO /MISO' /BUFFEN VCC 74LS125\nX1 Net-_IC1-Pad4_ Net-_IC1-Pad5_ GND CRYSTAL_SMD\nP2 VCC Net-_D4-Pad1_ Net-_D3-Pad1_ GND GND GND USB_OTG\nC1 VCC GND 100U\nR3 Net-_D3-Pad1_ Net-_IC1-Pad6_ 47\nR6 Net-_D4-Pad1_ Net-_IC1-Pad7_ 47\nD2 GND Net-_D2-Pad2_ LED\nD1 GND Net-_D1-Pad2_ LED\nR7 Net-_D2-Pad2_ Net-_IC1-Pad12_ 1K\nR4 Net-_D1-Pad2_ Net-_IC1-Pad9_ 1K\nP1 /MISO' VCC /SCK' /MOSI' /RST' GND CONN_02X03\nR2 /MOSI' Net-_R2-Pad2_ 1.5K\nR1 /SCK' Net-_R1-Pad2_ 1.5K\nC2 VCC GND 0.1U\nD3 Net-_D3-Pad1_ GND D\nD4 Net-_D4-Pad1_ GND D\nR5 Net-_D4-Pad1_ Net-_IC1-Pad11_ 1.5K\nP3 /MISO VCC /SCK /MOSI /RST GND CONN_02X03\nR8 Net-_IC1-Pad1_ VCC 10K\n.end\n"
    },
    {
        "filename": "1672.cir",
        "prompt": "Design a circuit featuring a SAMD51 microcontroller interfaced with an AT25DF041B serial flash memory chip. The SAMD51 (U5) receives power from +3.3V and has a reset line (RST) pulled high with a 10k resistor (R15) and also connected to a reset switch (SW1) to ground. A 100nF capacitor (C29) provides reset filtering. The microcontroller's SWCLK pin is connected to +3.3V through a 1k resistor (R18). The flash memory (U6) is connected to the SAMD51 via SPI signals: FLASH_MOSI, FLASH_MISO, FLASH_SCK, and FLASH_CS. A 10k pull-up resistor (R16) is used on the FLASH_CS line. Multiple decoupling capacitors (C21-C26, C28) are present on the +3.3V and VDDCORE rails (10uF and 100nF). A 4.7uF capacitor (C27) and a 100nF capacitor (C28) filter the VDDCORE supply. A 10uH inductor (L2) is placed between VDDCORE and VSW. The SAMD51 has numerous unconnected pins (NC_XX).",
        "content": ".title KiCad schematic\nR18 +3V3 SWCLK 1k\nC29 RST GND 100nF\nSW1 GND Net-_R17-Pad1_ RESET\nR17 Net-_R17-Pad1_ RST 330\nR15 +3V3 RST 10k\nU5 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 GND +3V3 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 GND Net-_U5-Pad25_ FLASH_MOSI FLASH_SCK FLASH_CS FLASH_MISO Net-_U5-Pad25_ GND NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 GND +3V3 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 GND +3V3 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 GND +3V3 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 GND +3V3 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 RST VDDCORE GND VSW +3V3 SWCLK NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 SAMD51\nR16 +3V3 FLASH_CS 10k\nC21 +3V3 GND 10uF\nC22 +3V3 GND 10uF\nC23 +3V3 GND 10uF\nC24 +3V3 GND 10uF\nC25 +3V3 GND 10uF\nC26 +3V3 GND 100nF\nC27 VDDCORE GND 4.7uF\nC28 VDDCORE GND 100nF\nL2 VDDCORE VSW 10uH\nU6 FLASH_CS FLASH_MISO FLASH_CS GND FLASH_MOSI FLASH_SCK FLASH_CS +3V3 AT25DF041B-SSHN-T\n.end\n"
    },
    {
        "filename": "1247.cir",
        "prompt": "Create a circuit that measures shunt current using an INA240 current sensor. The circuit includes a shunt resistor (R_Shunt) connected between two nodes (NC_01 and NC_02). The INA240 (U1201) is connected to the shunt resistor, with its positive input connected to NC_01, its negative input connected to NC_02, and ground. The INA240 is powered by +3.3V. A 0.1uF capacitor (C1201) is connected between +3.3V and ground for power supply decoupling.",
        "content": ".title KiCad schematic\nR1201 NC_01 Net-_R1201-Pad2_ Net-_R1201-Pad3_ NC_02 R_Shunt\nU1201 NC_03 Net-_R1201-Pad3_ Net-_R1201-Pad2_ GND +3V3 +3V3 GND NC_04 INA240\nC1201 +3V3 GND C1206\n.end\n"
    },
    {
        "filename": "755.cir",
        "prompt": "Generate a simple low-pass filter circuit. The filter should consist of an inductor (10uH) and a resistor (330 ohms) in series, with the output taken across the resistor. A capacitor (1000pF) should be connected from the inductor to ground. Include a connector with 20 pins, but do not connect any of the pins to any circuit elements other than the input and output. The input is connected to the inductor, and the output is connected across the resistor to ground.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ NC_01 1000p\nL1 Output Net-_C1-Pad1_ 10u\nR1 Output GND 330\nP1 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 CONN_01X19\n.end\n"
    },
    {
        "filename": "1187.cir",
        "prompt": "Design a microcontroller-based circuit with a 24V to 5V buck converter, input protection, LED indicators, a programmable thermistor input, and an AVR ISP programming header. The microcontroller is an ATtiny1634. Include current limiting inductors and Zener diodes for voltage regulation and protection. Utilize multiple LEDs to indicate various states or outputs. Incorporate jumpers for configuration and a push button for user input. Include test points for debugging. The circuit should have both 24V and 5V rails.",
        "content": ".title KiCad schematic\nJ1 VIN GND NC_01 Net-_J1-Pad4_ Net-_J1-Pad5_ GND Screw_Terminal_01x06\nU1 Net-_TP2-Pad1_ Net-_TP1-Pad1_ D2 D3 Net-_D4-Pad1_ A0 NC_02 NC_03 NC_04 GND +5V Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_J2-Pad5_ Net-_C11-Pad2_ Net-_J2-Pad3_ NC_05 NC_06 Net-_J2-Pad1_ Net-_J2-Pad4_ ATtiny1634-SU\nD13 Net-_D13-Pad1_ Net-_D12-Pad1_ LED\nD12 Net-_D12-Pad1_ Net-_D11-Pad1_ LED\nD11 Net-_D11-Pad1_ Net-_D11-Pad2_ LED\nD14 Net-_D14-Pad1_ Net-_D13-Pad1_ LED\nD15 Net-_D15-Pad1_ Net-_D14-Pad1_ LED\nU4 +24V D3 GND GND Net-_D17-Pad2_ Net-_D11-Pad2_ +24V NC_07 GND ILD6070\nL2 Net-_D15-Pad1_ Net-_D17-Pad2_ INDUCTOR\nR8 +24V Net-_D11-Pad2_ R\nC10 +24V GND CP\nC8 GND +24V C\nC6 GND D3 C\nQ1 Net-_D2-Pad2_ VIN +24V Q_PMOS_GDS\nD2 +24V Net-_D2-Pad2_ D_Zener\nR1 Net-_D2-Pad2_ GND R\nC2 +24V GND CP\nC4 +5V GND CP\nD5 GND Net-_D5-Pad2_ LED\nR4 +5V Net-_D5-Pad2_ R\nR6 D3 GND R\nC1 GND +5V C\nR2 +5V Net-_J2-Pad5_ R\nY1 Net-_U1-Pad12_ GND Net-_U1-Pad13_ Resonator\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nR3 +5V Net-_D4-Pad2_ R\nTP2 Net-_TP2-Pad1_ TestPoint\nTP1 Net-_TP1-Pad1_ TestPoint\nJ2 Net-_J2-Pad1_ +5V Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ GND AVR-ISP-6\nD8 Net-_D8-Pad1_ Net-_D7-Pad1_ LED\nD7 Net-_D7-Pad1_ Net-_D6-Pad1_ LED\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ LED\nD9 Net-_D10-Pad2_ Net-_D8-Pad1_ LED\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ LED\nU3 +24V D2 GND GND Net-_D16-Pad2_ Net-_D6-Pad2_ +24V NC_08 GND ILD6070\nL1 Net-_D10-Pad1_ Net-_D16-Pad2_ INDUCTOR\nR7 +24V Net-_D6-Pad2_ R\nC9 +24V GND CP\nC7 GND +24V C\nC5 GND D2 C\nR5 D2 GND R\nTH1 Net-_J1-Pad4_ +5V Thermistor_PTC\nC3 A0 GND C\nD3 A0 GND D_Zener\nJP2 D2 D2 Jumper\nJP1 GND GND Jumper\nJP3 D2 D2 Jumper\nJP5 D3 D3 Jumper\nJP4 A0 A0 Jumper\nSW1 Net-_C11-Pad2_ GND SW_Push\nC11 GND Net-_C11-Pad2_ C\nR9 +5V Net-_C11-Pad2_ R\nR10 A0 Net-_J1-Pad5_ R\nU2 +24V GND +5V LM78M05_TO252\nD16 +24V Net-_D16-Pad2_ SD2114S040S5R0\nD17 +24V Net-_D17-Pad2_ SD2114S040S5R0\nD1 +24V VIN SD2114S040S5R0\nR11 +5V A0 R\nR12 A0 GND R\n.end\n"
    },
    {
        "filename": "1591.cir",
        "prompt": "Create a circuit with a 10uF capacitor (C1) connected in series with a 1k\u03a9 resistor (R1). A pulsed voltage source (V1) with a pulse of 0V to 5V, 10ms period, 1us rise and fall times, 10ms pulse width, and 20ms total time is connected across the resistor. The capacitor is connected to ground.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ 0 10u\nR1 Net-_C1-Pad1_ Net-_R1-Pad2_ 1k\nV1 Net-_R1-Pad2_ 0 pulse(0 5 10m 1u 1u 10m 20m)\n.end\n"
    },
    {
        "filename": "1676.cir",
        "prompt": "Design a simple DC voltage monitoring circuit using a MAX1720 voltage detector. The circuit should include a screw terminal for input voltage (VDC), a screw terminal for ground, and a connection to a VCC supply. Include bypass capacitors C1 and C3 between VCC and GND, and C2 between the input voltage and GND. The MAX1720 (U1) should be connected with VCC and GND to the power supply rails, and its input connected to the input voltage (VDC).",
        "content": ".title KiCad schematic\nU1 -VDC VCC Net-_C2-Pad2_ GND VCC Net-_C2-Pad1_ MAX1720\nJ1 GND VCC Screw_Terminal_01x02\nJ2 -VDC GND Screw_Terminal_01x02\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ CP1_Small\nC1 GND -VDC CP1_Small\nC3 VCC GND CP1_Small\n.end\n"
    },
    {
        "filename": "471.cir",
        "prompt": "Design a multi-voltage power supply circuit. It should accept an AC input (Vin) and provide regulated 3.3V, 5V, and 12V DC outputs. Utilize a bridge rectifier (D1) with input filtering capacitors (C1, C2, C6) to convert the AC input to DC. Implement a 3.3V regulator (U1) with output filtering (C3), a 5V regulator (U2) with output filtering (C5), and a 12V adjustable regulator (U3 - LM317) with output filtering (C7) and a voltage divider (R1, R2) to set the output voltage. Include a connector (J2) for AC input with options for 5V, 3.3V, and 12V, and a connector (J1) for an unspecified signal.",
        "content": ".title KiCad schematic\nJ2 GND Vin 5V 3.3V 12V GND Conn_01x06\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Conn_01x02\nT1 Net-_J1-Pad2_ Net-_J1-Pad1_ Net-_D1-Pad4_ Net-_D1-Pad3_ 220AC - 15AC\nD1 Vin GND Net-_D1-Pad3_ Net-_D1-Pad4_ Diode bridge\nC1 Vin GND 470uF\nU1 GND 3.3V Vin Voltage_regulator\nC2 Vin GND 100nF\nC3 3.3V GND 10uF\nU2 GND 5V Vin Voltage_regulator 5V\nC4 Vin GND 0.33uF\nC5 5V GND 0.1uF\nU3 Vin Net-_R1-Pad1_ 12V LM 317 Voltage_regulator 12V\nC6 Vin GND 0.1uF\nC7 12V GND 1uF\nR1 Net-_R1-Pad1_ GND 2K\nR2 12V Net-_R1-Pad1_ 240R\n.end\n"
    },
    {
        "filename": "1601.cir",
        "prompt": "Create a circuit containing a MAX238 RS-232 line driver and an SC16C2550B UART with numerous unconnected pins. Connect pins 4, 5, and 6 of the UART (U6) to corresponding pins of the line driver (U7). Connect UART pins 17, 18, and 19 to corresponding pins of the line driver. Connect UART pins 21 and 22 to corresponding pins of the line driver. Leave the remaining pins of both ICs unconnected.",
        "content": ".title KiCad schematic\nU7 NC_01 NC_02 NC_03 Net-_U6-Pad4_ Net-_U6-Pad6_ NC_04 Net-_U6-Pad5_ Net-_U6-Pad18_ NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 Net-_U6-Pad21_ Net-_U6-Pad17_ NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 Net-_U6-Pad19_ NC_27 NC_28 NC_29 NC_30 Net-_U6-Pad22_ NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 SC16C2550BIB48\nU6 NC_41 NC_42 NC_43 Net-_U6-Pad4_ Net-_U6-Pad5_ Net-_U6-Pad6_ NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 Net-_U6-Pad17_ Net-_U6-Pad18_ Net-_U6-Pad19_ NC_54 Net-_U6-Pad21_ Net-_U6-Pad22_ NC_55 NC_56 MAX238\n.end\n"
    },
    {
        "filename": "1051.cir",
        "prompt": "Design a circuit with four independent analog inputs (IN-1, IN-2, IN-3, IN-4), each with a 10k\u03a9 input resistor. These inputs are summed together using a resistive network with 100k\u03a9 resistors to a common node labeled /RSUM and /LSUM. The /RSUM node is connected to a 1uF capacitor (C1) and the /LSUM node is connected to a 1uF capacitor (C2). These capacitors feed into a quad operational amplifier (RC4560 - U1) configured as a unity gain buffer. The output of the op-amp is filtered with 27pF capacitors (C5, C4) and 100k\u03a9 resistors (R12, R10) to ground. The circuit also includes a +12V power supply generated by an LM2698 buck converter (U2) fed from a barrel jack (CON1) or USB input (P1). The +12V rail is filtered with a 1000uF capacitor (C3) and a 2k\u03a9 resistor (R9). A power selector switch (SW2) chooses between the barrel jack and USB input. A Schottky diode (D4) protects the +12V rail. A power test switch (SW1) and diode (D3) are included for testing. The final output is available at OUT (J5) and is filtered with 47uF capacitors (C8, C7). Include appropriate decoupling capacitors (C6, C9, C10, C11) and current limiting resistors (R11, R13, R16, R17, R18). Include 1N4001 diodes (D1, D2) for input protection. Include inductors (L1) for the buck converter.",
        "content": ".title KiCad schematic\nJ1 GND Net-_J1-Pad2_ Net-_J1-Pad3_ IN-1\nJ2 GND Net-_J2-Pad2_ Net-_J2-Pad3_ IN-2\nJ3 GND Net-_J3-Pad2_ Net-_J3-Pad3_ IN-3\nJ4 GND Net-_J4-Pad2_ Net-_J4-Pad3_ IN-4\nRV1 Net-_R8-Pad1_ /RSUM GND Net-_R2-Pad1_ /LSUM GND 100K\nRV2 Net-_R3-Pad1_ /RSUM GND Net-_R1-Pad1_ /LSUM GND 100K\nRV3 Net-_R4-Pad1_ /RSUM GND Net-_R5-Pad1_ /LSUM GND 100K\nRV4 Net-_R6-Pad1_ /RSUM GND Net-_R7-Pad1_ /LSUM GND 100K\nR8 Net-_R8-Pad1_ Net-_J1-Pad3_ 10K\nR2 Net-_R2-Pad1_ Net-_J1-Pad2_ 10K\nR3 Net-_R3-Pad1_ Net-_J2-Pad3_ 10K\nR1 Net-_R1-Pad1_ Net-_J2-Pad2_ 10K\nR4 Net-_R4-Pad1_ Net-_J3-Pad3_ 10K\nR5 Net-_R5-Pad1_ Net-_J3-Pad2_ 10K\nR6 Net-_R6-Pad1_ Net-_J4-Pad3_ 10K\nR7 Net-_R7-Pad1_ Net-_J4-Pad2_ 10K\nC2 Net-_C2-Pad1_ /LSUM 1uF\nC1 Net-_C1-Pad1_ /RSUM 1uF\nU1 Net-_C5-Pad1_ Net-_C2-Pad1_ /+B GND /+B Net-_C1-Pad1_ Net-_C4-Pad1_ VCC RC4560\nD2 Net-_D2-Pad1_ +12V 1N4001\nC3 VCC GND 1000uF\nR9 Net-_R9-Pad1_ VCC 2k\nSW1 Net-_R9-Pad1_ Net-_D3-Pad2_ POWER_TEST\nD3 GND Net-_D3-Pad2_ POWER_TEST\nR11 VCC /+B 18k\nR13 /+B GND 22k\nC6 /+B GND 47uF\nC5 Net-_C5-Pad1_ Net-_C2-Pad1_ 27pF\nR12 Net-_C2-Pad1_ Net-_C5-Pad1_ 100k\nC4 Net-_C4-Pad1_ Net-_C1-Pad1_ 27pF\nR10 Net-_C1-Pad1_ Net-_C4-Pad1_ 100k\nR14 Net-_C5-Pad1_ Net-_C8-Pad1_ 100\nR15 Net-_C4-Pad1_ Net-_C7-Pad1_ 100\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 47uF\nC7 Net-_C7-Pad1_ Net-_C7-Pad2_ 47uF\nJ5 GND Net-_C8-Pad2_ Net-_C7-Pad2_ OUT\nP1 /Power_Regulator/Vin NC_01 NC_02 GND GND USB_B\nD1 Net-_D1-Pad1_ Net-_CON1-Pad1_ 1N4001\nCON1 Net-_CON1-Pad1_ GND GND BARREL_JACK\nSW2 Net-_D1-Pad1_ VCC Net-_D2-Pad1_ Power Selector\nU2 Net-_R16-Pad1_ Net-_R17-Pad1_ NC_03 GND Net-_D4-Pad2_ /Power_Regulator/Vin GND GND LM2698\nL1 Net-_D4-Pad2_ /Power_Regulator/Vin 10uH\nC9 /Power_Regulator/Vin GND 22uF, 10V\nC11 Net-_C11-Pad1_ GND 4.7nF\nR16 Net-_R16-Pad1_ Net-_C11-Pad1_ 24k9\nR18 +12V Net-_R17-Pad1_ 30k1\nR17 Net-_R17-Pad1_ GND 3k48\nC10 GND +12V 10uF\nD4 +12V Net-_D4-Pad2_ D_Schottky\n.end\n"
    },
    {
        "filename": "552.cir",
        "prompt": "Design a 24V power supply circuit with a 5V isolated output, incorporating multiple 24V connection points, filtering, and status indication. The circuit should include: a 24V input with multiple connectors (J1-J9, J11), input filtering with multiple 470uF capacitors (C3-C8) and a 3.3uF capacitor (C2), a 5V isolated output generated by a flyback converter (U1, L1), 5V output filtering with capacitors (C11, C12), a 5V output connector (J10), a 5V output status LED (D2) with current limiting resistor (R6), a 24V status LED (D1) with current limiting resistor (R5), two N-channel MOSFETs (Q1, Q2) connected to the 24V rail, a 3uF capacitor (C10) for the drain of the MOSFETs, a 3uF capacitor (C1) for the 5V side, a 1M resistor (R2) connected to the 5V side, a 500K resistor (R1) connected to the 24V rail, and resistors (R3, R4) for the isolated 5V output. Include mounting holes (H1-H4) and a switch (S1) connected to the 5V side.\n\n\n\n",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ GND 3UF\nU1 Net-_L1-Pad2_ GND 5V_4A Net-_R3-Pad1_ ISO_GND_5V NC_01 THL-25-2411\nR2 Net-_C1-Pad1_ GND 1M\nR1 +24V Net-_C1-Pad1_ 500K\nC2 GND +24V 3.3UF\nL1 +24V Net-_L1-Pad2_ INDUCTOR\nR4 Net-_R3-Pad1_ 5V_4A OP\nR3 Net-_R3-Pad1_ ISO_GND_5V OP\nJ1 safe-V24 +24V Conn_01x02_Female\nJ2 safe-V24 +24V Conn_01x02_Female\nJ3 safe-V24 +24V Conn_01x02_Female\nJ4 safe-V24 +24V Conn_01x02_Female\nJ5 safe-V24 +24V Conn_01x02_Female\nJ6 safe-V24 +24V Conn_01x02_Female\nJ7 safe-V24 +24V Conn_01x02_Female\nJ8 safe-V24 +24V Conn_01x02_Female\nJ9 safe-V24 +24V Conn_01x02_Female\nC3 +24V safe-V24 470UF\nC5 +24V safe-V24 470UF\nC6 +24V safe-V24 470UF\nC7 +24V safe-V24 470UF\nC8 +24V safe-V24 470UF\nC4 +24V safe-V24 470UF\nJ11 +24V +24V Conn_01x02_Female\nJ12 GND GND Conn_01x02_Female\nC9 GND +24V 3.3UF\nH1 MountingHole\nH3 MountingHole\nH2 MountingHole\nH4 MountingHole\nD1 safe-V24 Net-_D1-Pad2_ LED\nR5 +24V Net-_D1-Pad2_ 10K\nS1 Net-_C1-Pad1_ /drain Net-_C10-Pad2_ EG1218\nD2 ISO_GND_5V Net-_D2-Pad2_ LED\nR6 5V_4A Net-_D2-Pad2_ 10K\nQ2 safe-V24 /drain GND STP160N3LL\nQ1 safe-V24 /drain GND STP160N3LL\nR7 +24V safe-V24 R\nJ10 5V_4A Net-_C12-Pad2_ Barrel_Jack\nC10 GND Net-_C10-Pad2_ 3UF\nC11 ISO_GND_5V 5V_4A 3UF\nC12 ISO_GND_5V Net-_C12-Pad2_ 3UF\n.end\n"
    },
    {
        "filename": "1089.cir",
        "prompt": "Create a circuit with six 74LVC1G125 quad buffer gates configured as individual buffers. Each buffer receives a data input (CH1_DATA, CH2_DATA, CH3_DATA, or COM_DATA) and a ground connection, and provides a buffered output. All chips are powered by 3.3V. The inputs are COM_DATA, CH1_DATA, COM_DATA, CH2_DATA, COM_DATA, and CH3_DATA, connected to pins 1 of U3, U4, U5, U6, U7, and U8 respectively. The outputs are CH1_DATA, COM_DATA, CH2_DATA, COM_DATA, CH3_DATA, and COM_DATA, connected to pins 3 of U3, U4, U5, U6, U7, and U8 respectively. Each chip also has a ground connection.",
        "content": ".title KiCad schematic\nU3 NC_01 COM_DATA GND CH1_DATA 3.3V 74LVC1G125\nU4 NC_02 CH1_DATA GND COM_DATA 3.3V 74LVC1G125\nU5 NC_03 COM_DATA GND CH2_DATA 3.3V 74LVC1G125\nU6 NC_04 CH2_DATA GND COM_DATA 3.3V 74LVC1G125\nU7 NC_05 COM_DATA GND CH3_DATA 3.3V 74LVC1G125\nU8 NC_06 CH3_DATA GND COM_DATA 3.3V 74LVC1G125\n.end\n"
    },
    {
        "filename": "660.cir",
        "prompt": "Create a circuit representing a breadboard layout with multiple connectors and mounting holes. The circuit includes three main connectors (J1, J2, J3) and several mounting holes (MH1-MH4). Connector J1 provides connections for both GND and VCC, along with numerous no-connect (NC) pins labeled sequentially. Connector J2 is similar, providing connections to GND and a label \"NEIGHBOR2\", with many NC pins. Connector J3 represents the breadboard itself and connects multiple GND and VBUS/VCC pins to a \"GREATFET-PROTO-AREA\". Additionally, a \"BONUS_ROW\" connector (J7) provides GND, VCC, and NC pins. The circuit should also include a label for a \"BREADBOARD\" component.",
        "content": ".title KiCad schematic\nJ2 GND /VBUS NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NEIGHBOR2\nJ1 GND VCC NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NEIGHBOR1\nJ7 GND NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 GND VCC BONUS_ROW\nMH3 GND MOUNTING_HOLE\nMH4 GND MOUNTING_HOLE\nMH1 GND MOUNTING_HOLE\nMH2 GND MOUNTING_HOLE\nJ3 BREADBOARD\nP1 GND GND GND GND GND GND GND GND GND GND GND GND GND /VBUS /VBUS /VBUS /VBUS /VBUS VCC VCC VCC VCC VCC VCC NC_94 NC_95 NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 NC_132 NC_133 NC_134 NC_135 NC_136 NC_137 NC_138 NC_139 NC_140 NC_141 GREATFET-PROTO-AREA\n.end\n"
    },
    {
        "filename": "24.cir",
        "prompt": "Create a circuit with a cascading series of eight 270uF capacitors (C1-C8) connected between voltage nodes V1-V8, starting from V1 to V0. A 47k resistor (R1) connects the PROBE node to V0. A chain of four 10Meg resistors (R2-R5) connects PROBE to V8. Two diodes (D1, D2) connect AC1 and AC2 respectively to V0 with a forward resistance of 3000 ohms. Two additional diodes (D3, D5) connect Net-_C10-Pad1_ and V8 respectively to AC1 with a forward resistance of 3000 ohms. Include a 10nF capacitor (C10) between Net-_C10-Pad1_ and a TRIG node, and two 1nF capacitors (C9, C11) between TRIG and V0. Add two 1Meg resistors (R6, R7) between AC1 and a new node AC0. Provide connections to all voltage nodes (V0-V8, PROBE, TRIG, AC0, AC1, AC2) and Net-_C10-Pad1_ using 1x01 female connectors (J1-J27).\n\n\n\n",
        "content": ".title KiCad schematic\nC1 V1 V0 270u\nC2 V2 V1 270u\nC3 V3 V2 270u\nC4 V4 V3 270u\nC5 V5 V4 270u\nC6 V6 V5 270u\nC7 V7 V6 270u\nC8 V8 V7 270u\nR5 V8 Net-_R4-Pad1_ 10meg\nR4 Net-_R4-Pad1_ Net-_R3-Pad1_ 10meg\nR3 Net-_R3-Pad1_ Net-_R2-Pad1_ 10meg\nR2 Net-_R2-Pad1_ PROBE 10meg\nR1 PROBE V0 47k\nD3 Net-_C10-Pad1_ AC1 R3000\nD1 AC1 V0 R3000\nD4 V8 AC2 R3000\nD2 AC2 V0 R3000\nJ1 AC1 Conn_01x01_Female\nJ2 AC2 Conn_01x01_Female\nJ3 PROBE Conn_01x01_Female\nJ4 V0 Conn_01x01_Female\nJ5 V1 Conn_01x01_Female\nJ6 V2 Conn_01x01_Female\nJ7 V3 Conn_01x01_Female\nJ8 V4 Conn_01x01_Female\nJ9 V5 Conn_01x01_Female\nJ10 V6 Conn_01x01_Female\nJ12 V8 Conn_01x01_Female\nJ11 V7 Conn_01x01_Female\nJ14 V0 Conn_01x01_Female\nJ13 PROBE Conn_01x01_Female\nJ15 PROBE Conn_01x01_Female\nJ16 V0 Conn_01x01_Female\nJ17 V0 Conn_01x01_Female\nJ18 V1 Conn_01x01_Female\nJ19 V2 Conn_01x01_Female\nJ20 V3 Conn_01x01_Female\nJ21 V4 Conn_01x01_Female\nJ22 V5 Conn_01x01_Female\nJ23 V6 Conn_01x01_Female\nJ25 V8 Conn_01x01_Female\nJ24 V7 Conn_01x01_Female\nD5 V8 Net-_C10-Pad1_ R3000\nC10 Net-_C10-Pad1_ TRIG 10n\nC9 TRIG V0 1n\nJ26 TRIG Conn_01x01_Female\nC11 TRIG V0 1n\nC12 Net-_C10-Pad1_ TRIG 10n\nR6 AC1 AC0 1meg\nR7 AC0 AC1 1meg\nJ27 AC0 Conn_01x01_Female\n.end\n"
    },
    {
        "filename": "1582.cir",
        "prompt": "Design a circuit featuring an ESP8266 (ESP-12) module for Bluetooth communication and USB OTG functionality, powered by a 3.3V regulator (AZ1117-3.3) and a TP4056-based Li-ion battery charger. Include pull-up resistors for key ESP8266 control pins (GPIO0, GPIO15, RST, CH_PD, BT_EN), I2C communication with a VEML6070 ambient light sensor, and a connection for an external analog water sensor via the ADC pin. Implement USB protection with a Schottky diode. Include decoupling capacitors for stable power supply and a logic level shifter (74125) for Bluetooth UART signals. Provide connectors for USB OTG, Bluetooth module, and the water sensor. Include a reset switch and a GPIO0 programming switch.\n\n\n\n",
        "content": ".title KiCad schematic\nU2 RST ADC CH_PD NC_01 UV_INT RTS CTS +3V3 GND GPIO15 BT_EN GPIO0 SDA SCL ESP_RXD ESP_TXD ESP-12\nU1 GND +3V3 +VSW AZ1117-3.3\nC1 VBUS GND 100nF\nC2 +3V3 GND 10uF\nC3 +3V3 GND 100nF\nSW1 RST GND RST\nSW2 GPIO0 GND GP0\nJ2 RTS BT_RXD BT_TXD +3V3 CTS GND BLUETOOTH\nR5 +3V3 SDA 10K\nR4 +3V3 SCL 10K\nD1 +VSW VBUS D_Schottky\nJ1 VBUS NC_02 NC_03 NC_04 NC_05 NC_06 USB_OTG\nU3 BT_EN BT_TXD ESP_RXD BT_EN ESP_TXD BT_RXD GND NC_07 GND Net-_R7-Pad2_ NC_08 GND Net-_R7-Pad2_ VCC 74125\nR7 +3V3 Net-_R7-Pad2_ 10K\nD2 +VSW +BATT D_Schottky\nR1 +3V3 GPIO0 10K\nR2 GND GPIO15 10K\nR3 +3V3 BT_EN 10K\nC5 +VSW GND 100nF\nC4 +VSW GND 10uF\nU4 GND UV_INT SDA Net-_R8-Pad1_ SCL +3V3 VEML6070\nR6 +3V3 UV_INT 10K\nR8 Net-_R8-Pad1_ GND 300K\nC6 +3V3 GND 100nF\nU5 VBUS GND +BATT GND TP4056_BREAKOUT\nR9 +3V3 RST 10K\nR10 +3V3 CH_PD 10K\nJ3 GND ADC EXT_WATER_SENSOR\nRV1 ADC +3V3 +3V3 47K\nC7 ADC GND 1nF\n.end\n"
    },
    {
        "filename": "457.cir",
        "prompt": "Create a circuit using a single LM555 timer IC with all pins unconnected. Label the pins NC_01 through NC_08 sequentially from pin 1 to pin 8.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 LM555\n.end\n"
    },
    {
        "filename": "125.cir",
        "prompt": "Create a circuit consisting of four 8-bit shift registers (SNx4HC595) cascaded together to drive a 4-digit seven-segment display. Each shift register controls one digit of the display. Include current limiting resistors (R_Small) in series with each segment connection from the shift registers to the display. Provide power connections (+5V and GND) and input/output connectors (J1, J2, J3, J4) for data input, clock, latch, and display power. The seven-segment display (4-DigitSevenSegment) has common cathode connections to GND. The shift registers share a common data input and clock signal, cascading the output of one to the input of the next.",
        "content": ".title KiCad schematic\nR1 Net-_R1-Pad1_ Net-_R1-Pad2_ R_Small\nR3 Net-_R3-Pad1_ Net-_R3-Pad2_ R_Small\nR5 Net-_R5-Pad1_ Net-_R5-Pad2_ R_Small\nR7 Net-_R7-Pad1_ Net-_R7-Pad2_ R_Small\nR17 Net-_R17-Pad1_ Net-_R17-Pad2_ R_Small\nR19 Net-_R19-Pad1_ Net-_R19-Pad2_ R_Small\nR21 Net-_R21-Pad1_ Net-_R21-Pad2_ R_Small\nR11 Net-_R11-Pad1_ Net-_R11-Pad2_ R_Small\nR13 Net-_R13-Pad1_ Net-_R13-Pad2_ R_Small\nR15 Net-_R15-Pad1_ Net-_R15-Pad2_ R_Small\nR23 Net-_R23-Pad1_ Net-_R23-Pad2_ R_Small\nR27 Net-_R27-Pad1_ Net-_R27-Pad2_ R_Small\nR29 Net-_R29-Pad1_ Net-_R29-Pad2_ R_Small\nR31 Net-_R31-Pad1_ Net-_R31-Pad2_ R_Small\nR32 Net-_R32-Pad1_ Net-_R32-Pad2_ R_Small\nR30 Net-_R30-Pad1_ Net-_R30-Pad2_ R_Small\nR28 Net-_R28-Pad1_ Net-_R28-Pad2_ R_Small\nR26 Net-_R26-Pad1_ Net-_R26-Pad2_ R_Small\nR9 Net-_R9-Pad1_ Net-_R9-Pad2_ R_Small\nR14 Net-_R14-Pad1_ Net-_R14-Pad2_ R_Small\nR12 Net-_R12-Pad1_ Net-_R12-Pad2_ R_Small\nR10 Net-_R10-Pad1_ Net-_R10-Pad2_ R_Small\nR16 Net-_R16-Pad1_ Net-_R16-Pad2_ R_Small\nR25 Net-_R25-Pad1_ Net-_R25-Pad2_ R_Small\nR24 Net-_R24-Pad1_ Net-_R24-Pad2_ R_Small\nR22 Net-_R22-Pad1_ Net-_R22-Pad2_ R_Small\nR20 Net-_R20-Pad1_ Net-_R20-Pad2_ R_Small\nR18 Net-_R18-Pad1_ Net-_R18-Pad2_ R_Small\nR8 Net-_R8-Pad1_ Net-_R8-Pad2_ R_Small\nR6 Net-_R6-Pad1_ Net-_R6-Pad2_ R_Small\nR4 Net-_R4-Pad1_ Net-_R4-Pad2_ R_Small\nR2 Net-_R2-Pad1_ Net-_R2-Pad2_ R_Small\nU1 Net-_R31-Pad1_ Net-_R30-Pad2_ Net-_R26-Pad2_ Net-_R25-Pad2_ Net-_R27-Pad1_ Net-_R28-Pad2_ Net-_R32-Pad2_ GND NC_01 Net-_J2-Pad1_ Net-_J3-Pad4_ Net-_J4-Pad1_ Net-_J1-Pad1_ Net-_U1-Pad14_ Net-_R29-Pad1_ +5V SNx4HC595_8b_Shift_Reg\nU3 Net-_R23-Pad1_ Net-_R22-Pad2_ Net-_R20-Pad2_ Net-_R18-Pad2_ Net-_R17-Pad1_ Net-_R19-Pad1_ Net-_R24-Pad2_ GND Net-_U1-Pad14_ Net-_J2-Pad1_ Net-_J3-Pad4_ Net-_J4-Pad1_ Net-_J1-Pad1_ Net-_U3-Pad14_ Net-_R21-Pad1_ +5V SNx4HC595_8b_Shift_Reg\nU4 Net-_R15-Pad1_ Net-_R12-Pad2_ Net-_R10-Pad2_ Net-_R9-Pad2_ Net-_R11-Pad1_ Net-_R14-Pad2_ Net-_R16-Pad2_ GND Net-_U3-Pad14_ Net-_J2-Pad1_ Net-_J3-Pad4_ Net-_J4-Pad1_ Net-_J1-Pad1_ Net-_U4-Pad14_ Net-_R13-Pad1_ +5V SNx4HC595_8b_Shift_Reg\nU5 Net-_R7-Pad1_ Net-_R6-Pad2_ Net-_R4-Pad2_ Net-_R2-Pad2_ Net-_R1-Pad1_ Net-_R3-Pad1_ Net-_R8-Pad2_ GND Net-_U4-Pad14_ Net-_J2-Pad1_ Net-_J3-Pad4_ Net-_J4-Pad1_ Net-_J1-Pad1_ Net-_J3-Pad3_ Net-_R5-Pad1_ +5V SNx4HC595_8b_Shift_Reg\nU2 Net-_R2-Pad1_ Net-_R4-Pad1_ Net-_R6-Pad1_ Net-_R8-Pad1_ Net-_R9-Pad1_ Net-_R10-Pad1_ Net-_R14-Pad1_ Net-_R12-Pad1_ Net-_R16-Pad1_ Net-_R18-Pad1_ Net-_R20-Pad1_ Net-_R22-Pad1_ Net-_R24-Pad1_ Net-_R25-Pad1_ Net-_R26-Pad1_ Net-_R28-Pad1_ Net-_R30-Pad1_ Net-_R32-Pad1_ Net-_R31-Pad2_ Net-_R29-Pad2_ Net-_R27-Pad2_ GND GND Net-_R23-Pad2_ Net-_R21-Pad2_ Net-_R19-Pad2_ Net-_R17-Pad2_ Net-_R15-Pad2_ Net-_R13-Pad2_ Net-_R11-Pad2_ GND GND Net-_R7-Pad2_ Net-_R5-Pad2_ Net-_R3-Pad2_ Net-_R1-Pad2_ 4-DigitSevenSegment\nJ3 GND +5V Net-_J3-Pad3_ Net-_J3-Pad4_ Conn_01x04_Male\nJ4 Net-_J4-Pad1_ Conn_01x01_Male\nJ2 Net-_J2-Pad1_ Conn_01x01_Male\nJ1 Net-_J1-Pad1_ Conn_01x01_Male\n.end\n"
    },
    {
        "filename": "270.cir",
        "prompt": "Create a circuit featuring a 68000D microprocessor interfaced with a level shifter (TXB0104D) and supporting components for basic operation and potential I2C communication. The circuit should include power supply decoupling capacitors (100nF), pull-up/pull-down resistors for reset, and connection points for a voltage selection jumper (VSel) and current sensing. Include a connector for I2C communication (SDA, SCL) and a general-purpose connector. The 68000D has a comprehensive address and data bus, control signals (AS, UDS, LDS, RW, DTACK, BG, BGACK, BR, HALT, RESET, IPL0-IPL2, FC0-FC2, E, VMA, VPA, BERR), and a clock input (CLK). The level shifter connects the 68000D to other components operating at different voltage levels (+3.3V and +5V). Include net labels for key signals and connections. The circuit is intended for a NUCLEO144-F746ZG development board.",
        "content": ".title KiCad schematic\nU1 /D4 /D3 /D2 /D1 /D0 /AS /UDS /LDS /RW /DTACK /BG /BGACK /BR VCC /CLK GND /HALT /RESET /VMA /E /VPA /BERR /IPL2 /IPL1 /IPL0 /FC2 /FC1 /FC0 /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /A10 /A11 /A12 /A13 /A14 /A15 /A16 /A17 /A18 /A19 VCC /A20 /A21 /A22 GND /D15 /D14 /D13 /D12 /D11 /D10 /D9 /D8 /D7 /D6 /D5 68000D\nU2 NC_01 NC_02 NC_03 /A18 NC_04 NC_05 NC_06 GND /A6 NC_07 /A7 NC_08 NC_09 NC_10 NC_11 +3V3 NC_12 +5V GND GND NC_13 GND NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 /BGACK NC_23 /AS NC_24 NC_25 NC_26 NC_27 /A20 /A19 /A21 /HALT /A22 /FC0 NC_28 /D2 /D3 /D4 GND /D5 /A1 /A2 /A0 /A8 /A17 /A9 /A16 NC_29 /RESET GND /D1 /D6 /VPA Net-_R3-Pad2_ NC_30 /E NC_31 NC_32 NC_33 NC_34 GND GND NC_35 NC_36 /I2C_SCL NC_37 /I2C_SDA NC_38 NC_39 NC_40 GND NC_41 /BR NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 GND NC_50 /UDS NC_51 /LDS NC_52 NC_53 /CLK NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 /RW /A5 /BG /A4 GND Net-_U2-Pad112_ /IPL0 /A10 /BERR Net-_U2-Pad116_ /DTACK /IPL1 /D10 /IPL2 /D12 /A14 /D14 Net-_U2-Pad124_ /D15 GND /D13 /D11 /A13 /A3 /A12 /A15 NC_61 /A11 GND /D0 NC_62 /VMA NC_63 /FC2 /FC1 NC_64 GND GND NUCLEO144-F746ZG\nJ1 +5V Net-_J1-Pad2_ +3V3 VSel\nJ2 Net-_J1-Pad2_ VCC Current Sense\nU3 VCC /D9 /D8 /D7 Net-_R5-Pad2_ NC_65 GND Net-_R3-Pad2_ NC_66 Net-_R7-Pad2_ Net-_U2-Pad116_ Net-_U2-Pad112_ Net-_U2-Pad124_ +3V3 TXB0104D\nC1 VCC GND 100nF\nC2 VCC GND 100nF\nC3 VCC GND 100nF\nC4 +3V3 GND 100nF\nR3 +3V3 Net-_R3-Pad2_ 10k\nR4 Net-_R3-Pad2_ GND 10k\nR1 VCC /RESET 10k\nR2 /RESET GND 10k\nJ3 +3V3 /I2C_SDA /I2C_SCL GND Conn_01x04\nR7 +3V3 Net-_R7-Pad2_ R\nR8 Net-_R7-Pad2_ GND R\nR6 Net-_R5-Pad2_ GND R\nR5 VCC Net-_R5-Pad2_ R\n.end\n"
    },
    {
        "filename": "1012.cir",
        "prompt": "Create a circuit with four 100k ohm resistors, each connected between a unique node (NC_01, NC_02, NC_03, NC_04) and a +3.3V power supply.",
        "content": ".title KiCad schematic\nR1 NC_01 +3V3 100k\nR2 NC_02 +3V3 100k\nR4 NC_03 +3V3 100k\nR3 NC_04 +3V3 100k\n.end\n"
    },
    {
        "filename": "1196.cir",
        "prompt": "Create a circuit with eight 1k\u03a9 resistors connected between eight pairs of nodes. The node pairs are: NC_01 and NC_02, NC_03 and NC_04, NC_05 and NC_06, NC_07 and NC_08, NC_09 and NC_10, NC_11 and NC_12, NC_13 and NC_14, and NC_15 and NC_16. Each resistor is labeled R201 through R208, respectively.",
        "content": ".title KiCad schematic\nR201 NC_01 NC_02 1k\nR202 NC_03 NC_04 1k\nR203 NC_05 NC_06 1k\nR204 NC_07 NC_08 1k\nR205 NC_09 NC_10 1k\nR206 NC_11 NC_12 1k\nR207 NC_13 NC_14 1k\nR208 NC_15 NC_16 1k\n.end\n"
    },
    {
        "filename": "1057.cir",
        "prompt": "Create a circuit with three identical resistor networks connected to ground and a single output node. Each network consists of two 2k resistors in series, with a 1k resistor connecting the midpoint of the series resistors to a common node. Three voltage sources (V1, V2, V3) are connected to the top of each 2k resistor network, all set to 0V DC. A fourth voltage source (V4) is connected to the top of a fourth 2k resistor network, set to 5V DC. A 2k resistor (R10) connects the common node to an output node. An operational amplifier (AD8620) is connected as a voltage follower, with its input connected to the common node and its output connected to the output node. The op-amp is powered by 10V (VDD) and -10V (VSS) supplies. Simulate the circuit for 30ms with a timestep of 0.25us.",
        "content": ".title KiCad schematic\nR2 Net-_R1-Pad1_ Net-_R2-Pad2_ 2k\nR1 Net-_R1-Pad1_ GND 2k\nR4 Net-_R3-Pad1_ Net-_R4-Pad2_ 2k\nR6 Net-_R5-Pad1_ Net-_R6-Pad2_ 2k\nR8 Net-_R10-Pad2_ Net-_R8-Pad2_ 2k\nR9 Net-_R10-Pad2_ GND 2k\nR3 Net-_R3-Pad1_ Net-_R1-Pad1_ 1k\nR5 Net-_R5-Pad1_ Net-_R3-Pad1_ 1k\nR7 Net-_R10-Pad2_ Net-_R5-Pad1_ 1k\nV1 Net-_R2-Pad2_ GND dc 0\nV2 Net-_R4-Pad2_ GND dc 0\nV3 Net-_R6-Pad2_ GND dc 0\nV4 Net-_R8-Pad2_ GND dc 5\nU1 out Net-_R10-Pad2_ GND AD8620\nV5 VDD GND dc 10\nV6 GND VSS dc 10\nR10 out Net-_R10-Pad2_ 2k\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "81.cir",
        "prompt": "Create a circuit with three identical legs, each containing a current sensing and power delivery system, plus an additional power delivery system. Each leg consists of an N-channel MOSFET high-side switch (CSD19531KCS) controlled by an IR2181 gate driver. A 22-ohm gate resistor and 100nF capacitor are used for driver stability. A Schottky diode (LL4148) provides flyback protection. Each leg has a current shunt resistor (R_Shunt) and an INA240 current sensor. The INA240 is powered by +3.3V and has a 100nF decoupling capacitor. Each leg has input and output connectors (Pusa_4mm). The additional power delivery system is similar to the other legs, but lacks a current sensor. All high-side drivers are supplied with +15V. Include decoupling capacitors (+15V to -VDC, 100nF) for each driver.",
        "content": ".title KiCad schematic\nJ201 /Leg1/Sensor/OUT Pusa_4mm\nJ202 /Leg1/Power-/OUT Pusa_4mm\nQ301 Net-_Q301-Pad1_ +VDC /Leg1/Sensor/IN CSD19531KCS\nQ302 Net-_Q302-Pad1_ /Leg1/Sensor/IN -VDC CSD19531KCS\nU301 /Leg1/QH /Leg1/QL -VDC Net-_R302-Pad1_ +15V /Leg1/Sensor/IN Net-_R301-Pad1_ Net-_C302-Pad1_ IR2181\nR301 Net-_R301-Pad1_ Net-_Q301-Pad1_ 22R\nR302 Net-_R302-Pad1_ Net-_Q302-Pad1_ 22R\nC301 +15V -VDC 100n\nC302 Net-_C302-Pad1_ /Leg1/Sensor/IN 100n\nD301 Net-_C302-Pad1_ +15V LL4148\nR401 /Leg1/Sensor/OUT Net-_R401-Pad2_ Net-_R401-Pad3_ /Leg1/Sensor/IN R_Shunt\nU401 NC_01 Net-_R401-Pad3_ Net-_R401-Pad2_ -VDC +3V3 +3V3 -VDC NC_02 INA240\nC401 +3V3 -VDC C1206\nQ501 Net-_Q501-Pad1_ +VDC /Leg1/Power-/OUT CSD19531KCS\nQ502 Net-_Q502-Pad1_ /Leg1/Power-/OUT -VDC CSD19531KCS\nU501 /Leg1/QL /Leg1/QH -VDC Net-_R502-Pad1_ +15V /Leg1/Power-/OUT Net-_R501-Pad1_ Net-_C502-Pad1_ IR2181\nR501 Net-_R501-Pad1_ Net-_Q501-Pad1_ 22R\nR502 Net-_R502-Pad1_ Net-_Q502-Pad1_ 22R\nC501 +15V -VDC 100n\nC502 Net-_C502-Pad1_ /Leg1/Power-/OUT 100n\nD501 Net-_C502-Pad1_ +15V LL4148\nJ601 /Leg2/Sensor/OUT Pusa_4mm\nJ602 /Leg2/Power-/OUT Pusa_4mm\nQ701 Net-_Q701-Pad1_ +VDC /Leg2/Sensor/IN CSD19531KCS\nQ702 Net-_Q702-Pad1_ /Leg2/Sensor/IN -VDC CSD19531KCS\nU701 /Leg2/QH /Leg2/QL -VDC Net-_R702-Pad1_ +15V /Leg2/Sensor/IN Net-_R701-Pad1_ Net-_C702-Pad1_ IR2181\nR701 Net-_R701-Pad1_ Net-_Q701-Pad1_ 22R\nR702 Net-_R702-Pad1_ Net-_Q702-Pad1_ 22R\nC701 +15V -VDC 100n\nC702 Net-_C702-Pad1_ /Leg2/Sensor/IN 100n\nD701 Net-_C702-Pad1_ +15V LL4148\nR801 /Leg2/Sensor/OUT Net-_R801-Pad2_ Net-_R801-Pad3_ /Leg2/Sensor/IN R_Shunt\nU801 NC_03 Net-_R801-Pad3_ Net-_R801-Pad2_ -VDC +3V3 +3V3 -VDC NC_04 INA240\nC801 +3V3 -VDC C1206\nQ901 Net-_Q901-Pad1_ +VDC /Leg2/Power-/OUT CSD19531KCS\nQ902 Net-_Q902-Pad1_ /Leg2/Power-/OUT -VDC CSD19531KCS\nU901 /Leg2/QL /Leg2/QH -VDC Net-_R902-Pad1_ +15V /Leg2/Power-/OUT Net-_R901-Pad1_ Net-_C902-Pad1_ IR2181\nR901 Net-_R901-Pad1_ Net-_Q901-Pad1_ 22R\nR902 Net-_R902-Pad1_ Net-_Q902-Pad1_ 22R\nC901 +15V -VDC 100n\nC902 Net-_C902-Pad1_ /Leg2/Power-/OUT 100n\nD901 Net-_C902-Pad1_ +15V LL4148\nJ1001 /Leg3/Sensor/OUT Pusa_4mm\nJ1002 /Leg3/Power-/OUT Pusa_4mm\nQ1101 Net-_Q1101-Pad1_ +VDC /Leg3/Sensor/IN CSD19531KCS\nQ1102 Net-_Q1102-Pad1_ /Leg3/Sensor/IN -VDC CSD19531KCS\nU1101 /Leg3/QH /Leg3/QL -VDC Net-_R1102-Pad1_ +15V /Leg3/Sensor/IN Net-_R1101-Pad1_ Net-_C1102-Pad1_ IR2181\nR1101 Net-_R1101-Pad1_ Net-_Q1101-Pad1_ 22R\nR1102 Net-_R1102-Pad1_ Net-_Q1102-Pad1_ 22R\nC1101 +15V -VDC 100n\nC1102 Net-_C1102-Pad1_ /Leg3/Sensor/IN 100n\nD1101 Net-_C1102-Pad1_ +15V LL4148\nR1201 /Leg3/Sensor/OUT Net-_R1201-Pad2_ Net-_R1201-Pad3_ /Leg3/Sensor/IN R_Shunt\nU1201 NC_05 Net-_R1201-Pad3_ Net-_R1201-Pad2_ -VDC +3V3 +3V3 -VDC NC_06 INA240\nC1201 +3V3 -VDC C1206\nQ1301 Net-_Q1301-Pad1_ +VDC /Leg3/Power-/OUT CSD19531KCS\nQ1302 Net-_Q1302-Pad1_ /Leg3/Power-/OUT -VDC CSD19531KCS\nU1301 /Leg3/QL /Leg3/QH -VDC Net-_R1302-Pad1_ +15V /Leg3/Power-/OUT Net-_R1301-Pad1_ Net-_C1302-Pad1_ IR2181\nR1301 Net-_R1301-Pad1_ Net-_Q1301-Pad1_ 22R\nR1302 Net-_R1302-Pad1_ Net-_Q1302-Pad1_ 22R\nC1301 +15V -VDC 100n\nC1302 Net-_C1302-Pad1_ /Leg3/Power-/OUT 100n\nD1301 Net-_C1302-Pad1_ +15V LL4148\nQ1401 Net-_Q1401-Pad1_ +VDC /Power_extra/OUT CSD19531KCS\nQ1402 Net-_Q1402-Pad1_ /Power_extra/OUT -VDC CSD19531KCS\nU1401 NC_07 NC_08 -VDC Net-_R1402-Pad1_ +15V /Power_extra/OUT Net-_R1401-Pad1_ Net-_C1402-Pad1_ IR2181\nR1401 Net-_R1401-Pad1_ Net-_Q1401-Pad1_ 22R\nR1402 Net-_R1402-Pad1_ Net-_Q1402-Pad1_ 22R\nC1401 +15V -VDC 100n\nC1402 Net-_C1402-Pad1_ /Power_extra/OUT 100n\nD1401 Net-_C1402-Pad1_ +15V LL4148\n.end\n"
    },
    {
        "filename": "1118.cir",
        "prompt": "Design a circuit with a differential analog input, filtered by RC networks, connected to an MCP3551 ADC. The circuit includes voltage references with filtering capacitors, a power supply decoupling network, and input/output connectors. The differential input is provided via a 1x6 header (J1) for Vin+, Vin-, Vref_in, and ground. A second 1x6 header (J2) provides access to the filtered inputs and VDD. Input resistors (R4, R5) and capacitors (C6, C5, C7) form the input filtering. Reference resistors (R3, R6) and capacitors (C4, C8, C9) filter the voltage reference. A pull-up resistor (R1) connects the VDD pin of the ADC to a connector pin. All resistors are 100 ohms unless otherwise specified. Capacitors C1 and C2 are 1uF and 10nF respectively for power supply decoupling. The values of R and C for the input filtering are parameters to be determined.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 /Vref /Vin+filt /Vin-_filt GND Net-_R8-Pad2_ Net-_R9-Pad2_ Net-_R7-Pad2_ VDD MCP355X-E_SN\nR7 Net-_J2-Pad3_ Net-_R7-Pad2_ 100\nR9 Net-_J2-Pad2_ Net-_R9-Pad2_ 100\nR8 Net-_J2-Pad1_ Net-_R8-Pad2_ 100\nR3 /Vref_filt /Vref_in 100\nR6 /Vref /Vref_filt 100\nC4 GND /Vref_filt 1u\nC8 GND /Vref 1u\nC9 GND /Vref 10n\nR4 /Vin+filt /Vin+_in R\nR5 /Vin-_filt /Vin-_in R\nC6 /Vin+filt /Vin-_filt C\nC5 GND /Vin+filt C\nC7 /Vin-_filt GND C\nC2 VDD GND 10n\nC1 VDD GND 1u\nR1 Net-_J2-Pad4_ VDD 100\nJ1 GND /Vref_in GND /Vin+_in /Vin-_in GND PINS_1X6\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ NC_01 NC_02 PINS_1X6\n.end\n"
    },
    {
        "filename": "1759.cir",
        "prompt": "Create a circuit with a single-primary, single-secondary transformer connected to a full-wave bridge rectifier. The transformer has pins labeled NC_01 and NC_02 for the primary side, and Net-_D1-Pad3_ and Net-_D1-Pad4_ for the secondary side. The bridge rectifier, labeled D_Bridge_+-AA, has pins connected to NC_03, NC_04, Net-_D1-Pad3_, and Net-_D1-Pad4_.",
        "content": ".title KiCad schematic\nT1 NC_01 NC_02 Net-_D1-Pad3_ Net-_D1-Pad4_ Transformer_1P_1S\nD1 NC_03 NC_04 Net-_D1-Pad3_ Net-_D1-Pad4_ D_Bridge_+-AA\n.end\n"
    },
    {
        "filename": "352.cir",
        "prompt": "Design a synchronous buck-boost converter circuit using an LT3790 controller. The input voltage (Vin) is connected to the input pins of the controller (IVINP, IVINN). The controller drives two N-channel MOSFETs (Q1 and Q3) as high-side switches (SW1 and SW2) and two additional N-channel MOSFETs (Q2 and Q4) as low-side switches (BG1 and BG2). Include bootstrap capacitors (C10 and C11) for the high-side drivers, connected between BST1/BST2 and SW1/SW2 respectively, with Schottky diodes (D1 and D2) to charge the bootstrap capacitors from INTVcc1. An inductor (L1) connects the outputs of the two switching stages (SW2 and SW1). The output is filtered with output capacitors (C12 and C14) and a feedback network (R14 and R15) connected to the FB pin of the LT3790. Include compensation components (C1, C2, C3, C4, C5, C6, C7, C8, C9, C13) for stability and filtering. Implement overvoltage protection (OVLO) with resistors (R5 and R6) and enable/UVLO functionality with resistors (R3 and R4) and capacitor (C2). Include current sensing with resistors (R11 and R9). The output voltage is taken from PWR_OUT and ISN. Use appropriate resistor values for feedback, current sensing, and voltage division.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_R7-Pad1_ Net-_C5-Pad1_ Net-_C5-Pad1_ NC_01 ~SHORT Net-_C5-Pad1_ NC_02 NC_03 EN/UVLO IVINP IVINN Vin INTVcc1 TG1 BST1 SW1 SNSN1 BG1 BG2 SNSN1 SW2 BST2 NC_04 TG2 ISP ISN SNSP1 SNSN1 NC_05 SNSN1 NC_06 INTVcc1 NC_07 SNSN1 Net-_R11-Pad2_ Net-_R9-Pad2_ FB OVLO LT3790\nQ1 SW1 SW1 SW1 TG1 Vin Vin Vin Vin BSC123N10LSGATMA1\nR7 Net-_R7-Pad1_ Net-_C5-Pad1_ R\nC5 Net-_C5-Pad1_ SNSN1 33n\nR8 INTVcc1 ~SHORT 200k\nC6 SNSN1 Net-_C5-Pad1_ 100n\nR5 IVINP OVLO 150k\nR6 OVLO SNSN1 10k\nR3 IVINP EN/UVLO 10k\nR4 EN/UVLO SNSN1 20k\nC2 EN/UVLO SNSN1 220p\nR9 Net-_C8-Pad2_ Net-_R9-Pad2_ 3,3k\nC8 SNSN1 Net-_C8-Pad2_ 33n\nR1 Vin IVINP 3m\nC1 IVINN IVINP 470n\nC3 Vin SNSN1 4.7u\nC4 Vin SNSN1 4.7u\nC7 Vin SNSN1 1u\nR2 Vin IVINN 51\nD2 BST1 INTVcc1 D_Schottky\nC10 BST1 SW1 100n\nQ2 SNSP1 SNSP1 SNSP1 BG1 SW1 SW1 SW1 SW1 BSC123N10LSGATMA1\nR10 SNSP1 SNSN1 4m\nQ3 SW2 SW2 SW2 TG2 ISP ISP ISP ISP BSC123N10LSGATMA1\nC11 BST2 SW2 100n\nQ4 SNSP1 SNSP1 SNSP1 BG2 SW2 SW2 SW2 SW2 BSC123N10LSGATMA1\nL1 SW2 SW1 10u\nR12 PWR_OUT ISP 4m\nC12 ISP SNSN1 4.7u\nR13 PWR_OUT ISN 51\nC13 ISN ISP 0.47u\nC9 INTVcc1 SNSN1 100n\nC14 PWR_OUT SNSN1 220u\nR14 FB PWR_OUT 58k\nR15 SNSN1 FB 1.2k\nR11 SNSN1 Net-_R11-Pad2_ 147k\nD1 BST2 INTVcc1 D_Schottky\n.end\n"
    },
    {
        "filename": "1346.cir",
        "prompt": "Create a simple circuit with two ground connections represented as mounting hole pads. The circuit should have a title \"KiCad schematic\" and utilize the GND net for both pads. There are no active or passive components.",
        "content": ".title KiCad schematic\nH1 GND MountingHole_Pad\nH2 GND MountingHole_Pad\n.end\n"
    },
    {
        "filename": "752.cir",
        "prompt": "Generate a circuit with a single MCP6404 quad operational amplifier, configured as a voltage follower on one channel. The input is connected to a net labeled \"Net-_PD301-Pad2_\" and the output is connected to \"VBPW34SR\". The power supply connections for the op-amp are \"VGND\" for ground and \"NC_01\" for the positive supply. The other op-amp channels are not connected (NC_02, NC_03). Include a netlist title \"KiCad schematic\".",
        "content": ".title KiCad schematic\nU201 NC_01 VGND Net-_PD301-Pad2_ NC_02 NC_03 MCP6404\nPD301 VGND Net-_PD301-Pad2_ VBPW34SR\n.end\n"
    },
    {
        "filename": "351.cir",
        "prompt": "Create a simple circuit consisting of a battery and a resistor connected in series. The battery is labeled \"BT2\" and the resistor is labeled \"R2\".",
        "content": ".title KiCad schematic\nR2 Net-_BT2-Pad2_ Net-_BT2-Pad1_ R\nBT2 Net-_BT2-Pad1_ Net-_BT2-Pad2_ Battery_Cell\n.end\n"
    },
    {
        "filename": "1707.cir",
        "prompt": "Design a digital circuit featuring two HCTL-2032 shift registers, two 74LS240 buffers, and two 74HC74 D-flip-flops. The HCTL-2032 registers are controlled by enable (/EN1, /EN2), output enable (/OE), select (/SEL1, /SEL2), clock (/CLK), reset (/RSTY, /RSTX), and test signals. Data is input to the shift registers via /D0 through /D7. The 74LS240 buffers amplify signals from the shift registers to drive LEDs (D1-D16). The 74HC74 flip-flops appear to be involved in counter or state machine logic, connected to the outputs of the 74LS240 buffers. All ICs are powered by +5V and grounded. Include pull-up resistors for control signals (/SEL1, /SEL2, /EN1, /EN2, /OE, /RSTY, /RSTX, /X/Y). The circuit should visually represent a data display or shifting pattern using the LEDs.",
        "content": ".title KiCad schematic\nP1 Net-_P1-Pad1_ /CLK CAVALIER\nU4 NC_01 GND Net-_P1-Pad1_ +5VD OSC\nU7 GND Net-_U7-Pad2_ /CNTCASX GND /CY Net-_U7-Pad2_ GND Net-_U7-Pad12_ /CX GND /CNTCASY Net-_U7-Pad12_ GND +5VD 74HC74\nU5 GND Net-_U5-Pad2_ /CNTDECY GND /DY Net-_U5-Pad2_ GND Net-_U5-Pad12_ /DX GND /CNTDECX Net-_U5-Pad12_ GND +5VD 74HC74\nR2 +5VD Net-_D2-Pad2_ R\nR4 +5VD Net-_D4-Pad2_ R\nR6 +5VD Net-_D6-Pad2_ R\nR8 +5VD Net-_D8-Pad2_ R\nR10 +5VD Net-_D10-Pad2_ R\nR12 +5VD Net-_D12-Pad2_ R\nR14 +5VD Net-_D14-Pad2_ R\nR16 +5VD Net-_D16-Pad2_ R\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ LED\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ LED\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ LED\nD12 Net-_D12-Pad1_ Net-_D12-Pad2_ LED\nD14 Net-_D14-Pad1_ Net-_D14-Pad2_ LED\nD16 Net-_D16-Pad1_ Net-_D16-Pad2_ LED\nU3 GND /UDX Net-_D16-Pad1_ /UDY Net-_D14-Pad1_ /DY Net-_D12-Pad1_ /DX Net-_D10-Pad1_ GND /CY Net-_D8-Pad1_ /CX Net-_D6-Pad1_ NC_02 Net-_D4-Pad1_ NC_03 Net-_D2-Pad1_ GND +5VD 74LS240\nR24 /SEL1 +5VD R\nR23 /SEL2 +5VD R\nR22 /EN1 +5VD R\nR21 /EN2 +5VD R\nR20 /OE +5VD R\nR19 /RSTY +5VD R\nR18 /RSTX +5VD R\nR17 /X/Y +5VD R\nU2 GND /D0 Net-_D15-Pad1_ /D1 Net-_D13-Pad1_ /D2 Net-_D11-Pad1_ /D3 Net-_D9-Pad1_ GND /D4 Net-_D7-Pad1_ /D5 Net-_D5-Pad1_ /D6 Net-_D3-Pad1_ /D7 Net-_D1-Pad1_ GND +5VD 74LS240\nD15 Net-_D15-Pad1_ Net-_D15-Pad2_ LED\nD13 Net-_D13-Pad1_ Net-_D13-Pad2_ LED\nD11 Net-_D11-Pad1_ Net-_D11-Pad2_ LED\nD9 Net-_D9-Pad1_ Net-_D9-Pad2_ LED\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ LED\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR15 +5VD Net-_D15-Pad2_ R\nR13 +5VD Net-_D13-Pad2_ R\nR11 +5VD Net-_D11-Pad2_ R\nR9 +5VD Net-_D9-Pad2_ R\nR7 +5VD Net-_D7-Pad2_ R\nR5 +5VD Net-_D5-Pad2_ R\nR3 +5VD Net-_D3-Pad2_ R\nR1 +5VD Net-_D1-Pad2_ R\nU1 +5VD /EN1 /EN2 /D0 /CLK /SEL1 /OE /UDX /UDY /D7 /RSTY /RSTX /CHBY /CHBX /CHAX /CHAY /CHIX GND /CHIY /D6 /D5 /D4 /TEST /CNTCASY /CNTCASX /SEL2 /CNTDECX /CNTDECY /D3 /D2 /D1 /X/Y HCTL-2032\nU6 +5VD /EN1 /EN2 /D0 /CLK /SEL1 /OE /UDX /UDY /D7 /RSTY /RSTX /CHBY /CHBX /CHAX /CHAY /CHIX GND /CHIY /D6 /D5 /D4 /TEST /CNTCASY /CNTCASX /SEL2 /CNTDECX /CNTDECY /D3 /D2 /D1 /X/Y HCTL-2032\n.end\n"
    },
    {
        "filename": "857.cir",
        "prompt": "Create a circuit with a 10-pin header (J1) connected to three 6-pin headers (J2, J3, J4). J1's pins 2 and 1 are connected to J2's pins 1 and 2 respectively, J1's pin 3 is connected to J2's pin 3, and J1's pin 1 is connected to J2's pins 4 and 5. J1's pins 5 and 6 are connected to J3's pins 1 and 3 respectively, J1's pin 1 is connected to J3's pins 2, 4, and 5. J1's pins 8 and 9 are connected to J4's pins 1 and 3 respectively, and J1's pin 1 is connected to J4's pins 2, 4, and 5. J1 is a 2x5 connector oriented clockwise, and J2, J3, and J4 are 1x6 connectors. Include a net named 'NC_01' connected to J3's pin 2.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ Conn_02x05_Counter_Clockwise\nJ2 Net-_J1-Pad2_ Net-_J1-Pad1_ Net-_J1-Pad3_ Net-_J1-Pad1_ Net-_J1-Pad4_ Net-_J1-Pad1_ Conn_01x06\nJ3 Net-_J1-Pad5_ NC_01 Net-_J1-Pad6_ Net-_J1-Pad1_ Net-_J1-Pad7_ Net-_J1-Pad1_ Conn_01x06\nJ4 Net-_J1-Pad8_ Net-_J1-Pad1_ Net-_J1-Pad9_ Net-_J1-Pad1_ Net-_J1-Pad10_ Net-_J1-Pad1_ Conn_01x06\n.end\n"
    },
    {
        "filename": "742.cir",
        "prompt": "Design a circuit with dual H-bridge motor control, utilizing an LM358 op-amp for signal processing and 4N35 optocouplers for isolation. The circuit accepts two digital inputs (/in1, /in2) and provides power to a motor (MOTOR) via J3. It includes input connectors (J2, J4, J5) for the digital signals and a power connector (J1). The op-amp configuration drives two sets of complementary transistors (BC547/BC557) which in turn control the optocouplers. The optocouplers drive high-side and low-side MOSFETs (IRF3205/IRF4905) forming the H-bridges. Include current limiting resistors (R6, R7) and flyback diodes (D2, D3) for the H-bridges. Include indicator LEDs (D1, D4) with current limiting resistors (R1, R12) connected to the inputs. A switch (SW1) is present to control power distribution. Include decoupling capacitors (C1, C2, C3, C4, C5, C6) and pull-up/down resistors (R3, R4, R5, R8, R9, R10, R11) as needed. Use a SPDT switch to select between VCC and GND for a specific node.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ GND Power conn\nR2 Net-_R2-Pad1_ /in1 220\nU2 Net-_R2-Pad1_ GNDD NC_01 GND Net-_R3-Pad1_ NC_02 4N35\nR3 Net-_R3-Pad1_ VCC 10K\nR4 Net-_R4-Pad1_ VCC 10K\nR5 GND Net-_R4-Pad1_ 10K\nQ1 VCC Net-_Q1-Pad2_ Net-_D2-Pad1_ BC547\nQ2 GND Net-_Q1-Pad2_ Net-_D2-Pad1_ BC557\nQ4 Net-_C6-Pad1_ Net-_J3-Pad2_ GND IRF3205\nQ3 Net-_C6-Pad1_ Net-_J3-Pad2_ VCC IRF4905\nR6 Net-_D2-Pad1_ Net-_C6-Pad1_ 10\nD2 Net-_D2-Pad1_ Net-_C6-Pad1_ 1N4148\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ MOTOR\nJ2 GNDD /in2 /in1 Input conn\nR1 VCC Net-_D1-Pad2_ 5k\nD1 GND Net-_D1-Pad2_ LED\nU1 Net-_Q1-Pad2_ Net-_R3-Pad1_ Net-_R4-Pad1_ GND Net-_R8-Pad1_ Net-_R10-Pad1_ Net-_Q7-Pad2_ VCC LM358\nR11 Net-_R11-Pad1_ /in2 220\nU3 Net-_R11-Pad1_ GNDD NC_03 GND Net-_R10-Pad1_ NC_04 4N35\nR10 Net-_R10-Pad1_ VCC 10k\nR8 Net-_R8-Pad1_ VCC 10K\nR9 GND Net-_R8-Pad1_ 10K\nQ7 VCC Net-_Q7-Pad2_ Net-_D3-Pad1_ BC547\nQ8 GND Net-_Q7-Pad2_ Net-_D3-Pad1_ BC557\nQ6 Net-_C5-Pad1_ Net-_J3-Pad1_ GND IRF3205\nQ5 Net-_C5-Pad1_ Net-_J3-Pad1_ VCC IRF4905\nR7 Net-_D3-Pad1_ Net-_C5-Pad1_ 10\nD3 Net-_D3-Pad1_ Net-_C5-Pad1_ 1N4148\nC3 VCC GND C_Small\nC4 VCC GND C_Small\nC1 VCC GND CP\nC2 VCC GND CP\nJ5 GNDD /in2 /in1 Input conn\nJ4 GNDD /in2 /in1 Input conn\nC5 Net-_C5-Pad1_ VCC C_Small\nC6 Net-_C6-Pad1_ VCC C_Small\nSW1 Net-_J1-Pad1_ Net-_J1-Pad1_ VCC SW_SPDT\nR12 Net-_D4-Pad2_ Net-_J1-Pad1_ 5k\nD4 GND Net-_D4-Pad2_ LED\n.end\n"
    },
    {
        "filename": "1766.cir",
        "prompt": "Design a circuit that combines a 5V DC-DC buck converter (AP3012) powered by a battery input (VIN) with a 555 timer-based oscillator. The buck converter provides a stable 5V supply. The 555 timer (U1 & U2) is configured as an astable multivibrator, generating a square wave signal at approximately 50Hz (indicated by /50HZ and /ALT50HZ net labels). This signal is used to control the output of the buck converter and is also filtered with capacitors (C1, C2, C3, C4) and resistors (R1, R2, R3). The circuit includes input and output connectors (P1, P2) for the battery and a 10uF capacitor (C5) for input filtering. An inductor (L1) and additional resistors (R5, R6) are used in conjunction with the buck converter. Variable resistors (RV1, RV2) are included for potential frequency or voltage adjustment. A 100nF capacitor (C1, C3, C2) is used for timing and filtering. A 0.27uF capacitor (C4) is used for filtering. A 10K resistor (R4) is used as a pull-up resistor.",
        "content": ".title KiCad schematic\nR4 /ALT50HZ 5V 10K\nRV2 /50HZ Net-_R3-Pad2_ Net-_R3-Pad2_ 10K\nRV1 Net-_C1-Pad1_ Net-_R1-Pad1_ Net-_R1-Pad1_ 250K\nR1 Net-_R1-Pad1_ Net-_C1-Pad1_ R\nC1 Net-_C1-Pad1_ GND 100n\nU2 GND Net-_C4-Pad1_ /50HZ 5V Net-_C2-Pad1_ Net-_C4-Pad1_ /ALT50HZ 5V TLC555\nU1 GND /50HZ NC_01 5V Net-_C3-Pad1_ Net-_C1-Pad1_ Net-_C1-Pad1_ 5V TLC555\nC3 Net-_C3-Pad1_ GND 100n\nBT1 VIN GND Battery\nP1 GND VIN CONN_01X02\nC5 VIN GND 1U\nR6 GND Net-_R5-Pad1_ R\nR5 Net-_R5-Pad1_ 5V R\nL1 VIN 5V INDUCTOR\nU3 5V GND Net-_R5-Pad1_ VIN VIN AP3012\nC6 5V GND C\nC4 Net-_C4-Pad1_ GND .27U\nC2 Net-_C2-Pad1_ GND 100n\nR3 Net-_C4-Pad1_ Net-_R3-Pad2_ 46.4K\nR2 5V Net-_R1-Pad1_ R\nP2 GND VIN CONN_01X02\n.end\n"
    },
    {
        "filename": "420.cir",
        "prompt": "Generate a simple astable multivibrator circuit using a LM555 timer IC. The circuit should include two resistors (R1 and R2) and two capacitors (C1 and C2). R1 connects from VCC to a node, R2 connects from the same node to ground, and C1 and C2 both connect from the same node to ground. The LM555's VCC pin connects to VCC, and its trigger and threshold pins are connected to the node between R1 and R2. The LM555's output is not connected to anything.",
        "content": ".title KiCad schematic\nU1 GND Net-_C2-Pad1_ NC_01 VCC Net-_C1-Pad1_ Net-_C2-Pad1_ Net-_R1-Pad2_ VCC LM555\nR1 VCC Net-_R1-Pad2_ R\nR2 Net-_R1-Pad2_ Net-_C2-Pad1_ R\nC1 Net-_C1-Pad1_ GND C\nC2 Net-_C2-Pad1_ GND C\n.end\n"
    },
    {
        "filename": "622.cir",
        "prompt": "Design a microcontroller-based circuit with CAN communication, a boost converter, and sensor interfaces. The core is an ATmega16M1 microcontroller with a crystal oscillator for timing. CAN communication is handled by a MCP2561 transceiver. A TPS560430 boost converter provides a regulated voltage supply. The circuit includes two Ampseal connectors for external connections, a SPI interface for potential programming or communication, and LEDs with current-limiting resistors for visual indication. There are also potentiometers connected to analog inputs with filtering capacitors. A Zener diode provides voltage regulation. Multiple decoupling capacitors are used throughout the circuit for noise reduction. The circuit is powered by a 12V supply and includes overcurrent protection via a fuse.",
        "content": ".title KiCad schematic\nC102 Net-_C101-Pad1_ GND C_2.2uF\nC101 Net-_C101-Pad1_ GND C_0.1uF\nR103 Net-_COUT101-Pad1_ Net-_R102-Pad1_ R_100K\nC103 Net-_C103-Pad1_ Net-_C103-Pad2_ C_0.1uF\nCOUT101 Net-_COUT101-Pad1_ GND C_22uF\nCOUT103 Net-_COUT101-Pad1_ GND C_47uF\nCOUT102 Net-_COUT101-Pad1_ GND C_33uF\nR102 Net-_R102-Pad1_ GND R_25K\nF101 Net-_C101-Pad1_ /12V F_500mA_16V\nR104 Net-_COUT101-Pad1_ VCC R_0_2512\nD103 GND Net-_D103-Pad2_ LED_0805\nR105 VCC Net-_D103-Pad2_ R_200\nD101 Net-_C101-Pad1_ GND D_Zener_18V\nD102 GND Net-_D102-Pad2_ LED_0805\nU2 Net-_R7-Pad2_ Net-_R8-Pad2_ Net-_R6-Pad2_ VCC GND /CAN_TX /CAN_RX /MISO /MOSI Net-_C5-Pad1_ Net-_C4-Pad1_ /SCK NC_01 NC_02 NC_03 /RTD_LSD NC_04 NC_05 Net-_C3-Pad1_ GND NC_06 NC_07 Net-_R4-Pad2_ Net-_R5-Pad2_ NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 /RESET NC_14 ATMEGA16M1\nR1 VCC Net-_C3-Pad1_ R_100\nC3 Net-_C3-Pad1_ GND C_100pF\nY1 Net-_C4-Pad1_ GND Net-_C5-Pad1_ GND Crystal_SMD\nC4 Net-_C4-Pad1_ GND C_30pF\nC5 Net-_C5-Pad1_ GND C_30pF\nR3 VCC /RESET R_10K\nU1 /CAN_TX GND VCC /CAN_RX NC_15 /CAN_LO /CAN_HI GND MCP2561-E_SN\nC1 VCC GND C_0.1uF\nR2 /CAN_HI /CAN_LO R_200\nJ1 /MISO VCC /SCK /MOSI /RESET GND CONN_02X03\nC2 VCC GND C_0.1uF\nU101 Net-_C103-Pad1_ GND Net-_R102-Pad1_ Net-_C101-Pad1_ Net-_C101-Pad1_ Net-_C103-Pad2_ TPS560430YF\nR101 Net-_C101-Pad1_ Net-_D102-Pad2_ R_1K\nL101 Net-_C103-Pad2_ Net-_COUT101-Pad1_ L_100uH\nJ3 GND /12V /12V /IS>BOTS_SS_INERTIA NC_16 NC_17 /ESTOP>HVD_SS_ESTOP GND NC_18 GND /CAN_HI /CAN_LO /CAN_LO /CAN_HI /CAN_GND NC_19 /STEERING_POT_SENSE NC_20 NC_21 GND /12V /12V GND NC_22 /THROTTLE_POT_1_SENSE NC_23 NC_24 /THROTTLE_POT_2_SENSE NC_25 /CAN_LO /CAN_HI /CAN_GND /RTD_LSD /CAN_HI /CAN_LO Ampseal_35_VT_HitL_Cockpit\nJ2 GND /12V /12V /IS>BOTS_SS_INERTIA NC_26 NC_27 /ESTOP>HVD_SS_ESTOP GND NC_28 GND /CAN_HI /CAN_LO /CAN_LO /CAN_HI /CAN_GND NC_29 NC_30 NC_31 NC_32 GND /12V /12V GND NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 /CAN_LO /CAN_HI /CAN_GND NC_39 /CAN_HI /CAN_LO Ampseal_35_VT_RKH_HitL_Cockpit\nJ4 GND /MOSI /MISO /SCK NC_40 GND SPI_NanoFit_RA_TH_06\nD1 GND Net-_D1-Pad2_ LED\nD2 GND Net-_D2-Pad2_ LED\nR4 Net-_D1-Pad2_ Net-_R4-Pad2_ R_200\nR5 Net-_D2-Pad2_ Net-_R5-Pad2_ R_200\nR6 /STEERING_POT_SENSE Net-_R6-Pad2_ R_200\nR7 /THROTTLE_POT_1_SENSE Net-_R7-Pad2_ R_200\nR8 /THROTTLE_POT_2_SENSE Net-_R8-Pad2_ R_200\nC6 /STEERING_POT_SENSE GND C_.22uF\nC7 /THROTTLE_POT_1_SENSE GND C_.22uF\nC8 /THROTTLE_POT_2_SENSE GND C_.22uF\n.end\n"
    },
    {
        "filename": "1341.cir",
        "prompt": "Create a circuit board with two PCA9698 I/O expanders (U1 and U2) connected via I2C. Include power conditioning with a +5V regulator (U3) and decoupling capacitors (C2, C3, C4, C5, C6, C7, C8, C9). Provide multiple test points (TP1-TP19) for signals including SPIFI_CS, LEDs, USB signals (USB0_ID, USB0_VBUS, USB0_SENSE, USB1_EN, USB1_FAULT, USB1_ID, USB1_SENSE, USB1_VBUS), JTAG (TMS, TCK, TDI, TDO), and ADC inputs (EUT_ADC0_0, EUT_ADC0_2, EUT_ADC0_5). Include connectors (J1, J2) with various signals including VCC, GND, CLK0, and connections to an \"EUT\" (External Unit Under Test) and \"Neighbor\" devices. Add mounting holes (MH1-MH14) and several pull-up/pull-down resistors (R1-R19) with values of 12.0k and 43.2k. Include a 74HC4051 analog multiplexer (U4). The circuit should have a DBGEN signal and a TRST signal. Include net labels for various connections.",
        "content": ".title KiCad schematic\nTP1 /P1_12 DBGEN\nTP2 /P5_5 TRST\nTP-J2 /U2_IO2_4 /EUT_5V /U2_IO2_6 /U2_IO2_5 /EUT_ADC0_0 /U2_IO2_7 /U2_IO3_1 /U2_IO3_0 /U2_IO3_3 /U2_IO3_2 /P6_0 /P4_7 /U2_IO3_5 /U2_IO3_4 /U2_IO3_7 /U2_IO3_6 /U2_IO4_1 /U2_IO4_0 /U2_IO4_3 /U2_IO4_2 /PF_4 /P0_1 /U2_IO4_4 /P0_0 /U2_IO4_5 /P3_0 /U2_IO4_6 /P7_2 /U2_IO4_7 /P3_6 /U2_IO0_0 /P3_3 /U2_IO0_2 /U2_IO0_1 /U2_IO0_4 /U2_IO0_3 /P7_1 /P3_7 /P2_3 /P2_4 EUT_NEIGHBOR2\nTP-J1 GND /EUT_VCC /U1_IO4_7 /P3_1 /U1_IO4_6 /P3_2 /P1_0 /U1_IO4_5 /U1_IO4_4 /U1_IO4_3 /CLK0 /U1_IO4_2 /U1_IO4_1 /U1_IO4_0 /U1_IO3_7 /U1_IO3_6 /U1_IO3_5 /U1_IO3_4 /U1_IO3_3 /U1_IO3_2 /U1_IO3_1 /U1_IO3_0 /U1_IO2_7 /U1_IO2_6 /U1_IO2_5 /U1_IO2_4 /U1_IO2_3 /U1_IO2_2 /U1_IO2_1 /U1_IO2_0 /U1_IO1_7 /U1_IO1_6 /U1_IO1_5 /U1_IO1_4 /U1_IO1_3 /P4_7 /P1_20 /P1_19 /P1_3 /P1_4 EUT_NEIGHBOR1\nTP9 /P1_15 SPIFI_CS\nTP3 /U1_IO0_2 LED1\nTP4 /U1_IO0_4 LED2\nTP5 /U1_IO1_1 LED3\nTP6 /U1_IO1_2 LED4\nTP8 /U1_IO0_5 USB1_SENSE\nTP10 /P2_0 USB1_EN\nTP11 /U1_IO0_3 USB1_FAULT\nTP12 /U1_IO0_6 USB1_ID\nTP13 /U1_IO0_7 USB0_ID\nTP-J7 /U1_IO0_1 /U1_IO0_0 /U2_IO2_3 /EUT_ADC0_5 /EUT_ADC0_2 /U2_IO2_2 /U2_IO2_1 /U2_IO2_0 /U2_IO1_7 /U2_IO1_6 /P1_18 /U2_IO1_5 /U2_IO1_4 /U2_IO1_3 /U2_IO1_2 /U2_IO1_1 /U2_IO1_0 /U2_IO0_7 /U2_IO0_6 /U2_IO0_5 EUT_BONUS_ROW\nMH3 GND MOUNTING_HOLE\nMH4 GND MOUNTING_HOLE\nMH1 GND MOUNTING_HOLE\nMH2 GND MOUNTING_HOLE\nTP14 Net-_R6-Pad1_ USB0_VBUS\nTP15 /U1_IO1_0 USB0_SENSE\nTP16 /P5_7 TMS\nTP17 /P5_6 TCK\nTP18 /P1_14 TDO\nTP19 /P5_3 TDI\nTP-W1 Net-_R8-Pad1_ VBUS_BYPASS\nU1 /I2C0_SDA /I2C0_SCL /U1_IO0_0 /U1_IO0_1 /U1_IO0_2 GND /U1_IO0_3 /U1_IO0_4 /U1_IO0_5 /U1_IO0_6 GND /U1_IO0_7 /U1_IO1_0 /U1_IO1_1 /U1_IO1_2 /U1_IO1_3 /U1_IO1_4 VCC /U1_IO1_5 /U1_IO1_6 /U1_IO1_7 /U1_IO2_0 GND /U1_IO2_1 /U1_IO2_2 /U1_IO2_3 GND VCC VCC /P1_17 /U1_IO2_4 /U1_IO2_5 /U1_IO2_6 GND /U1_IO2_7 /U1_IO3_0 /U1_IO3_1 /U1_IO3_2 GND /U1_IO3_3 /U1_IO3_4 /U1_IO3_5 /U1_IO3_6 /U1_IO3_7 /U1_IO4_0 VCC /U1_IO4_1 /U1_IO4_2 /U1_IO4_3 /U1_IO4_4 GND /U1_IO4_5 /U1_IO4_6 /U1_IO4_7 /P9_5 /P9_6 PCA9698\nJ2 GND +5V /P4_8 /P4_0 /ADC0_0 /P4_5 /P4_4 /P4_2 NC_01 /P4_6 /P4_7 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 /P2_4 /P2_3 /PF_4 /P3_2 /P7_2 /P3_1 /P7_1 /P3_0 NC_09 NC_10 NC_11 /P3_7 NC_12 /P3_3 NC_13 NC_14 NC_15 NC_16 NC_17 /P3_6 /I2C0_SDA /I2C0_SCL NEIGHBOR2\nJ1 GND VCC NC_18 /P0_0 NC_19 /P0_1 /P1_0 NC_20 NC_21 NC_22 /CLK0 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 /P5_3 NC_30 /P1_12 /P1_11 /P5_5 NC_31 /P1_14 /P1_13 /P5_6 /P1_15 /P5_7 /P1_16 /P1_18 /P1_17 /P9_5 /P9_6 /P2_0 /P6_0 /P1_20 /P1_19 /P1_4 /P1_3 NEIGHBOR1\nMH7 NC_32 MOUNTING_HOLE\nMH8 NC_33 MOUNTING_HOLE\nMH5 NC_34 MOUNTING_HOLE\nMH6 NC_35 MOUNTING_HOLE\nTP7 Net-_R3-Pad1_ USB1_VBUS\nU4 Net-_R1-Pad2_ /EUT_ADC0_0 /ADC0_0 /EUT_ADC0_5 /EUT_ADC0_2 /P4_5 GND GND /P4_8 /P4_0 /P4_4 Net-_R10-Pad2_ Net-_R8-Pad2_ Net-_R6-Pad2_ Net-_R3-Pad2_ VCC 74HC4051\nC5 VCC GND 100nF\nC4 VCC GND 100nF\nC6 VCC GND 100nF\nC7 VCC GND 100nF\nC8 VCC GND 100nF\nC9 VCC GND 100nF\nC10 VCC GND 100nF\nR1 /EUT_5V Net-_R1-Pad2_ 12.0k\nR2 Net-_R1-Pad2_ GND 12.0k\nR3 Net-_R3-Pad1_ Net-_R3-Pad2_ 12.0k\nR4 Net-_R3-Pad2_ GND 12.0k\nR6 Net-_R6-Pad1_ Net-_R6-Pad2_ 12.0k\nR7 Net-_R6-Pad2_ GND 12.0k\nR8 Net-_R8-Pad1_ Net-_R8-Pad2_ 12.0k\nR9 Net-_R8-Pad2_ GND 12.0k\nR10 /EUT_VCC Net-_R10-Pad2_ 12.0k\nR11 Net-_R10-Pad2_ GND 12.0k\nU3 +5V GND /P4_2 /P4_6 Net-_R12-Pad1_ /EUT_5V AP2553W6-7\nC3 /EUT_5V GND 1\u00b5F\nC2 +5V GND 1\u00b5F\nR12 Net-_R12-Pad1_ GND 43.2k\nR5 /P4_2 GND 12.0k\nR13 VCC /P4_6 12.0k\nR14 VCC /P9_6 12.0k\nR15 VCC /P9_5 12.0k\nR16 VCC /P1_17 12.0k\nR19 VCC /P1_11 12.0k\nR17 VCC /P1_16 12.0k\nR18 VCC /P1_13 12.0k\nU2 /I2C0_SDA /I2C0_SCL /U2_IO0_0 /U2_IO0_1 /U2_IO0_2 GND /U2_IO0_3 /U2_IO0_4 /U2_IO0_5 /U2_IO0_6 GND /U2_IO0_7 /U2_IO1_0 /U2_IO1_1 /U2_IO1_2 /U2_IO1_3 /U2_IO1_4 VCC /U2_IO1_5 /U2_IO1_6 /U2_IO1_7 /U2_IO2_0 GND /U2_IO2_1 /U2_IO2_2 /U2_IO2_3 VCC VCC VCC /P1_11 /U2_IO2_4 /U2_IO2_5 /U2_IO2_6 GND /U2_IO2_7 /U2_IO3_0 /U2_IO3_1 /U2_IO3_2 GND /U2_IO3_3 /U2_IO3_4 /U2_IO3_5 /U2_IO3_6 /U2_IO3_7 /U2_IO4_0 VCC /U2_IO4_1 /U2_IO4_2 /U2_IO4_3 /U2_IO4_4 GND /U2_IO4_5 /U2_IO4_6 /U2_IO4_7 /P1_13 /P1_16 PCA9698\nMH11 NC_36 MOUNTING_HOLE\nMH12 NC_37 MOUNTING_HOLE\nMH9 NC_38 MOUNTING_HOLE\nMH10 NC_39 MOUNTING_HOLE\nMH13 NC_40 MOUNTING_HOLE\nMH14 NC_41 MOUNTING_HOLE\n.end\n"
    },
    {
        "filename": "1368.cir",
        "prompt": "Design a two-stage common-emitter amplifier with voltage gain, using two NPN bipolar junction transistors (Q1 and Q2). The first stage (Q1) is capacitively coupled to the second stage (Q2). Input is applied through a voltage source (V1 = 9V) and a resistor divider (R1 & R2) to bias the first transistor. A second resistor divider (R3 & R4) biases the second transistor. Capacitors (C1 & C2) provide DC blocking between stages and for the input/output. Resistor R1 provides a connection point for biasing and input. Specify component values: R1 = 4.7k\u03a9, R2 = 82k\u03a9, R3 = 82k\u03a9, R4 = 4.2k\u03a9, C1 = 0.01\u00b5F, C2 = 0.022\u00b5F. Use generic NPN transistor models (NC_01 and NC_02).",
        "content": ".title KiCad schematic\nR1 Net-_R1-Pad1_ Net-_C1-Pad2_ 4.7k\nR2 Net-_R1-Pad1_ Net-_C1-Pad1_ 82k\nR3 Net-_R1-Pad1_ Net-_C2-Pad2_ 82k\nR4 Net-_R1-Pad1_ Net-_C2-Pad1_ 4.2k\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.01u\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 0.022u\nQ2 Net-_C2-Pad1_ Net-_C1-Pad1_ 0 NC_01 QNPN\nQ1 Net-_C1-Pad2_ Net-_C2-Pad2_ 0 NC_02 QNPN\nV1 Net-_R1-Pad1_ 0 9V\n.end\n"
    },
    {
        "filename": "1270.cir",
        "prompt": "Design a battery management system circuit utilizing an LTC4060 battery charger IC. The circuit includes two 8-pin connectors (CONN_01X08) for interfacing with the battery and system. One connector (P1) connects to battery drive, arctic, program, pause, shutdown, timer, and sense signals. The other connector (P2) connects to ground, charge, +5V, ACP, CHEM, NTC, SEL1, and SEL2 signals. The LTC4060 (U1) has pins for drive, battery sense, timer, shutdown, pause, program, arctic, SEL2, SEL1, NTC, CHEM, ACP, +5V, charge, and ground. Include necessary ground connections.",
        "content": ".title KiCad schematic\nU1 DRIVE BAT SENSE TIMER SHDN PAUSE PROG ARCT SEL2 SEL1 NTC CHEM ACP +5V CHRG GND GND LTC4060\nP2 GND CHRG +5V ACP CHEM NTC SEL1 SEL2 CONN_01X08\nP1 ARCT PROG PAUSE SHDN TIMER SENSE BAT DRIVE CONN_01X08\n.end\n"
    },
    {
        "filename": "211.cir",
        "prompt": "Create a circuit with a connector and four push buttons. The connector (J1) has 8 pins labeled: /prog, /prog_return, /minus, /minus_return, /plus, /plus_return, /display, and /display_return. Each of the four push buttons (SW1-SW4) connects one of the connector pins to its corresponding ground return pin. Specifically: SW1 connects /display to /display_return, SW2 connects /plus to /plus_return, SW3 connects /minus to /minus_return, and SW4 connects /prog to /prog_return. All switches are push button type (SW_Push).",
        "content": ".title KiCad schematic\nJ1 /prog /prog_return /minus /minus_return /plus /plus_return /display /display_return Conn_01x08\nSW1 /display_return /display SW_Push\nSW2 /plus_return /plus SW_Push\nSW3 /minus_return /minus SW_Push\nSW4 /prog_return /prog SW_Push\n.end\n"
    },
    {
        "filename": "1166.cir",
        "prompt": "Design a circuit featuring a USB-B Micro connector (J2) for power and data, a DC jack (J1) for alternative power input, a crystal oscillator (Y1) for timing, and an FT2232D USB-to-serial converter (U2). The FT2232D is connected to the USB connector and has numerous unconnected pins. Include necessary ground connections. The circuit should also include a component (U1) with some connections to the FT2232D and USB connector, but its specific function is not critical.",
        "content": ".title KiCad schematic\nJ2 VBUS NC_01 NC_02 NC_03 GND GND USB_B_Micro\nJ1 NC_04 GND Jack-DC\nU1 Net-_U1-Pad1_ NC_05 NC_06 Net-_U1-Pad4_ Net-_U1-Pad4_ NC_07 NC_08 Net-_U1-Pad1_ USB6B1\nY1 NC_09 NC_10 Crystal\nU2 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 GND NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 GND NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 GND NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 GND NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 GND NC_51 GND NC_52 FT2232D\n.end\n"
    },
    {
        "filename": "632.cir",
        "prompt": "Design a circuit with a photovoltaic diode (D_Photo) string connected to the input of a step-up DC-DC converter (SPV1040). Include a Schottky diode (D_Schottky) for reverse polarity protection, a small capacitor (C) for filtering, and several small resistors (R_Small) for biasing and current limiting. A shunt resistor (Shunt) is connected to monitor current. Include connection points for voltage and current monitoring (P1) and ground references (R6, R8, R7). Also include an inductor (L) as part of the DC-DC converter. The diodes D1-D4 form the photovoltaic string.",
        "content": ".title KiCad schematic\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D_Photo\nD2 Net-_D1-Pad2_ Net-_D2-Pad2_ D_Photo\nD3 Net-_D2-Pad2_ Net-_D3-Pad2_ D_Photo\nD4 Net-_D3-Pad2_ Net-_D4-Pad2_ D_Photo\nU1 Net-_D1-Pad1_ GND Net-_L1-Pad1_ Net-_C1-Pad2_ Net-_R4-Pad2_ Net-_R2-Pad2_ Net-_R1-Pad2_ Net-_D1-Pad1_ SPV1040\nL1 Net-_L1-Pad1_ Net-_D1-Pad1_ L\nD5 Net-_D5-Pad1_ GND D_Schottky\nR4 Net-_D5-Pad1_ Net-_R4-Pad2_ R_Small\nC1 GND Net-_C1-Pad2_ C\nR5 Net-_R4-Pad2_ GND R_Small\nR3 Net-_C1-Pad2_ Net-_D5-Pad1_ Shunt 1%\nR2 Net-_D5-Pad1_ Net-_R2-Pad2_ R_Small\nR1 Net-_C1-Pad2_ Net-_R1-Pad2_ R_Small\nP1 Net-_D5-Pad1_ GND Net-_D4-Pad2_ GND CONN_01X04\nR6 GND Net-_D4-Pad2_ 0\nR8 Net-_D4-Pad2_ GND 0\nR7 Net-_D5-Pad1_ Net-_D1-Pad1_ 0\n.end\n"
    },
    {
        "filename": "495.cir",
        "prompt": "Design a compact, multi-functional embedded system board centered around a SAMD51 microcontroller, incorporating wireless communication (likely Bluetooth/BLE and potentially GPS), a TPS40210 power management IC for battery charging, and a TPS82140 voltage regulator. The board should include a JTAG/SWD interface for programming and debugging, USB connectivity, and various test points for signal monitoring. It needs to support both IR simulation and standard operation modes selectable via a jumper. Include LED indicators for TX/RX activity, and provide connections for external antenna(s). The design should feature robust power filtering and protection, and include a boost converter for generating higher voltages. The system should be capable of operating from a battery (VBAT) and a +5V supply. Prioritize a compact form factor and efficient power management. Include a flash memory chip (AT25DF041B) for data storage. The board should also include a load switch (BTS500601) for controlling power to a specific section.",
        "content": ".title KiCad schematic\nC15 +5V GND 0.1uF\nJ2 NC_01 NC_02 NC_03 NC_04 GND GND NC_05 NC_06 NC_07 NC_08 GND GND NC_09 NC_10 RX TX CTS DCD DSR RI RTS DTR NC_11 IR_SIM_CLOCK IR_SIM_EN IR_SIM_RESET IR_SIM_IO RF_EN 3.3V_SENSE MODE_SW TX_ACTIVE PWR_EN BOOST_EN GND GND +5V +30V +5V +30V +5V 53885-0408\nC6 SIM_VCC GND 1uF\nU2 NC_12 NC_13 +5V NC_14 +5V NC_15 SIM_VCC SIM_IO SIM_RESET GND SIM_CLOCK NC_16 IR_SIM_CLOCK IR_SIM_RESET IR_SIM_IO NC_17 GND NCN4555MN\nC5 +5V GND 0.1u\nJP1 MODE_SW RF_EN SolderJumper_2_Open\nR8 RF_EN GND 100k\nC9 +8V GND 10uF\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 100pF\nC1 Net-_C1-Pad1_ GND 33nF\nR1 Net-_C3-Pad1_ Net-_C4-Pad1_ 12.1k\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 1.5nF\nC4 Net-_C4-Pad1_ Net-_C3-Pad2_ 27nF\nR3 Net-_C2-Pad1_ +8V 301k\nC8 GND Net-_C8-Pad2_ 1uF\nR4 Net-_C3-Pad1_ +30V 47.5k\nR5 Net-_Q1-Pad4_ Net-_R5-Pad2_ 19.1\nR6 Net-_Q1-Pad1_ Net-_C7-Pad1_ 1k\nR7 Net-_Q1-Pad1_ GND 15m\nC7 Net-_C7-Pad1_ GND 150pF\nC10 +8V GND 470nF\nR2 Net-_C3-Pad1_ GND 1.13k\nC13 +30V GND 2.2uF\nU1 Net-_C2-Pad2_ Net-_C1-Pad1_ NC_18 Net-_C3-Pad2_ Net-_C3-Pad1_ GND Net-_C7-Pad1_ Net-_R5-Pad2_ Net-_C8-Pad2_ +8V TPS40210DGQR\nC16 +30V GND 0.1uF\nC12 MODE_SW GND 1uF\nC14 MODE_SW GND 10uF\nC11 +30V GND +30V +30V GND GND 39uF\nCR1 +30V Net-_CR1-Pad2_ B260-13-F\nL1 Net-_CR1-Pad2_ +8V 24uH\nJ1 SIM_CLOCK SIM_RESET SIM_VCC SIM_IO NC_19 GND GND GND 47388-2001\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad1_ Net-_Q1-Pad1_ Net-_Q1-Pad4_ Net-_CR1-Pad2_ Net-_CR1-Pad2_ Net-_CR1-Pad2_ Net-_CR1-Pad2_ Net-_CR1-Pad2_ CSD18543Q3AT\nD4 TX_LED Net-_D4-Pad2_ Orange\nD5 RX_LED Net-_D5-Pad2_ Yellow\nR10 EN_IR_BUS GND 10k\nU7 MODE_SW SYS-TX SYS-RX NC_20 TX_ACTIVE GND TES-GPS-FLAG NC_21 TES-RX TES-TX Net-_C19-Pad2_ EN_IR_BUS TXB0104RUT\nJP2 3.3V_SENSE GND MODE_SW SolderJumper_3_Bridged12\nC20 GND MODE_SW 0.1uF\nC19 GND Net-_C19-Pad2_ 0.1uF\nC18 MODE_SW GND 0.1uF\nC17 GND Net-_C17-Pad2_ 0.1uF\nJ5 MODE_SW SWDIO GND SWCLK GND NC_22 NC_23 NC_24 NC_25 RST Conn_ARM_JTAG_SWD_10\nR12 Net-_D4-Pad2_ MODE_SW 330\nR14 Net-_D5-Pad2_ MODE_SW 330\nJ3 NC_26 USB_D- USB_D+ NC_27 GND GND GND GND GND UX60-MB-5ST\nR9 EN_IR_BUS GND 10k\nU4 DTR RI DCD RTS Net-_C17-Pad2_ EN_IR_BUS DSR CTS RX TX IO-TX IO-RX IO-CTS IO-DSR GND MODE_SW IO-RTS IO-DCD IO-RI IO-DTR TXB0108DQSR\nJ4 MODE_SW Net-_C19-Pad2_ +5V GND Conn_01x03\nR18 MODE_SW SWCLK 1k\nC29 RST GND 100nF\nSW1 GND Net-_R17-Pad1_ RESET\nR17 Net-_R17-Pad1_ RST 330\nR15 MODE_SW RST 10k\nU5 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 GND MODE_SW NC_37 NC_38 NC_39 8V_ISENSE NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 GND Net-_U5-Pad25_ FLASH_MOSI FLASH_SCK FLASH_CS FLASH_MISO Net-_U5-Pad25_ GND IO-DTR NC_47 NC_48 NC_49 NC_50 NC_51 GND MODE_SW NC_52 8V_EN NC_53 NC_54 EN_IR_BUS TX_ACTIVE IO-CTS NC_55 IO-DSR IO-RTS GND MODE_SW IO-DCD NC_56 IO-TX IO-RX NC_57 BOOST_EN PWR_EN NC_58 NC_59 NC_60 GND MODE_SW NC_61 NC_62 IO-RI NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 USB_D- USB_D+ GND MODE_SW SYS-TX SYS-RX NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 TX_LED RST VDDCORE GND VSW MODE_SW SWCLK SWDIO NC_77 NC_78 NC_79 NC_80 NC_81 RX_LED SAMD51\nR16 MODE_SW FLASH_CS 10k\nC21 MODE_SW GND 10uF\nC22 MODE_SW GND 10uF\nC23 MODE_SW GND 10uF\nC24 MODE_SW GND 10uF\nC25 MODE_SW GND 10uF\nC26 MODE_SW GND 100nF\nC27 VDDCORE GND 4.7uF\nC28 VDDCORE GND 100nF\nL2 VDDCORE VSW 10uH\nU6 FLASH_CS FLASH_MISO FLASH_CS GND FLASH_MOSI FLASH_SCK FLASH_CS MODE_SW AT25DF041B-SSHN-T\nIC2 GND Net-_IC2-Pad2_ NC_82 Net-_IC2-Pad4_ VBAT BTS500601TEAAUMA2\nTP1 EN_IR_BUS TestPoint\nJ6 GND TES-RX TES-TX Conn_01x03\nJ10 Net-_J10-Pad1_ GND GND GND GND PCB.MMCX.F.ST.SMT.JACK.HT\nJ8 TES-GPS-FLAG VBAT Conn_01x02\nR21 +5V Net-_R21-Pad2_ 523k\nC34 Net-_C34-Pad1_ GND 430pF\nC33 +5V GND 47uF\nU8 VBAT VBAT GND +5V +5V Net-_R21-Pad2_ Net-_R19-Pad1_ Net-_C34-Pad1_ GND TPS82140\nIC1 TES-EN +5V GND MODE_SW Net-_IC1-Pad5_ GND MCP1826T-3302E_DC\nJ9 GND GND Net-_J10-Pad1_ U.FL-R-SMT_10_\nJ7 GND TES-EN TES-GPS-FLAG Conn_01x03\nR23 GND Net-_IC2-Pad4_ 1k\nC35 MODE_SW GND 1uF\nR22 8V_ISENSE Net-_IC2-Pad4_ 10k\nR20 8V_EN Net-_IC2-Pad2_ 10k\nC32 VBAT GND 10uF\nR19 Net-_R19-Pad1_ +5V 100k\nR24 Net-_R21-Pad2_ GND 100k\nR25 MODE_SW Net-_IC1-Pad5_ 1k\nTP3 TX_ACTIVE TestPoint\nTP5 BOOST_EN TestPoint\nTP7 IR_SIM_EN TestPoint\nTP2 MODE_SW TestPoint\nTP4 +5V TestPoint\nTP6 PWR_EN TestPoint\nTP8 RF_EN TestPoint\n.end\n"
    },
    {
        "filename": "1162.cir",
        "prompt": "Design a circuit with a 14-pin socket (J1) connected to a high voltage (HV) and ground (GND) via a 2-pin connector (J2). The socket also connects to an amplifier (Amp) output via a 2-pin connector (J3). A series of 100k resistors (R2-R10) form a resistive ladder network connected to various pins of the socket. This network feeds into a cascade of capacitors (C1, C2, C3) with values 0.001uF, 0.001uF, and 0.01uF respectively. A 0.05uF capacitor (C4) is connected in parallel with C3 and to ground via a 0.05uF capacitor (C5). A 50-ohm resistor (Ra1) connects one side of a 4.7nF capacitor (Cc1) to a socket pin, while a 10k resistor (RL1) connects the other side of Cc1 to an inductor (L1). A 50-ohm resistor (Rc1) connects Cc1 to ground. Finally, L1 connects to the HV line via J2. Include appropriate ground connections.",
        "content": ".title KiCad schematic\nR2 Net-_J1-Pad13_ Net-_J1-Pad2_ 100K ohm\nR3 Net-_J1-Pad3_ Net-_J1-Pad13_ 100K ohm\nR4 Net-_J1-Pad12_ Net-_J1-Pad3_ 100K ohm\nR5 Net-_J1-Pad4_ Net-_J1-Pad12_ 100K ohm\nR6 Net-_J1-Pad11_ Net-_J1-Pad4_ 100K ohm\nR7 Net-_J1-Pad5_ Net-_J1-Pad11_ 100K ohm\nR8 Net-_C1-Pad2_ Net-_J1-Pad5_ 100K ohm\nR9 Net-_C1-Pad1_ Net-_C1-Pad2_ 100K ohm\nR10 Net-_C2-Pad1_ Net-_C1-Pad1_ 100K ohm\nR11 Net-_C3-Pad1_ Net-_C2-Pad1_ 100K ohm\nC3 Net-_C3-Pad1_ Net-_C2-Pad1_ 0.01uF\nC2 Net-_C2-Pad1_ Net-_C1-Pad1_ 0.001uF\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.001uF\nC4 Net-_C4-Pad1_ Net-_C3-Pad1_ 0.05uF\nR12 Net-_L1-Pad1_ Net-_C3-Pad1_ 100K ohm\nJ2 Net-_J2-Pad1_ GND HV\nJ3 Net-_Cc1-Pad1_ GND Amp\nCc1 Net-_Cc1-Pad1_ Net-_Cc1-Pad2_ 4.7 nF\nJ1 NC_01 Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_C1-Pad1_ Net-_C3-Pad1_ Net-_J1-Pad8_ Net-_C2-Pad1_ Net-_C1-Pad2_ Net-_J1-Pad11_ Net-_J1-Pad12_ Net-_J1-Pad13_ NC_02 GND Socket\nRa1 Net-_Cc1-Pad2_ Net-_J1-Pad8_ 50 ohm\nRL1 Net-_Cc1-Pad2_ Net-_L1-Pad1_ 10K ohm\nRc1 Net-_Cc1-Pad1_ GND 50 ohm\nR1 Net-_J1-Pad2_ GND Rk\nL1 Net-_L1-Pad1_ Net-_J2-Pad1_ L\nC5 GND Net-_C4-Pad1_ 0.05uF\n.end\n"
    },
    {
        "filename": "738.cir",
        "prompt": "Create a mixed-signal electronic circuit featuring a STM32F405RG microcontroller with integrated CAN, SWD debugging, and multiple analog and digital peripherals. The circuit includes a 3.3V and 5V power supply derived from a 12V rail and a battery input, with voltage monitoring and regulation. It incorporates several ACS781 current sensors, a MAX3051 CAN transceiver, an AQM1602_BL I2C display, and multiple relays controlled via TLP291 optocouplers and MOSFETs. Include LED indicators for various states, pushbuttons for user input, and connectors for CAN communication, serial communication, and power inputs/outputs. The circuit also features an 8MHz crystal oscillator for the microcontroller and various decoupling capacitors for noise reduction. Include a boost converter (BD9G101G) for generating the 5V rail. Implement battery monitoring and protection circuitry. Include a main 12V power switch and emergency shutdown functionality.",
        "content": ".title KiCad schematic\nU3 +3.3V NC_01 NC_02 NC_03 /OSC_IN /OSC_OUT /~NRST NC_04 NC_05 NC_06 NC_07 GND +3.3V NC_08 NC_09 NC_10 NC_11 GND +3.3V NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 Net-_C13-Pad1_ +3.3V NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 /SWDIO Net-_C15-Pad1_ +3.3V /SWCLK NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 Net-_R9-Pad1_ NC_46 NC_47 GND +3.3V STM32F405RG\nC9 GND +3.3V 4.7u\nC10 GND +3.3V 0.1u\nC12 GND +3.3V 0.1u\nC14 GND +3.3V 0.1u\nC16 GND +3.3V 1u\nR9 Net-_R9-Pad1_ GND 10k\nJP1 Net-_D1-Pad1_ Net-_JP1-Pad2_ 3.3V_JP\nD1 Net-_D1-Pad1_ +3.3V DIODE\nU5 GND +3.3V +5V AZ1086H\nC11 +5V GND 10u\nC18 +3.3V GND 22u\nC15 Net-_C15-Pad1_ GND 2.2u\nC13 Net-_C13-Pad1_ GND 2.2u\nX1 /OSC_IN /OSC_OUT 8MHz\nC1 /OSC_IN GND 22p\nC3 /OSC_OUT GND 22p\nU1 NC_48 GND +3.3V NC_49 NC_50 /CAN0_L /CAN0_H Net-_R12-Pad2_ MAX3051\nC4 GND +3.3V 0.1u\nR12 GND Net-_R12-Pad2_ R_JP\nP2 GND +12V /CAN0_H /CAN0_L CAN0\nC7 GND +12V 0.1u\nP4 GND +12V /CAN0_H /CAN0_L CAN0\nC17 GND +12V 0.1u\nR20 Net-_JP2-Pad1_ /CAN0_H 120\nJP2 Net-_JP2-Pad1_ /CAN0_L CAN0_JP\nP1 GND Net-_JP1-Pad2_ /SWCLK /SWDIO /~NRST NC_51 SWD\nU6 GNDPWR GNDPWR Main_Power GND NC_52 12V_Current_Out CCG30-24-12S\nD2 Net-_D2-Pad1_ GND LED\nD3 Net-_D3-Pad1_ GND LED\nD4 Net-_D4-Pad1_ GND LED\nR3 Net-_D2-Pad1_ +12V 1.2k\nR4 Net-_D3-Pad1_ +5V 510\nR5 Net-_D4-Pad1_ +3.3V 330\nP14 GNDPWR +BATT BATT_IN\nP15 GNDPWR To_MD POWER_OUT\nP16 GNDPWR To_Fun FUN_OUT\nP17 GNDPWR FRAME_GND\nP11 24V Main_Power Main_SW\nD22 +BATT 24V DIODE\nP12 +12P Net-_P12-Pad2_ EMERGENCY\nP13 Net-_P12-Pad2_ Coil_IN EMERGENCY\nU4 Net-_R16-Pad1_ Net-_R17-Pad1_ Net-_R18-Pad1_ GND GND GND OSTBABS4C2B\nR16 Net-_R16-Pad1_ NC_53 330\nR17 Net-_R17-Pad1_ NC_54 330\nR18 Net-_R18-Pad1_ NC_55 330\nSP1 +3.3V Net-_D14-Pad1_ SPEAKER\nD14 Net-_D14-Pad1_ +3.3V DIODE\nQ1 Net-_Q1-Pad1_ GND Net-_D14-Pad1_ NPN\nR19 Net-_Q1-Pad1_ /TIMx_CHx 10\nU13 +3.3V GND Net-_R41-Pad2_ CurrentSensor_IN1 To_Fun ACS781\nIC1 Relay_Out Net-_IC1-Pad2_ /Relay_State +3.3V TLP291\nC35 GND +3.3V 0.1u\nR41 /ADC12_INx Net-_R41-Pad2_ R\nC37 GND /ADC12_INx 0.1u\nU12 +3.3V GND Net-_R40-Pad2_ CurrentSensor_IN0 To_MD ACS781\nC34 GND +3.3V 0.1u\nR40 /ADC12_INx Net-_R40-Pad2_ R\nC36 GND /ADC12_INx 0.1u\nSW1 GND /PXx SW0\nR1 +5V /PXx 10k\nSW3 GND /PXx SW1\nR2 +5V /PXx 10k\nSW4 GND /PXx SW2\nR6 +5V /PXx 10k\nR7 /PXx Net-_D5-Pad1_ 330\nD5 Net-_D5-Pad1_ GND LED0\nR8 /PXx Net-_D6-Pad1_ 330\nD6 Net-_D6-Pad1_ GND LED1\nP3 GND +5V NC_56 NC_57 SERIAL0\nC8 GND +5V 0.1u\nR10 /PXx Net-_D7-Pad1_ 330\nD7 Net-_D7-Pad1_ GND LED2\nR11 /PXx Net-_D8-Pad1_ 330\nD8 Net-_D8-Pad1_ GND LED3\nR13 /PXx Net-_D9-Pad1_ 330\nD9 Net-_D9-Pad1_ GND LED4\nU7 NC_58 NC_59 Net-_C29-Pad1_ Net-_C29-Pad2_ +3.3V GND /I2C_SDA /I2C_SCL NC_60 +3.3V Net-_R24-Pad1_ AQM1602_BL\nC29 Net-_C29-Pad1_ Net-_C29-Pad2_ 1u\nR22 +3.3V /I2C_SDA 10k\nR21 +3.3V /I2C_SCL 10k\nQ2 Net-_Q2-PadD_ Net-_Q2-PadG_ GND MOSFET_N\nR24 Net-_R24-Pad1_ Net-_Q2-PadD_ R\nR23 Net-_Q2-PadG_ /TIMx_CHx 10\nC28 GND +3.3V 0.1u\nSW2 /~NRST GND RESET\nC2 GND /~NRST C\nP5 GND +12V 12V_Out\nP7 GND +12V /Force_Shutdown /Relay_State main_12V_Out\nC19 +12V GND 0.1u\nP6 GND +12V 12V_Out\nC20 +12V GND 0.1u\nP8 GND +5V 5V_Out\nC23 +5V GND 0.1u\nP9 GND +5V 5V_Out\nC24 +5V GND 0.1u\nP10 GND +12V /Force_Shutdown /Relay_State main_12V_Out\nC21 +12V GND 0.1u\nC25 +12V GND 0.1u\nU8 Net-_R26-Pad2_ Net-_D15-Pad2_ Net-_C26-Pad2_ GNDPWR Net-_R25-Pad1_ Main_Power Net-_R26-Pad2_ Net-_R26-Pad2_ MC33063A\nC26 GNDPWR Net-_C26-Pad2_ 470p\nD15 GNDPWR Net-_D15-Pad2_ DIODE\nL2 +12P Net-_D15-Pad2_ 22uH\nC22 +12P GNDPWR 100u\nR27 +12P Net-_R25-Pad1_ 4.7\nR25 Net-_R25-Pad1_ GNDPWR 510\nC30 GNDPWR Main_Power 22u\nR26 Main_Power Net-_R26-Pad2_ 10\nU10 Coil_IN To_RelayB NC_61 +BATT CurrentSensor_IN0 RELAY\nD20 To_RelayB Coil_IN DIODE\nU11 To_RelayB Relay_Out NC_62 +BATT CurrentSensor_IN1 RELAY\nD21 Relay_Out To_RelayB DIODE\nR35 Net-_IC1-Pad2_ GNDPWR 2.2k\nIC2 /PXx Net-_IC2-Pad2_ Net-_IC2-Pad3_ +12P TLP291\nR33 /Relay_State GND 10k\nR34 Net-_IC2-Pad2_ GND 330\nQ3 Relay_Out Net-_Q3-PadG_ GNDPWR MOSFET_N\nR39 Net-_Q3-PadG_ Net-_IC2-Pad3_ 10\nR36 Net-_IC2-Pad3_ GNDPWR 10k\nJP3 GNDPWR Relay_Out Relay_JP\nR28 Net-_D16-Pad1_ +BATT 4.7k\nD16 Net-_D16-Pad1_ GNDPWR BATT\nR29 Net-_D17-Pad1_ Main_Power 4.7k\nD17 Net-_D17-Pad1_ GNDPWR Main_POWER\nD18 Net-_D18-Pad1_ GNDPWR Relay_BATT\nR30 Net-_D18-Pad1_ +12P 2.2k\nD19 Net-_D19-Pad1_ GNDPWR Relay_BATT\nR31 Net-_D19-Pad1_ Coil_IN 2.2k\nC27 Main_Power GNDPWR 470u\nU2 Net-_C5-Pad2_ GND /FB +12V +12V Net-_C5-Pad1_ BD9G101G\nL1 Net-_C5-Pad1_ Net-_D11-Pad1_ 22u\nP18 GNDPWR +BATT BATT_IN\nC31 12V_Current_Out GND 470u\nD10 GND Net-_C5-Pad1_ DIODE\nR14 /FB Net-_D11-Pad1_ 50k\nR15 GND /FB 10k\nD11 Net-_D11-Pad1_ +5V DIODE\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 0.1u\nC6 +12V GND 1u\nD12 /PXx /Force_Shutdown DIODE\nD13 /PXx /Relay_State DIODE\nR37 +BATT Voltage_Divide 1.3k\nR38 Voltage_Divide GNDPWR 160\nU9 +3.3V GND Net-_R32-Pad2_ 12V_Current_Out +12V ACS781\nC33 GND /ADC12_INx 0.1u\nR32 /ADC12_INx Net-_R32-Pad2_ R\nC32 GND +3.3V 0.1u\n.end\n"
    },
    {
        "filename": "1025.cir",
        "prompt": "Design a digital circuit consisting of four D flip-flops connected in a shift register configuration. The clock signal is a pulsed waveform with a period of 15ms, a pulse width of 5ms, and an amplitude of 5V. The initial state of the first flip-flop (X1) is determined by a DC voltage of 0V on the clock input when the simulation starts. The output of the last flip-flop (X4) is fed back as the input to the first flip-flop (X1), creating a circular shift register. Include a 5V DC power supply and a 10 megohm pull-down resistor on the output of the third flip-flop (q3). Simulate the circuit for 20ms with a timestep of 0.25ms. Use a standard D flip-flop model.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Music/kicad-simulation-examples-master/libs/spice_models.lib\"\nX1 Net-_X1-Pad1_ clk q0 NC_01 VDD DFLIPFLOP\nV2 VDD GND dc 5\nR1 GND q3 10meg\nX2 q0 clk q1 NC_02 VDD DFLIPFLOP\nX3 q1 clk q2 NC_03 VDD DFLIPFLOP\nX4 q2 clk q3 Net-_X1-Pad1_ VDD DFLIPFLOP\nV1 clk GND dc 0 pwl(0 0 5m 0 5.005m 5 10m 5 10.005m 0 15m 0 15.005m 5 20m 5)\n.tran .25m 20m\n.end\n"
    },
    {
        "filename": "1203.cir",
        "prompt": "Design a circuit with two independent audio input channels and corresponding control voltage inputs, each with a 100k potentiometer for CV control. Each audio input is connected to a corresponding CV input via potentiometers. The circuit features two independent 1k Ohm outputs, one for each channel. All signals are routed through a front panel connector with labeled pins for audio inputs, CV inputs, outputs, and ground. The circuit includes net labels for internal connections.",
        "content": ".title KiCad schematic\nJ2 GND Net-_J2-PadT_ NC_01 Out 1\nR11 out_1 Net-_J2-PadT_ 1K\nJ4 GND Net-_J4-PadT_ NC_02 CV input 1\nJ3 GND in_1 NC_03 audio input 1\nRV1 GND cv_1 Net-_J4-PadT_ B100K\nR32 out_2 Net-_J7-PadT_ 1K\nJ1 GND Net-_J1-PadT_ NC_04 CV input 2\nJ6 GND in_2 NC_05 audio input 2\nRV4 GND cv_2 Net-_J1-PadT_ B100K\nJ7 GND Net-_J7-PadT_ NC_06 Out\nJ8 in_1 cv_1 in_2 cv_2 out_1 out_2 GND front board connector\n.end\n"
    },
    {
        "filename": "627.cir",
        "prompt": "Design a microcontroller-based robotics control system featuring an Arduino Nano, motor drivers, distance sensors, LEDs, and communication interfaces. The system includes: a DC-DC buck converter for power regulation; a battery input with protection diode and voltage divider; two motor control outputs (left and right) with direction and enable pins, connected via connectors; three distance sensors (front, left, right) with connectors; a NeoPixel RGB LED; two push buttons for user input; an I2C interface controlled by a PCF8574 expander for additional digital outputs; several digital I/O pins broken out to connectors for sensor/actuator connections; and status LEDs (red and green). Include a jumper for selecting power source and a switch for motor standby. The circuit should have appropriate pull-up resistors for I2C lines and voltage regulation for the NeoPixel. Connectors are used extensively for modularity.",
        "content": ".title KiCad schematic\nA1 BT_RX BT_TX NC_01 GND NEO PWM_DER I2C_SDA I2C_SCL PWM_IZQ D7 D8 D9 D10 D11 LINEA_SEL D13 NC_02 NC_03 BAT A1 LINEA_1 LINEA_2 LINEA_3 DIST_DCHA DIST_FRONT DIST_IZQ +5V NC_04 GND VCC Arduino_Nano_v3.x\nJ7 VBAT NC_05 GND Conn_01x03\nJ8 Net-_J8-Pad1_ GND Conn_01x02\nJ9 VBAT Net-_J8-Pad1_ Conn_01x02\nR3 +5V Net-_D2-Pad2_ R\nR4 +5V Net-_D3-Pad2_ R\nD2 LED_R Net-_D2-Pad2_ LED\nD3 LED_G Net-_D3-Pad2_ LED\nR5 +5V B1 R\nR6 +5V B2 R\nSW1 B1 GND SW_Push\nSW2 B2 GND SW_Push\nU2 GND GND GND LED_G LED_R DIR_IZQ_1 DIR_IZQ_2 GND DIR_DER_1 DIR_DER_2 B1 B2 NC_06 I2C_SCL I2C_SDA +5V PCF8574\nR8 +5V I2C_SDA R\nR7 +5V I2C_SCL R\nJ6 D7 D8 D9 Conn_01x03\nJ5 D10 D11 D13 Conn_01x03\nJ10 A1 +5V +5V Conn_01x03\nJ11 GND GND GND Conn_01x03\nJ12 NC_07 +5V GND Net-_D4-Pad1_ BT_RX NC_08 Conn_01x06\nD4 Net-_D4-Pad1_ BT_TX D\nSW3 NC_09 VBAT VDD NC_10 +5V STBY_MOT SW_DPDT_x2\nJP1 VDD VCC Jumper_NO_Small\nD5 Net-_D5-Pad1_ GND +5V NEO NeoPixel_THT\nD6 NC_11 GND +5V Net-_D5-Pad1_ NeoPixel_THT\nC1 GND +5V C\nC2 GND +5V C\nJ4 PWM_IZQ DIR_IZQ_2 DIR_IZQ_1 STBY_MOT DIR_DER_1 DIR_DER_2 PWM_DER GND Conn_01x08\nJ1 VBAT +5V GND M_IXQ_+ M_IXQ_- M_DER_- M_DER_+ GND Conn_01x08\nJ2 M_IXQ_- M_IXQ_+ Conn_01x02\nJ3 M_DER_- M_DER_+ Conn_01x02\nR1 VDD BAT R_Small\nR2 BAT GND R_Small\nD1 +5V BAT D_Small\nJ13 +5V GND LINEA_1 LINEA_2 LINEA_3 LINEA_SEL Conn_01x06\nJ14 DIST_IZQ GND +5V Conn_01x03\nJ15 DIST_FRONT GND +5V Conn_01x03\nJ16 DIST_DCHA GND +5V Conn_01x03\nU1 VDD GND +5V GND DC-DC_BuckModule\n.end\n"
    },
    {
        "filename": "1765.cir",
        "prompt": "Design a circuit with five independent, low-side N-channel MOSFET switches, each controlled by a separate PWM signal. Each switch connects a 4.7k\u03a9 resistor, tied to a +5V bus, to a common node connected to a connector. The connectors also provide connections to ground and a +12V bus. Include a 10k\u03a9 pull-down resistor for each PWM control input to ensure a defined low state when the PWM signal is inactive. Add decoupling capacitors: 100uF from both +12V and +5V buses to ground, and 100pF from both +12V and +5V buses to ground. Use 2N7002 MOSFETs. The connectors have four pads: GND, +12V_BUS, NC (no connect), and the switched output.",
        "content": ".title KiCad schematic\nJ1 GND +12V_BUS NC_01 Net-_J1-Pad4_ Conn_01x04\nQ1 /PWM_01 GND Net-_J1-Pad4_ 2N7002\nR6 /PWM_01 GND 10K\nR1 +5V_BUS Net-_J1-Pad4_ 4.7K\nJ2 GND +12V_BUS NC_02 Net-_J2-Pad4_ Conn_01x04\nQ2 /PWM_02 GND Net-_J2-Pad4_ 2N7002\nR7 /PWM_02 GND 10K\nR2 +5V_BUS Net-_J2-Pad4_ 4.7K\nJ3 GND +12V_BUS NC_03 Net-_J3-Pad4_ Conn_01x04\nQ3 /PWM_03 GND Net-_J3-Pad4_ 2N7002\nR8 /PWM_03 GND 10K\nR3 +5V_BUS Net-_J3-Pad4_ 4.7K\nJ4 GND +12V_BUS NC_04 Net-_J4-Pad4_ Conn_01x04\nQ4 /PWM_04 GND Net-_J4-Pad4_ 2N7002\nR9 /PWM_04 GND 10K\nR4 +5V_BUS Net-_J4-Pad4_ 4.7K\nJ5 GND +12V_BUS NC_05 Net-_J5-Pad4_ Conn_01x04\nQ5 /PWM_05 GND Net-_J5-Pad4_ 2N7002\nR10 /PWM_05 GND 10K\nR5 +5V_BUS Net-_J5-Pad4_ 4.7K\nC4 +12V_BUS GND 100uF\nC2 +12V_BUS GND 100uF\nC3 +5V_BUS GND 100pF\nC5 +5V_BUS GND 100uF\nC1 +12V_BUS GND 100pF\n.end\n"
    },
    {
        "filename": "566.cir",
        "prompt": "Create a circuit featuring a PCF8574 I2C I/O expander connected to eight LEDs with current-limiting resistors. Include pull-up resistors for SDA and SCL lines, a pull-up resistor for the interrupt pin, and address selection jumpers for A0, A1, and A2. Provide a connector for I2C communication (SCL, SDA, VCC, GND, INT) and another connector for the eight I/O pins and ground. Add a decoupling capacitor for VCC.",
        "content": ".title KiCad schematic\nU1 /A0 /A1 /A2 /O0 /O1 /O2 /O3 GND /O4 /O5 /O6 /O7 INT SCL SDA VCC PCF8574\nJ1 VCC SDA SCL INT GND I2C\nC1 VCC GND 100nF\nD1 /O0 Net-_D1-Pad2_ LED\nR2 VCC Net-_D1-Pad2_ 1K\nD2 /O1 Net-_D2-Pad2_ LED\nR3 VCC Net-_D2-Pad2_ 1K\nD3 /O2 Net-_D3-Pad2_ LED\nR4 VCC Net-_D3-Pad2_ 1K\nD4 /O3 Net-_D4-Pad2_ LED\nR5 VCC Net-_D4-Pad2_ 1K\nD5 /O4 Net-_D5-Pad2_ LED\nR6 VCC Net-_D5-Pad2_ 1K\nD6 /O5 Net-_D6-Pad2_ LED\nR7 VCC Net-_D6-Pad2_ 1K\nD7 /O6 Net-_D7-Pad2_ LED\nR8 VCC Net-_D7-Pad2_ 1K\nD8 /O7 Net-_D8-Pad2_ LED\nR9 VCC Net-_D8-Pad2_ 1K\nJP3 VCC /A2 GND A0\nJP2 VCC /A1 GND A1\nJP1 VCC /A0 GND A2\nJ2 VCC /O0 /O1 /O2 /O3 /O4 /O5 /O6 /O7 GND IO\nR1 VCC INT 10K\nR10 VCC SDA 10K\nR11 VCC SCL 10K\n.end\n"
    },
    {
        "filename": "1208.cir",
        "prompt": "Create a circuit with two 8-pin headers (J9 and J10) providing selectable signals (+3.3V or GND) to inputs of two 74HC04 inverters (U3 and U4). The outputs of the inverters drive the inputs of two ULN2003 driver ICs (U1 and U2). Each ULN2003 has 8 outputs. Each output of the ULN2003 is connected through a relay (K1-K18) to either +12V or GND, controlled by the ULN2003 output. The circuit includes +12V and +3.3V power rails with 100uF decoupling capacitors (C1 and C2). Several coaxial connectors (J1-J7) are connected to GNDPWR and are likely used for signal connections to the relays. The relays are G2RL-1-E type. The headers J9 and J10 provide selection signals for which inputs of the ULN2003 are activated.",
        "content": ".title KiCad schematic\nJ9 +12V +3V3 /SEL1_1 Net-_J9-Pad4_ /SEL1_2 Net-_J9-Pad6_ /SEL1_3 Net-_J9-Pad8_ Conn_01x08\nJ10 /SEL1_4 Net-_J10-Pad2_ /SEL1_5 Net-_J10-Pad4_ /SEL1_6 Net-_J10-Pad6_ GND GND Conn_01x08\nC1 +12V GND 100uF\nC2 +3V3 GND 100uF\nJ2 Net-_J2-Pad1_ GNDPWR Conn_Coaxial\nJ3 Net-_J3-Pad1_ GNDPWR Conn_Coaxial\nJ4 Net-_J4-Pad1_ GNDPWR Conn_Coaxial\nJ6 Net-_J6-Pad1_ GNDPWR Conn_Coaxial\nJ7 Net-_J7-Pad1_ GNDPWR Conn_Coaxial\nJ1 A GNDPWR Conn_Coaxial\nJ8 B GNDPWR Conn_Coaxial\nJ5 Net-_J5-Pad1_ GNDPWR Conn_Coaxial\nK1 Net-_K1-Pad1_ GNDPWR Net-_K1-Pad3_ A A Net-_K1-Pad3_ GNDPWR +12V G2RL-1-E\nK4 Net-_K4-Pad1_ GNDPWR Net-_K4-Pad3_ A A Net-_K4-Pad3_ GNDPWR +12V G2RL-1-E\nK7 Net-_K7-Pad1_ GNDPWR Net-_K7-Pad3_ A A Net-_K7-Pad3_ GNDPWR +12V G2RL-1-E\nK11 Net-_K10-Pad1_ GNDPWR Net-_K10-Pad4_ A A Net-_K10-Pad4_ GNDPWR +12V G2RL-1-E\nK14 Net-_K13-Pad1_ GNDPWR Net-_K13-Pad4_ A A Net-_K13-Pad4_ GNDPWR +12V G2RL-1-E\nK17 Net-_K16-Pad1_ GNDPWR Net-_K16-Pad4_ A A Net-_K16-Pad4_ GNDPWR +12V G2RL-1-E\nK3 Net-_K1-Pad1_ Net-_K2-Pad3_ Net-_J2-Pad1_ Net-_K1-Pad3_ Net-_K1-Pad3_ Net-_J2-Pad1_ Net-_K2-Pad3_ +12V G2RL-1-E\nK6 Net-_K4-Pad1_ Net-_K5-Pad3_ Net-_J3-Pad1_ Net-_K4-Pad3_ Net-_K4-Pad3_ Net-_J3-Pad1_ Net-_K5-Pad3_ +12V G2RL-1-E\nK8 Net-_K7-Pad1_ Net-_K8-Pad2_ Net-_J4-Pad1_ Net-_K7-Pad3_ Net-_K7-Pad3_ Net-_J4-Pad1_ Net-_K8-Pad2_ +12V G2RL-1-E\nK10 Net-_K10-Pad1_ Net-_K10-Pad2_ Net-_J5-Pad1_ Net-_K10-Pad4_ Net-_K10-Pad4_ Net-_J5-Pad1_ Net-_K10-Pad2_ +12V G2RL-1-E\nK13 Net-_K13-Pad1_ Net-_K13-Pad2_ Net-_J6-Pad1_ Net-_K13-Pad4_ Net-_K13-Pad4_ Net-_J6-Pad1_ Net-_K13-Pad2_ +12V G2RL-1-E\nK16 Net-_K16-Pad1_ Net-_K16-Pad2_ Net-_J7-Pad1_ Net-_K16-Pad4_ Net-_K16-Pad4_ Net-_J7-Pad1_ Net-_K16-Pad2_ +12V G2RL-1-E\nK2 Net-_K2-Pad1_ GNDPWR Net-_K2-Pad3_ B B Net-_K2-Pad3_ GNDPWR +12V G2RL-1-E\nK5 Net-_K5-Pad1_ GNDPWR Net-_K5-Pad3_ B B Net-_K5-Pad3_ GNDPWR +12V G2RL-1-E\nK9 Net-_K9-Pad1_ GNDPWR Net-_K8-Pad2_ B B Net-_K8-Pad2_ GNDPWR +12V G2RL-1-E\nK12 Net-_K12-Pad1_ GNDPWR Net-_K10-Pad2_ B B Net-_K10-Pad2_ GNDPWR +12V G2RL-1-E\nK15 Net-_K15-Pad1_ GNDPWR Net-_K13-Pad2_ B B Net-_K13-Pad2_ GNDPWR +12V G2RL-1-E\nU1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ GND GND +12V NC_01 Net-_K1-Pad1_ Net-_K2-Pad1_ Net-_K4-Pad1_ Net-_K5-Pad1_ Net-_K7-Pad1_ Net-_K9-Pad1_ ULN2003\nU2 Net-_U2-Pad1_ Net-_U2-Pad2_ Net-_U2-Pad3_ Net-_U2-Pad4_ Net-_U2-Pad5_ Net-_U2-Pad6_ GND GND +12V NC_02 Net-_K10-Pad1_ Net-_K12-Pad1_ Net-_K13-Pad1_ Net-_K15-Pad1_ Net-_K16-Pad1_ Net-_K18-Pad1_ ULN2003\nU4 /SEL1_4 Net-_U2-Pad6_ Net-_J10-Pad2_ Net-_U2-Pad5_ /SEL1_5 Net-_U2-Pad4_ GND Net-_U2-Pad3_ Net-_J10-Pad4_ Net-_U2-Pad2_ /SEL1_6 Net-_U2-Pad1_ Net-_J10-Pad6_ +3V3 74HC04\nU3 /SEL1_1 Net-_U1-Pad6_ Net-_J9-Pad4_ Net-_U1-Pad5_ /SEL1_2 Net-_U1-Pad4_ GND Net-_U1-Pad3_ Net-_J9-Pad6_ Net-_U1-Pad2_ /SEL1_3 Net-_U1-Pad1_ Net-_J9-Pad8_ +3V3 74HC04\nK18 Net-_K18-Pad1_ GNDPWR Net-_K16-Pad2_ B B Net-_K16-Pad2_ GNDPWR +12V G2RL-1-E\n.end\n"
    },
    {
        "filename": "1021.cir",
        "prompt": "Design a circuit with eight identical overcurrent protection devices (AP24x1) connected between a power supply (VPWR) and ground (GND). Each protection device has an output that is connected to a common output node (PWR_OUT) via a separate connection. Each device also has an overload input connected to a common overload signal. The circuit should include a title \"KiCad schematic\".",
        "content": ".title KiCad schematic\nIC2 GND VPWR VPWR NC_01 OVERLOAD /out_pwr0 /out_pwr0 NC_02 AP24x1\nIC3 GND VPWR VPWR NC_03 OVERLOAD /out_pwr1 /out_pwr1 NC_04 AP24x1\nIC4 GND VPWR VPWR NC_05 OVERLOAD /out_pwr2 /out_pwr2 NC_06 AP24x1\nIC5 GND VPWR VPWR NC_07 OVERLOAD /out_pwr3 /out_pwr3 NC_08 AP24x1\nIC6 GND VPWR VPWR NC_09 OVERLOAD /out_pwr4 /out_pwr4 NC_10 AP24x1\nIC7 GND VPWR VPWR NC_11 OVERLOAD /out_pwr5 /out_pwr5 NC_12 AP24x1\nIC8 GND VPWR VPWR NC_13 OVERLOAD /out_pwr6 /out_pwr6 NC_14 AP24x1\nIC9 GND VPWR VPWR NC_15 OVERLOAD /out_pwr7 /out_pwr7 NC_16 AP24x1\nP1 /out_pwr0 GND /out_pwr1 GND /out_pwr2 GND /out_pwr3 GND /out_pwr4 GND /out_pwr5 GND /out_pwr6 GND /out_pwr7 GND PWR_OUT\n.end\n"
    },
    {
        "filename": "97.cir",
        "prompt": "Design a circuit with two independent serial communication debug ports \u2013 one for GPS and one for XBee \u2013 selectable via a multiplexer (FSUSB42MUX). Each debug port includes a pull-up resistor to enable it, decoupling capacitors for the +3.3V supply, and connections for transmit and receive signals. A connector (J1) provides access to all signals, including VBUS, +3.3V, and GND. A second connector (J5) provides access to GND. Each enable line (GPS_DEBUG_EN, XBEE_DEBUG_EN) is pulled high with a 10k resistor. Include 4.7uF and 0.1uF decoupling capacitors for the +3.3V supply.",
        "content": ".title KiCad schematic\nU12 +3V3 XBEE_DEBUG_EN NC_01 NC_02 GND CC_UART0_TX CC_UART0_RX XBEE_DEBUG_RX XBEE_DEBUG_TX Net-_R28-Pad2_ FSUSB42MUX\nR28 GND Net-_R28-Pad2_ 10k\nC48 +3V3 GND 4.7uF\nC50 +3V3 GND 0.1uF\nR26 GND XBEE_DEBUG_EN 10k\nU11 +3V3 GPS_DEBUG_EN NC_03 NC_04 GND NC_05 NC_06 GPS_DEBUG_RX GPS_DEBUG_TX Net-_R27-Pad2_ FSUSB42MUX\nR27 GND Net-_R27-Pad2_ 10k\nC47 +3V3 GND 4.7uF\nC49 +3V3 GND 0.1uF\nR25 GND GPS_DEBUG_EN 10k\nJ5 NC_07 GND Conn_01x02\nJ1 VBUS VBUS VBUS VBUS GPS_DEBUG_EN GPS_DEBUG_RX GPS_DEBUG_TX NC_08 XBEE_DEBUG_TX XBEE_DEBUG_RX XBEE_DEBUG_EN NC_09 NC_10 NC_11 NC_12 NC_13 CC_UART0_TX CC_UART0_RX NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 +3V3 +3V3 GND GND GND GND Conn_02x18_Odd_Even\n.end\n"
    },
    {
        "filename": "154.cir",
        "prompt": "Design a circuit that provides a regulated +5V output from a battery input. The circuit includes a battery connection point, a voltage divider to create a midpoint voltage (half_BatV), filtering capacitors for both the battery input and the +5V output, a 78M05 voltage regulator, a switch to connect/disconnect the battery, and a diode to prevent reverse current flow from the regulator back to the battery. Include resistors for the voltage divider and a current limiting resistor in series with the diode. Specify component values as provided: 10k, 47k, 10uF, 100pF, 470 ohms. The battery voltage (BatV) is the primary input, and the regulated +5V is the output.",
        "content": ".title KiCad schematic\nR3 GND BatV 10k\nR2 BatV +BATT 47k\nR5 GND half_BatV 10k\nR4 half_BatV half_Bat 47k\nC6 half_BatV GND 10uF\nJ1 /PowerIn half_Bat half_Bat GND Battery\nU301 +BATT GND +5V MC78M05_TO252\nC2 +BATT GND 10uF\nC1 +BATT GND 100pF\nC3 +5V GND 10uF\nC4 +5V GND 100pF\nSW301 /PowerIn +BATT SW_SPST\nC5 BatV GND 10uF\nD301 Net-_D301-Pad1_ +BATT Power\nR1 GND Net-_D301-Pad1_ 470\n.end\n"
    },
    {
        "filename": "146.cir",
        "prompt": "Design a circuit with an N-channel MOSFET (IRLR024N) switching a load connected to VCC, controlled by an Arduino signal. Include a flyback diode (SKIF08) to protect against inductive kickback from a coil (L1) connected in series with the load. A 220 Ohm resistor (R1) is connected between the Arduino output and the MOSFET gate.",
        "content": ".title KiCad schematic\nL1 VCC Net-_D1-Pad2_ Meter Coil\nR1 Net-_Q1-Pad1_ Net-_D11-Pad1_ 220\nD1 VCC Net-_D1-Pad2_ SKIF08 26\nQ1 Net-_Q1-Pad1_ Net-_D1-Pad2_ GND IRLR024N\nD11 Net-_D11-Pad1_ Arduino\n.end\n"
    },
    {
        "filename": "201.cir",
        "prompt": "Create a circuit with three 0.1\u00b5F capacitors connected between nine nodes each. Label the nodes for the first capacitor as NC_01 through NC_09, the second as NC_10 through NC_18, and the third as NC_19 through NC_27. All capacitors share a common ground.",
        "content": ".title KiCad schematic\nCN1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 0.1\u00b5F\nCN2 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 0.1\u00b5F\nCN3 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 0.1\u00b5F\n.end\n"
    },
    {
        "filename": "1078.cir",
        "prompt": "Design a circuit featuring an ATmega328P microcontroller, a DS3231 real-time clock (RTC), and associated connections for programming and communication with a mainboard. The ATmega328P receives power (vcc) and ground. A push button (SW1) connected to a pull-up resistor (R4) provides a reset signal to the microcontroller. The DS3231 RTC is powered by vcc and ground, and communicates with the ATmega328P via I2C (SDA and SCL lines, with pull-up resistors R2 and R3). A connector (J3) provides access to the RTC's SDA and SCL lines. A connector (J1) provides programming access to specific ATmega328P pins (d10, d11, d12, d13) along with vcc and ground. Another connector (J2) connects the ATmega328P to a mainboard via pins for busy, reset, d.c., cs, d11, d13, ground, and vcc. A resistor (R5) provides a voltage divider from vcc to rtcVcc. Include a title \"KiCad schematic\".",
        "content": ".title KiCad schematic\nU1 Net-_R4-Pad2_ rtcVcc gnd vcc gnd vcc NC_01 NC_02 NC_03 NC_04 busy reset d.c cs d11 d12 d13 vcc NC_05 vcc gnd NC_06 NC_07 NC_08 NC_09 NC_10 sda scl d10 NC_11 NC_12 NC_13 ATMEGA328P-AU\nJ1 d10 d12 d13 d11 gnd vcc to_programmer\nR1 d10 vcc R\nSW1 Net-_R4-Pad2_ vcc SW_Push\nR4 gnd Net-_R4-Pad2_ R\nIC1 NC_14 rtcVcc NC_15 gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd Net-_IC1-Pad14_ sda scl DS3231\nJ3 Net-_IC1-Pad14_ gnd Conn_01x02_Female\nR2 vcc scl R\nR3 vcc sda R\nJ2 busy reset d.c cs d13 d11 gnd vcc to_mhetboard\nR5 gnd rtcVcc R\n.end\n"
    },
    {
        "filename": "1242.cir",
        "prompt": "Create a SPICE netlist representing a simple connection between two 10-pin connectors, labeled \"BRKT\" and \"FPC_CONN\", with one connector having a non-connected pin labeled \"NC_01\". All pins are directly connected between the two connectors.",
        "content": ".title KiCad schematic\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ NC_01 FPC_CONN\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ BRKT\n.end\n"
    },
    {
        "filename": "1144.cir",
        "prompt": "Design a circuit featuring two instrumentation amplifiers (AD8422) for differential signal amplification, followed by multiplexing (ADG734) to select one of four input channels. The selected signal is then passed through a second instrumentation amplifier (ADA4807-2) for further amplification and filtering, utilizing RC networks for noise reduction and signal conditioning. Include input connectors (J72, J73) for the analog signals and an output connector (J74) for the amplified signal. Utilize bypass capacitors (100nF and 10uF) throughout the circuit for power supply decoupling and smaller value capacitors (1n5F) for input signal conditioning. Implement resistor networks (450\u03a9, 5k\u03a9, 27.4k\u03a9, 56.2k\u03a9) for gain setting and biasing. Include additional filtering with capacitors (270nF, 470nF).",
        "content": ".title KiCad schematic\nU39 Net-_C225-Pad2_ Net-_R326-Pad2_ Net-_R326-Pad1_ Net-_C224-Pad2_ Net-_C228-Pad1_ NC_01 Net-_R329-Pad1_ Net-_C230-Pad1_ AD8422BRMZ\nC230 Net-_C230-Pad1_ NC_02 100n\nC231 Net-_C230-Pad1_ NC_03 10u\nC229 Net-_C228-Pad1_ NC_04 100n\nC228 Net-_C228-Pad1_ NC_05 10u\nU40 Net-_C227-Pad2_ Net-_R327-Pad2_ Net-_R327-Pad1_ Net-_C226-Pad2_ Net-_C232-Pad1_ NC_06 Net-_R328-Pad1_ Net-_C234-Pad1_ AD8422BRMZ\nC234 Net-_C234-Pad1_ NC_07 100n\nC235 Net-_C234-Pad1_ NC_08 10u\nC233 Net-_C232-Pad1_ NC_09 100n\nC232 Net-_C232-Pad1_ NC_10 10u\nR326 Net-_R326-Pad1_ Net-_R326-Pad2_ 450\nR327 Net-_R327-Pad1_ Net-_R327-Pad2_ 450\nU38 Net-_J73-Pad3_ Net-_J72-Pad3_ Net-_R322-Pad1_ Net-_U38-Pad14_ Net-_C223-Pad1_ NC_11 Net-_J72-Pad3_ Net-_R323-Pad1_ Net-_U38-Pad14_ Net-_J73-Pad3_ Net-_J73-Pad1_ Net-_J72-Pad3_ Net-_R324-Pad1_ Net-_U38-Pad14_ Net-_C222-Pad1_ Net-_J72-Pad3_ Net-_R325-Pad1_ Net-_U38-Pad14_ Net-_J73-Pad1_ ADG734BRU\nC223 Net-_C223-Pad1_ NC_12 100n\nC222 Net-_C222-Pad1_ NC_13 100n\nR332 Net-_C236-Pad1_ Net-_C240-Pad2_ 27k4\nR328 Net-_R328-Pad1_ Net-_C236-Pad1_ 56k2\nR330 Net-_C240-Pad1_ Net-_C236-Pad1_ 56k2\nC236 Net-_C236-Pad1_ NC_14 470n\nC240 Net-_C240-Pad1_ Net-_C240-Pad2_ 270n\nC238 Net-_C236-Pad1_ NC_15 470n\nC243 Net-_C242-Pad1_ NC_16 100n\nC242 Net-_C242-Pad1_ NC_17 10u\nC244 Net-_C244-Pad1_ NC_18 100n\nC245 Net-_C244-Pad1_ NC_19 10u\nC226 NC_20 Net-_C226-Pad2_ 1n5\nC227 NC_21 Net-_C227-Pad2_ 1n5\nC224 NC_22 Net-_C224-Pad2_ 1n5\nC225 NC_23 Net-_C225-Pad2_ 1n5\nR322 Net-_R322-Pad1_ Net-_C224-Pad2_ 5k\nR323 Net-_R323-Pad1_ Net-_C225-Pad2_ 5k\nR324 Net-_R324-Pad1_ Net-_C226-Pad2_ 5k\nR325 Net-_R325-Pad1_ Net-_C227-Pad2_ 5k\nU41 Net-_C240-Pad1_ Net-_C240-Pad2_ NC_24 Net-_C244-Pad1_ NC_25 Net-_C241-Pad2_ Net-_C241-Pad1_ Net-_C242-Pad1_ ADA4807-2ARM\nR333 Net-_C237-Pad1_ Net-_C241-Pad2_ 27k4\nR329 Net-_R329-Pad1_ Net-_C237-Pad1_ 56k2\nR331 Net-_C241-Pad1_ Net-_C237-Pad1_ 56k2\nC237 Net-_C237-Pad1_ NC_26 470n\nC241 Net-_C241-Pad1_ Net-_C241-Pad2_ 270n\nC239 Net-_C237-Pad1_ NC_27 470n\nJ72 NC_28 NC_29 Net-_J72-Pad3_ Net-_J72-Pad3_ NC_30 NC_31 InConnector\nJ74 NC_32 NC_33 Net-_C241-Pad1_ Net-_C240-Pad1_ NC_34 NC_35 OutConnector\nJ73 Net-_J73-Pad1_ NC_36 Net-_J73-Pad3_ NC_37 Conn_01x04\n.end\n"
    },
    {
        "filename": "972.cir",
        "prompt": "Design an ATmega88A-based microcontroller circuit with a crystal oscillator, power supply filtering, a USB connection for power and potentially communication, two LEDs with current-limiting resistors for visual indication, and connections for serial communication (RXD, TXD), SPI (MOSI, MISO, SCK), and programming (/RST). Include decoupling capacitors, pull-up resistors on two general purpose I/O pins (/PB0, /PB1), and connectors for external signals and programming. The crystal oscillator should be 22pF loaded. The LEDs are connected to /PB0 and /PB1 through the pull-up resistors and current limiting resistors. The USB connector is a USB-B type.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 /RST /RXD /TXD /PB1 NC_01 NC_02 VCC GND Net-_C4-Pad2_ Net-_C5-Pad2_ NC_03 NC_04 NC_05 /PB0 /PB1 Net-_J4-Pad1_ /MOSI /MISO /SCK VCC NC_06 GND Net-_D3-Pad1_ Net-_D4-Pad1_ Net-_J3-Pad2_ NC_07 NC_08 NC_09 ATMEGA88A-PU\nY1 Net-_C4-Pad2_ Net-_C5-Pad2_ Crystal\nC4 GND Net-_C4-Pad2_ 22pF\nC5 GND Net-_C5-Pad2_ 22pF\nC1 GND VCC .1uF\nC2 GND VCC 10uF\nJ5 /RXD Net-_J5-Pad2_ GND GND VCOM VCOM /SCK Net-_J4-Pad1_ /MISO /MOSI Conn_02x05_Odd_Even\nR4 VCC /RST 10K\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nR6 Net-_D4-Pad2_ VCC 1K\nR5 Net-_D3-Pad2_ VCC 1K\nJ3 GND Net-_J3-Pad2_ SLOW_SCK\nJ4 Net-_J4-Pad1_ /RST SELF_PROGRAMM\nR7 /TXD Net-_J5-Pad2_ 1K\nJ2 VCC Net-_D1-Pad1_ Net-_D2-Pad1_ GND GND USB_B\nJ1 VCC VCOM SUPPLY TARGET\nR2 /PB1 Net-_D2-Pad1_ 68\nR3 /PB0 Net-_D1-Pad1_ 68\nC3 VCC GND 4u7F\nR1 Net-_D1-Pad1_ VCC 2k2\nD1 Net-_D1-Pad1_ GND D\nD2 Net-_D2-Pad1_ GND D\n.end\n"
    },
    {
        "filename": "661.cir",
        "prompt": "Create a schematic for an automotive control system featuring a microcontroller interface with numerous input and output signals. The system includes connections for various vehicle sensors (oil pressure, fuel level, battery voltage, engine speed, hitch control, etc.) and actuators (LED indicators, relays for various functions like wipers, cruise control, and power supply control). Implement signal conditioning with resistors and capacitors for sensor inputs. Include several N-channel and P-channel MOSFETs for switching 12V power to loads based on microcontroller signals. Incorporate shift registers (74HC595) for expanding the number of available output pins. Utilize a multiplexer (CD74HC4067) to select between multiple input signals. Include a comparator (LM358) for signal comparison and an open-collector comparator (LM339) for threshold detection. Provide power supply connections (12V, 5V, 3.3V) and ground references. Include several indicator LEDs with current limiting resistors. Implement pull-up and pull-down resistors for various signals. Include diodes for protection.",
        "content": ".title KiCad schematic\nJ2 /GND1 /PSU1_12V OILL_SIG_PIN /SPED OILP_SIG_PIN FUEL_SIG_PIN ACT_SIG_PIN /BATC /EBRK /EGOL Screw_Terminal_01x10\nJ5 PB1_LED_EN NC_01 NC_02 PB1_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ7 PB2_LED_EN NC_03 NC_04 PB2_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ8 /hitchco-mk4/FLSHIN NC_05 NC_06 /PSU1_12V /hitchco-mk4/PB3_NO /GND1 Conn_02x03_Counter_Clockwise\nJ10 PB4_LED_EN NC_07 NC_08 PB4_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ12 PB6_LED_EN NC_09 NC_10 PB6_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ13 PB7_LED_EN NC_11 NC_12 PB7_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ15 PB9_LED_EN NC_13 NC_14 PB9_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ16 PB10_LED_EN NC_15 NC_16 PB10_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ18 PB11_LED_EN NC_17 NC_18 PB11_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ19 PB12_LED_EN NC_19 NC_20 PB12_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ24 PB15_LED_EN NC_21 NC_22 PB15_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ25 PB16_LED_EN NC_23 NC_24 PB16_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ26 PB17_LED_EN NC_25 NC_26 PB17_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ27 PB8_RLED_EN PB8_GLED_EN PB8_BLED_EN PB8_SIG_PIN /VIN_5V_ /VIN_5V_ Conn_02x03_Counter_Clockwise\nJ28 NC_27 NC_28 NC_29 PSU1_SIG_PIN /GND1 /hitchco-mk4/RS1_L1 Conn_02x03_Counter_Clockwise\nJ30 /PSU1_12V /PSU1_12V NC_30 NC_31 /hitchco-mk4/LED2- /hitchco-mk4/LED1- Conn_02x03_Counter_Clockwise\nJ1 /PSU1_12V /PSU1_GND /GND1 /VIN_5V_ /PSU1_12V /PSU2_GND /PSU1_12V /PSU3_GND /VIN_5V_ /VIN_5V_ Screw_Terminal_01x10\nJ4 /EGOR /RVRS ECT_SIG_PIN /HALR /HALL /ECF /DIRL /DIRR /STEN /RUEN Screw_Terminal_01x10\nJ6 /WIPEO /WIPEL /WIPEH /CRZR /CRZB /CRZG /CRZY /GND1 /GND1 /PSU1_12V Screw_Terminal_01x10\nJ22 PB14_LED_EN NC_32 NC_33 PB14_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nJ21 PB13_LED_EN NC_34 NC_35 PB13_SIG_PIN /VIN_5V_ /GND1 Conn_02x03_Counter_Clockwise\nSHIELD1 NC_36 NC_37 TACK_SIG_PIN SPED_SIG_PIN ECF_EN_PIN STEN_EN_PIN /VIN_5V_ RUEN_EN_PIN DIRL_EN_PIN DIRR_EN_PIN WIPEO_EN_PIN WIPEL_EN_PIN WIPEH_EN_PIN NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 /HALL /HALR NC_44 NC_45 PSU1_EN_PIN PSU2_EN_PIN PSU3_EN_PIN NC_46 SREG_SER_PIN SREG_RCLK_PIN SREG_SRCLK_PIN SREG_SRCLR_PIN SREG_OE_PIN MUX_S3_PIN MUX_S2_PIN MUX_S1_PIN MUX_S0_PIN MUX_EN_PIN NC_47 NC_48 NC_49 NC_50 CRZ_RESUME_PIN CRZ_MAINTAIN_PIN CRZ_DISABLE_PIN PB8_SIG_PIN PB8_BLED_EN PB8_GLED_EN PB8_RLED_EN LED2_EN_PIN LED1_EN_PIN NC_51 NC_52 NC_53 NC_54 NC_55 3V3 /VIN_5V_ /VIN_5V_ VBAT_SIG_PIN ECT_SIG_PIN ACT_SIG_PIN OILP_SIG_PIN FUEL_SIG_PIN OILL_SIG_PIN BATC_SIG_PIN EGOL_SIG_PIN EGOR_SIG_PIN EBRK_SIG_PIN RVRS_SIG_PIN PSU1_SIG_PIN MUX_SIG_PIN NC_56 NC_57 NC_58 NC_59 /GND1 /GND1 NC_60 /GND1 /GND1 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 ARDUINO_MEGA_SHIELD\nQ28 /hitchco-mk4/NMOS1_B/DRAIN /DIRL /PSU1_12V Q_PMOS_GDS\nR92 /hitchco-mk4/NMOS1_B/DRAIN /PSU1_12V 10K\u03a9\nQ29 /hitchco-mk4/NMOS1_C/DRAIN /DIRR /PSU1_12V Q_PMOS_GDS\nR93 /hitchco-mk4/NMOS1_C/DRAIN /PSU1_12V 10K\u03a9\nQ11 /hitchco-mk4/NMOS1_D/DRAIN /PSU3_GND /PSU1_12V Q_PMOS_GDS\nR54 /hitchco-mk4/NMOS1_D/DRAIN /PSU1_12V 10K\u03a9\nQ2 /GND1 Net-_Q2-Pad2_ Net-_Q2-Pad3_ 2N3904\nR41 Net-_Q2-Pad2_ WIPEO_EN_PIN 1K\u03a9\nR43 Net-_R43-Pad1_ /WIPEO 560\u03a9\nR42 /GND1 Net-_Q2-Pad2_ 10K\u03a9\nR40 Net-_D6-Pad1_ /GND1 330\u03a9\nD6 Net-_D6-Pad1_ WIPEO_EN_PIN LED\nU1 Net-_R43-Pad1_ Net-_Q2-Pad3_ /WIPEO /WIPEL CPC1977\nU7 Net-_R89-Pad1_ Net-_U7-Pad2_ Net-_U7-Pad13_ /GND1 Net-_U7-Pad2_ /GND1 /GND1 /hitchco-mk4/PB3_NC /GND1 /hitchco-mk4/PB3_NO /GND1 NC_73 Net-_U7-Pad13_ /PSU1_12V CD4013B\nD16 /hitchco-mk4/FLSHIN /DIRL DIODE\nD17 /hitchco-mk4/FLSHIN /DIRR DIODE\nQ13 Net-_Q13-Pad1_ NC_74 /PSU1_12V Q_PMOS_GDS\nR90 /hitchco-mk4/PB3_NO /GND1 1K\u03a9\nR91 /hitchco-mk4/PB3_NC /GND1 1K\u03a9\nR89 Net-_R89-Pad1_ Net-_Q13-Pad1_ 10K\u03a9\nR9 /PSU1_12V VBAT_SIG_PIN 100K\u03a9\nR10 VBAT_SIG_PIN /GND1 51K\u03a9\nC1 /PSU1_12V /GND1 0.1UF\nR11 /VIN_5V_ OILP_SIG_PIN 43\u03a9\nC2 /VIN_5V_ /GND1 0.1UF\nR12 /VIN_5V_ FUEL_SIG_PIN 46.4\u03a9\nC3 /VIN_5V_ /GND1 0.1UF\nR14 BATC_SIG_PIN /GND1 105K\u03a9\nR13 /BATC BATC_SIG_PIN 100K\u03a9\nC4 /BATC /GND1 0.1UF\nU2 EGOL_SIG_PIN Net-_R15-Pad2_ /EGOL /GND1 /EGOR EGOL_SIG_PIN EGOR_SIG_PIN /VIN_5V_ LM358\nR15 EGOL_SIG_PIN Net-_R15-Pad2_ 10K\u03a9\nR17 /GND1 Net-_R15-Pad2_ 4.3K\u03a9\nR16 EGOR_SIG_PIN EGOL_SIG_PIN 10K\u03a9\nR18 /GND1 EGOL_SIG_PIN 4.3K\u03a9\nC5 /EGOL /GND1 0.01UF\nC6 /EGOR /GND1 0.01UF\nC7 ACT_SIG_PIN /GND1 0.1UF\nR21 /EBRK EBRK_SIG_PIN 100K\u03a9\nR22 EBRK_SIG_PIN /GND1 51K\u03a9\nC8 /EBRK /GND1 0.1UF\nR23 /RVRS RVRS_SIG_PIN 100K\u03a9\nR24 RVRS_SIG_PIN /GND1 51K\u03a9\nC9 /RVRS /GND1 0.1UF\nR26 DIRR_EN_PIN /GND1 10K\u03a9\nD1 Net-_D1-Pad1_ DIRR_EN_PIN LED\nR25 Net-_D1-Pad1_ /GND1 330\u03a9\nQ1 DIRR_EN_PIN /hitchco-mk4/NMOS1_C/DRAIN /GND1 Q_NMOS_GDS\nR28 DIRL_EN_PIN /GND1 10K\u03a9\nD2 Net-_D2-Pad1_ DIRL_EN_PIN LED\nR27 Net-_D2-Pad1_ /GND1 330\u03a9\nQ5 DIRL_EN_PIN /hitchco-mk4/NMOS1_B/DRAIN /GND1 Q_NMOS_GDS\nC10 ECT_SIG_PIN /GND1 0.1UF\nQ8 /GND1 Net-_Q8-Pad2_ Net-_Q6-Pad1_ 2N3904\nR30 Net-_Q8-Pad2_ STEN_EN_PIN 1K\u03a9\nR29 /PSU1_12V Net-_Q6-Pad1_ 10K\u03a9\nR31 /GND1 Net-_Q8-Pad2_ 10K\u03a9\nR32 Net-_D3-Pad1_ /GND1 330\u03a9\nD3 Net-_D3-Pad1_ STEN_EN_PIN LED\nQ6 Net-_Q6-Pad1_ /STEN /PSU1_12V Q_PMOS_GDS\nQ10 /GND1 Net-_Q10-Pad2_ Net-_Q10-Pad3_ 2N3904\nR34 Net-_Q10-Pad2_ RUEN_EN_PIN 1K\u03a9\nR33 /PSU1_12V Net-_Q10-Pad3_ 10K\u03a9\nR35 /GND1 Net-_Q10-Pad2_ 10K\u03a9\nR36 Net-_D4-Pad1_ /GND1 330\u03a9\nD4 Net-_D4-Pad1_ RUEN_EN_PIN LED\nQ7 Net-_Q10-Pad3_ /RUEN /PSU1_12V Q_PMOS_GDS\nR37 OILL_SIG_PIN /VIN_5V_ 10K\u03a9\nC11 OILL_SIG_PIN /GND1 0.1UF\nR39 ECF_EN_PIN /GND1 10K\u03a9\nD5 Net-_D5-Pad1_ ECF_EN_PIN LED\nR38 Net-_D5-Pad1_ /GND1 330\u03a9\nQ9 ECF_EN_PIN /ECF /GND1 Q_NMOS_GDS\nQ15 /GND1 Net-_Q15-Pad2_ Net-_Q12-Pad1_ 2N3904\nR45 Net-_Q15-Pad2_ WIPEL_EN_PIN 1K\u03a9\nR44 /PSU1_12V Net-_Q12-Pad1_ 10K\u03a9\nR46 /GND1 Net-_Q15-Pad2_ 10K\u03a9\nR47 Net-_D7-Pad1_ /GND1 330\u03a9\nD7 Net-_D7-Pad1_ WIPEL_EN_PIN LED\nQ12 Net-_Q12-Pad1_ /WIPEL /PSU1_12V Q_PMOS_GDS\nQ17 /GND1 Net-_Q17-Pad2_ Net-_Q14-Pad1_ 2N3904\nR49 Net-_Q17-Pad2_ WIPEH_EN_PIN 1K\u03a9\nR48 /PSU1_12V Net-_Q14-Pad1_ 10K\u03a9\nR50 /GND1 Net-_Q17-Pad2_ 10K\u03a9\nR51 Net-_D8-Pad1_ /GND1 330\u03a9\nD8 Net-_D8-Pad1_ WIPEH_EN_PIN LED\nQ14 Net-_Q14-Pad1_ /WIPEH /PSU1_12V Q_PMOS_GDS\nR52 /GND1 PB1_SIG_PIN 10K\nR53 /GND1 PB2_SIG_PIN 10K\nR55 /GND1 PB9_SIG_PIN 10K\nR56 /GND1 PB10_SIG_PIN 10K\nR57 /GND1 PB14_SIG_PIN 10K\nR58 /GND1 PB15_SIG_PIN 10K\nR59 /GND1 PB16_SIG_PIN 10K\nR60 /GND1 PB17_SIG_PIN 10K\nR61 /GND1 PB4_SIG_PIN 10K\nR62 /GND1 PB6_SIG_PIN 10K\nR63 /GND1 PB7_SIG_PIN 10K\nR64 /GND1 PB11_SIG_PIN 10K\nR65 /GND1 PB12_SIG_PIN 10K\nR66 /GND1 PB13_SIG_PIN 10K\nR67 /GND1 PB8_SIG_PIN 10K\nR69 PSU2_EN_PIN /GND1 10K\u03a9\nD9 Net-_D9-Pad1_ PSU2_EN_PIN LED\nR68 Net-_D9-Pad1_ /GND1 330\u03a9\nQ16 PSU2_EN_PIN /PSU2_GND /GND1 Q_NMOS_GDS\nR71 PSU3_EN_PIN /GND1 10K\u03a9\nD10 Net-_D10-Pad1_ PSU3_EN_PIN LED\nR70 Net-_D10-Pad1_ /GND1 330\u03a9\nQ18 PSU3_EN_PIN /hitchco-mk4/NMOS1_D/DRAIN /GND1 Q_NMOS_GDS\nR73 LED1_EN_PIN /GND1 10K\u03a9\nD11 Net-_D11-Pad1_ LED1_EN_PIN LED\nR72 Net-_D11-Pad1_ /GND1 330\u03a9\nQ19 LED1_EN_PIN /hitchco-mk4/LED1- /GND1 Q_NMOS_GDS\nR75 LED2_EN_PIN /GND1 10K\u03a9\nD12 Net-_D12-Pad1_ LED2_EN_PIN LED\nR74 Net-_D12-Pad1_ /GND1 330\u03a9\nQ20 LED2_EN_PIN /hitchco-mk4/LED2- /GND1 Q_NMOS_GDS\nQ23 /GND1 Net-_Q23-Pad2_ Net-_Q21-Pad1_ 2N3904\nR77 Net-_Q23-Pad2_ CRZ_DISABLE_PIN 1K\u03a9\nR76 /CRZR Net-_Q21-Pad1_ 10K\u03a9\nR78 /GND1 Net-_Q23-Pad2_ 10K\u03a9\nR79 Net-_D13-Pad1_ /GND1 330\u03a9\nD13 Net-_D13-Pad1_ CRZ_DISABLE_PIN LED\nQ21 Net-_Q21-Pad1_ /CRZB /CRZR Q_PMOS_GDS\nQ25 /GND1 Net-_Q25-Pad2_ Net-_Q22-Pad1_ 2N3904\nR81 Net-_Q25-Pad2_ CRZ_MAINTAIN_PIN 1K\u03a9\nR80 /CRZR Net-_Q22-Pad1_ 10K\u03a9\nR82 /GND1 Net-_Q25-Pad2_ 10K\u03a9\nR83 Net-_D14-Pad1_ /GND1 330\u03a9\nD14 Net-_D14-Pad1_ CRZ_MAINTAIN_PIN LED\nQ22 Net-_Q22-Pad1_ /CRZG /CRZR Q_PMOS_GDS\nQ27 /GND1 Net-_Q27-Pad2_ Net-_Q24-Pad1_ 2N3904\nR85 Net-_Q27-Pad2_ CRZ_RESUME_PIN 1K\u03a9\nR84 /CRZR Net-_Q24-Pad1_ 10K\u03a9\nR86 /GND1 Net-_Q27-Pad2_ 10K\u03a9\nR87 Net-_D15-Pad1_ /GND1 330\u03a9\nD15 Net-_D15-Pad1_ CRZ_RESUME_PIN LED\nQ24 Net-_Q24-Pad1_ /CRZY /CRZR Q_PMOS_GDS\nU4 PB2_LED_EN NC_75 PB4_LED_EN PB6_LED_EN PB7_LED_EN PB9_LED_EN PB10_LED_EN /GND1 Net-_U4-Pad9_ SREG_SRCLR_PIN SREG_SRCLK_PIN SREG_RCLK_PIN SREG_OE_PIN SREG_SER_PIN PB1_LED_EN /VIN_5V_ 74HC595\nU5 PB12_LED_EN PB13_LED_EN PB14_LED_EN PB15_LED_EN PB16_LED_EN PB17_LED_EN NC_76 /GND1 NC_77 SREG_SRCLR_PIN SREG_SRCLK_PIN SREG_RCLK_PIN SREG_OE_PIN Net-_U4-Pad9_ PB11_LED_EN /VIN_5V_ 74HC595\nU6 MUX_SIG_PIN PB10_SIG_PIN PB9_SIG_PIN PB7_SIG_PIN PB6_SIG_PIN PB4_SIG_PIN NC_78 PB2_SIG_PIN PB1_SIG_PIN MUX_S0_PIN MUX_S1_PIN /GND1 MUX_S3_PIN MUX_S2_PIN MUX_EN_PIN NC_79 PB17_SIG_PIN PB16_SIG_PIN PB15_SIG_PIN PB14_SIG_PIN PB13_SIG_PIN PB12_SIG_PIN PB11_SIG_PIN /VIN_5V_ CD74HC4067\nR88 MUX_EN_PIN /GND1 10K\u03a9\nC12 /VIN_5V_ /GND1 0.1UF\nR1 /PSU1_12V Net-_Q3-Pad3_ 3.4K\u03a9\nR4 /hitchco-mk4/RS1_L1 Net-_Q3-Pad3_ 10K\u03a9\nQ3 /GND1 Net-_Q3-Pad2_ Net-_Q3-Pad3_ 2N3904\nR6 Net-_Q4-Pad3_ Net-_Q3-Pad2_ 10K\u03a9\nR2 /PSU1_12V Net-_Q4-Pad3_ 3.4K\u03a9\nQ4 /GND1 /hitchco-mk4/RS1_L1 Net-_Q4-Pad3_ 2N3904\nR3 Net-_Q26-Pad1_ Net-_Q4-Pad3_ 10K\u03a9\nR7 Net-_Q26-Pad1_ /GND1 10K\u03a9\nR8 PSU1_SIG_PIN /VIN_5V_ 10K\u03a9\nR5 Net-_Q3-Pad2_ PSU1_EN_PIN 10K\u03a9\nQ26 Net-_Q26-Pad1_ /PSU1_GND /GND1 Q_NMOS_GDS\nU3 TACK_SIG_PIN SPED_SIG_PIN /VIN_5V_ Net-_RV1-Pad2_ Net-_D18-PadK_ 3V3 NC_80 NC_81 NC_82 NC_83 NC_84 /GND1 NC_85 NC_86 LM339\nR20 /VIN_5V_ SPED_SIG_PIN 10K\u03a9\nR19 /VIN_5V_ Net-_R19-Pad2_ 15K\u03a9\nRV1 Net-_R19-Pad2_ Net-_RV1-Pad2_ /GND1 10K\u03a9\nD18 /GND1 Net-_D18-PadK_ DIODE\nR94 /SPED Net-_D18-PadK_ 10K\u03a9\nC14 TACK_SIG_PIN /GND1 C\nC13 SPED_SIG_PIN /GND1 C\nR95 /VIN_5V_ TACK_SIG_PIN 10K\u03a9\n.end\n"
    },
    {
        "filename": "324.cir",
        "prompt": "Design a microcontroller interface board centered around a STM32F446RETx microcontroller. The board should include the following communication interfaces: two Bluetooth serial ports (bluetooth_serial_1 and bluetooth_serial_2), a hoverboard serial port, and a standard serial port (serial3). It also needs to interface with an IMU (with SCL, SDA, and interrupt lines) and three hall effect sensors per side (left and right), each with an associated low-pass filter (LPF) consisting of a 5nF capacitor to ground. Include connectors for each interface: two 6-pin connectors for Bluetooth, a 3-pin connector for the hoverboard serial, a 4-pin connector for serial3, and an 8-pin connector for the IMU. The hall effect sensors connect to 4-pin connectors (one for the left side and one for the right side). Provide +5V and GND connections for all peripherals. Include mounting holes for physical attachment. Add pull-down resistors (1k and 2k) on the Bluetooth serial receive lines.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 +5V NC_01 NC_02 NC_03 GND hoverboard_serial_Rx hoverboard_serial_Tx bluetooth_serial_2_Rx bluetooth_serial_2_Tx NC_04 NC_05 NC_06 NC_07 R_hall_B_LPF R_hall_C_LPF L_hall_A_LPF NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 L_hall_B_LPF R_hall_A_LPF L_hall_C_LPF NC_16 NC_17 IMU_SCL IMU_SDA NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 IMU_INT NC_30 NC_31 serial3_Rx serial3_Tx bluetooth_serial_1_Rx NC_32 NC_33 NC_34 bluetooth_serial_1_Tx NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 STM32F446RETx\nC2 R_hall_C_LPF GND 5nF\nC4 R_hall_B_LPF GND 5nF\nC6 R_hall_A_LPF GND 5nF\nC1 L_hall_C_LPF GND 5nF\nC3 L_hall_B_LPF GND 5nF\nC5 L_hall_A_LPF GND 5nF\nR2 GND Net-_J1_btcomms_1-Pad5_ 2k\nR1 bluetooth_serial_1_Rx Net-_J1_btcomms_1-Pad5_ 1k\nJ1_btcomms_1 NC_42 +5V GND bluetooth_serial_1_Tx Net-_J1_btcomms_1-Pad5_ NC_43 Conn_01x06\nJ6_RIGHT_HALL_IN1 GND R_hall_C_LPF R_hall_B_LPF R_hall_A_LPF Conn_01x04\nJ5_LEFT_HALL_IN1 GND L_hall_C_LPF L_hall_B_LPF L_hall_A_LPF Conn_01x04\nJ2_IMU1 +5V GND IMU_SCL IMU_SDA NC_44 NC_45 NC_46 IMU_INT Conn_01x08\nJ3_hoverboard_serial1 GND hoverboard_serial_Rx hoverboard_serial_Tx Conn_01x03\nJ4_serial3 GND serial3_Rx serial3_Tx +5V Conn_01x04\nR4 GND Net-_J7_btcomms_2-Pad5_ 2k\nR3 bluetooth_serial_2_Rx Net-_J7_btcomms_2-Pad5_ 1k\nJ7_btcomms_2 NC_47 +5V GND bluetooth_serial_2_Tx Net-_J7_btcomms_2-Pad5_ NC_48 Conn_01x06\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\n.end\n"
    },
    {
        "filename": "1533.cir",
        "prompt": "Design a circuit featuring an ESP32-DEVKIT-V1 microcontroller with two 4-pin connectors (J1 and J2) for external connections, a single LED (D1) with current limiting resistor (R), and decoupling capacitors (C1, C2, C3). J1 provides 5V and GND, along with signals L_EN, R_EN, L_PWM, and R_PWM. J2 also provides 5V and GND, along with signals CHAN_A and CHAN_B. Pull-up resistors (R1, R2, R3, R4, R5, R6) are used on L_IS, RXD2, CHAN_B, CHAN_A, and both J2's 5V pins. The ESP32's pins are connected to the connectors and LED as follows: RXD2, TXD2, SCL2, SDA2, SCK2, MOSI2, SCK1, MOSI1, TXD1, CHAN_A, CHAN_B, L_EN, R_EN, L_PWM, and R_PWM. Include a capacitor (CP) connected to 5V and GND. Use two additional 5-pin connectors (CON1 and CON2) to route signals from the ESP32 to the external connections.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 GND 5V Net-_J1-Pad3_ Net-_J1-Pad4_ L_EN R_EN L_PWM R_PWM CONN_02X04\nU1 NC_01 L_IS RXD2 CHAN_A CHAN_B L_PWM R_PWM L_EN R_EN SCL2 SDA2 NC_02 NC_03 GND 5V NC_04 GND NC_05 NC_06 NC_07 SCK2 SCK1 NC_08 TXD2 TXD1 Net-_D1-Pad2_ NC_09 NC_10 MOSI2 MOSI1 ESP32-DEVKIT-V1\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR1 Net-_J1-Pad3_ L_IS 10k\nR2 RXD2 Net-_J1-Pad4_ 10k\nC2 RXD2 NC_11 0.1\u00b5\nJ2 GND Net-_J2-Pad2_ Net-_J2-Pad3_ 5V CONN_01X04\nR3 CHAN_B Net-_J2-Pad3_ 10k\nR4 CHAN_A Net-_J2-Pad2_ 10k\nC1 L_IS GND 0.1\u00b5\nR5 5V Net-_J2-Pad3_ 10K\nR6 5V Net-_J2-Pad2_ 10K\nR7 Net-_D1-Pad1_ 5V R\nC3 5V GND CP\nCON1 5V GND CHAN_A MOSI1 NC_12 SCK1 L_EN R_EN L_PWM TXD1 UEXT-5V\nCON2 5V GND CHAN_B MOSI2 RXD2 SCK2 SCL2 SDA2 R_PWM TXD2 UEXT-5V\n.end\n"
    },
    {
        "filename": "346.cir",
        "prompt": "Create a circuit with two 74HC595 shift registers (U1 and U2) controlled by a 3-pin connector (P1) for data input, clock, and latch. Each output pin of both shift registers is connected to the anode of an LED (D1-D16) with the cathode connected to a current-limiting resistor (R1-R16). The shift registers share a common ground (GND) and VCC supply.  Resistors R17, R18, and R19 provide ground connections for the connector and a reference point.  The shift registers are configured to drive the LEDs sequentially based on the serial data input.",
        "content": ".title KiCad schematic\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nD5 Net-_D1-Pad1_ Net-_D5-Pad2_ LED\nD2 Net-_D1-Pad1_ Net-_D2-Pad2_ LED\nD6 Net-_D10-Pad1_ Net-_D6-Pad2_ LED\nD9 Net-_D1-Pad1_ Net-_D9-Pad2_ LED\nD13 Net-_D1-Pad1_ Net-_D13-Pad2_ LED\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ LED\nD14 Net-_D10-Pad1_ Net-_D14-Pad2_ LED\nD3 Net-_D1-Pad1_ Net-_D3-Pad2_ LED\nD7 Net-_D10-Pad1_ Net-_D7-Pad2_ LED\nD4 Net-_D1-Pad1_ Net-_D4-Pad2_ LED\nD8 Net-_D1-Pad1_ Net-_D8-Pad2_ LED\nD11 Net-_D10-Pad1_ Net-_D11-Pad2_ LED\nD15 Net-_D10-Pad1_ Net-_D15-Pad2_ LED\nD12 Net-_D1-Pad1_ Net-_D12-Pad2_ LED\nD16 Net-_D1-Pad1_ Net-_D16-Pad2_ LED\nR1 Net-_R1-Pad1_ Net-_D13-Pad2_ R\nR5 Net-_R5-Pad1_ Net-_D2-Pad2_ R\nR13 Net-_R13-Pad1_ Net-_D4-Pad2_ R\nR9 Net-_R9-Pad1_ Net-_D15-Pad2_ R\nR2 Net-_R2-Pad1_ Net-_D9-Pad2_ R\nR6 Net-_R6-Pad1_ Net-_D6-Pad2_ R\nR14 Net-_R14-Pad1_ Net-_D8-Pad2_ R\nR10 Net-_R10-Pad1_ Net-_D11-Pad2_ R\nR3 Net-_R3-Pad1_ Net-_D5-Pad2_ R\nR7 Net-_R7-Pad1_ Net-_D10-Pad2_ R\nR15 Net-_R15-Pad1_ Net-_D12-Pad2_ R\nR11 Net-_R11-Pad1_ Net-_D7-Pad2_ R\nR4 Net-_R4-Pad1_ Net-_D1-Pad2_ R\nR8 Net-_R8-Pad1_ Net-_D14-Pad2_ R\nR16 Net-_R16-Pad1_ Net-_D16-Pad2_ R\nR12 Net-_R12-Pad1_ Net-_D3-Pad2_ R\nU1 Net-_R15-Pad1_ Net-_R14-Pad1_ Net-_R13-Pad1_ Net-_R12-Pad1_ Net-_R11-Pad1_ Net-_R10-Pad1_ Net-_R9-Pad1_ GND Net-_R19-Pad2_ VCC Net-_P1-Pad3_ Net-_P1-Pad2_ GND Net-_P1-Pad1_ Net-_R16-Pad1_ VCC 74HC595\nU2 Net-_R7-Pad1_ Net-_R6-Pad1_ Net-_R5-Pad1_ Net-_R4-Pad1_ Net-_R3-Pad1_ Net-_R2-Pad1_ Net-_R1-Pad1_ GND NC_01 VCC Net-_P1-Pad3_ Net-_P1-Pad2_ GND Net-_R19-Pad2_ Net-_R8-Pad1_ VCC 74HC595\nP1 Net-_P1-Pad1_ Net-_P1-Pad2_ Net-_P1-Pad3_ CONN_01X03\nR17 GND Net-_P1-Pad1_ R\nR18 GND Net-_P1-Pad3_ R\nR19 GND Net-_R19-Pad2_ R\n.end\n"
    },
    {
        "filename": "988.cir",
        "prompt": "Create a circuit featuring an AS5600 rotary encoder connected to a microcontroller via I2C. The AS5600 operates at +5V and communicates using SDA and SCL lines pulled high with 4.7k resistors. Include decoupling capacitors (100nF and 1uF) for stable power supply. Provide connectors for power (+5V, GND), I2C signals (SDA, SCL, DIR), and the encoder output (OUT). Include mounting holes for physical support. The DIR pin is connected to a 3-pin male connector alongside +5V and GND. The AS5600 is connected to a 2-pin connector alongside +5V. The I2C and output signals are connected to a 5-pin female connector alongside +5V and GND.",
        "content": ".title KiCad schematic\nU1 +5V Net-_C2-Pad1_ OUT GND NC_01 SDA SCL DIR AS5600\nC1 +5V GND 100nF\nC2 Net-_C2-Pad1_ GND 1uF\nR1 +5V SCL 4.7k\nR2 +5V SDA 4.7k\nJ4 GND DIR +5V Conn_01x03_Male\nJ2 Net-_C2-Pad1_ +5V Conn_01x02\nJ3 GND OUT SDA SCL +5V Conn_01x05_Female\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\n.end\n"
    },
    {
        "filename": "561.cir",
        "prompt": "Design a circuit with a NPN transistor (Q1) configured as a common-emitter amplifier. The input signal is capacitively coupled (C1) to the base of the transistor. A voltage divider (R1, R3) biases the base. The collector is connected to a load resistor (R5) and capacitively coupled to the output (C3, C4, C5). A variable resistor (R7) provides adjustable feedback or load to the collector. Resistors R2, R4, and R6 provide DC biasing and grounding. All capacitors (C1, C2, C3, C4, C5) are used for AC coupling and DC blocking. A DC voltage source (+VDC) powers the circuit.",
        "content": ".title KiCad schematic\nR4 Net-_C1-Pad1_ 0 R\nR2 Net-_R1-Pad2_ 0 R\nR5 Net-_C3-Pad1_ 0 R\nR3 +VDC Net-_C2-Pad1_ R\nR1 +VDC Net-_R1-Pad2_ R\nC5 Net-_C5-Pad1_ Net-_C4-Pad1_ C\nC3 Net-_C3-Pad1_ Net-_C2-Pad1_ C\nC4 Net-_C4-Pad1_ Net-_C3-Pad1_ C\nC2 Net-_C2-Pad1_ NC_01 C\nC1 Net-_C1-Pad1_ 0 C\nQ1 Net-_C2-Pad1_ Net-_Q1-Pad2_ Net-_C1-Pad1_ NC_02 QNPN\nR6 Net-_C4-Pad1_ 0 R\nR7 Net-_C5-Pad1_ Net-_Q1-Pad2_ R_Variable\n.end\n"
    },
    {
        "filename": "1073.cir",
        "prompt": "Create a circuit with a Si7006 temperature and humidity sensor connected to a 4-pin connector. The Si7006's SDA and SCL pins are connected to the corresponding pins on the connector. The Si7006 is powered by VDD and grounded to GND, which are also brought out to the connector. The connector has four pins: GND, SDA, SCL, and VDD.",
        "content": ".title KiCad schematic\nU1 SDA GND NC_01 NC_02 VDD SCL SI7006\nP1 GND SDA SCL VDD CONN_01X04\n.end\n"
    },
    {
        "filename": "276.cir",
        "prompt": "Design a circuit with two identical LED blinkers, each driven by a 9V battery (BT1) and utilizing a 47uF capacitor (C1, C2), a 470R resistor (R1, R4), a 47k resistor (R2, R3), and a BC548 NPN transistor (Q1, Q2). Each LED (D1, D2) is connected in series with a 470R resistor and the collector of a BC548 transistor. The base of each transistor is connected to the 9V supply through a 47k resistor and to the capacitor, which is charged from the 9V supply. The emitters of both transistors are connected to ground. The capacitors are charged and discharged, causing the transistors to switch on and off, resulting in blinking LEDs.",
        "content": ".title KiCad schematic\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ 9V\nQ1 Net-_C1-Pad1_ Net-_C2-Pad2_ Net-_BT1-Pad2_ BC548\nR1 Net-_D1-Pad1_ Net-_C1-Pad1_ 470R\nD1 Net-_D1-Pad1_ Net-_BT1-Pad1_ LED\nR2 Net-_BT1-Pad1_ Net-_C1-Pad2_ 47K\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 47 uF\nQ2 Net-_C2-Pad1_ Net-_C1-Pad2_ Net-_BT1-Pad2_ BC548\nR3 Net-_BT1-Pad1_ Net-_C2-Pad2_ 47K\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 47 uF\nR4 Net-_D2-Pad1_ Net-_C2-Pad1_ 470R\nD2 Net-_D2-Pad1_ Net-_BT1-Pad1_ LED\n.end\n"
    },
    {
        "filename": "1085.cir",
        "prompt": "Create a circuit with a dual op-amp (LM324) configured as two voltage followers. Each follower has input and output resistors connected to +5V and GND respectively, forming a voltage divider at the non-inverting input. The outputs are labeled `/out_level_1` and `/out_level_2`. Resistor R10 and R11 form the voltage divider for the first follower, and R12 and R13 form the voltage divider for the second follower.",
        "content": ".title KiCad schematic\nR10 +5V Net-_R10-Pad2_ R\nR11 Net-_R10-Pad2_ GND R\nU7 Net-_R12-Pad2_ /out_level_1 /out_level_1 Net-_R10-Pad2_ /out_level_2 /out_level_2 LM324\nR12 +5V Net-_R12-Pad2_ R\nR13 Net-_R12-Pad2_ GND R\n.end\n"
    },
    {
        "filename": "1045.cir",
        "prompt": "Design a microcontroller-based circuit featuring an ATmega328, a 5V voltage regulator (NCP1117-5V), input protection, FTDI programming interface, and two 10-pin headers for digital output. Include a reset circuit, crystal oscillator, and decoupling capacitors. The input should be protected by diodes and a fuse. Provide power supply filtering with electrolytic and ceramic capacitors. Include an amber LED indicator. The crystal oscillator frequency is 16MHz with 18pF load capacitors. The FTDI interface should include D0, D1, Reset, and VCC connections. The two digital output headers should expose digital I/O pins. Include an ISP header for in-system programming.",
        "content": ".title KiCad schematic\nX1 Net-_C3-Pad1_ GND Net-_C4-Pad1_ GND 16MHz 18pF\nC2 +12V GND 10uF 25V\nC6 Net-_C6-Pad1_ GND 10uF 25V\nC3 Net-_C3-Pad1_ GND 22pF\nC4 Net-_C4-Pad1_ GND 22pF\nD1 /VIN GND 14V\nF1 +12V Net-_D2-Pad1_ 1.1A 25V\nJ1 /VIN GND INPUT\nD2 Net-_D2-Pad1_ /VIN 20V 1A\nC7 +5V GND 100nF\nC8 +5V GND 100nF\nC9 +5V GND 100nF\nS1 GND /~RESET RESET\nJ3 /D11 +5V /D13 /D12 /~RESET GND ISP-2560\nU1 GND Net-_C6-Pad1_ +12V NCP1117-5V\nC1 /~RESET /FTDI_RESET 100nF\nJ2 /FTDI_RESET /D0 /D1 +5V NC_01 GND FTDI\nD3 +5V Net-_C6-Pad1_ 20V 1A\nLED1 GND NC_02 AMBER\nC5 +5V GND 100nF\nU2 /D3 /D4 GND +5V GND +5V Net-_C3-Pad1_ Net-_C4-Pad1_ /D5 /D6 /D7 /D8 /D9 /D10 /D12 /D11 /D13 +5V /A6_*_ +5V GND /A7_*_ /A0 /A1 /A2 /A3 /A4 /A5 /~RESET /D0 /D1 /D2 ATMEGA328\nJ4 /D2 /D3 /D4 /D5 /D6 /D7 /D8 /D9 /D10 /D11 DIGOUT1\nJ5 /D12 /D13 /A0 /A1 /A2 /A3 /A4 /A5 /A6_*_ /A7_*_ DIGOUT2\n.end\n"
    },
    {
        "filename": "323.cir",
        "prompt": "Create a simple circuit with a 10k\u03a9 resistor connected between an input (IN) and ground (GND), a 1k\u03a9 resistor connected between the input and the base of an NPN transistor (BC817), a 1N4148 diode connected with its anode to VCC and cathode to the collector of the transistor, a 100nF capacitor connected between VCC and GND, and a connector (J1) with pins for GND, VCC, and IN. Include test points for VCC and the diode's cathode.",
        "content": ".title KiCad schematic\nR2 IN GND 10K\nR1 IN Net-_Q1-Pad1_ 1K\nJ1 GND VCC IN CONN\nTP1 VCC +\nTP2 Net-_D1-Pad2_ -\nC1 VCC GND 100nF\nD1 VCC Net-_D1-Pad2_ 1N4148\nQ1 Net-_Q1-Pad1_ GND Net-_D1-Pad2_ BC817\n.end\n"
    },
    {
        "filename": "643.cir",
        "prompt": "Create a circuit with two input voltages (10V and 3V) connected to the inputs of an operational amplifier (OPAMP1) through 100k resistors. The non-inverting input is connected to the 10V source via a 100k resistor, and the inverting input is connected to the 3V source via a 100k resistor. The output of the op-amp is connected to a 100k resistor to the non-inverting input. The circuit is powered with a 10V supply (VDD to GND) and a -10V supply (VSS to GND). Include a ground connection.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/newopamp.cir\"\nR3 Net-_R1-Pad1_ GND 100k\nR1 Net-_R1-Pad1_ i1 100k\nR2 Net-_R2-Pad1_ i2 100k\nR4 out Net-_R2-Pad1_ 100k\nV1 i1 GND dc 10\nV2 i2 GND dc 3\nV4 GND VSS dc 10\nV3 VDD GND dc 10\nXU1 out Net-_R2-Pad1_ Net-_R1-Pad1_ OPAMP1\n.end\n"
    },
    {
        "filename": "1076.cir",
        "prompt": "Design a three-band active EQ audio circuit with a mixer stage. The circuit should accept a microphone input (\"Mic_In\") and produce left and right audio outputs (\"Audio_Out_L\", \"Audio_Out_R\"). Implement low, mid, and high EQ filters using OPA1678 operational amplifiers. Each EQ band should have a potentiometer (\"RV1\", \"RV2\", \"RV3\") for gain control. The mixer stage, also using an OPA1678 (\"U5\"), should combine the audio input with the outputs of the EQ filters. Include decoupling capacitors (+5V to GND: 10uF, 1uF, 0.1uF) and ferrite beads (\"FB1\", \"FB2\") for noise filtering. Provide test points (\"TP4\", \"TP5\") for key signals. Utilize potentiometers (\"P1\", \"P2\", \"P3\", etc.) for signal routing within the EQ stages. Include resistors for gain setting and feedback. The circuit should be powered by +5V.",
        "content": ".title KiCad schematic\nJ1 Mic_In Mic_In Audio_In_L Audio_Out_L NC_01 Audio_Out_R +5V GND Conn_02x04_Odd_Even\nC1 +5V GND 10uF\nC2 +5V GND 1uF\nR1 Audio_Out_L /Mixer/Audio_Out_L 1\nR2 Audio_Out_R /Mixer/Audio_Out_R 1\nRV1 NC_02 /Low EQ/AudioFilter/Audio_Out Net-_R3-Pad2_ 10k\nR3 /Mixer/Audio_In Net-_R3-Pad2_ 10k\nP1 Net-_A2-Pad1_ /High EQ/Audio_In R\nP2 Net-_A1-Pad2_ Net-_A2-Pad1_ R\nP3 Net-_A3-Pad1_ Net-_A1-Pad2_ R\nA1 Net-_A1-Pad1_ Net-_A1-Pad2_ C\nA3 Net-_A3-Pad1_ GNDA C\nA2 Net-_A2-Pad1_ GNDA C\nU1 Net-_A1-Pad1_ Net-_A1-Pad1_ Net-_A3-Pad1_ GND Net-_A6-Pad1_ /Low EQ/AudioFilter/Audio_Out /Low EQ/AudioFilter/Audio_Out +5V OPA1678\nP4 Net-_A5-Pad1_ Net-_A1-Pad1_ R\nP5 Net-_A4-Pad2_ Net-_A5-Pad1_ R\nP6 Net-_A6-Pad1_ Net-_A4-Pad2_ R\nA4 /Low EQ/AudioFilter/Audio_Out Net-_A4-Pad2_ C\nA6 Net-_A6-Pad1_ GNDA C\nA5 Net-_A5-Pad1_ GNDA C\nC3 +5V GND 0.1uF\nR5 +5V Net-_C5-Pad2_ 10k\nR6 Net-_C5-Pad2_ GND 10k\nU2 /High EQ/Audio_In /High EQ/Audio_In Net-_C4-Pad1_ GND Net-_FB2-Pad1_ GNDA GNDA +5V OPA1678\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 0.1uF\nC9 +5V GND 0.1uF\nC5 +5V Net-_C5-Pad2_ 1uF\nC7 Net-_C5-Pad2_ GND 1uF\nC6 +5V GNDA 10uF\nC8 GNDA GND 10uF\nR4 Net-_C4-Pad1_ GNDA 10k\nFB1 Net-_C4-Pad2_ Audio_In_L Ferrite_Bead\nFB2 Net-_FB2-Pad1_ Net-_C5-Pad2_ Ferrite_Bead\nTP4 /High EQ/Audio_In TestPoint\nTP5 GNDA TestPoint\nRV2 NC_03 /Mid EQ/AudioFilter/Audio_Out Net-_R7-Pad2_ 10k\nR7 /Mixer/Audio_In Net-_R7-Pad2_ 10k\nP7 Net-_A8-Pad1_ /High EQ/Audio_In R\nP8 Net-_A7-Pad2_ Net-_A8-Pad1_ R\nP9 Net-_A9-Pad1_ Net-_A7-Pad2_ R\nA7 Net-_A7-Pad1_ Net-_A7-Pad2_ C\nA9 Net-_A9-Pad1_ GNDA C\nA8 Net-_A8-Pad1_ GNDA C\nU3 Net-_A7-Pad1_ Net-_A7-Pad1_ Net-_A9-Pad1_ GND Net-_A12-Pad1_ /Mid EQ/AudioFilter/Audio_Out /Mid EQ/AudioFilter/Audio_Out +5V OPA1678\nP10 Net-_A11-Pad1_ Net-_A7-Pad1_ R\nP11 Net-_A10-Pad2_ Net-_A11-Pad1_ R\nP12 Net-_A12-Pad1_ Net-_A10-Pad2_ R\nA10 /Mid EQ/AudioFilter/Audio_Out Net-_A10-Pad2_ C\nA12 Net-_A12-Pad1_ GNDA C\nA11 Net-_A11-Pad1_ GNDA C\nC10 +5V GND 0.1uF\nRV3 NC_04 /High EQ/AudioFilter/Audio_Out Net-_R8-Pad2_ 10k\nR8 /Mixer/Audio_In Net-_R8-Pad2_ 10k\nP13 Net-_A14-Pad1_ /High EQ/Audio_In R\nP14 Net-_A13-Pad2_ Net-_A14-Pad1_ R\nP15 Net-_A15-Pad1_ Net-_A13-Pad2_ R\nA13 Net-_A13-Pad1_ Net-_A13-Pad2_ C\nA15 Net-_A15-Pad1_ GNDA C\nA14 Net-_A14-Pad1_ GNDA C\nU4 Net-_A13-Pad1_ Net-_A13-Pad1_ Net-_A15-Pad1_ GND Net-_A18-Pad1_ /High EQ/AudioFilter/Audio_Out /High EQ/AudioFilter/Audio_Out +5V OPA1678\nP16 Net-_A17-Pad1_ Net-_A13-Pad1_ R\nP17 Net-_A16-Pad2_ Net-_A17-Pad1_ R\nP18 Net-_A18-Pad1_ Net-_A16-Pad2_ R\nA16 /High EQ/AudioFilter/Audio_Out Net-_A16-Pad2_ C\nA18 Net-_A18-Pad1_ GNDA C\nA17 Net-_A17-Pad1_ GNDA C\nC11 +5V GND 0.1uF\nU5 /Mixer/Audio_Out_L Net-_C13-Pad2_ GNDA GND /Mixer/Audio_Out_L /Mixer/Audio_Out_R /Mixer/Audio_Out_R +5V OPA1678\nC12 +5V GND 0.1uF\nR9 Net-_C13-Pad2_ /Mixer/Audio_In 4.7k\nRV4 NC_05 /Mixer/Audio_Out_L Net-_C13-Pad2_ 10k\nC13 /Mixer/Audio_Out_L Net-_C13-Pad2_ 1nF\n.end\n"
    },
    {
        "filename": "1177.cir",
        "prompt": "Create a circuit with multiple 3-pin and 2-pin connectors for signal and power distribution. Specifically, include four 3-pin male connectors (J1, J2, J3, J4) and their mirrored counterparts (J11, J12, J13), along with a 2-pin male connector (J5) mirroring the 3-pin connectors. Additionally, include two 20-pin male connectors, one for VCC (J8, J10) and two for GND (J7, J9), with all pins connected to their respective power rails. The circuit should have labeled VCC and GND rails.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Conn_01x03_Male\nJ2 Net-_J11-Pad3_ Net-_J11-Pad2_ Net-_J11-Pad1_ Conn_01x03_Male\nJ3 Net-_J12-Pad3_ Net-_J12-Pad2_ Net-_J12-Pad1_ Conn_01x03_Male\nJ4 Net-_J13-Pad3_ Net-_J13-Pad2_ Net-_J13-Pad1_ Conn_01x03_Male\nJ5 Net-_J1-Pad3_ Net-_J1-Pad2_ Net-_J1-Pad1_ Conn_01x03_Male\nJ6 /VCC /GND Conn_01x02_Male\nJ11 Net-_J11-Pad1_ Net-_J11-Pad2_ Net-_J11-Pad3_ Conn_01x03_Male\nJ12 Net-_J12-Pad1_ Net-_J12-Pad2_ Net-_J12-Pad3_ Conn_01x03_Male\nJ13 Net-_J13-Pad1_ Net-_J13-Pad2_ Net-_J13-Pad3_ Conn_01x03_Male\nJ8 /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC Conn_01x20_Male\nJ7 /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND Conn_01x20_Male\nJ9 /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND Conn_01x20_Male\nJ10 /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC /VCC Conn_01x20_Male\n.end\n"
    },
    {
        "filename": "1075.cir",
        "prompt": "Design a circuit for controlling a high-side IGBT with gate drive isolation and protection. The circuit includes a gate drive IC (UCC27714) powered by an isolated DC-DC converter (represented by U2 and associated components). It features bootstrap capacitors (C1, C2) for the high-side gate drive, pull-up/pull-down resistors (R1, R4-R8, R11-R14) for gate control, and input protection diodes (D1, D2, D3, D4). Include filtering capacitors (C3, C6) for power supply stability and zero-ohm resistors (R17-R26) for configuration and signal routing. The circuit should have connection points for HV_VCC, Low_IGBT_Gate, High_IGBT_Gate, GND, and various control/status signals via connectors (P1-P5). A transformer (T1) is used for isolation. The circuit also includes components related to an ACS1 module (U2, R27, R28, C5) with multiple power and signal connections.",
        "content": ".title KiCad schematic\nR15 High_IGBT_Gate Net-_R11-Pad2_ R\nR16 HV_VCC High_IGBT_Gate R\nR4 Net-_R22-Pad2_ Low_IGBT_Gate R\nR1 Low_IGBT_GND Low_IGBT_Gate R\nC4 NC_01 Net-_C4-Pad2_ 1 uF\nP1 High_IGBT_Gate CONN_01X01\nP2 HV_VCC CONN_01X01\nR2 Net-_C1-Pad2_ L1_H 51\nR3 Net-_C2-Pad2_ L1_L 51\nR14 High_IGBT_Gate Net-_R11-Pad2_ R\nR13 High_IGBT_Gate Net-_R11-Pad2_ R\nR12 High_IGBT_Gate Net-_R11-Pad2_ R\nR11 High_IGBT_Gate Net-_R11-Pad2_ R\nR5 Net-_R22-Pad2_ Low_IGBT_Gate R\nR6 Net-_R22-Pad2_ Low_IGBT_Gate R\nR7 Net-_R22-Pad2_ Low_IGBT_Gate R\nR8 Net-_R22-Pad2_ Low_IGBT_Gate R\nC2 GND Net-_C2-Pad2_ 220pF\nC1 GND Net-_C1-Pad2_ 220pF\nC3 HV_GND VDD 4,7 uF\nD1 Net-_C4-Pad2_ Net-_D1-Pad2_ D\nR10 Net-_D1-Pad2_ VDD R\nR9 HV_VCC VDD 2,2 Ohm\nP3 Low_IGBT_GND CONN_01X01\nP4 Low_IGBT_Gate CONN_01X01\nR24 Net-_C4-Pad2_ Net-_R24-Pad2_ 0 Ohm\nR25 NC_02 Net-_R25-Pad2_ 0 Ohm\nR26 NC_03 Net-_R26-Pad2_ 0 Ohm\nR17 Net-_R17-Pad1_ Net-_C1-Pad2_ 0 Ohm\nR18 Net-_R18-Pad1_ Net-_C2-Pad2_ 0 Ohm\nR19 Net-_R19-Pad1_ HV_GND 0 Ohm\nR20 Net-_R20-Pad1_ EN/NC 0 Ohm\nR21 Net-_R21-Pad1_ Low_IGBT_GND 0 Ohm\nR22 Net-_R22-Pad1_ Net-_R22-Pad2_ 0 Ohm\nR23 Net-_R23-Pad1_ VDD 0 Ohm\nP5 LV_AC2 LV_AC2 LV_AC1 LV_AC1 NC_04 EN/NC L1_L L1_H CONN_01X08\nT1 NC_05 NC_06 Net-_D3-Pad2_ HV_GND Net-_D2-Pad2_ Transformer_1P_SS\nD3 HV_VCC Net-_D3-Pad2_ D\nD2 HV_VCC Net-_D2-Pad2_ D\nD4 HV_VCC HV_GND D_Zener\nU1 Net-_R17-Pad1_ Net-_R18-Pad1_ Net-_R19-Pad1_ Net-_R20-Pad1_ Net-_R21-Pad1_ Net-_R22-Pad1_ Net-_R23-Pad1_ NC_07 NC_08 NC_09 Net-_R26-Pad2_ Net-_R25-Pad2_ Net-_R24-Pad2_ NC_10 UCC27714\nC6 HV_GND HV_VCC 100nF\nU2 /ACS1_Con_X31/AC1 /ACS1_Con_X31/AC2 /ACS1_Con_X31/AC1 /ACS1_Con_X31/AC2 /ACS1_Con_X31/AC1 /ACS1_Con_X31/AC2 /ACS1_Con_X31/AC1 /ACS1_Con_X31/AC2 /ACS1_Con_X31/AC1 /ACS1_Con_X31/AC2 GND NC_11 NC_12 GND NC_13 NC_14 GND /ACS1_Con_X31/-15VDC /ACS1_Con_X31/-15VDC GND /ACS1_Con_X31/+3,3VDC /ACS1_Con_X31/+3,3VDC /ACS1_Con_X31/+3,3VDC /ACS1_Con_X31/+3,3VDC GND GND NC_15 GND NC_16 NC_17 GND NC_18 NC_19 GND NC_20 NC_21 GND NC_22 NC_23 GND NC_24 NC_25 GND NC_26 /ACS1_Con_X31/HS2 GND /ACS1_Con_X31/TS1 NC_27 GND NC_28 Net-_U2-Pad51_ GND NC_29 NC_30 GND NC_31 NC_32 GND NC_33 NC_34 GND NC_35 NC_36 GND GND GND GND GND HARFLEX-64P\nR27 Net-_C5-Pad2_ /ACS1_Con_X31/AC1 10 Ohm\nR28 Net-_C5-Pad2_ /ACS1_Con_X31/AC1 10 Ohm\nC5 /ACS1_Con_X31/AC2 Net-_C5-Pad2_ C\n.end\n"
    },
    {
        "filename": "341.cir",
        "prompt": "Create a circuit with two 6-pin headers, labeled J1 and J2, connected pin-to-pin. J1 is labeled \"Conn_01x06\" and J2 is labeled \"AVR-ISP-6\". The pins are connected as follows: Pin 1 of both headers is labeled \"/MISO\", Pin 2 is \"/VCC\", Pin 3 is \"/MOSI\", Pin 4 is \"/SCK\", Pin 5 is \"/RST\", and Pin 6 is \"/GND\".",
        "content": ".title KiCad schematic\nJ2 /MISO /VCC /SCK /MOSI /RST /GND AVR-ISP-6\nJ1 /MISO /VCC /MOSI /SCK /RST /GND Conn_01x06\n.end\n"
    },
    {
        "filename": "1609.cir",
        "prompt": "Design a circuit featuring a Microchip MCP23017 16-bit I/O expander. The expander is powered by +3.3V and grounded. Include a 100nF decoupling capacitor connected between +3.3V and ground. Provide three address select inputs (A0, A1, A2) connected to +3.3V via 10k pull-up resistors, and grounded. Connect a 5-pin connector (J6) to +3.3V, A0, A1, A2, and ground. Include a 10-pin connector (J1) connected to all 16 I/O pins of the MCP23017, +3.3V, and ground. Add another 10-pin connector (J2) connected to all 16 I/O pins of the MCP23017, +3.3V, and ground. Include a jumper (JP1) shorting two pins of J6 together. Finally, add a 10k pull-up resistor from +3.3V to one of the pins on J6.",
        "content": ".title KiCad schematic\nU1 Net-_J1-Pad9_ Net-_J1-Pad8_ Net-_J1-Pad7_ Net-_J1-Pad6_ Net-_J1-Pad5_ Net-_J1-Pad4_ Net-_J1-Pad3_ Net-_J1-Pad2_ +3V3 GND Net-_J6-Pad3_ Net-_J6-Pad2_ Net-_J3-Pad2_ Net-_J4-Pad2_ Net-_J5-Pad2_ +3V3 Net-_J6-Pad4_ Net-_J6-Pad4_ Net-_J2-Pad9_ Net-_J2-Pad8_ Net-_J2-Pad7_ Net-_J2-Pad6_ Net-_J2-Pad5_ Net-_J2-Pad4_ Net-_J2-Pad3_ Net-_J2-Pad2_ MCP23017\nJP1 Net-_J6-Pad4_ Net-_J6-Pad4_ JMP\nJ6 +3V3 Net-_J6-Pad2_ Net-_J6-Pad3_ Net-_J6-Pad4_ GND Conn_01x05\nR1 +3V3 Net-_J6-Pad3_ 10K\nR2 +3V3 Net-_J6-Pad2_ 10K\nC1 +3V3 GND 100nF\nJ3 GND Net-_J3-Pad2_ +3V3 A0\nJ4 GND Net-_J4-Pad2_ +3V3 A1\nJ5 GND Net-_J5-Pad2_ +3V3 A2\nJ1 GND Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ +3V3 Conn_01x10\nJ2 +3V3 Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ GND Conn_01x10\nR3 +3V3 Net-_J6-Pad4_ 10K\n.end\n"
    },
    {
        "filename": "233.cir",
        "prompt": "Create a circuit with two JST connectors, J1 and J2, both with 4 pads. J1 is a 2mm pitch connector, and J2 is a connector labeled \"Net-_J1-Pad1_\", \"Net-_J1-Pad2_\", \"Net-_J1-Pad3_\", \"Net-_J1-Pad4_\", and \"NC_01\". All pads of J1 are connected to corresponding pads of J2.",
        "content": ".title KiCad schematic\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ NC_01 JST\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ 2mm\n.end\n"
    },
    {
        "filename": "1528.cir",
        "prompt": "Create a circuit with three independent sets of three diodes connected in parallel, each set selectable via a 3-position DIP switch. Each set of diodes is connected to a 3-pin connector. Each diode set's common cathode connection is tied to ground. Each DIP switch has three positions, allowing selection of one of the three diodes in each set to be connected between the switch pin and ground.",
        "content": ".title KiCad schematic\nSW1 Net-_D1-Pad1_ Net-_D2-Pad1_ Net-_D3-Pad1_ Earth Earth Earth SW_DIP_x03\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ D\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ D\nJ1 Net-_D3-Pad2_ Net-_D2-Pad2_ Net-_D1-Pad2_ Conn_01x03\nSW2 Net-_D4-Pad1_ Net-_D5-Pad1_ Net-_D6-Pad1_ Earth Earth Earth SW_DIP_x03\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ D\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ D\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ D\nJ2 Net-_D6-Pad2_ Net-_D5-Pad2_ Net-_D4-Pad2_ Conn_01x03\nSW3 Net-_D7-Pad1_ Net-_D8-Pad1_ Net-_D9-Pad1_ Earth Earth Earth SW_DIP_x03\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ D\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ D\nD9 Net-_D9-Pad1_ Net-_D9-Pad2_ D\nJ3 Net-_D9-Pad2_ Net-_D8-Pad2_ Net-_D7-Pad2_ Conn_01x03\n.end\n"
    },
    {
        "filename": "66.cir",
        "prompt": "Design a voltage-controlled filter (VCF) circuit, likely a state-variable filter or similar, utilizing multiple transistors (UMX1N, SS9014, SS9015, PNP types) for amplification and filtering stages. The circuit should accept two audio inputs (InAudio1, InAudio2) and two control voltages (CV1, CV2) to modulate the filter's cutoff frequency and potentially resonance. Include input buffering, output buffering, and power supply decoupling with appropriate capacitors (+12V, -12V, GND). Incorporate potentiometers (RV1-RV7) for adjusting cutoff frequency, resonance, and CV input levels. Include test points (TP201, TP202) for signal observation. Utilize an operational amplifier (TL072) for signal processing. Include protection diodes (Zener, 1N1007) for power supply and input protection. The circuit should have output jacks (J201-J205) for audio and CV signals, and a power connector (P201) for a standard Doepfer power supply. Include resistors and capacitors for biasing, coupling, and filtering as indicated in the netlist.",
        "content": ".title KiCad schematic\nR215 Net-_Q3-Pad6_ +12V 22R\nR220 Net-_C211-Pad1_ Net-_R217-Pad1_ 56k\nR230 -12V Net-_Q3-Pad1_ 270k\nQ212 /PNP_B /PNP_E Net-_Q212-Pad3_ SS9015\nR222 Net-_R217-Pad2_ OutVCF 1k\nR227 GND Net-_C2-Pad2_ 47k\nC211 Net-_C211-Pad1_ Net-_C211-Pad2_ 10u\nR216 /Coupling Net-_C211-Pad2_ 1k\nTP201 Net-_C211-Pad2_ PreOut\nR214 /Coupling +12V 180R\nQ206 Net-_Q206-Pad1_ Net-_C210-Pad2_ Net-_C209-Pad2_ SS9014\nR231 -12V NC_01 1k2\nR232 -12V Net-_Q3-Pad5_ 270k\nU201 Net-_R217-Pad2_ Net-_R217-Pad1_ GND -12V GND Net-_R218-Pad2_ Net-_R219-Pad2_ +12V TL072\nQ3 Net-_Q3-Pad1_ Net-_C3-Pad2_ Net-_C211-Pad2_ Net-_Q3-Pad4_ Net-_Q3-Pad5_ Net-_Q3-Pad6_ UMX1N\nQ4 Net-_Q3-Pad4_ Net-_Q3-Pad1_ Net-_C211-Pad2_ Net-_Q3-Pad5_ Net-_C2-Pad2_ Net-_Q3-Pad6_ UMX1N\nR226 GND Net-_C3-Pad2_ 47k\nR217 Net-_R217-Pad1_ Net-_R217-Pad2_ 120k\nQ1 Net-_C2-Pad1_ Net-_Q1-Pad2_ +12V Net-_C207-Pad1_ Net-_Q1-Pad2_ +12V UMX1N\nQ2 Net-_Q2-Pad1_ Net-_C212-Pad1_ Net-_C210-Pad1_ Net-_Q2-Pad1_ Net-_Q2-Pad5_ Net-_C210-Pad2_ UMX1N\nQ207 Net-_Q206-Pad1_ Net-_C210-Pad1_ Net-_C209-Pad1_ SS9014\nC209 Net-_C209-Pad1_ Net-_C209-Pad2_ 47n\nQ204 Net-_Q204-Pad1_ Net-_C209-Pad2_ Net-_C208-Pad2_ SS9014\nQ205 Net-_Q204-Pad1_ Net-_C209-Pad1_ Net-_C208-Pad1_ SS9014\nC208 Net-_C208-Pad1_ Net-_C208-Pad2_ 47n\nQ202 Net-_Q202-Pad1_ Net-_C208-Pad2_ Net-_C2-Pad1_ SS9014\nQ203 Net-_Q202-Pad1_ Net-_C208-Pad1_ Net-_C207-Pad1_ SS9014\nC207 Net-_C207-Pad1_ Net-_C2-Pad1_ 47n\nC210 Net-_C210-Pad1_ Net-_C210-Pad2_ 47n\nR201 Net-_Q1-Pad2_ +12V 330R\nR206 Net-_Q202-Pad1_ Net-_Q1-Pad2_ 150R\nR210 Net-_Q204-Pad1_ Net-_Q202-Pad1_ 150R\nR213 Net-_Q206-Pad1_ Net-_Q204-Pad1_ 150R\nQ211 /PNP_E GND Net-_Q211-Pad3_ SS9014\nR228 Net-_Q211-Pad3_ Net-_Q2-Pad1_ 1k\nR225 Net-_C1-Pad1_ Net-_C212-Pad1_ 470R\nR224 Net-_C1-Pad1_ Net-_Q206-Pad1_ 150R\nR229 Net-_C1-Pad1_ Net-_R229-Pad2_ 330R\nR233 GND Net-_C1-Pad1_ 220R\nRV5 Net-_R211-Pad1_ Net-_Q2-Pad5_ Net-_R229-Pad2_ 1k\nRV7 Net-_R211-Pad1_ Net-_R211-Pad2_ /Coupling 50k_emphasis\nR211 Net-_R211-Pad1_ Net-_R211-Pad2_ 0R\nR212 /Coupling Net-_R211-Pad2_ Open\nTP202 Net-_C212-Pad1_ Input\nR239 GND Net-_Q212-Pad3_ 470R\nC214 GND Net-_C1-Pad1_ 22u\nC1 Net-_C1-Pad1_ GND Opt_220u\nC215 GND /PNP_B 100p\nRV4 Net-_R237-Pad1_ GND GND 500R\nR237 Net-_R237-Pad1_ /PNP_B 1k8\nR219 Net-_R218-Pad2_ Net-_R219-Pad2_ 56k\nR223 Net-_R219-Pad2_ Net-_C212-Pad2_ 10k\nR218 InAudio1 Net-_R218-Pad2_ 120k\nC212 Net-_C212-Pad1_ Net-_C212-Pad2_ 10u\nR221 InAudio2 Net-_R218-Pad2_ 120k\nRV2 CV1 Net-_R238-Pad1_ GND 50k_CV1\nR234 Net-_R234-Pad1_ /PNP_B 100k\nR238 Net-_R238-Pad1_ /PNP_B 100k\nRV3 Net-_R235-Pad1_ Net-_R236-Pad2_ GND 10k_Freq\nR236 /PNP_B Net-_R236-Pad2_ 150k\nR235 Net-_R235-Pad1_ +12V 680R\nRV1 CV2 Net-_R234-Pad1_ GND 50k_CV2\nD204 GND Net-_D203-Pad2_ Zener\nD203 CV2 Net-_D203-Pad2_ Zener\nJ201 GND Net-_J201-PadT_ GND CV2\nR204 CV2 GND OPEN\nR202 Net-_J201-PadT_ CV2 1K\nD208 GND Net-_D207-Pad2_ Zener\nD207 CV1 Net-_D207-Pad2_ Zener\nD205 InAudio2 Net-_D205-Pad2_ Zener\nD206 GND Net-_D205-Pad2_ Zener\nC204 -12V GND 10u\nC201 GND +12V 10u\nR208 Net-_J204-PadT_ OutVCF 0R\nJ202 GND Net-_J202-PadT_ GND Input2\nJ204 GND Net-_J204-PadT_ Out VCF\nJ203 GND Net-_J203-PadT_ GND CV1\nR209 CV1 GND OPEN\nR207 Net-_J203-PadT_ CV1 1K\nR205 InAudio2 GND OPEN\nR203 Net-_J202-PadT_ InAudio2 1K\nP201 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nH203 2,2mm\nH204 2,2mm\nH202 2,5mm\nH201 2,5mm\nD202 GND -12V 1N1007\nD201 +12V GND 1N1007\nC203 GND +12V 100n\nC206 -12V GND 100n\nC205 -12V GND 100n\nC202 GND +12V 100n\nJ205 GND Net-_J205-PadT_ GND Input1\nR241 InAudio1 GND OPEN\nR240 Net-_J205-PadT_ InAudio1 1K\nD209 InAudio1 Net-_D209-Pad2_ Zener\nD210 GND Net-_D209-Pad2_ Zener\nR242 -12V Net-_D1-Pad1_ 12K\nD1 Net-_D1-Pad1_ GND LED\nRV6 +12V Net-_R243-Pad2_ GND 10k\nR243 /PNP_E Net-_R243-Pad2_ 100k\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 220n\nC3 Net-_C207-Pad1_ Net-_C3-Pad2_ 220n\n.end\n"
    },
    {
        "filename": "1399.cir",
        "prompt": "Create a circuit with the following components: three 74LS154 4-to-16 line decoders (U1, U3, U12), two 74LS240 octal buffer/line drivers (U4, U5), and a 74LS154 (U2, U7, U8, U9). The circuit includes multiple 40-pin connectors (J1, J2, J3, J4, J5, J6, J7, J8, J9, J10, J11, J12, J13, J14) for input/output signals.  There are 32 pull-down resistors (RN1-RN24) with a value of 3.3k\u03a9 connected to ground. The circuit utilizes a clock signal (~Clock) and write enable signals (/WR0 - /WR15).  Connect the outputs of the 74LS240 buffers to the inputs of the 74LS154 decoders. Include a reset signal (/~RS).  The 74LS154 decoders have address inputs (A0-A31), chip select inputs (/CS0 - /CS3, /BS0 - /BS3, /AS0 - /AS3), and outputs (Q1-Q15). The connectors provide access to data lines (D0-D31) and control signals.  Ensure proper power and ground connections (VCC and GND) for all ICs.",
        "content": ".title KiCad schematic\nU1 Net-_U1-Pad1_ /AQ1 /AQ2 /AQ3 /AQ4 /AQ5 /AQ6 /AQ7 /AQ8 /AQ9 /AQ10 GND /AQ11 /AQ12 /AQ13 /AQ14 /AQ15 GND GND /AS3 /AS2 /AS1 /AS0 VCC 74LS154\nJ1 D0 D20 D1 D21 D2 D22 D3 D23 D4 D24 D5 D25 D6 D26 D7 D27 D8 D28 D9 D29 D10 D30 D11 D31 D12 /W0 D13 /W1 D14 /W2 D15 /W3 D16 Net-_J1-Pad34_ D17 Net-_J1-Pad36_ D18 Net-_J1-Pad38_ D19 Net-_J1-Pad40_ CONN_02X20\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ Net-_J2-Pad10_ Net-_J2-Pad11_ Net-_J2-Pad12_ /CS3 /CS2 /CS1 /CS0 /BS3 /BS2 /BS1 /BS0 /AS3 /AS2 /AS1 /AS0 Net-_J2-Pad25_ Net-_J2-Pad26_ Net-_J2-Pad27_ Net-_J2-Pad28_ Net-_J2-Pad29_ Net-_J2-Pad30_ Net-_J2-Pad31_ Net-_J2-Pad32_ Net-_J2-Pad33_ Net-_J2-Pad34_ Net-_J2-Pad35_ Net-_J2-Pad36_ Net-_J2-Pad37_ Net-_J2-Pad38_ Net-_J2-Pad39_ Net-_J2-Pad40_ CONN_02X20\nJ5 Net-_J12-Pad1_ Net-_J12-Pad2_ Net-_J12-Pad3_ Net-_J12-Pad4_ Net-_J12-Pad5_ Net-_J12-Pad6_ Net-_J12-Pad7_ Net-_J12-Pad8_ Net-_J12-Pad9_ Net-_J12-Pad10_ Net-_J12-Pad11_ Net-_J12-Pad12_ Net-_J12-Pad13_ Net-_J12-Pad14_ Net-_J12-Pad15_ Net-_J12-Pad16_ Net-_J12-Pad17_ Net-_J12-Pad18_ Net-_J12-Pad19_ Net-_J12-Pad20_ Net-_J12-Pad21_ Net-_J12-Pad22_ Net-_J12-Pad23_ Net-_J12-Pad24_ Net-_J12-Pad25_ Net-_J12-Pad26_ Net-_J12-Pad27_ Net-_J12-Pad28_ Net-_J12-Pad29_ Net-_J12-Pad30_ Net-_J12-Pad31_ Net-_J12-Pad32_ Net-_J12-Pad33_ Net-_J12-Pad34_ Net-_J12-Pad35_ Net-_J12-Pad36_ Net-_J12-Pad37_ Net-_J12-Pad38_ Net-_J12-Pad39_ Net-_J12-Pad40_ CONN_02X20\nJ6 Net-_J13-Pad1_ Net-_J13-Pad2_ Net-_J13-Pad3_ Net-_J13-Pad4_ Net-_J13-Pad5_ Net-_J13-Pad6_ Net-_J13-Pad7_ Net-_J13-Pad8_ Net-_J13-Pad9_ Net-_J13-Pad10_ Net-_J13-Pad11_ Net-_J13-Pad12_ Net-_J13-Pad13_ Net-_J13-Pad14_ Net-_J13-Pad15_ Net-_J13-Pad16_ Net-_J13-Pad17_ Net-_J13-Pad18_ Net-_J13-Pad19_ Net-_J13-Pad20_ Net-_J13-Pad21_ Net-_J13-Pad22_ Net-_J13-Pad23_ Net-_J13-Pad24_ Net-_J13-Pad25_ Net-_J13-Pad26_ Net-_J13-Pad27_ Net-_J13-Pad28_ Net-_J13-Pad29_ Net-_J13-Pad30_ Net-_J13-Pad31_ Net-_J13-Pad32_ Net-_J13-Pad33_ Net-_J13-Pad34_ Net-_J13-Pad35_ Net-_J13-Pad36_ Net-_J13-Pad37_ Net-_J13-Pad38_ Net-_J13-Pad39_ Net-_J13-Pad40_ CONN_02X20\nJ7 Net-_J14-Pad1_ Net-_J14-Pad2_ Net-_J14-Pad3_ Net-_J14-Pad4_ Net-_J14-Pad5_ Net-_J14-Pad6_ Net-_J14-Pad7_ Net-_J14-Pad8_ Net-_J14-Pad9_ Net-_J14-Pad10_ Net-_J14-Pad11_ Net-_J14-Pad12_ Net-_J14-Pad13_ Net-_J14-Pad14_ Net-_J14-Pad15_ Net-_J14-Pad16_ Net-_J14-Pad17_ Net-_J14-Pad18_ Net-_J14-Pad19_ Net-_J14-Pad20_ Net-_J14-Pad21_ Net-_J14-Pad22_ Net-_J14-Pad23_ Net-_J14-Pad24_ Net-_J14-Pad25_ Net-_J14-Pad26_ Net-_J14-Pad27_ Net-_J14-Pad28_ Net-_J14-Pad29_ Net-_J14-Pad30_ Net-_J14-Pad31_ Net-_J14-Pad32_ Net-_J14-Pad33_ Net-_J14-Pad34_ Net-_J14-Pad35_ Net-_J14-Pad36_ Net-_J14-Pad37_ Net-_J14-Pad38_ Net-_J14-Pad39_ Net-_J14-Pad40_ CONN_02X20\nU3 Net-_U3-Pad1_ /BQ1 /BQ2 /BQ3 /BQ4 /BQ5 /BQ6 /BQ7 /BQ8 /BQ9 /BQ10 GND /BQ11 /BQ12 /BQ13 /BQ14 /BQ15 GND GND /BS3 /BS2 /BS1 /BS0 VCC 74LS154\nU6 Net-_U12-Pad1_ /CQ1 /CQ2 /CQ3 /CQ4 /CQ5 /CQ6 /CQ7 /CQ8 /CQ9 /CQ10 GND /CQ11 /CQ12 /CQ13 /CQ14 /CQ15 GND GND /CS3 /CS2 /CS1 /CS0 VCC 74LS154\nJ3 Net-_J10-Pad1_ GND GND VCC CONN_01X04\nRN9 GND /C0 /C1 /C2 /C3 /C4 /C5 /C6 /C7 3.3K\nRN10 GND /C8 /C9 /C10 /C11 /C12 /C13 /C14 /C15 3.3K\nRN11 GND /C16 /C17 /C18 /C19 /C20 /C21 /C22 /C23 3.3K\nRN12 GND /C24 /C25 /C26 /C27 /C28 /C29 /C30 /C31 3.3K\nRN5 GND /B0 /B1 /B2 /B3 /B4 /B5 /B6 /B7 3.3K\nRN6 GND /B8 /B9 /B10 /B11 /B12 /B13 /B14 /B15 3.3K\nRN7 GND /B16 /B17 /B18 /B19 /B20 /B21 /B22 /B23 3.3K\nRN8 GND /B24 /B25 /B26 /B27 /B28 /B29 /B30 /B31 3.3K\nRN1 GND /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 3.3K\nRN2 GND /A8 /A9 /A10 /A11 /A12 /A13 /A14 /A15 3.3K\nRN3 GND /A16 /A17 /A18 /A19 /A20 /A21 /A22 /A23 3.3K\nRN4 GND /A24 /A25 /A26 /A27 /A28 /A29 /A30 /A31 3.3K\nU4 /~Clock Net-_U10-Pad2_ /WR7 Net-_U10-Pad4_ /WR6 Net-_U10-Pad6_ /WR5 Net-_U10-Pad8_ /WR4 GND Net-_U10-Pad11_ /WR3 Net-_U10-Pad13_ /WR2 Net-_U10-Pad15_ /WR1 Net-_U10-Pad17_ Net-_U10-Pad18_ /~Clock VCC 74LS240\nU5 /~Clock Net-_U11-Pad2_ /WR15 Net-_U11-Pad4_ /WR14 Net-_U11-Pad6_ /WR13 Net-_U11-Pad8_ /WR12 GND Net-_U11-Pad11_ /WR11 Net-_U11-Pad13_ /WR10 Net-_U11-Pad15_ /WR9 Net-_U11-Pad17_ /WR8 /~Clock VCC 74LS240\nJ4 /~Clock Net-_J11-Pad2_ /~RS CONN_01X03\nU2 Net-_U2-Pad1_ Net-_U10-Pad4_ Net-_U10-Pad6_ Net-_U10-Pad8_ Net-_U10-Pad11_ Net-_U10-Pad13_ Net-_U10-Pad15_ Net-_U10-Pad17_ Net-_U11-Pad2_ Net-_U11-Pad4_ Net-_U11-Pad6_ GND Net-_U11-Pad8_ Net-_U11-Pad11_ Net-_U11-Pad13_ Net-_U11-Pad15_ Net-_U11-Pad17_ GND GND /W3 /W2 /W1 /W0 VCC 74LS154\nU7 Net-_U1-Pad1_ /AQ1 /AQ2 /AQ3 /AQ4 /AQ5 /AQ6 /AQ7 /AQ8 /AQ9 /AQ10 GND /AQ11 /AQ12 /AQ13 /AQ14 /AQ15 GND GND /AS3 /AS2 /AS1 /AS0 VCC 74LS154\nJ8 D0 D20 D1 D21 D2 D22 D3 D23 D4 D24 D5 D25 D6 D26 D7 D27 D8 D28 D9 D29 D10 D30 D11 D31 D12 /W0 D13 /W1 D14 /W2 D15 /W3 D16 Net-_J1-Pad34_ D17 Net-_J1-Pad36_ D18 Net-_J1-Pad38_ D19 Net-_J1-Pad40_ CONN_02X20\nJ9 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ Net-_J2-Pad10_ Net-_J2-Pad11_ Net-_J2-Pad12_ /CS3 /CS2 /CS1 /CS0 /BS3 /BS2 /BS1 /BS0 /AS3 /AS2 /AS1 /AS0 Net-_J2-Pad25_ Net-_J2-Pad26_ Net-_J2-Pad27_ Net-_J2-Pad28_ Net-_J2-Pad29_ Net-_J2-Pad30_ Net-_J2-Pad31_ Net-_J2-Pad32_ Net-_J2-Pad33_ Net-_J2-Pad34_ Net-_J2-Pad35_ Net-_J2-Pad36_ Net-_J2-Pad37_ Net-_J2-Pad38_ Net-_J2-Pad39_ Net-_J2-Pad40_ CONN_02X20\nJ12 Net-_J12-Pad1_ Net-_J12-Pad2_ Net-_J12-Pad3_ Net-_J12-Pad4_ Net-_J12-Pad5_ Net-_J12-Pad6_ Net-_J12-Pad7_ Net-_J12-Pad8_ Net-_J12-Pad9_ Net-_J12-Pad10_ Net-_J12-Pad11_ Net-_J12-Pad12_ Net-_J12-Pad13_ Net-_J12-Pad14_ Net-_J12-Pad15_ Net-_J12-Pad16_ Net-_J12-Pad17_ Net-_J12-Pad18_ Net-_J12-Pad19_ Net-_J12-Pad20_ Net-_J12-Pad21_ Net-_J12-Pad22_ Net-_J12-Pad23_ Net-_J12-Pad24_ Net-_J12-Pad25_ Net-_J12-Pad26_ Net-_J12-Pad27_ Net-_J12-Pad28_ Net-_J12-Pad29_ Net-_J12-Pad30_ Net-_J12-Pad31_ Net-_J12-Pad32_ Net-_J12-Pad33_ Net-_J12-Pad34_ Net-_J12-Pad35_ Net-_J12-Pad36_ Net-_J12-Pad37_ Net-_J12-Pad38_ Net-_J12-Pad39_ Net-_J12-Pad40_ CONN_02X20\nJ13 Net-_J13-Pad1_ Net-_J13-Pad2_ Net-_J13-Pad3_ Net-_J13-Pad4_ Net-_J13-Pad5_ Net-_J13-Pad6_ Net-_J13-Pad7_ Net-_J13-Pad8_ Net-_J13-Pad9_ Net-_J13-Pad10_ Net-_J13-Pad11_ Net-_J13-Pad12_ Net-_J13-Pad13_ Net-_J13-Pad14_ Net-_J13-Pad15_ Net-_J13-Pad16_ Net-_J13-Pad17_ Net-_J13-Pad18_ Net-_J13-Pad19_ Net-_J13-Pad20_ Net-_J13-Pad21_ Net-_J13-Pad22_ Net-_J13-Pad23_ Net-_J13-Pad24_ Net-_J13-Pad25_ Net-_J13-Pad26_ Net-_J13-Pad27_ Net-_J13-Pad28_ Net-_J13-Pad29_ Net-_J13-Pad30_ Net-_J13-Pad31_ Net-_J13-Pad32_ Net-_J13-Pad33_ Net-_J13-Pad34_ Net-_J13-Pad35_ Net-_J13-Pad36_ Net-_J13-Pad37_ Net-_J13-Pad38_ Net-_J13-Pad39_ Net-_J13-Pad40_ CONN_02X20\nJ14 Net-_J14-Pad1_ Net-_J14-Pad2_ Net-_J14-Pad3_ Net-_J14-Pad4_ Net-_J14-Pad5_ Net-_J14-Pad6_ Net-_J14-Pad7_ Net-_J14-Pad8_ Net-_J14-Pad9_ Net-_J14-Pad10_ Net-_J14-Pad11_ Net-_J14-Pad12_ Net-_J14-Pad13_ Net-_J14-Pad14_ Net-_J14-Pad15_ Net-_J14-Pad16_ Net-_J14-Pad17_ Net-_J14-Pad18_ Net-_J14-Pad19_ Net-_J14-Pad20_ Net-_J14-Pad21_ Net-_J14-Pad22_ Net-_J14-Pad23_ Net-_J14-Pad24_ Net-_J14-Pad25_ Net-_J14-Pad26_ Net-_J14-Pad27_ Net-_J14-Pad28_ Net-_J14-Pad29_ Net-_J14-Pad30_ Net-_J14-Pad31_ Net-_J14-Pad32_ Net-_J14-Pad33_ Net-_J14-Pad34_ Net-_J14-Pad35_ Net-_J14-Pad36_ Net-_J14-Pad37_ Net-_J14-Pad38_ Net-_J14-Pad39_ Net-_J14-Pad40_ CONN_02X20\nU9 Net-_U3-Pad1_ /BQ1 /BQ2 /BQ3 /BQ4 /BQ5 /BQ6 /BQ7 /BQ8 /BQ9 /BQ10 GND /BQ11 /BQ12 /BQ13 /BQ14 /BQ15 GND GND /BS3 /BS2 /BS1 /BS0 VCC 74LS154\nU12 Net-_U12-Pad1_ /CQ1 /CQ2 /CQ3 /CQ4 /CQ5 /CQ6 /CQ7 /CQ8 /CQ9 /CQ10 GND /CQ11 /CQ12 /CQ13 /CQ14 /CQ15 GND GND /CS3 /CS2 /CS1 /CS0 VCC 74LS154\nJ10 Net-_J10-Pad1_ GND GND VCC CONN_01X04\nRN21 GND /C0 /C1 /C2 /C3 /C4 /C5 /C6 /C7 3.3K\nRN22 GND /C8 /C9 /C10 /C11 /C12 /C13 /C14 /C15 3.3K\nRN23 GND /C16 /C17 /C18 /C19 /C20 /C21 /C22 /C23 3.3K\nRN24 GND /C24 /C25 /C26 /C27 /C28 /C29 /C30 /C31 3.3K\nRN17 GND /B0 /B1 /B2 /B3 /B4 /B5 /B6 /B7 3.3K\nRN18 GND /B8 /B9 /B10 /B11 /B12 /B13 /B14 /B15 3.3K\nRN19 GND /B16 /B17 /B18 /B19 /B20 /B21 /B22 /B23 3.3K\nRN20 GND /B24 /B25 /B26 /B27 /B28 /B29 /B30 /B31 3.3K\nRN13 GND /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 3.3K\nRN14 GND /A8 /A9 /A10 /A11 /A12 /A13 /A14 /A15 3.3K\nRN15 GND /A16 /A17 /A18 /A19 /A20 /A21 /A22 /A23 3.3K\nRN16 GND /A24 /A25 /A26 /A27 /A28 /A29 /A30 /A31 3.3K\nU10 /~Clock Net-_U10-Pad2_ /WR7 Net-_U10-Pad4_ /WR6 Net-_U10-Pad6_ /WR5 Net-_U10-Pad8_ /WR4 GND Net-_U10-Pad11_ /WR3 Net-_U10-Pad13_ /WR2 Net-_U10-Pad15_ /WR1 Net-_U10-Pad17_ Net-_U10-Pad18_ /~Clock VCC 74LS240\nU11 /~Clock Net-_U11-Pad2_ /WR15 Net-_U11-Pad4_ /WR14 Net-_U11-Pad6_ /WR13 Net-_U11-Pad8_ /WR12 GND Net-_U11-Pad11_ /WR11 Net-_U11-Pad13_ /WR10 Net-_U11-Pad15_ /WR9 Net-_U11-Pad17_ /WR8 /~Clock VCC 74LS240\nJ11 /~Clock Net-_J11-Pad2_ /~RS CONN_01X03\nU8 Net-_U2-Pad1_ Net-_U10-Pad4_ Net-_U10-Pad6_ Net-_U10-Pad8_ Net-_U10-Pad11_ Net-_U10-Pad13_ Net-_U10-Pad15_ Net-_U10-Pad17_ Net-_U11-Pad2_ Net-_U11-Pad4_ Net-_U11-Pad6_ GND Net-_U11-Pad8_ Net-_U11-Pad11_ Net-_U11-Pad13_ Net-_U11-Pad15_ Net-_U11-Pad17_ GND GND /W3 /W2 /W1 /W0 VCC 74LS154\n.end\n"
    },
    {
        "filename": "1491.cir",
        "prompt": "Create a circuit with two HARFLEX-64P connectors (U1 and U2) wired in a one-to-one pin correspondence, and each connector connected to a single-pin CONN_01X01 connector (P1 and P2 respectively). All pins of the HARFLEX connectors are interconnected directly to their corresponding pins on the other connector.",
        "content": ".title KiCad schematic\nU1 Net-_U1-Pad1_ Net-_P1-Pad1_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U1-Pad17_ Net-_U1-Pad18_ Net-_U1-Pad19_ Net-_U1-Pad20_ Net-_U1-Pad21_ Net-_U1-Pad22_ Net-_U1-Pad23_ Net-_U1-Pad24_ Net-_U1-Pad25_ Net-_U1-Pad26_ Net-_U1-Pad27_ Net-_U1-Pad28_ Net-_U1-Pad29_ Net-_U1-Pad30_ Net-_U1-Pad31_ Net-_U1-Pad32_ Net-_U1-Pad33_ Net-_U1-Pad34_ Net-_U1-Pad35_ Net-_U1-Pad36_ Net-_U1-Pad37_ Net-_U1-Pad38_ Net-_U1-Pad39_ Net-_U1-Pad40_ Net-_U1-Pad41_ Net-_U1-Pad42_ Net-_U1-Pad43_ Net-_U1-Pad44_ Net-_U1-Pad45_ Net-_U1-Pad46_ Net-_U1-Pad47_ Net-_U1-Pad48_ Net-_U1-Pad49_ Net-_U1-Pad50_ Net-_U1-Pad51_ Net-_U1-Pad52_ Net-_U1-Pad53_ Net-_U1-Pad54_ Net-_U1-Pad55_ Net-_U1-Pad56_ Net-_U1-Pad57_ Net-_U1-Pad58_ Net-_U1-Pad59_ Net-_U1-Pad60_ Net-_U1-Pad61_ Net-_U1-Pad62_ Net-_U1-Pad63_ Net-_U1-Pad64_ Mount Mount Mount Mount HARFLEX-64P\nU2 Net-_U1-Pad1_ Net-_U1-Pad4_ Net-_U1-Pad3_ Net-_U1-Pad6_ Net-_U1-Pad5_ Net-_U1-Pad8_ Net-_U1-Pad7_ Net-_U1-Pad10_ Net-_U1-Pad9_ Net-_U1-Pad12_ Net-_U1-Pad11_ Net-_U1-Pad14_ Net-_U1-Pad13_ Net-_U1-Pad16_ Net-_U1-Pad15_ Net-_U1-Pad18_ Net-_U1-Pad17_ Net-_U1-Pad20_ Net-_U1-Pad19_ Net-_U1-Pad22_ Net-_U1-Pad21_ Net-_U1-Pad24_ Net-_U1-Pad23_ Net-_U1-Pad26_ Net-_U1-Pad25_ Net-_U1-Pad28_ Net-_U1-Pad27_ Net-_U1-Pad30_ Net-_U1-Pad29_ Net-_U1-Pad32_ Net-_U1-Pad31_ Net-_U1-Pad34_ Net-_U1-Pad33_ Net-_U1-Pad36_ Net-_U1-Pad35_ Net-_U1-Pad38_ Net-_U1-Pad37_ Net-_U1-Pad40_ Net-_U1-Pad39_ Net-_U1-Pad42_ Net-_U1-Pad41_ Net-_U1-Pad44_ Net-_U1-Pad43_ Net-_U1-Pad46_ Net-_U1-Pad45_ Net-_U1-Pad48_ Net-_U1-Pad47_ Net-_U1-Pad50_ Net-_U1-Pad49_ Net-_U1-Pad52_ Net-_U1-Pad51_ Net-_U1-Pad54_ Net-_U1-Pad53_ Net-_U1-Pad56_ Net-_U1-Pad55_ Net-_U1-Pad58_ Net-_U1-Pad57_ Net-_U1-Pad60_ Net-_U1-Pad59_ Net-_U1-Pad62_ Net-_U1-Pad61_ Net-_U1-Pad64_ Net-_U1-Pad63_ Net-_P2-Pad1_ Mount Mount Mount Mount HARFLEX-64P\nP2 Net-_P2-Pad1_ CONN_01X01\nP1 Net-_P1-Pad1_ CONN_01X01\n.end\n"
    },
    {
        "filename": "235.cir",
        "prompt": "Design a circuit with two independent microphone input channels, each featuring a TRS jack connector for input, DC blocking capacitors, and adjustable gain stages. Each channel includes a switchable input path, allowing for selection between a direct input and a filtered input via RC networks. Overvoltage protection is implemented on both channels using diodes. Each channel also has a probe output with a series resistor and a fuse for safety. A bias voltage (VPP) is used in conjunction with the microphone jack and potentially for the adjustable gain stages. Include potentiometers for gain adjustment and resistors for setting bias and gain. The circuit should also include banana plug connectors for probe outputs and a USB-A connector for potential power or data connection. The LM324N is used as an operational amplifier.",
        "content": ".title KiCad schematic\nU1 Mic_Jack_Left Net-_R5-Pad1_ Vbias VPP NC_01 Net-_R9-Pad2_ Net-_R9-Pad2_ Mic_Jack_GND Vbias Net-_R6-Pad1_ Mic_Jack_Right LM324N\nP1 VPP NC_02 NC_03 Mic_Jack_GND NC_04 USB_A\nR7 Mic_Jack_Left Net-_R5-Pad1_ 10k\u03a9\nR5 Net-_R5-Pad1_ Net-_R5-Pad2_ 220k\u03a9\nR8 Mic_Jack_Right Net-_R8-Pad2_ 6.8k\u03a9\nR6 Net-_R6-Pad1_ Net-_R6-Pad2_ 220k\u03a9\nRV1 Net-_R6-Pad1_ Net-_R8-Pad2_ NC_05 5 k\u03a9\nD3 Right_Input Net-_D3-Pad2_ 33V\nD2 Net-_D1-Pad1_ Right_Input 36 V\nF1 Right_Probe Net-_F1-Pad2_ 100 mA\nD1 Net-_D1-Pad1_ VPP D\nD4 Mic_Jack_GND Net-_D3-Pad2_ D\nR1 Right_Input Net-_F1-Pad2_ 100 \u03a9\nD7 Left_Input Net-_D7-Pad2_ 33V\nD6 Net-_D5-Pad1_ Left_Input 36 V\nF2 Left_Probe Net-_F2-Pad2_ 100 mA\nD5 Net-_D5-Pad1_ VPP D\nD8 Mic_Jack_GND Net-_D7-Pad2_ D\nR2 Left_Input Net-_F2-Pad2_ 100 \u03a9\nJ3 Mic_Jack_GND Mic_Jack_Left Mic_Jack_Right NC_06 NC_07 NC_08 JACK_TRS_6PINS\nJ2 Left_Probe Bannana_Plug\nJ1 Right_Probe Bannana_Plug\nC1 Right_Input Mic_Jack_GND 22 nF\nC2 Left_Input Mic_Jack_GND 22 nF\nRV2 Net-_R9-Pad1_ Vbias Net-_R10-Pad2_ 50K\u03a9\nR9 Net-_R9-Pad1_ Net-_R9-Pad2_ 27k\u03a9\nR10 Mic_Jack_GND Net-_R10-Pad2_ 1M\u03a9\nSW1 Net-_C3-Pad1_ Net-_R5-Pad2_ Left_Input SWITCH_INV\nR3 Net-_C3-Pad1_ Mic_Jack_GND 39k\u03a9\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 47 \u03bcF\nSW2 Net-_C4-Pad1_ Net-_R6-Pad2_ Right_Input SWITCH_INV\nR4 Net-_C4-Pad1_ Mic_Jack_GND 39k\u03a9\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 47 \u03bcF\nSW4 Net-_C4-Pad2_ Right_Input NC_09 SWITCH_INV\nSW3 Net-_C3-Pad2_ Left_Input NC_10 SWITCH_INV\n.end\n"
    },
    {
        "filename": "1205.cir",
        "prompt": "Create a circuit with the following functionality: A microcontroller (ArduinoMicro) controls multiple outputs including a motor (driven by SN754410 motor drivers), a buzzer, and potentially other devices via a multiplexer (CD74HC4067). The microcontroller communicates with a level shifter (TXB0104-Q1) and an RN42 module. Several switches (qre1113) are used as inputs to the microcontroller, with pull-up resistors (10K) to +5V. A single NPN transistor (Q_NPN_BCE) is used as a switch, controlled by the microcontroller. A PMOS transistor (Q_PMOS_GDS) is used in a high-side switching configuration, also controlled by the microcontroller. Power supplies include +9V (from a 9V battery with filtering capacitor), +5V, and +3.3V. Resistors (150 ohms, 1K, 10K, 220 ohms) are used for current limiting and voltage division. Capacitors (22uF, C) are used for filtering and decoupling. The circuit also includes a basic button switch (BUT_SW).",
        "content": ".title KiCad schematic\nS1 Net-_R5-Pad2_ Net-_S1-Pad2_ /LS1 GND qre1113\nS2 Net-_S1-Pad2_ Net-_S2-Pad2_ /LS2 GND qre1113\nS3 Net-_S2-Pad2_ Net-_S3-Pad2_ /LS3 GND qre1113\nS4 Net-_S3-Pad2_ Net-_Q1-Pad2_ /LS4 GND qre1113\nS5 Net-_R12-Pad2_ Net-_S5-Pad2_ /LS5 GND qre1113\nS6 Net-_S5-Pad2_ Net-_S6-Pad2_ /LS6 GND qre1113\nS7 Net-_S6-Pad2_ Net-_S7-Pad2_ /LS7 GND qre1113\nS8 Net-_S7-Pad2_ Net-_Q1-Pad2_ /LS8 GND qre1113\nR12 +9V Net-_R12-Pad2_ 150\nR5 +9V Net-_R5-Pad2_ 150\nR1 /LS1 +5V 10K\nR2 /LS2 +5V 10K\nR3 /LS3 +5V 10K\nR4 /LS4 +5V 10K\nR7 /LS5 +5V 10K\nR8 /LS6 +5V 10K\nR9 /LS7 +5V 10K\nR10 /LS8 +5V 10K\nR11 /XY Net-_Q1-Pad1_ 1K\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ GND Q_NPN_BCE\nMCP1 NC_01 NC_02 /ML1 /ML2 NC_03 GND /MD1 /MD2 /C3 /CL1 /CL2 /BTX /BRX NC_04 NC_05 /BUT NC_06 /BUZZ +3V3 NC_07 /MUX /VBAT /XY /C0 /C1 /C2 NC_08 NC_09 +5V NC_10 GND +9V NC_11 NC_12 ArduinoMicro\nU2 /MUX /LS8 /LS7 /LS6 /LS5 /LS4 /LS3 /LS2 /LS1 /C0 /C1 GND /C3 /C2 GND NC_13 NC_14 NC_15 NC_16 NC_17 /LS11 /LS10 /LS9 +5V CD74HC4067\nBT1 +9VA GND Battery_Cell 9V\nC1 +9VA GND 22uF\nU5 +9VA Net-_Q2-Pad1_ GND SW1\nR17 +9VA Net-_Q2-Pad1_ 10K\nQ2 Net-_Q2-Pad1_ +9V +9VA Q_PMOS_GDS\nR18 /VBAT +9V 10K\nR19 GND /VBAT 10K\nU8 +5V /CL1 Net-_C3-Pad1_ GND GND Net-_C3-Pad2_ /CL2 +9V +5V NC_18 Net-_C2-Pad2_ GND GND Net-_C2-Pad1_ NC_19 +9V SN754410\nU6 Net-_C3-Pad1_ Net-_C3-Pad2_ +5V /ML1 /ML2 GND Motor\nU7 Net-_C2-Pad1_ Net-_C2-Pad2_ +5V /MD1 /MD2 GND Motor\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ C\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ C\nBZ1 /BUZZ GND Buzzer\nU3 GND NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 +3V3 GND Net-_U3-Pad13_ Net-_U3-Pad14_ NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 GND GND NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 RN42\nU4 +3V3 Net-_U3-Pad14_ Net-_U3-Pad13_ NC_45 NC_46 NC_47 +3V3 NC_48 NC_49 NC_50 /BRX /BTX +5V TXB0104-Q1\nR16 +9V Net-_R16-Pad2_ 220\nS9 Net-_R16-Pad2_ Net-_S10-Pad1_ /LS9 GND qre1113\nS10 Net-_S10-Pad1_ Net-_S10-Pad2_ /LS10 GND qre1113\nS11 Net-_S10-Pad2_ NC_51 /LS11 GND qre1113\nR13 /LS9 +5V 10K\nR14 /LS10 +5V 10K\nR15 /LS11 +5V 10K\nR6 +5V /BUT 10K\nU1 /BUT GND BUT_SW\n.end\n"
    },
    {
        "filename": "550.cir",
        "prompt": "Create a circuit with an 8-bit input bus (/I0 to /I7), a write enable input (/W), and an 8-bit output bus (/O0 to /O7). Each bit of the input bus is connected to a corresponding output bit through an NMOS pass transistor controlled by the write enable signal (/W) and its inverse (/notW). Each output bit also has a pull-up resistor connected to VCC. The input bus bits also have pull-down resistors connected to ground. The circuit should use 2N7000 NMOS transistors and resistors for pull-up and pull-down functionality. Include connectors for the input and output buses, write enable, VCC, and ground.",
        "content": ".title KiCad schematic\nQ2 GND /I0 Net-_Q2-Pad3_ 2N7000\nQ3 GND Net-_Q2-Pad3_ Net-_Q3-Pad3_ 2N7000\nQ4 GND /notW Net-_Q3-Pad3_ 2N7000\nQ7 GND /I0 Net-_Q7-Pad3_ 2N7000\nQ8 GND /notW Net-_Q7-Pad3_ 2N7000\nQ9 GND Net-_Q7-Pad3_ /O0 2N7000\nQ10 GND Net-_Q10-Pad2_ /O0 2N7000\nQ5 GND Net-_Q3-Pad3_ Net-_Q10-Pad2_ 2N7000\nQ6 GND /O0 Net-_Q10-Pad2_ 2N7000\nR3 VCC Net-_Q2-Pad3_ R\nR4 VCC Net-_Q3-Pad3_ R\nR5 VCC Net-_Q10-Pad2_ R\nR6 VCC Net-_Q7-Pad3_ R\nR7 VCC /O0 R\nJ3 GND VCC J2-2_pole_connector\nJ2 /I0 /I1 /I2 /I3 /I4 /I5 /I6 /I7 J8-8_bit_bus_connector\nJ1 /W J1-1_bit_bus\nQ1 GND /W /notW 2N7000\nR1 VCC /notW R\nJ4 /O0 /O1 /O2 /O3 /O4 /O5 /O6 /O7 J8-8_bit_bus_connector\nQ11 GND /I1 Net-_Q11-Pad3_ 2N7000\nQ12 GND Net-_Q11-Pad3_ Net-_Q12-Pad3_ 2N7000\nQ13 GND /notW Net-_Q12-Pad3_ 2N7000\nQ16 GND /I1 Net-_Q16-Pad3_ 2N7000\nQ17 GND /notW Net-_Q16-Pad3_ 2N7000\nQ18 GND Net-_Q16-Pad3_ /O1 2N7000\nQ19 GND Net-_Q14-Pad3_ /O1 2N7000\nQ14 GND Net-_Q12-Pad3_ Net-_Q14-Pad3_ 2N7000\nQ15 GND /O1 Net-_Q14-Pad3_ 2N7000\nR9 VCC Net-_Q11-Pad3_ R\nR10 VCC Net-_Q12-Pad3_ R\nR11 VCC Net-_Q14-Pad3_ R\nR12 VCC Net-_Q16-Pad3_ R\nR13 VCC /O1 R\nQ20 GND /I2 Net-_Q20-Pad3_ 2N7000\nQ21 GND Net-_Q20-Pad3_ Net-_Q21-Pad3_ 2N7000\nQ22 GND /notW Net-_Q21-Pad3_ 2N7000\nQ25 GND /I2 Net-_Q25-Pad3_ 2N7000\nQ26 GND /notW Net-_Q25-Pad3_ 2N7000\nQ27 GND Net-_Q25-Pad3_ /O2 2N7000\nQ28 GND Net-_Q23-Pad3_ /O2 2N7000\nQ23 GND Net-_Q21-Pad3_ Net-_Q23-Pad3_ 2N7000\nQ24 GND /O2 Net-_Q23-Pad3_ 2N7000\nR15 VCC Net-_Q20-Pad3_ R\nR16 VCC Net-_Q21-Pad3_ R\nR17 VCC Net-_Q23-Pad3_ R\nR18 VCC Net-_Q25-Pad3_ R\nR19 VCC /O2 R\nQ29 GND /I3 Net-_Q29-Pad3_ 2N7000\nQ30 GND Net-_Q29-Pad3_ Net-_Q30-Pad3_ 2N7000\nQ31 GND /notW Net-_Q30-Pad3_ 2N7000\nQ34 GND /I3 Net-_Q34-Pad3_ 2N7000\nQ35 GND /notW Net-_Q34-Pad3_ 2N7000\nQ36 GND Net-_Q34-Pad3_ /O3 2N7000\nQ37 GND Net-_Q32-Pad3_ /O3 2N7000\nQ32 GND Net-_Q30-Pad3_ Net-_Q32-Pad3_ 2N7000\nQ33 GND /O3 Net-_Q32-Pad3_ 2N7000\nR21 VCC Net-_Q29-Pad3_ R\nR22 VCC Net-_Q30-Pad3_ R\nR23 VCC Net-_Q32-Pad3_ R\nR24 VCC Net-_Q34-Pad3_ R\nR25 VCC /O3 R\nQ38 GND /I4 Net-_Q38-Pad3_ 2N7000\nQ39 GND Net-_Q38-Pad3_ Net-_Q39-Pad3_ 2N7000\nQ40 GND /notW Net-_Q39-Pad3_ 2N7000\nQ43 GND /I4 Net-_Q43-Pad3_ 2N7000\nQ44 GND /notW Net-_Q43-Pad3_ 2N7000\nQ45 GND Net-_Q43-Pad3_ /O4 2N7000\nQ46 GND Net-_Q41-Pad3_ /O4 2N7000\nQ41 GND Net-_Q39-Pad3_ Net-_Q41-Pad3_ 2N7000\nQ42 GND /O4 Net-_Q41-Pad3_ 2N7000\nR27 VCC Net-_Q38-Pad3_ R\nR28 VCC Net-_Q39-Pad3_ R\nR29 VCC Net-_Q41-Pad3_ R\nR30 VCC Net-_Q43-Pad3_ R\nR31 VCC /O4 R\nQ47 GND /I5 Net-_Q47-Pad3_ 2N7000\nQ48 GND Net-_Q47-Pad3_ Net-_Q48-Pad3_ 2N7000\nQ49 GND /notW Net-_Q48-Pad3_ 2N7000\nQ52 GND /I5 Net-_Q52-Pad3_ 2N7000\nQ53 GND /notW Net-_Q52-Pad3_ 2N7000\nQ54 GND Net-_Q52-Pad3_ /O5 2N7000\nQ55 GND Net-_Q50-Pad3_ /O5 2N7000\nQ50 GND Net-_Q48-Pad3_ Net-_Q50-Pad3_ 2N7000\nQ51 GND /O5 Net-_Q50-Pad3_ 2N7000\nR33 VCC Net-_Q47-Pad3_ R\nR34 VCC Net-_Q48-Pad3_ R\nR35 VCC Net-_Q50-Pad3_ R\nR36 VCC Net-_Q52-Pad3_ R\nR37 VCC /O5 R\nQ56 GND /I6 Net-_Q56-Pad3_ 2N7000\nQ57 GND Net-_Q56-Pad3_ Net-_Q57-Pad3_ 2N7000\nQ58 GND /notW Net-_Q57-Pad3_ 2N7000\nQ61 GND /I6 Net-_Q61-Pad3_ 2N7000\nQ62 GND /notW Net-_Q61-Pad3_ 2N7000\nQ63 GND Net-_Q61-Pad3_ /O6 2N7000\nQ64 GND Net-_Q59-Pad3_ /O6 2N7000\nQ59 GND Net-_Q57-Pad3_ Net-_Q59-Pad3_ 2N7000\nQ60 GND /O6 Net-_Q59-Pad3_ 2N7000\nR39 VCC Net-_Q56-Pad3_ R\nR40 VCC Net-_Q57-Pad3_ R\nR41 VCC Net-_Q59-Pad3_ R\nR42 VCC Net-_Q61-Pad3_ R\nR43 VCC /O6 R\nQ65 GND /I7 Net-_Q65-Pad3_ 2N7000\nQ66 GND Net-_Q65-Pad3_ Net-_Q66-Pad3_ 2N7000\nQ67 GND /notW Net-_Q66-Pad3_ 2N7000\nQ70 GND /I7 Net-_Q70-Pad3_ 2N7000\nQ71 GND /notW Net-_Q70-Pad3_ 2N7000\nQ72 GND Net-_Q70-Pad3_ /O7 2N7000\nQ73 GND Net-_Q68-Pad3_ /O7 2N7000\nQ68 GND Net-_Q66-Pad3_ Net-_Q68-Pad3_ 2N7000\nQ69 GND /O7 Net-_Q68-Pad3_ 2N7000\nR45 VCC Net-_Q65-Pad3_ R\nR46 VCC Net-_Q66-Pad3_ R\nR47 VCC Net-_Q68-Pad3_ R\nR48 VCC Net-_Q70-Pad3_ R\nR49 VCC /O7 R\nR2 GND /I0 R\nR8 GND /I1 R\nR14 GND /I2 R\nR20 GND /I3 R\nR26 GND /I4 R\nR32 GND /I5 R\nR38 GND /I6 R\nR44 GND /I7 R\n.end\n"
    },
    {
        "filename": "1303.cir",
        "prompt": "Create a circuit with two connectors: a 50-pin connector named \"BackConnector1\" and an 18-pin connector named \"Omnetics1\". All pins on both connectors are left unconnected (NC - No Connection). The \"BackConnector1\" connects to a 25-row, odd-even pin arrangement named \"Conn_02x25_Odd_Even\", and \"Omnetics1\" connects to an 18-row, odd-even pin arrangement named \"Conn_02x18_Odd_Even\". The circuit should be a simple representation of a backplane connector and an Omnetics connector with no active components or interconnections between pins.\n\n\n\n",
        "content": ".title KiCad schematic\nBackConnector1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 Conn_02x25_Odd_Even\nOmnetics1 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 Conn_02x18_Odd_Even\n.end\n"
    },
    {
        "filename": "1554.cir",
        "prompt": "Create a simple 3.3V voltage regulator circuit using an ADP150AUJZ-3.3-R7 regulator. The input voltage is +5V, and the output is 3.3V. Include a 1uF and a 100nF decoupling capacitor connected from the 3.3V output to ground.",
        "content": ".title KiCad schematic\nU1 +5V GND +5V NC_01 +3V3 ADP150AUJZ-3.3-R7\nC2 +3V3 GND 100n\nC1 +3V3 GND 1u\n.end\n"
    },
    {
        "filename": "1742.cir",
        "prompt": "Design a circuit with a 1k\u03a9 resistor (R1) connected to a single LED (D1) and ground. Include four parallel branches, each consisting of a 100k\u03a9 variable resistor (RV1-RV4) and a 1N4148 diode (D2-D5) connected to the same node as R1. Add a single-pole double-throw (SPDT) switch (SW1) connected between two additional 1N4148 diodes (D6 and D7) and the node connected to R1. All diodes have their anodes connected to the variable resistors or switch, and cathodes connected to their respective net labels (NC_01 through NC_06). The LED cathode is connected to ground.\n\n\n\n",
        "content": ".title KiCad schematic\nD1 GND Net-_D1-Pad2_ LED\nR1 Net-_D1-Pad2_ Net-_R1-Pad2_ 1K\nRV1 Net-_R1-Pad2_ Net-_D2-Pad2_ GND B100K\nD2 NC_01 Net-_D2-Pad2_ 1N4148\nRV2 Net-_R1-Pad2_ Net-_D3-Pad2_ GND B100K\nD3 NC_02 Net-_D3-Pad2_ 1N4148\nD4 NC_03 Net-_D4-Pad2_ 1N4148\nRV3 Net-_R1-Pad2_ Net-_D4-Pad2_ GND B100K\nD5 NC_04 Net-_D5-Pad2_ 1N4148\nRV4 Net-_R1-Pad2_ Net-_D5-Pad2_ GND B100K\nSW1 Net-_D6-Pad2_ Net-_R1-Pad2_ Net-_D7-Pad2_ SW_SPDT\nD6 NC_05 Net-_D6-Pad2_ 1N4148\nD7 NC_06 Net-_D7-Pad2_ 1N4148\n.end\n"
    },
    {
        "filename": "1822.cir",
        "prompt": "Design a portable device power management circuit featuring a battery input, USB charging, and a 5V regulated output. The circuit includes battery protection (a fuse), a boost converter (TPS61090RSAR) to generate 5V from the battery, and a charging IC (MCP73871T-2CCI_ML) for charging the battery via USB. Include filtering capacitors for both the battery and 5V rails. Implement LED indicators for charging status (amber LED driven by D1), battery presence (LED driven by D2), and system power (LED driven by D3). Add a thermistor input for battery temperature monitoring. Include test points for key voltages (+BATT, VBUS, +5V, and various intermediate nodes) and connectors for battery input (NanoFit), USB-C (Micro-USB), and USB-A output. Incorporate pull-up/pull-down resistors for appropriate biasing and voltage division. Include a transistor (SSM3K333R) to control one of the LEDs.",
        "content": ".title KiCad schematic\nF1 Net-_F1-Pad1_ /Battery+ 1.5A_Fuse\nC1 +5V GND C_10uF\nR2 Net-_J4-Pad03_ GND R_49.9K\nR1 +5V Net-_J4-Pad03_ R_75k\nC2 VBUS GND C_10uF\nTP1 VBUS TP\nU3 +5V Net-_L1-Pad2_ Net-_L1-Pad2_ GND GND GND +BATT Net-_R6-Pad2_ GND Net-_R10-Pad2_ Net-_Q1-Pad1_ GND Net-_R12-Pad2_ +5V +5V GND TPS61090RSAR\nL1 +BATT Net-_L1-Pad2_ L_6.8uH\nTP3 +BATT TP\nTP4 Net-_R10-Pad2_ TP\nR10 +BATT Net-_R10-Pad2_ R_200K\nC5 +BATT GND C_0.1uF\nC4 +BATT GND C_10uF\nR7 Net-_R6-Pad2_ GND R_340K\nC6 +5V GND C_2.2uF\nR16 +5V Net-_D4-Pad2_ R_1K\nD4 GND Net-_D4-Pad2_ LED_0805\nR13 Net-_R12-Pad2_ GND R_200K\nR12 +5V Net-_R12-Pad2_ R_1.87M\nTP5 Net-_Q1-Pad1_ TP\nR14 Net-_Q1-Pad1_ GND R_10K\nQ1 Net-_Q1-Pad1_ GND Net-_D3-Pad1_ SSM3K333R\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED_0805\nR15 +BATT Net-_D3-Pad2_ R_1K\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED_0805\nR11 VBUS Net-_D2-Pad2_ R_1K\nR5 Net-_R5-Pad1_ GND R_100K\nR9 Net-_R9-Pad1_ GND R_1K\nR3 VBUS Net-_R3-Pad2_ R_270K\nR4 Net-_R3-Pad2_ GND R_100K\nTP2 /Battery+ TP\nC3 /Battery+ GND C_10nF\nR17 +5V Net-_J4-Pad02_ R_43k\nR18 Net-_J4-Pad02_ GND R_49.9K\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED_0805_Amber\nR8 Net-_D1-Pad2_ VBUS R_1K\nU2 +BATT Net-_R3-Pad2_ VBUS VBUS /16KThermistor NC_01 Net-_D2-Pad1_ Net-_D1-Pad1_ VBUS GND GND Net-_R5-Pad1_ Net-_R9-Pad1_ /Battery+ /Battery+ /Battery+ VBUS VBUS VBUS +BATT GND MCP73871T-2CCI_ML\nJ4 +5V Net-_J4-Pad02_ Net-_J4-Pad03_ GND GND GND USB-A-S-X-X-SM2\nJ2 VBUS NC_02 NC_03 NC_04 GND GND GND GND GND GND GND USB-Micro-1981568-1\nC7 +5V GND C_100uF\nJ1 GND /16KThermistor NanoFit_RA_TH_02\nJ3 GND Net-_F1-Pad1_ NanoFit_RA_TH_02\nR6 +BATT Net-_R6-Pad2_ R_1.87M\n.end\n"
    },
    {
        "filename": "44.cir",
        "prompt": "Create a SPICE netlist representing an ESP32-WROOM module with all pins connected to a net named \"Net-_U5-Pad1_\" except for pins NC_01 through NC_37 which are also connected to the same net. The module is designated as U5.",
        "content": ".title KiCad schematic\nU5 Net-_U5-Pad1_ NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 Net-_U5-Pad1_ NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 ESP32-WROOM\n.end\n"
    },
    {
        "filename": "814.cir",
        "prompt": "Design a second-order active filter using an AD8051 op-amp powered by a 15V supply. The filter should have an AC input voltage source of 5V amplitude. Include a 10nF capacitor (C1) in series with a 1k resistor (R1) as the input stage. The output is taken from the op-amp's output pin, with a feedback network consisting of a 9k resistor (R3) and a 3k resistor (R2) connected to ground. Perform an AC analysis sweeping from 1 Hz to 1 MHz with 10 points per decade. The circuit should include power and ground connections labeled VDD, VSS, and GND.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/kicad-source-mirror-master/demos/simulation/sallen_key/ad8051.lib\"\nV1 Net-_C1-Pad2_ GND ac 5 0\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 10n\nR1 Net-_C1-Pad1_ GND 1k\nR3 out Net-_R2-Pad1_ 9k\nR2 Net-_R2-Pad1_ GND 3k\nV2 VDD GND dc 15\nV3 GND VSS dc 15\nXU1 Net-_C1-Pad1_ Net-_R2-Pad1_ VDD VSS out AD8051\n.ac dec 10  1 1meg\n.end\n"
    },
    {
        "filename": "1697.cir",
        "prompt": "Design a microcontroller-based USB-to-Serial converter circuit featuring an ATmega328P, an FT231XS USB interface chip, and a 5V power supply derived from a barrel jack and/or USB input. The circuit should include power regulation (LM1117-5.0), decoupling capacitors, crystal oscillator with loading capacitors, LEDs for power indication and signal monitoring (SCK, IO8, MOSI, MISO, Vin), current limiting resistors for the LEDs, and protection diodes for the power inputs. Include a USB type B connector, a barrel jack connector, and a header for accessing microcontroller I/O pins (MISO, SCK, MOSI, RST). The 3.3V rail should be generated by a MIC5205-3.3YM5 regulator.",
        "content": ".title KiCad schematic\nJ1 Net-_C3-Pad1_ /USBD- /USBD+ GND GND USB_B\nF1 +5V Net-_C3-Pad1_ F_500mA_16V\nC3 Net-_C3-Pad1_ GND C_100nF\nU2 +5V GND +5V NC_01 +3V3 MIC5205-3.3YM5\nC6 +3V3 GND C_10uF\nC7 +3V3 GND C_0.1uF\nC1 +5V GND C_0.1uF\nC4 +5V GND C_10uF\nU1 NC_02 NC_03 +5V Net-_R3-Pad2_ NC_04 GND NC_05 NC_06 NC_07 Net-_D4-Pad1_ /USBD+ /USBD- /3V3_FTDI /3V3_FTDI /3V3_FTDI GND Net-_D2-Pad1_ NC_08 NC_09 Net-_R2-Pad2_ FT231XS\nC2 /3V3_FTDI GND C_0.1uF\nR2 /Rx Net-_R2-Pad2_ R_1K\nR3 /Tx Net-_R3-Pad2_ R_1K\nU3 NC_10 NC_11 GND +5V GND +5V /XTAL1 /XTAL2 NC_12 NC_13 NC_14 /IO8 NC_15 NC_16 /MOSI /MISO /SCK +5V NC_17 /AREF GND NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 /RST /Rx /Tx NC_25 ATmega328P-AU\nJ3 /MISO +5V /SCK /MOSI /RST GND CONN_02X03\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nR7 +5V Net-_D4-Pad2_ R_1K\nR6 +5V Net-_D2-Pad2_ R_1K\nD1 Net-_D1-Pad1_ +5V 5V_LED\nR1 Net-_D1-Pad1_ GND R_1K\nD3 Net-_D3-Pad1_ +3V3 LED\nR4 Net-_D3-Pad1_ GND R_1K\nR5 Net-_D5-Pad1_ GND R_1K\nD7 Net-_D7-Pad1_ /SCK LED\nR8 Net-_D7-Pad1_ GND R_1K\nD8 Net-_D8-Pad1_ /IO8 LED\nR9 Net-_D8-Pad1_ GND R_1K\nD6 /Vin Net-_D6-Pad2_ CDBA140-G\nC8 /Vin GND C_47uF\nD5 Net-_D5-Pad1_ /Vin LED\nU4 GND +5V /Vin LM1117-5.0\nJ2 Net-_D6-Pad2_ GND Barrel_Jack\nC10 +5V GND C_0.1uF\nC9 +5V GND C_10uF\nY1 /XTAL1 GND /XTAL2 GND Crystal_SMD\nC11 /XTAL1 GND C_30pF\nC12 /XTAL2 GND C_30pF\nC5 /AREF GND C_0.1uF\n.end\n"
    },
    {
        "filename": "836.cir",
        "prompt": "Design a three-phase inverter circuit with the following features:\n\n*   **Input Power:** Accepts a DC input voltage (V_BAT+) likely from a battery (BATT_VOLTAGE) and a 12V Bootstrap voltage. Includes voltage regulation from 12V to 5V and 3.3V.\n*   **Output:** Generates a three-phase AC output (PHASE_A, PHASE_B, PHASE_C) using N-channel MOSFETs (FQP85N1-6).\n*   **Gate Drivers:** Utilizes IR2101 gate driver ICs (U4, U5, U6) to drive the MOSFETs. Includes bootstrap capacitors for the high-side drivers.\n*   **Control Signals:** Accepts control signals for reading commands (READ_CMD) and external inputs (EXTIA, EXTIB, EXTIC).\n*   **Current Sensing:** Includes a current sensor (ACS754 - U2) to monitor the output current.\n*   **Back EMF Detection:** Implements back EMF detection for each phase (BEMF_A, BEMF_B, BEMF_C) using LM393 comparators (U7, U8).\n*   **Protection:** Includes flyback diodes (1N4148 - D2, D3, D4, D5, D6, D7, D8, D9, D10) for inductive load protection.\n*   **Filtering:** Uses capacitors (C12-C14, C15-C17, C19-C20, C21-C22, C25-C27) for filtering and smoothing.\n*   **Connectors:** Uses multiple 3-pin connectors (J1, J2, J4, J6) and 2-pin connectors (J5, J7) for input/output connections.\n*   **Additional Components:** Includes various resistors (R1-R32) and small capacitors (C1, C2, C4, C5, C6, C7, C8, C9, C10, C11, C18, C26) for biasing, filtering, and decoupling.\n\n\n\n",
        "content": ".title KiCad schematic\nJ2 /LIN1 /LIN2 /LIN3 Conn_01x03\nJ1 /HIN1 /HIN2 /HIN3 Conn_01x03\nR5 /BATT_VOLTAGE GNDREF 13K\nR4 Net-_Q2-Pad3_ /BATT_VOLTAGE 150K\nQ2 Net-_Q1-Pad1_ /V_BAT2+ Net-_Q2-Pad3_ IRF9530\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ GNDREF BC547\nR2 /V_BAT2+ Net-_Q1-Pad1_ 10K\nR1 Net-_Q1-Pad2_ /READ_CMD 10K\nC5 /3V3 GNDREF C_Small\nC4 /5V GNDREF C_Small\nD1 GNDREF Net-_D1-Pad2_ LED\nR6 /3V3 Net-_D1-Pad2_ R\nU3 /3V3 GNDREF /5V LP2950-3.3_TO92\nJ6 /EXTIA /EXTIB /EXTIC Conn_01x03\nC25 /EXTIC GNDREF C_Small\nC23 /EXTIA GNDREF C_Small\nC24 /EXTIB GNDREF C_Small\nR30 /5V /EXTIC R\nR29 /5V /EXTIB R\nR28 /5V /EXTIA R\nR27 /EXTIC Net-_R27-Pad2_ R\nR25 /EXTIB Net-_R25-Pad2_ R\nR26 /EXTIA Net-_R26-Pad2_ R\nC19 /5V GNDREF 1\nC18 /5V GNDREF 1\nJ4 /PHASE_A /PHASE_B /PHASE_C Conn_01x03\nC27 /BEMF_C GNDREF C_Small\nR32 /BEMF_C GNDREF R\nR31 /PHASE_C /BEMF_C R\nC22 /BEMF_B GNDREF C_Small\nR24 /BEMF_B GNDREF R\nR23 /PHASE_B /BEMF_B R\nC21 /BEMF_A GNDREF C_Small\nR22 /BEMF_A GNDREF R\nR21 /PHASE_A /BEMF_A R\nC20 /BEMF_REF GNDREF C_Small\nR19 /BEMF_REF GNDREF R\nR18 Net-_R16-Pad2_ /BEMF_REF R\nR20 /PHASE_C Net-_R16-Pad2_ R\nR17 /PHASE_B Net-_R16-Pad2_ R\nR16 /PHASE_A Net-_R16-Pad2_ R\nU8 Net-_R27-Pad2_ /BEMF_REF /BEMF_C GNDREF /5V LM393\nU7 Net-_R26-Pad2_ /BEMF_REF /BEMF_A GNDREF /BEMF_B /BEMF_REF Net-_R25-Pad2_ /5V LM393\nR3 /CURRENT_SENSOR Net-_R3-Pad2_ R\nC3 /CURRENT_SENSOR GNDREF C_Small\n0.1uF1 /3V3 GNDREF C_Small\nU2 /3V3 GNDREF Net-_R3-Pad2_ GNDREF /CP ACS754\nC2 /5V GNDREF 0.1uF\nC1 NC_01 GNDREF CP1\nU1 /12V_Bootstrap GNDREF /5V L7805\nC8 /12V_Bootstrap GNDREF 10uF\nC11 /12V_Bootstrap GNDREF 100nF\nC6 /12V_Bootstrap GNDREF 10uF\nC9 /12V_Bootstrap GNDREF 100nF\nC7 /12V_Bootstrap GNDREF 10uF\nC10 /12V_Bootstrap GNDREF 100nF\nC14 /PHASE_C Net-_C14-Pad2_ 10uF\nC12 /PHASE_B Net-_C12-Pad2_ 10uF\nC13 /PHASE_A Net-_C13-Pad2_ 10uF\nR14 Net-_D6-Pad2_ /CP 150k\nR15 Net-_D8-Pad2_ /CP 150k\nR13 Net-_D10-Pad2_ /CP 150k\nC17 Net-_C14-Pad2_ /PHASE_C 100nF\nD4 Net-_C14-Pad2_ /12V_Bootstrap 1N4148\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ 1N4148\nD9 Net-_D9-Pad1_ Net-_D9-Pad2_ 1N4148\nFQP85N6 /PHASE_C Net-_D10-Pad2_ /CP Q_NMOS_DGS\nFQP85N5 /V_BAT2+ Net-_D9-Pad2_ /PHASE_C Q_NMOS_DGS\nU6 /12V_Bootstrap /HIN3 /LIN3 GNDREF Net-_D10-Pad1_ /PHASE_C Net-_D9-Pad1_ Net-_C14-Pad2_ IR2101\nR12 Net-_D10-Pad1_ Net-_D10-Pad2_ 22\nR11 Net-_D9-Pad2_ Net-_D9-Pad1_ 22\nC15 Net-_C12-Pad2_ /PHASE_B 100nF\nD3 Net-_C12-Pad2_ /12V_Bootstrap 1N4148\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ 1N4148\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ 1N4148\nFQP85N4 /PHASE_B Net-_D8-Pad2_ /CP Q_NMOS_DGS\nFQP85N3 /V_BAT2+ Net-_D7-Pad2_ /PHASE_B Q_NMOS_DGS\nU5 /12V_Bootstrap /HIN2 /LIN2 GNDREF Net-_D8-Pad1_ /PHASE_B Net-_D7-Pad1_ Net-_C12-Pad2_ IR2101\nR10 Net-_D8-Pad1_ Net-_D8-Pad2_ 22\nR9 Net-_D7-Pad2_ Net-_D7-Pad1_ 22\nC16 Net-_C13-Pad2_ /PHASE_A 100nF\nD2 Net-_C13-Pad2_ /12V_Bootstrap 1N4148\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ 1N4148\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ 1N4148\nFQP85N2 /PHASE_A Net-_D6-Pad2_ /CP Q_NMOS_DGS\nFQP85N1 /V_BAT2+ Net-_D5-Pad2_ /PHASE_A Q_NMOS_DGS\nU4 /12V_Bootstrap /HIN1 /LIN1 GNDREF Net-_D6-Pad1_ /PHASE_A Net-_D5-Pad1_ Net-_C13-Pad2_ IR2101\nR8 Net-_D6-Pad1_ Net-_D6-Pad2_ 22\nR7 Net-_D5-Pad2_ Net-_D5-Pad1_ 22\nJ3 /READ_CMD /CURRENT_SENSOR /BATT_VOLTAGE Conn_01x03\nJ5 /V_BAT+ GNDREF Conn_01x02\nC26 /V_BAT+ GNDREF C\nJ7 /12V_Bootstrap GNDREF Conn_01x02\n.end\n"
    },
    {
        "filename": "1211.cir",
        "prompt": "Design a circuit board featuring a STM32F030R8 microcontroller and a STM32F070CBT microcontroller, both programmed via SWD interface. The board includes a USB-C connector for power and potentially data, multiple 3.5mm audio jacks, and several switches for user input. Provide decoupling capacitors for both microcontrollers (1uF, 10nF, 100nF, 4.7uF). Include a crystal oscillator (8 MHz) connected to the STM32F030R8. A reset circuit is implemented with a pull-up resistor and a switch. Include a 3.3V power supply. The board also features a connector for programming/debugging the STM32F070CBT. Include 20pF capacitors for the crystal oscillator. A 390 Ohm resistor is present in the oscillator circuit.",
        "content": ".title KiCad schematic\nJ2 NC_01 NC_02 AudioJack2\nJ3 NC_03 NC_04 AudioJack2\nJ4 NC_05 NC_06 AudioJack2\nP1 Net-_P1-PadA1_ Net-_P1-PadA4_ NC_07 NC_08 NC_09 Net-_P1-PadA4_ Net-_P1-PadA1_ Net-_P1-PadA1_ Net-_P1-PadA4_ NC_10 Net-_P1-PadA4_ Net-_P1-PadA1_ NC_11 USB_C_Plug_USB2.0\nSW1 NC_12 NC_13 NC_14 NC_15 NC_16 SW_Coded\nSW2 NC_17 NC_18 NC_19 NC_20 NC_21 SW_Coded\nJ1 NC_22 NC_23 NC_24 NC_25 NC_26 DIN-5_180degree\nJ8 NC_27 NC_28 AudioJack2\nJ9 NC_29 NC_30 AudioJack2\nJ10 NC_31 NC_32 AudioJack2\nJ5 NC_33 NC_34 AudioJack2\nJ6 NC_35 NC_36 AudioJack2\nJ7 NC_37 NC_38 AudioJack2\nJ11 NC_39 NC_40 AudioJack2\nJ12 NC_41 NC_42 AudioJack2\nJ13 NC_43 NC_44 AudioJack2\nU1 +3V3 NC_45 NC_46 NC_47 Net-_C2-Pad1_ Net-_R2-Pad2_ /NRST NC_48 NC_49 NC_50 NC_51 GNDA VDDA NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 GND +3V3 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 /SWDIO NC_82 NC_83 /SWCLK NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 Net-_R1-Pad1_ NC_94 NC_95 GND +3V3 STM32F030R8Tx\nY1 Net-_C2-Pad1_ Net-_C3-Pad1_ 8 MHz\nC2 Net-_C2-Pad1_ GND 20p?\nC3 Net-_C3-Pad1_ GND 20p?\nC1 /NRST GND 100n\nSW3 GND GND /NRST /NRST SW_MEC_5E\nJ14 +3V3 /SWDIO GND /SWCLK GND NC_96 NC_97 NC_98 GND /NRST Conn_02x05_Odd_Even\nR1 Net-_R1-Pad1_ GND R_Small\nR2 Net-_C3-Pad1_ Net-_R2-Pad2_ 390?\nC4 GNDA VDDA 1u\nC5 GNDA VDDA 10n\nC6 GND +3V3 100n\nC7 GND +3V3 100n\nC8 GND +3V3 4.7u\nU2 NC_99 NC_100 NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 NC_132 NC_133 NC_134 NC_135 NC_136 NC_137 NC_138 NC_139 NC_140 NC_141 NC_142 NC_143 NC_144 NC_145 NC_146 STM32F070CBTx\n.end\n"
    },
    {
        "filename": "1394.cir",
        "prompt": "Design a circuit with an 8-bit LED display driven by a 74HC595 shift register. The display is controlled by a DS7505 I2C-to-parallel converter. A photoresistor connected to a voltage divider controls the input to the DS7505, allowing for brightness control via an external light source. Each LED has a 320\u03a9 current-limiting resistor. Include decoupling capacitors (100pF) on the latch and 3.3V lines. The circuit operates on 5V and 3.3V power rails. The shift register receives clock, latch, and data signals. Include 0\u03a9 resistors as jumpers for unused pins on the DS7505.",
        "content": ".title KiCad schematic\nH1 /5V NC_01 /O.S /clockPin /latchPin /dataPin NC_02 GND /3V3 /SCL /SDA /PT_TOP /PR_BOT NC_03 NC_04 GND CE_Header\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ LED\nR15 GND Net-_D8-Pad1_ 320\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ LED\nR14 GND Net-_D7-Pad1_ 320\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ LED\nR13 GND Net-_D6-Pad1_ 320\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED\nR12 GND Net-_D5-Pad1_ 320\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nR11 GND Net-_D4-Pad1_ 320\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nR10 GND Net-_D3-Pad1_ 320\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nR9 GND Net-_D2-Pad1_ 320\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR8 GND Net-_D1-Pad1_ 320\nR5 /5V /PT_TOP 10k\u03a9\nU1 /SDA /SCL /O.S GND Net-_R2-Pad1_ Net-_R3-Pad1_ Net-_R4-Pad1_ /3V3 DS7505\nR2 Net-_R2-Pad1_ GND 0\u03a9\nR3 Net-_R3-Pad1_ GND 0\u03a9\nR4 Net-_R4-Pad1_ GND 0\u03a9\nR1 /3V3 /O.S 10k\u03a9\nR6 /PT_TOP /PR_BOT Photo Resitor\nR7 /PR_BOT GND 0\u03a9\nU2 Net-_D7-Pad2_ Net-_D6-Pad2_ Net-_D5-Pad2_ Net-_D4-Pad2_ Net-_D3-Pad2_ Net-_D2-Pad2_ Net-_D1-Pad2_ GND NC_05 /3V3 /clockPin /latchPin GND /dataPin Net-_D8-Pad2_ /3V3 74HC595-PWR\nC2 /latchPin GND 100pF 50V\nC3 GND /3V3 100pF 50V\nC1 GND /3V3 100pF 50V\n.end\n"
    },
    {
        "filename": "797.cir",
        "prompt": "Design a 24V DC-DC converter circuit utilizing an LT3751 flyback controller (U1), an optocoupler for feedback (U2 - ACPL-C87B-000E), an N-channel MOSFET (Q1 - NTB35N15) for switching, and a Schottky diode (D1 - RFN5TF8S) for rectification. Include input filtering capacitors (C1, C2, C3, C4, C5), a high-voltage capacitor (C6) for output filtering, and pull-up resistors (R1, R2) for the optocoupler feedback network. Incorporate a transformer (T1 - GA3460-BL) for isolation and voltage step-down. Include a zero-ohm resistor (R3) for potential future current sensing or modification. The circuit should operate from a 24V input and provide a regulated output voltage (not specified, focus on topology).",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 Net-_R2-Pad2_ Net-_R1-Pad2_ NC_06 GND NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 GND NC_13 NC_14 NC_15 NC_16 GND LT3751\nU2 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 ACPL-C87B-000E\nQ1 NC_25 NC_26 NC_27 NTB35N15\nD1 NC_28 NC_29 RFN5TF8S\nC1 +24V GND C\nC2 +24V GND C\nC3 +24V GND C\nT1 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 +24V +24V +24V +24V GA3460-BL\nC5 +24V GND C_2.2uF\nC6 NC_38 NC_39 C_10uF_450V\nR2 VCC Net-_R2-Pad2_ R_100K\nR1 VCC Net-_R1-Pad2_ R_100K\nC4 +24V GND C\nR3 NC_40 NC_41 R_0\n.end\n"
    },
    {
        "filename": "1463.cir",
        "prompt": "Create a SPICE netlist representing a USB Micro-B connector with six pins labeled NC_01 through NC_06 and a connector designation of USB_B_Micro. The netlist should only define the connector and its pins, with no active or passive components.",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 USB_B_Micro\n.end\n"
    },
    {
        "filename": "1040.cir",
        "prompt": "Create a SPICE netlist representing an 8-channel relay module controlled by a single part number: OMRON-G2R-24. The netlist should define the relay module with 8 normally-open (NO) contacts (NC_01 through NC_08) and a common connection, but does not need to model the coil side or any driving circuitry. The netlist should only include the relay module definition using a `.title` statement for identification and a `.end` statement.\n",
        "content": ".title KiCad schematic\nK1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 OMRON-G2R-24\n.end\n"
    },
    {
        "filename": "72.cir",
        "prompt": "Design a circuit that generates a square wave output using a relaxation oscillator based on two NPN and two PNP transistors (Q1, Q2, Q3, Q4, Q5, Q6) configured as a Schmitt trigger and current mirror. The oscillator is timed by capacitors C1 (100pF) and C5 (220pF) charged and discharged through diodes D1 (BAT48) and D3 (D1N4148) and resistors R1 (1k) and R6 (100k). A voltage regulator/clamping stage is implemented using diodes D2 and D5 (BZD23-18) with associated resistors R3 and R5 (1M each) and capacitors C2 and C4 (100nF each) to provide a stable output voltage. The output is further buffered by MOSFETs Q7 (IRF9610) and Q8 (IRF610). The circuit includes input connector P1 with multiple pins, output connector P2, and a SMA connector U1 for the output signal. Include a connector P3 for the voltage regulator stage. Resistor R2 (22 ohms) is present in the oscillator section.\n\n\n\n",
        "content": ".title KiCad schematic\nR2 Net-_C1-Pad1_ Net-_C1-Pad2_ 22\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 100p\nC5 Net-_C1-Pad2_ Net-_C5-Pad2_ 220p\nD1 Net-_D1-Pad1_ Net-_C1-Pad1_ BAT48 0.6V\nD3 Net-_D3-Pad1_ Net-_C5-Pad2_ D1N4148\nR6 Net-_C5-Pad2_ Net-_D3-Pad1_ 100k\nR1 Net-_D3-Pad1_ Net-_D1-Pad1_ 1k\nQ1 Net-_P1-Pad1_ Net-_C1-Pad1_ Net-_D1-Pad1_ Q2N2222\nQ2 Net-_D3-Pad1_ Net-_C5-Pad2_ Net-_D1-Pad1_ Q2N2907\nQ4 Net-_Q3-Pad1_ Net-_D1-Pad1_ Net-_P1-Pad1_ Q2N2907\nQ6 Net-_C2-Pad2_ Net-_Q3-Pad1_ Net-_P1-Pad1_ Q2N2907\nQ3 Net-_Q3-Pad1_ Net-_D1-Pad1_ Net-_D3-Pad1_ Q2N2222\nQ5 Net-_C2-Pad2_ Net-_Q3-Pad1_ Net-_D3-Pad1_ Q2N2222\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 100n\nC4 Net-_C4-Pad1_ Net-_C2-Pad2_ 100n\nD5 Net-_D5-Pad1_ Net-_C4-Pad1_ BZD23-18\nD2 Net-_C2-Pad1_ OUTPUT BZD23-18\nR5 Net-_D5-Pad1_ Net-_C4-Pad1_ 1M\nR3 Net-_C2-Pad1_ OUTPUT 1M\nQ7 Net-_C4-Pad1_ Net-_Q7-Pad2_ Net-_D5-Pad1_ IRF9610\nQ8 Net-_C2-Pad1_ Net-_Q7-Pad2_ OUTPUT IRF610\nP1 Net-_P1-Pad1_ NC_01 NC_02 NC_03 NC_04 Net-_D3-Pad1_ NC_05 NC_06 Net-_C1-Pad2_ NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 CONN_01X19\nP3 Net-_D5-Pad1_ NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 CONN_01X19\nU1 OUTPUT Net-_D5-Pad1_ SMA\nP2 OUTPUT Net-_P1-Pad1_ CONN_01X02\n.end\n"
    },
    {
        "filename": "1181.cir",
        "prompt": "Design a microcontroller-based communication circuit featuring an STM32F030C8 microcontroller, an RS-485 transceiver (MAX485E), an SPI interface (CH395Q), and a 3.3V and 1.8V power supply. The circuit includes a 30MHz crystal oscillator for the microcontroller, decoupling capacitors throughout, pull-up resistors for reset and RS-485 control lines, and connectors for SWD programming/debugging, RS-485 communication, and a general-purpose connector. The circuit should provide a regulated 1.8V supply from a 3.3V input using an AZ1117-1.8 regulator. Include connections for SPI signals (/SPI_CS, /SPI_SCK, /SPI_MOSI, /SPI_MISO), UART (/TXD, /RXD), and RS-485 (/TXP, /TXN, /RXP, /RXN, /485RW). The circuit also has a reset input (/RST) and a SWD interface (/SWDIO, /SWCLK).",
        "content": ".title KiCad schematic\nJ6 +3V3 /SWDIO /SWCLK GND SWD\nR46 Net-_J5-Pad9_ +3V3 330\nC32 /RST GND 104\nR50 GND Net-_R50-Pad2_ 10K\nU6 /RXD /485RW /485RW /TXD GND /A /B +3V3 MAX485E\nC34 /X+ GND 10pF\nC35 /X- GND 10pF\nR51 GND Net-_R51-Pad2_ 12K\nR47 Net-_J5-Pad12_ +3V3 330\nC36 GND +3V3 104\nR53 GND /B 1K\nR54 /A +3V3 1K\nJ7 /A GND /B 485\nC33 Net-_C33-Pad1_ GND 104\nU3 GND +1V8 +3V3 AZ1117-1.8\nC9 +3V3 GND 104\nC10 +1V8 GND 22uF\nY1 /X+ GND /X- GND 30MHz\nU4 Net-_R51-Pad2_ +3V3 GND /RXP /RXN +1V8 /TXP /TXN GND /X+ /X- +3V3 GND +3V3 GND +1V8 GND +3V3 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 +1V8 +3V3 NC_07 NC_08 NC_09 NC_10 Net-_C33-Pad1_ GND +3V3 GND +3V3 +1V8 GND +3V3 GND Net-_R52-Pad1_ Net-_J5-Pad10_ +1V8 NC_11 GND /SPI_CS /SPI_SCK /SPI_MOSI /SPI_MISO +3V3 +1V8 CH395Q\nC13 GND +3V3 104\nC26 +1V8 GND 104\nR44 /RXN +3V3 49.9\nR45 /RXP +3V3 49.9\nR48 /TXN +3V3 49.9\nR49 /TXP +3V3 49.9\nC12 +3V3 GND 104\nC11 +3V3 GND 2.2uF\nC28 +1V8 GND 104\nC29 +1V8 GND 104\nC30 +1V8 GND 104\nC14 +3V3 GND 104\nC15 +3V3 GND 104\nC16 +3V3 GND 104\nC17 +3V3 GND 104\nC18 +3V3 GND 104\nC19 +3V3 GND 104\nC20 +3V3 GND 104\nC21 +3V3 GND 104\nC31 +1V8 GND 104\nU5 +3V3 NC_12 NC_13 NC_14 NC_15 NC_16 /RST GND +3V3 NC_17 Net-_R52-Pad2_ /TXD /RXD /SPI_CS /SPI_SCK /SPI_MISO /SPI_MOSI NC_18 NC_19 NC_20 NC_21 /485RW GND +3V3 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 /SWDIO NC_31 NC_32 /SWCLK NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 Net-_R50-Pad2_ NC_39 NC_40 GND +3V3 STM32F030C8Tx\nC22 +3V3 GND 104\nC23 +3V3 GND 104\nC24 +3V3 GND 104\nC25 +3V3 GND 104\nR52 Net-_R52-Pad1_ Net-_R52-Pad2_ 100\nJ2 /RST Conn_01x01\nJ5 /TXP /TXN /RXP +3V3 +3V3 /RXN GND Net-_J5-Pad9_ Net-_J5-Pad10_ Net-_J5-Pad10_ Net-_J5-Pad12_ HR913550A\n.end\n"
    },
    {
        "filename": "1772.cir",
        "prompt": "Design a circuit with an Arduino Nano (VCC, GND, RST) controlling a servo motor (LSERVO, RSERVO) and a buzzer (BUZZ) via transistors. Include a push button (SW1) for reset, an SPDT switch (SW2) connected to a fuse (F1) and potentially controlling a speaker (SP1). Also include an LED (D1) with current limiting resistor (R1), a sensor connection (SENS), and several test points (P1, P2, P3, P4, P5) connected to GND and 5V. Use resistors (R, R2, R3, R4) to limit current and a transistor (Q1) to drive the buzzer. Include a diode (D2) in the speaker/switch circuit. All components should be connected appropriately to power and ground.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 RST GND NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 LSERVO RSERVO NC_10 NC_11 TAIL NC_12 NC_13 BUZZ SENS NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 5V NC_20 GND VCC ArduinoNano\nP4 GND 5V RSERVO CONN_01X03\nP3 GND 5V LSERVO CONN_01X03\nP1 GND Net-_P1-Pad2_ CONN_01X02\nP2 GND Net-_P2-Pad2_ CONN_01X02\nR2 Net-_P2-Pad2_ TAIL R\nD1 Net-_D1-Pad1_ 5V LED\nR1 Net-_D1-Pad1_ GND R\nF1 Net-_F1-Pad1_ VCC F_Small\nSW2 NC_21 Net-_P1-Pad2_ Net-_F1-Pad1_ Switch_SPDT_x2\nSP1 5V Net-_D2-Pad2_ SPEAKER\nSW1 RST GND SW_PUSH_SMALL_H\nP5 GND 5V SENS CONN_01X03\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ D\nR3 5V Net-_D2-Pad1_ R\nR4 Net-_Q1-Pad1_ BUZZ R\nQ1 Net-_Q1-Pad1_ GND Net-_D2-Pad2_ MMBT3904\n.end\n"
    },
    {
        "filename": "648.cir",
        "prompt": "Design a circuit with a single component, a TP4056 lithium battery charger IC. The IC has no external components connected to it; all pins are either left unconnected (NC_01 to NC_07) or shorted together (Net-_U5-Pad4_ connects to NC_04 and NC_06). The schematic title is \"KiCad schematic\".",
        "content": ".title KiCad schematic\nU5 NC_01 NC_02 NC_03 Net-_U5-Pad4_ NC_04 NC_05 NC_06 Net-_U5-Pad4_ NC_07 TP4056\n.end\n"
    },
    {
        "filename": "671.cir",
        "prompt": "Design an AVR microcontroller circuit based on an ATmega328PB, including a crystal oscillator, power supply decoupling capacitors, a reset circuit, and two programming/communication interfaces: an AVR-ISP-6 header for direct programming and an FTDI header for serial communication. The crystal oscillator should be connected between two dedicated pins. Include a power supply voltage of +5V and ground connections. A diode should provide overvoltage protection on a specific pin. Resistors should be used for pull-up or current limiting as needed. Capacitors should be used for decoupling and timing.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 +5V GND NC_04 Net-_C4-Pad1_ Net-_C3-Pad1_ NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 SpdMOSI SpdMISO SpdSCK +5V NC_11 Net-_C1-Pad1_ GND NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 SpdRESET SpdRXD SpdTXD NC_19 ATmega328PB-AU\nY1 Net-_C3-Pad1_ Net-_C4-Pad1_ Crystal\nC3 Net-_C3-Pad1_ GND C\nC4 Net-_C4-Pad1_ GND C\nC5 +5V GND C\nC1 Net-_C1-Pad1_ GND C\nD1 Net-_C1-Pad1_ GND LM4040DBZ-3\nR1 +5V Net-_C1-Pad1_ R\nR2 +5V SpdRESET R\nC2 SpdRESET GND C\nJ1 SpdMISO +5V SpdSCK SpdMOSI SpdRESET GND AVR-ISP-6\nJ2 SpdDTR SpdTXD SpdRXD +5V GND GND FTDI_Header\nC6 SpdRESET SpdDTR C\n.end\n"
    },
    {
        "filename": "1375.cir",
        "prompt": "Create a circuit containing two ATtiny85 microcontrollers (one in a 20-pin PDIP package and one in a 20-pin SOIC package) and a 4011 quad NAND gate IC. All IC pins are left unconnected (NC - No Connection). The circuit should represent a basic component placement without any defined interconnections.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 ATTINY85-20PU\nU2 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 ATTINY85-20SU\nU3 NC_17 NC_18 NC_19 NC_20 NC_21 4011\n.end\n"
    },
    {
        "filename": "56.cir",
        "prompt": "Create a circuit with a single-pole single-throw (SPST) switch (SW1) connected between an output node (/Out) and a common node (/COM). Additionally, include a two-pin connector (J1) with pins labeled NC_01, /COM, /Out, and NC_02, wired such that /COM and /Out are connected to the connector pins of the same names. The switch type is a reed switch (SW_Reed).",
        "content": ".title KiCad schematic\nSW1 /Out /COM SW_Reed\nJ1 NC_01 /COM /Out NC_02 RJ22\n.end\n"
    },
    {
        "filename": "209.cir",
        "prompt": "Create a circuit with an Arduino Uno shield connector and seven single-pole double-throw (SPDT) switches. Each switch connects one of the Arduino shield's digital input/output pins (S0-S6) to either ground or +5V. The shield connector provides +5V and GND connections. All unused pins on the shield connector are left unconnected (NC).",
        "content": ".title KiCad schematic\nXA1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 S0 S1 S2 S3 S4 S5 S6 NC_13 NC_14 NC_15 NC_16 NC_17 GND NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 +5V Arduino_Uno_Shield\nSW6 GND S5 +5V SW_SPDT\nSW5 GND S4 +5V SW_SPDT\nSW4 GND S3 +5V SW_SPDT\nSW3 GND S2 +5V SW_SPDT\nSW2 GND S1 +5V SW_SPDT\nSW1 GND S0 +5V SW_SPDT\nSW7 GND S6 +5V SW_SPDT\n.end\n"
    },
    {
        "filename": "829.cir",
        "prompt": "Design a voltage-controlled amplifier (VCA) circuit utilizing a TL072 and TL074 operational amplifier. The circuit should accept a control voltage (CV) input and an audio input, and output a corresponding amplified signal. Include input and output protection diodes (1N1007) and buffering. Implement a 'shape' control using potentiometers to adjust the VCA's response curve. Provide dual +/-12V power supply connections via a Doepfer 10-pin connector. Include test points for input and output signals. Utilize a combination of resistors, capacitors, and potentiometers for gain control and signal conditioning. Incorporate a foldback limiting stage for both input and CV signals. The circuit should also include LED indicator circuitry.",
        "content": ".title KiCad schematic\nC3 GND +12V 100n\nC1 GND +12V 1u\nC4 GND -12V 100n\nC2 GND -12V 1u\nD1 +12V GND 1N1007\nD2 GND -12V 1N1007\nR11 Net-_Q402-Pad1_ Net-_R11-Pad2_ 22k\nU401 Net-_R11-Pad2_ Net-_R5-Pad2_ GND -12V Net-_R14-Pad1_ Net-_R13-Pad1_ Output_VCA +12V TL072\nP401 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nJ3 GND Net-_J3-PadT_ Output\nJ1 GND Net-_J1-PadT_ GND CV\nR10 Net-_J1-PadT_ CV_Fold 10k\nD5 +12V CV_Fold 1N1007\nD6 CV_Fold GND 1N1007\nJ2 GND Net-_J2-PadT_ GND Input\nR7 Net-_J2-PadT_ Input_Fold 10k\nD3 +12V Input_Fold 1N1007\nD4 Input_Fold -12V 1N1007\nR15 Output_Fold Net-_J3-PadT_ 470R\nU402 Net-_D416-Pad1_ Net-_C407-Pad1_ GND +12V GND Net-_C406-Pad2_ Net-_R406-Pad2_ Net-_D426-Pad1_ Net-_D422-Pad2_ GND -12V GND Net-_R430-Pad1_ Net-_C408-Pad1_ TL074\nH401 2,2mm\nH402 2,2mm\nR403 -12V Net-_D405-Pad1_ 12K\nD405 Net-_D405-Pad1_ GND LED\nQ401 Net-_Q401-Pad1_ Net-_C405-Pad1_ Net-_Q401-Pad3_ Net-_Q401-Pad1_ GND Net-_Q401-Pad6_ UMX1N\nQ402 Net-_Q402-Pad1_ Net-_Q402-Pad2_ GND SS9014\nR420 Net-_Q402-Pad2_ Net-_Q401-Pad1_ 33k\nR414 GND Net-_C405-Pad1_ 680R\nR425 -12V Net-_Q402-Pad2_ 15k\nR435 Net-_D426-Pad1_ Net-_R432-Pad1_ Open\nRV404 -12V Net-_R12-Pad1_ +12V 50k\nTP401 Net-_C405-Pad1_ Input\nC408 Net-_C408-Pad1_ Output_Fold 22u Opt\nC405 Net-_C405-Pad1_ Net-_C405-Pad2_ 1u/0R\nR12 Net-_R12-Pad1_ Net-_Q402-Pad1_ 22k\nR9 Net-_R11-Pad2_ Net-_R5-Pad2_ 100k\nRV3 +12V Net-_R5-Pad1_ GND 100k Range\nR5 Net-_R5-Pad1_ Net-_R5-Pad2_ 100k\nR6 Net-_R5-Pad2_ Net-_R6-Pad2_ 68k\nRV2 CV_Fold Net-_R6-Pad2_ GND 100k CV\nR8 Net-_C405-Pad2_ Input_Fold 100k\nRV401 Net-_R408-Pad2_ +12V Net-_R407-Pad2_ 1k\nR408 Net-_Q401-Pad3_ Net-_R408-Pad2_ 15k 1%\nR407 Net-_Q401-Pad6_ Net-_R407-Pad2_ 15k 1%\nR13 Net-_R13-Pad1_ Net-_Q401-Pad6_ 10k 1%\nR14 Net-_R14-Pad1_ Net-_Q401-Pad3_ 10k 1%\nR18 Output_VCA Net-_R13-Pad1_ 100k 1%\nR17 GND Net-_R14-Pad1_ 100k 1%\nJ4 GND Net-_J4-PadT_ VCA Out\nR16 Output_VCA Net-_J4-PadT_ 470R\nR1 Net-_D422-Pad2_ Output_VCA 100k\nR2 Net-_D426-Pad1_ Net-_D422-Pad2_ 100k\nR3 Net-_D426-Pad1_ Net-_D422-Pad1_ 33k\nR4 GND Net-_D422-Pad1_ 2k7\nD423 Net-_D422-Pad2_ Net-_D422-Pad1_ LL4148\nD422 Net-_D422-Pad1_ Net-_D422-Pad2_ LL4148\nRV1 Net-_R428-Pad1_ Net-_R432-Pad1_ Net-_D426-Pad1_ 100k Shape\nR432 Net-_R432-Pad1_ Net-_R428-Pad1_ 0R\nD427 Net-_D424-Pad2_ Net-_D426-Pad1_ LL4148\nD426 Net-_D426-Pad1_ Net-_D424-Pad2_ LL4148\nR438 Net-_D424-Pad2_ Net-_C407-Pad1_ 15k\nD424 Net-_D420-Pad1_ Net-_D424-Pad2_ LL4148\nD425 Net-_D424-Pad2_ Net-_D420-Pad1_ LL4148\nR434 Net-_D420-Pad1_ Net-_C406-Pad2_ 15k\nD421 Net-_D418-Pad2_ Net-_D420-Pad1_ LL4148\nD420 Net-_D420-Pad1_ Net-_D418-Pad2_ LL4148\nR431 Net-_D418-Pad2_ Net-_C407-Pad1_ 15k\nD418 Net-_D414-Pad1_ Net-_D418-Pad2_ LL4148\nD419 Net-_D418-Pad2_ Net-_D414-Pad1_ LL4148\nR429 Net-_D414-Pad1_ Net-_C406-Pad2_ 15k\nD415 Net-_D412-Pad2_ Net-_D414-Pad1_ LL4148\nD414 Net-_D414-Pad1_ Net-_D412-Pad2_ LL4148\nR427 Net-_D412-Pad2_ Net-_C407-Pad1_ 15k\nD412 Net-_C407-Pad2_ Net-_D412-Pad2_ LL4148\nD413 Net-_D412-Pad2_ Net-_C407-Pad2_ LL4148\nR424 Net-_C407-Pad2_ Net-_C406-Pad2_ 15k\nD411 Net-_C406-Pad1_ Net-_C407-Pad2_ LL4148\nD410 Net-_C407-Pad2_ Net-_C406-Pad1_ LL4148\nR419 Net-_C406-Pad1_ Net-_C407-Pad1_ 15k\nD408 Net-_D408-Pad1_ Net-_C406-Pad1_ LL4148\nD409 Net-_C406-Pad1_ Net-_D408-Pad1_ LL4148\nR416 Net-_D408-Pad1_ Net-_C406-Pad2_ 15k\nC406 Net-_C406-Pad1_ Net-_C406-Pad2_ 10n opt\nC407 Net-_C407-Pad1_ Net-_C407-Pad2_ 10n opt\nR411 Net-_R406-Pad2_ Net-_C407-Pad1_ 5k6\nR406 Net-_C406-Pad2_ Net-_R406-Pad2_ 5k6\nR428 Net-_R428-Pad1_ Net-_C406-Pad2_ 27k\nD417 Net-_C407-Pad1_ Net-_D416-Pad1_ LL4148\nD416 Net-_D416-Pad1_ Net-_C407-Pad1_ LL4148\nR426 Net-_C407-Pad1_ Net-_D416-Pad1_ 56k\nR433 Net-_D416-Pad1_ Net-_R430-Pad1_ 5k6\nR430 Net-_R430-Pad1_ Net-_C408-Pad1_ 56k\n.end\n"
    },
    {
        "filename": "480.cir",
        "prompt": "Create a multi-rail power management system centered around an AXP209 power management IC. The system should include battery charging and power path management (+BATT), multiple regulated voltage outputs (DCDC2, DCDC3, LDO0, LDO4), and an input from either AC adapter (ACIN) or USB (VBUS). Include indicators (LEDs with current limiting resistors) for each power rail (+BATT, ACIN, VBUS, DCDC2, DCDC3, LDO0). Implement an enable/disable control (IPS_PSU) for a primary output rail, controlled by a PMOS transistor (Q2) and a BC817 NPN transistor (Q1). Include I2C communication (SDA, SCL) for the AXP209, a reset input (RSTO), and various test points (GP0, GP1, VRTC). Incorporate filtering capacitors on all power rails. Include a shunt resistor for battery current monitoring. Add a power switch (SW1, SW2) to control overall power. Include connectors for ACIN, VBUS, battery (BAT), I2C, and the primary output.",
        "content": ".title KiCad schematic\nU1 SDA SCL GP3 Net-_J6-Pad2_ GP2 Net-_J7-Pad2_ IPSOUT Net-_L2-Pad2_ GND DCDC2 LDO4 LDO1 Net-_C10-Pad2_ IPSOUT Net-_L3-Pad2_ GND DCDC3 GP1 GP0 EXTEN Net-_C7-Pad2_ GND Net-_R5-Pad2_ Net-_C8-Pad2_ RSTO Net-_C9-Pad2_ Net-_J9-Pad2_ LDO0 Net-_J10-Pad2_ VRTC VBUS ACIN ACIN IPSOUT IPSOUT Net-_R3-Pad2_ Net-_R6-Pad2_ +BATT +BATT IPSOUT NC_01 +BATT Net-_C15-Pad2_ IPSOUT Net-_L1-Pad2_ GND Net-_C6-Pad2_ IRQ GND axp209\nJ3 GND IRQ SCL SDA VCCIO I2C\nR12 +BATT Net-_C15-Pad2_ Shunt\nJ8 +BATT GND Net-_J8-Pad3_ BAT\nR6 Net-_J8-Pad3_ Net-_R6-Pad2_ 0R\nR8 GND Net-_J8-Pad3_ xR\nR7 Net-_J8-Pad3_ +BATT xR\nL1 Net-_C15-Pad2_ Net-_L1-Pad2_ L\nC15 +BATT Net-_C15-Pad2_ xC\nC21 GND +BATT xC\nC22 GND Net-_C15-Pad2_ xC\nL2 DCDC2 Net-_L2-Pad2_ L\nL3 DCDC3 Net-_L3-Pad2_ L\nD4 Net-_D4-Pad1_ IPSOUT LED\nR3 Net-_D4-Pad1_ Net-_R3-Pad2_ 10K\nR9 IPSOUT Net-_C10-Pad2_ 0R\nC10 GND Net-_C10-Pad2_ xC\nJ9 GND Net-_J9-Pad2_ IPSOUT L1S\nJ10 IPSOUT Net-_J10-Pad2_ GND D3S\nC16 GND LDO0 xC\nC17 GND LDO1 xC\nC19 GND IPSOUT xC\nC20 GND LDO4 xC\nC23 GND IPSOUT xC\nC12 DCDC3 GND xC\nC14 DCDC3 GND xC\nC11 DCDC2 GND xC\nC13 DCDC2 GND xC\nR5 GND Net-_R5-Pad2_ xR\nC9 GND Net-_C9-Pad2_ xxC\nJ5 GND VBUS Conn_01x02\nC4 VBUS GND xC\nC8 GND Net-_C8-Pad2_ xxC\nC7 GND Net-_C7-Pad2_ xxC\nR2 Net-_C7-Pad2_ IPSOUT 0R\nC6 GND Net-_C6-Pad2_ xxC\nJ4 GND ACIN Conn_01x02\nC3 ACIN GND xC\nSW1 GND Net-_R1-Pad1_ PWR\nR1 Net-_R1-Pad1_ Net-_C6-Pad2_ xR\nJ6 IPSOUT Net-_J6-Pad2_ GND OE\nC5 +BATT GND xC\nD3 +BATT GND D_Schottky\nD1 ACIN GND D_Schottky\nD2 VBUS GND D_Schottky\nJ11 VCCIO RSTO GND RST_O\nJ7 GND Net-_J7-Pad2_ IPSOUT VBUSEN\nC1 IPSOUT GND xC\nC2 IPSOUT GND xxC\nJ12 DCDC3 GND DC3\nJ1 GND GP2 GP3 GP23\nJ2 DCDC2 GND DC2\nJ13 LDO0 GND LD0\nJ14 LDO4 LDO1 GND LD14\nTP2 GP1 GP1\nSW2 GND Net-_R1-Pad1_ PWR\nR14 SDA VCCIO 10K\nR15 SCL VCCIO 10K\nR16 IRQ VCCIO 10K\nD5 Net-_D5-Pad1_ VCCIO LED\nR17 Net-_D5-Pad1_ GND 10K\nD6 Net-_D6-Pad1_ ACIN LED\nR18 Net-_D6-Pad1_ GND 10K\nD7 Net-_D7-Pad1_ VBUS LED\nR19 Net-_D7-Pad1_ GND 10K\nD8 Net-_D8-Pad1_ +BATT LED\nR20 Net-_D8-Pad1_ GND 10K\nD10 Net-_D10-Pad1_ DCDC2 LED\nR22 Net-_D10-Pad1_ GND 10K\nD9 Net-_D9-Pad1_ DCDC3 LED\nR21 Net-_D9-Pad1_ GND 10K\nD11 Net-_D11-Pad1_ LDO0 LED\nR23 Net-_D11-Pad1_ GND 10K\nQ1 Net-_Q1-Pad1_ GND Net-_Q1-Pad3_ BC817\nR10 EXTEN Net-_Q1-Pad1_ xR\nR4 EXTEN GND xR\nQ2 Net-_Q1-Pad3_ IPSOUT IPS_PSU Q_PMOS_GSD\nR11 IPSOUT Net-_Q1-Pad3_ xR\nC18 GND IPS_PSU xC\nJ15 IPS_PSU GND IPS_PSU\nTP1 GP0 GP0\nTP3 VRTC VRTC\n.end\n"
    },
    {
        "filename": "1317.cir",
        "prompt": "Design a circuit featuring an ATmega328 microcontroller for PWM output and LCD control, powered by a dual-supply (+12V and -12V) regulated to +5V. Include crystal oscillator circuitry, input protection diodes, a potentiometer for voltage adjustment, an op-amp (TL072) based comparator with PWM input and gate output, and a simple LED indicator circuit driven by the comparator output. Provide connectors for LCD interfacing, a 5-pin DIN connector, a 10-pin connector, and CV/Gate outputs. Incorporate appropriate decoupling capacitors throughout the circuit.",
        "content": ".title KiCad schematic\nU4 Net-_R3-Pad2_ Net-_R2-Pad1_ NC_01 DB7 DB6 DB5 +5V GND Net-_C5-Pad2_ Net-_C6-Pad1_ DB4 NC_02 NC_03 NC_04 PWM_OUT GATE_OUT E RS NC_05 +5V NC_06 GND NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 ATmega328-PU\nJ1 NC_13 Net-_J1-Pad2_ NC_14 Net-_J1-Pad4_ NC_15 DIN-5\nR1 Net-_R1-Pad1_ Net-_J1-Pad2_ 220\nU3 Net-_R1-Pad1_ Net-_J1-Pad4_ NC_16 GND Net-_R2-Pad1_ NC_17 4N35\nY1 Net-_C5-Pad2_ Net-_C6-Pad1_ 16 MHz Crystal\nC6 Net-_C6-Pad1_ GND 22pF\nC5 GND Net-_C5-Pad2_ 22pF\nR3 +5V Net-_R3-Pad2_ 10K\nJ5 Net-_D2-Pad1_ Net-_D2-Pad1_ GND GND GND GND GND GND Net-_D1-Pad2_ Net-_D1-Pad2_ Conn_01x10\nD1 +12V Net-_D1-Pad2_ 1N4148\nD2 Net-_D2-Pad1_ -12V 1N4148\nU2 +12V GND +5V LM7805_TO220\nR2 Net-_R2-Pad1_ +5V 1k\nC1 +12V GND 10uF\nC4 +5V GND 10uF\nJ2 GND +5V Net-_J2-Pad3_ RS GND E NC_18 NC_19 NC_20 NC_21 DB4 DB5 DB6 DB7 Net-_J2-Pad15_ GND LCD Connector\nRV1 GND Net-_J2-Pad3_ +5V 10K\nR5 +5V Net-_J2-Pad15_ 220\nU1 Net-_J4-PadT_ Net-_J4-PadT_ Net-_C10-Pad2_ -12V GATE_OUT Net-_J3-PadT_ Net-_J3-PadT_ +12V TL072\nC2 GND +12V 0.1uF\nC7 +12V GND 10uF\nC8 GND -12V 10uF\nC3 -12V GND 0.1uF\nR4 PWM_OUT Net-_C10-Pad2_ 5.7k\nC10 GND Net-_C10-Pad2_ 0.47uF\nJ4 GND Net-_J4-PadT_ NC_22 CV Note\nJ3 GND Net-_J3-PadT_ NC_23 Gate Out\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nQ1 GND Net-_Q1-Pad2_ Net-_D3-Pad1_ 2N3904\nR7 +5V Net-_D3-Pad2_ 1K\nR6 GATE_OUT Net-_Q1-Pad2_ 1K\nC9 GND Net-_C10-Pad2_ 0.47uF\nR8 GND GATE_OUT 10M\n.end\n"
    },
    {
        "filename": "94.cir",
        "prompt": "Create a circuit with four connectors labeled \"Digital pins\", \"I2C\", \"ICSP\", and \"Serial\". The \"Digital pins\" connector has 9 pins (NC_01 to NC_09), the \"I2C\" connector has 4 pins (NC_10 to NC_13), the \"ICSP\" connector has 6 pins (NC_14 to NC_19), and the \"Serial\" connector has 4 pins (NC_20 to NC_23). All pins are net labeled with their corresponding NC number. The circuit should have no active components and simply define these connectors.",
        "content": ".title KiCad schematic\nJ2 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 Digital pins\nJ4 NC_10 NC_11 NC_12 NC_13 I2C\nJ3 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 ICSP\nJ1 NC_20 NC_21 NC_22 NC_23 Serial\n.end\n"
    },
    {
        "filename": "1447.cir",
        "prompt": "Design a circuit with an instrumentation amplifier (ADA4807-2ARM) configured for differential amplification. The input signals are connected through connectors (InConnector and OutConnector) and buffered with capacitors (C115, C117, C116, C118, C119, C120) and resistors (R257, R258, R259, R260, R261, R262, R263, R264, R265, R266). The amplifier's inputs are connected to the output through a network of resistors, and the output is also buffered with capacitors. Include net labels for connections.",
        "content": ".title KiCad schematic\nC115 NC_01 Net-_C115-Pad2_ C\nC117 NC_02 Net-_C115-Pad2_ C\nC116 Net-_C116-Pad1_ NC_03 C\nC118 Net-_C116-Pad1_ NC_04 C\nJ40 Net-_C115-Pad2_ NC_05 Net-_J40-Pad3_ Net-_J40-Pad4_ NC_06 Net-_C116-Pad1_ InConnector\nJ41 NC_07 NC_08 Net-_C120-Pad1_ Net-_C119-Pad1_ NC_09 NC_10 OutConnector\nR265 Net-_C119-Pad1_ Net-_C119-Pad2_ R\nR258 Net-_C119-Pad2_ Net-_J40-Pad4_ R\nR257 Net-_R257-Pad1_ Net-_J40-Pad4_ R\nR261 Net-_R257-Pad1_ NC_11 R\nR262 Net-_C119-Pad2_ NC_12 R\nC119 Net-_C119-Pad1_ Net-_C119-Pad2_ C\nR266 Net-_C120-Pad1_ Net-_C120-Pad2_ R\nR260 Net-_C120-Pad2_ Net-_J40-Pad3_ R\nR259 Net-_R259-Pad1_ Net-_J40-Pad3_ R\nR263 Net-_R259-Pad1_ NC_13 R\nR264 Net-_C120-Pad2_ NC_14 R\nC120 Net-_C120-Pad1_ Net-_C120-Pad2_ C\nU24 Net-_C119-Pad1_ Net-_C119-Pad2_ Net-_R257-Pad1_ NC_15 Net-_R259-Pad1_ Net-_C120-Pad2_ Net-_C120-Pad1_ NC_16 ADA4807-2ARM\n.end\n"
    },
    {
        "filename": "1113.cir",
        "prompt": "Create a circuit with four unconnected components (U1, U2, U3, U4) each connected to a hole. Also include a voltage regulator (U5) that takes +5V input and outputs +3.3V, connected to several ground and voltage nodes, including IOREF and VIN, and a connection labeled \"ARDUINO-101-SHIELD\". The regulator has numerous unconnected pins. Include ground connections.",
        "content": ".title KiCad schematic\nU1 NC_01 HOLE\nU2 NC_02 HOLE\nU3 NC_03 HOLE\nU4 NC_04 HOLE\nU5 +5V +3V3 NC_05 NC_06 NC_07 NC_08 /A4 /A5 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 GND GND GND IOREF NC_24 NC_25 /A5 /A4 VIN ARDUINO-101-SHIELD\n.end\n"
    },
    {
        "filename": "802.cir",
        "prompt": "Design a synchronous buck converter circuit with adjustable output voltage, current sensing, and soft-start capabilities. The input voltage (VCC) is connected to a charger, and the output (VOUT) is nominally 5V. Include input and output filtering capacitors, a feedback network for voltage regulation, a current sense network for overcurrent protection, a compensation network for stability, and a MOSFET for switching. Utilize an LM3488 buck converter controller. Include a diode for input protection and test points for VCC and STAT signals. The current sense resistor should be small value (9mOhm). The buck converter should have dual output capacitors.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 VCC /BB /VCC_SENSE GND CONN_04LOCK\nU1 /ISEN /COMP /FB GND GND /DR /FA /VIN LM3488QMM_NOPBDGK8-M\nL1 /BB /VOUT /VIN3 GND INDUCTOR_DUAL\nCOUT3 5V GND 47uF\nCOUT1 5V GND 47uF\nCOUT2 5V GND 47uF\nCCOMP1 /COMP GND 15nF\nRFB1 /FB 5V 29.4K\nCFILT1 /ISEN GND 1.5nF\nRSENSE1 GND /SOURCE 0.009\nCCOMP2 Net-_CCOMP2-Pad1_ GND 0.47uF\nCSEP1 /VOUT /VIN3 3.3uF\nCSEP2 /VOUT /VIN3 3.3uF\nRFB2 GND /FB 10k\nCBP1 /VIN GND 0.1uF\nRFILT1 /SOURCE /ISEN 100\nRFADJ1 GND /FA 76.8K\nRBP1 /VIN /BB 20\nRCOMP1 Net-_CCOMP2-Pad1_ /COMP 215\nM1 /SOURCE /SOURCE /SOURCE /DR /VIN3 /VIN3 /VIN3 /VIN3 MOSFET_NSI4778DY\nD1 5V /VOUT SL44-E3_57TDIODE_DO214AB-M\nCIN1 /BB GND 3.3uF\nCIN2 /BB GND 3.3uF\nTP1 VCC Charger+\nJ2 5V GND 5V GND 5V GND 5V GND 5V GND 5V GND 5V GND NC_01 GND NC_02 NC_03 /VCC_SENSE /STAT 2X10-2MMSMD\nTP2-STAT1 /STAT Charger+\n.end\n"
    },
    {
        "filename": "1744.cir",
        "prompt": "Create a circuit with four voltage-controlled amplifiers (VCAs), each implemented using an op-amp (TL074 or TL072). The circuit should include input and output conditioning with resistors and capacitors. There are multiple input control voltages (CV_1, CV_2, CV_F, RUN_CV, PWM, PUL1, PUL2, TRI1, TRI2, EXT.INPUT) and outputs (VCA1Out, VCA2Out, VCA3Out, VCA4Out, MAINOUT, OUT). Diodes (1N914) are used for signal routing and potentially limiting. A 4021 counter IC is present, driven by an XOR gate. A BC547 transistor is used as a switch. The circuit is powered by +12V, -12V, and a regulated +9V supply (L78L09). Include decoupling capacitors (100nF and 10uF) and various resistor values (ranging from 1.5k to 62k, with many 30k and 51k resistors). Several potentiometers (10k) are used for control inputs. Connectors are used for external inputs and outputs. A SSI2164 is used as a multiplexer.",
        "content": ".title KiCad schematic\nD6 FCV Net-_D5-Pad1_ 1N914\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ 1N914\nD4 VCA3CV Net-_D2-Pad1_ 1N914\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ 1N914\nD3 VCA4CV Net-_D1-Pad1_ 1N914\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ 1N914\nC17 NC_01 NC_02 100n\nC16 NC_03 NC_04 100n\nC14 GND V+ 100n\nC11 GND +12V 100n\nC1 Net-_C1-Pad1_ NC_05 100n\nC7 T2 VCA3Out 1n\nC6 T1 VCA4Out 1n\nC10 OUT VCA1Out 220p\nC8 Net-_C5-Pad1_ VCA2Out 220p\nC5 Net-_C5-Pad1_ VCA2In 220p\nC3 GND Net-_C3-Pad2_ 560p\nC2 GND Net-_C2-Pad2_ 560p\nC9 GND Net-_C9-Pad2_ 560p\nC4 GND Net-_C4-Pad2_ 560p\nC18 NC_06 NC_07 10uf\nC15 V+ GND 10uf\nC13 GND -12V 10uf\nC12 +12V GND 10uf\nR27 GND P9R2B 1.5k\nR9 P1 Net-_Q1-Pad2_ 100k\nR36 P2 VCA3In 100k\nR35 P1 VCA4In 100k\nR32 Net-_C5-Pad1_ Net-_D5-Pad2_ 100k\nR31 Net-_R31-Pad1_ Net-_R10-Pad1_ 100k\nR18 Net-_R17-Pad1_ Net-_R10-Pad1_ 100k\nR49 RUN_CV Net-_R37-Pad1_ 10k\nR33 FCV Net-_D5-Pad2_ 10k\nR14 GND Net-_R10-Pad1_ 10k\nR13 VCA3CV Net-_D2-Pad2_ 10k\nR12 VCA4CV Net-_D1-Pad2_ 10k\nR11 Net-_R10-Pad1_ PWM 150k\nR19 XOR Net-_R15-Pad2_ 15k\nR41 Net-_R41-Pad1_ T2 15k\nR40 Net-_R40-Pad1_ T1 15k\nR44 Net-_R39-Pad1_ Net-_R38-Pad1_ 15k\nR43 Net-_R38-Pad1_ Net-_R37-Pad1_ 15k\nR26 P9R2B VCA2In 15k\nR8 Net-_Q1-Pad1_ Net-_R15-Pad1_ 30k\nR15 Net-_R15-Pad1_ Net-_R15-Pad2_ 30k\nR39 Net-_R39-Pad1_ Net-_R15-Pad1_ 30k\nR38 Net-_R38-Pad1_ Net-_R38-Pad2_ 30k\nR37 Net-_R37-Pad1_ Net-_R37-Pad2_ 30k\nR47 P1 Net-_R40-Pad1_ 30k\nR48 P2 Net-_R41-Pad1_ 30k\nR20 OUT Net-_R17-Pad1_ 30k\nR22 VCA2In Net-_R21-Pad1_ 30k\nR21 Net-_R21-Pad1_ Net-_R17-Pad1_ 30k\nR5 Net-_D2-Pad2_ NC_08 30k\nR2 Net-_D1-Pad2_ NC_09 30k\nR42 VCA1In Net-_C5-Pad1_ 30k\nR34 P9R3B Net-_R31-Pad1_ 30k\nR45 GND Net-_R39-Pad1_ 30k\nR50 OUT VCA1In 470k\nR24 Net-_C3-Pad2_ VCA3In 510r\nR23 Net-_C2-Pad2_ VCA4In 510r\nR46 Net-_C9-Pad2_ VCA1In 510r\nR25 Net-_C4-Pad2_ VCA2In 510r\nR29 Net-_D5-Pad2_ NC_10 51k\nR30 Net-_D5-Pad2_ NC_11 51k\nR10 Net-_R10-Pad1_ RUN_CV 51k\nR4 Net-_D1-Pad2_ NC_12 51k\nR17 Net-_R17-Pad1_ Net-_C1-Pad1_ 51k\nR3 Net-_D1-Pad2_ NC_13 51k\nR28 Net-_D5-Pad2_ NC_14 51k\nR6 Net-_D2-Pad2_ NC_15 51k\nR1 NC_16 Net-_R1-Pad2_ 62k\nR16 GND Net-_Q1-Pad1_ 62k\nRV1 V+ NC_17 V- 10k\nP2R1 Net-_J15-PadT_ NC_18 GND 10k\nP11R1 Net-_J5-PadT_ NC_19 GND 10k\nP10R1 V-F NC_20 GND 10k\nP8R1 RUN_CVF NC_21 GND 10k\nP6R1 RUN_CVF NC_22 GND 10k\nP4R1 V-F NC_23 GND 10k\nP1R1 Net-_J14-PadT_ NC_24 GND 10k\nP5R1 RUN_CVF NC_25 GND 10k\nP3R1 V-F NC_26 GND 10k\nP9R1 GND NC_27 NC_28 10k\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ GND BC547\nJ2 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 Conn_02x05_Row_Letter_Last\nJ3 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 Conn_02x05_Row_Letter_Last\nJ13 GND NC_49 NC_50 XOR\nJ12 GND RUN_CVF NC_51 RUN\nJ11 GND NC_52 NC_53 PWM\nJ10 GND NC_54 NC_55 MAINOUT\nJ14 GND Net-_J14-PadT_ NC_56 CV_1\nJ15 NC_57 Net-_J15-PadT_ NC_58 CV_2\nJ9 GND NC_59 NC_60 PUL1\nJ8 GND NC_61 NC_62 TRI2\nJ7 GND NC_63 NC_64 TRI1\nJ6 GND NC_65 NC_66 PUL2\nJ5 GND Net-_J5-PadT_ NC_67 CV_F\nJ4 GND NC_68 NC_69 EXT.INPUT\nSW1 Net-_R1-Pad2_ Net-_Q1-Pad2_ NC_70 SW_SPDT\nU5 NC_71 VCA1In FCV VCA1Out VCA2Out FCV VCA2In GND V- VCA3In VCA3CV VCA3Out VCA4Out VCA4CV VCA4In V+ SSI2164\nU2 P2 GND Net-_R41-Pad1_ V- Net-_R40-Pad1_ GND P1 V+ TL072\nU1 Net-_D2-Pad1_ Net-_D2-Pad2_ GND V+ GND VCA3Out T2 Net-_D1-Pad1_ Net-_D1-Pad2_ GND V- GND VCA4Out T1 TL074\nU6 NC_72 Net-_R37-Pad2_ Net-_R15-Pad1_ NC_73 NC_74 NC_75 NC_76 NC_77 V- P2 XOR Net-_R38-Pad2_ NC_78 NC_79 NC_80 NC_81 4021\nU3 P9R3B Net-_R31-Pad1_ Net-_C5-Pad1_ V+ GND VCA1Out OUT XOR Net-_R15-Pad2_ Net-_Q1-Pad1_ V- GND Net-_R37-Pad1_ RUN_CV TL074\nU4 Net-_R21-Pad1_ Net-_R17-Pad1_ GND V+ GND VCA2Out Net-_C5-Pad1_ PWM T1 T2 V- GND Net-_D5-Pad2_ Net-_D5-Pad1_ TL074\nR7 Net-_D2-Pad2_ NC_82 51k\nJ1 GND +12V -12V Conn_01x03_Female\nU7 V+ GND +12V L78L09_SOT89\n.end\n"
    },
    {
        "filename": "1733.cir",
        "prompt": "Design a circuit featuring a 29GL256 flash memory chip with a 26-bit address bus, 8-bit data bus, and standard control signals. Include decoupling capacitors for VCC and VDD. Provide connection points for address lines (ADDR), data lines (DAT), and control signals including /~WE, /~RST, /~CS, /~OE, /~BYTE, /~WP, and RY~BY. The circuit should also include power (VCC, VDD) and ground (GND) connections. Use a single instance of the 29GL256 flash memory component (U1).\n\n\n\n",
        "content": ".title KiCad schematic\nU1 /A23 /A22 /A15 /A14 /A13 /A12 /A11 /A10 /A9 /A8 /A19 /A20 /~WE /~RST /A21 /~WP /RY~BY /A18 /A17 /A7 /A6 /A5 /A4 /A3 /A2 /A1 NC_01 NC_02 VDD NC_03 /A0 /~CS GND /~OE /D0 /D8 /D1 /D9 /D2 /D10 /D3 /D11 VCC /D4 /D12 /D5 /D13 /D6 /D14 /D7 /D15 GND /~BYTE /A16 /A25 /A24 EN29GL256\nJ1 /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /A10 /A11 /A12 /A13 /A14 /A15 /A16 /A17 /A18 /A19 /A20 /A21 /A22 /A23 /A24 /A25 ADDR\nJ2 /D14 /D15 /D12 /D13 /D10 /D11 /D8 /D9 /D6 /D7 /D4 /D5 /D2 /D3 /D0 /D1 GND VCC VDD /~BYTE /~CS /~OE /~RST /~WE /RY~BY /~WP DAT\nC1 VCC GND 100nF\nC2 VDD GND 100nF\n.end\n"
    },
    {
        "filename": "859.cir",
        "prompt": "Design a circuit with an operational amplifier (OPA333xxD) configured as a non-inverting amplifier. The input is connected through a potentiometer (RV1) and a capacitor (C146) to the non-inverting input of the op-amp. A resistor (R281) provides feedback from the output to the inverting input, and another resistor (R282) connects the inverting input to ground. Capacitors (C142, C143, C144, C145) are used for decoupling and filtering. Input and output connectors (J48, J49) are included for signal connection.",
        "content": ".title KiCad schematic\nC142 NC_01 Net-_C142-Pad2_ C\nC144 NC_02 Net-_C142-Pad2_ C\nC143 Net-_C143-Pad1_ NC_03 C\nC145 Net-_C143-Pad1_ NC_04 C\nJ48 Net-_C142-Pad2_ NC_05 Net-_C146-Pad2_ Net-_C146-Pad2_ NC_06 Net-_C143-Pad1_ InConnector\nJ49 NC_07 NC_08 Net-_J49-Pad3_ Net-_J49-Pad3_ NC_09 NC_10 OutConnector\nU29 NC_11 Net-_R281-Pad1_ Net-_C146-Pad1_ NC_12 NC_13 Net-_R281-Pad1_ NC_14 NC_15 OPA333xxD\nR281 Net-_R281-Pad1_ Net-_C146-Pad2_ R\nC146 Net-_C146-Pad1_ Net-_C146-Pad2_ C\nR282 NC_16 Net-_C146-Pad1_ R\nRV1 Net-_RV1-Pad1_ Net-_RV1-Pad1_ Net-_C146-Pad1_ POT\n.end\n"
    },
    {
        "filename": "1263.cir",
        "prompt": "Design a 2N3904-based phase-shift oscillator with three 10nF capacitors (C1, C2, C3) in a feedback network. Resistors R1 and R2 (both 2.2k\u03a9) connect the capacitor network to ground. Resistor R3 (220k\u03a9) connects the collector of the transistor (Q1) to the feedback network. Resistor R4 (2.2k\u03a9) provides a load and connects VCC to the collector. The output (Vout) is taken from the collector of the transistor.",
        "content": "* /opt/3043096/kicad/phase shift oscillator/pso.cir\n\n* EESchema Netlist Version 1.1 (Spice format) creation date: dom 10 dic 2017 11:56:33 CET\n\n* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N\n* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0\n\n* Sheet Name: /\nC3  Vout Net-_C2-Pad1_ 10nF\t\t\nC2  Net-_C2-Pad1_ Net-_C1-Pad1_ 10nF\t\t\nC1  Net-_C1-Pad1_ Net-_C1-Pad2_ 10nF\t\t\nR4  VCC Vout 2.2k\t\t\nR3  Vout Net-_C1-Pad2_ 220k\t\t\nR2  Net-_C2-Pad1_ 0 2.2k\t\t\nR1  Net-_C1-Pad1_ 0 2.2k\t\t\nQ1  0 Net-_C1-Pad2_ Vout 2N3904\t\t\n\n"
    },
    {
        "filename": "1648.cir",
        "prompt": "Design a circuit with a potentiometer-controlled NPN transistor bias, featuring input and output decoupling capacitors, a pull-up resistor on the base, a collector resistor, and a voltage source connected to a common ground. Include a connection for a 2-pin header to ground and a 3-pin header connecting ground, voltage, and the input signal. The circuit should have a 10uF capacitor connected between the input signal and the base of the transistor, a 470uF capacitor connected to the potentiometer and the collector, and a 560 Ohm resistor connected between the collector and ground. The voltage source should be connected to a 39k resistor and a 10k resistor to the base. A 1.8k resistor should connect the voltage source to the input signal.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 10uF\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 10uF\nQ1 Net-_C3-Pad1_ Net-_C1-Pad2_ Net-_Q1-Pad3_ NPN\nR1 VDD Net-_C1-Pad2_ 39k\nR2 Net-_C1-Pad2_ GND 10k\nR4 Net-_Q1-Pad3_ GND 560\nJ2 Net-_C3-Pad2_ GND Conn_01x02\nR3 VDD Net-_C3-Pad1_ 1.8k\nC2 Net-_C2-Pad1_ GND 470uF\nJ1 GND Net-_C1-Pad1_ VDD Conn_01x03\nRV1 Net-_C2-Pad1_ Net-_Q1-Pad3_ NC_01 R_POT\n.end\n"
    },
    {
        "filename": "751.cir",
        "prompt": "Design a circuit with three identical channels, each consisting of an instrumentation amplifier stage followed by a filtering stage. Each channel has an input connector (InConnector) and an output connector (OutConnector). The instrumentation amplifier uses an ADA4807-2ARM or AD8421 or OPA333xxD as the core gain element, configured with external resistors for gain setting. Each channel's input is buffered by a series resistor and capacitor network. The output of each instrumentation amplifier is filtered by a single-pole RC filter. Each channel also includes decoupling capacitors. The circuit should be suitable for amplifying low-level signals and providing a filtered output. The netlist suggests a modular design with repeated channel structures.",
        "content": ".title KiCad schematic\nC110 NC_01 Net-_C110-Pad2_ C\nC112 NC_02 Net-_C110-Pad2_ C\nC111 Net-_C111-Pad1_ NC_03 C\nC113 Net-_C111-Pad1_ NC_04 C\nJ38 Net-_C110-Pad2_ NC_05 Net-_J38-Pad3_ Net-_J38-Pad3_ NC_06 Net-_C111-Pad1_ InConnector\nJ39 NC_07 NC_08 Net-_C114-Pad1_ Net-_C114-Pad1_ NC_09 NC_10 OutConnector\nU23 NC_11 Net-_C114-Pad2_ Net-_R252-Pad1_ NC_12 NC_13 Net-_C114-Pad1_ NC_14 NC_15 OPA333xxD\nR256 Net-_C114-Pad1_ Net-_C114-Pad2_ R\nR253 Net-_C114-Pad2_ Net-_J38-Pad3_ R\nR252 Net-_R252-Pad1_ Net-_J38-Pad3_ R\nR254 Net-_R252-Pad1_ NC_16 R\nR255 Net-_C114-Pad2_ NC_17 R\nC114 Net-_C114-Pad1_ Net-_C114-Pad2_ C\nC115 NC_18 Net-_C115-Pad2_ C\nC117 NC_19 Net-_C115-Pad2_ C\nC116 Net-_C116-Pad1_ NC_20 C\nC118 Net-_C116-Pad1_ NC_21 C\nJ40 Net-_C115-Pad2_ NC_22 Net-_J40-Pad3_ Net-_J40-Pad4_ NC_23 Net-_C116-Pad1_ InConnector\nJ41 NC_24 NC_25 Net-_C120-Pad1_ Net-_C119-Pad1_ NC_26 NC_27 OutConnector\nR265 Net-_C119-Pad1_ Net-_C119-Pad2_ R\nR258 Net-_C119-Pad2_ Net-_J40-Pad4_ R\nR257 Net-_R257-Pad1_ Net-_J40-Pad4_ R\nR261 Net-_R257-Pad1_ NC_28 R\nR262 Net-_C119-Pad2_ NC_29 R\nC119 Net-_C119-Pad1_ Net-_C119-Pad2_ C\nR266 Net-_C120-Pad1_ Net-_C120-Pad2_ R\nR260 Net-_C120-Pad2_ Net-_J40-Pad3_ R\nR259 Net-_R259-Pad1_ Net-_J40-Pad3_ R\nR263 Net-_R259-Pad1_ NC_30 R\nR264 Net-_C120-Pad2_ NC_31 R\nC120 Net-_C120-Pad1_ Net-_C120-Pad2_ C\nU24 Net-_C119-Pad1_ Net-_C119-Pad2_ Net-_R257-Pad1_ NC_32 Net-_R259-Pad1_ Net-_C120-Pad2_ Net-_C120-Pad1_ NC_33 ADA4807-2ARM\nC131 NC_34 Net-_C131-Pad2_ C\nC133 NC_35 Net-_C131-Pad2_ C\nC132 Net-_C132-Pad1_ NC_36 C\nC134 Net-_C132-Pad1_ NC_37 C\nJ44 Net-_C131-Pad2_ NC_38 Net-_J44-Pad3_ Net-_J44-Pad4_ NC_39 Net-_C132-Pad1_ InConnector\nJ45 NC_40 NC_41 Net-_J45-Pad3_ Net-_J45-Pad4_ NC_42 NC_43 OutConnector\nU27 Net-_C135-Pad2_ Net-_R276-Pad1_ Net-_R276-Pad2_ Net-_C136-Pad2_ NC_44 Net-_J45-Pad3_ Net-_J45-Pad4_ NC_45 AD8421\nR276 Net-_R276-Pad1_ Net-_R276-Pad2_ R\nC136 Net-_C135-Pad2_ Net-_C136-Pad2_ C\nC135 NC_46 Net-_C135-Pad2_ C\nC137 Net-_C136-Pad2_ NC_47 C\nR271 Net-_C135-Pad2_ Net-_J44-Pad4_ R\nR272 Net-_C136-Pad2_ Net-_J44-Pad3_ R\nR274 NC_48 Net-_C136-Pad2_ R\nR273 Net-_C135-Pad2_ NC_49 R\nR277 Net-_J45-Pad3_ NC_50 R\n.end\n"
    },
    {
        "filename": "659.cir",
        "prompt": "Create a circuit featuring two PCF8574T I2C I/O expanders (U1 and U2) controlled by a DSPIC30F4013 microcontroller (U3). The microcontroller communicates with the I2C bus via /SDA and /SCL lines, connected through pull-up resistors (R22, R23) to +5V. The DSPIC30F4013 also has a reset input (/RST) with a pull-up resistor (R19) and a connection to a push button (SW2) for manual reset. The PCF8574Ts have their own I2C lines connected to the microcontroller. Several digital input/output pins from the DSPIC30F4013 are connected to individual switches (K1-K9) and LEDs (D1, D3) with current limiting resistors (R9, R20). Additional digital output pins from the DSPIC30F4013 are connected to pull-up resistors (R1-R8, R11-R18) and are available as outputs. Include connectors (P3, P5, P6, P7, P8, P9) for external connections, including power (+5V and GND) and I2C signals. A crystal oscillator (X1) is connected between two PCF8574T pins. Include decoupling capacitors (C1-C8) connected to +5V and GND. A variable resistor (RVAR1) is connected between +5V and GND, and its wiper is connected to a DSPIC30F4013 input. Include a connector (J1) for a programming interface (/PGC, /PGD).",
        "content": ".title KiCad schematic\nP9 GND Net-_P9-Pad2_ +5VD Net-_P9-Pad4_ CONN_4\nL1 +5VD Net-_C3-Pad1_ INDUCTOR\nD3 Net-_D3-Pad1_ GND LED\nP8 +5VD +5V CAVALIER\nP7 GND +5V Net-_P7-Pad3_ /RS /R/W /E /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 +5V GND HE10-16\nC8 +5VD GND 10n\nC7 +5VD GND 10n\nC6 +5VD GND 10n\nC5 +5VD GND 10n\nC4 +5VD GND 10n\nC3 Net-_C3-Pad1_ GND 10n\nK1 +5V GND CONN_2\nD2 +5V Net-_D2-Pad2_ vert\nR10 Net-_D2-Pad2_ GND 1,5k\nRVAR1 +5V GND Net-_P7-Pad3_ 10k\nK7 GND +5V /S4 CONN_3\nK8 GND +5V /S5 CONN_3\nK9 GND +5V /S6 CONN_3\nK6 GND +5V /S3 CONN_3\nK5 GND +5V /S2 CONN_3\nK4 GND +5V /S1 CONN_3\nR20 Net-_D3-Pad1_ Net-_K2-Pad1_ 1.5k\nK2 Net-_K2-Pad1_ +5VD CONN_2\nC2 Net-_C2-Pad1_ GND 22p\nC1 Net-_C1-Pad1_ GND 22p\nX1 Net-_C1-Pad1_ Net-_C2-Pad1_ 7.3728\nSW2 GND Net-_P2-Pad3_ SW_PUSH_SMALL\nP2 Net-_K3-Pad2_ Net-_P2-Pad2_ Net-_P2-Pad3_ CAVALIER2\nK3 GND Net-_K3-Pad2_ CONN_2\nR21 /RST Net-_P2-Pad2_ 100\nR19 +5VD /RST 10k\nR11 /H +5VD 8 x 10k\nR12 /G +5VD ~\nR14 /I +5VD ~\nR13 /F +5VD ~\nR17 Net-_R17-Pad1_ +5VD ~\nR18 Net-_R18-Pad1_ +5VD ~\nR16 Net-_R16-Pad1_ +5VD ~\nR15 Net-_R15-Pad1_ +5VD ~\nR5 Net-_R5-Pad1_ +5VD ~\nR6 Net-_R6-Pad1_ +5VD ~\nR8 Net-_R8-Pad1_ +5VD ~\nR7 Net-_R7-Pad1_ +5VD ~\nR3 /B +5VD ~\nR4 /A +5VD ~\nR2 /C +5VD ~\nR1 /D +5VD 8 x 10k\nR9 Net-_D1-Pad2_ GND 1,5k\nD1 +5VD Net-_D1-Pad2_ vert\nJ1 /RST +5VD GND /PGD /PGC NC_01 NC_02 NC_03 RJ12\nU2 +5VD GND GND Net-_R18-Pad1_ Net-_R17-Pad1_ Net-_R16-Pad1_ Net-_R15-Pad1_ GND /I /F /G /H NC_04 /SCL /SDA +5VD PCF8574T\nU1 GND GND GND Net-_R8-Pad1_ Net-_R7-Pad1_ Net-_R6-Pad1_ Net-_R5-Pad1_ GND /A /B /C /D NC_05 /SCL /SDA +5VD PCF8574T\nP5 GND +5VD /SCL /SDA CONN_4\nP3 GND Net-_P3-Pad2_ +5VD Net-_P3-Pad4_ CONN_4\nP6 Net-_P6-Pad1_ +5VD ~\nP4 Net-_P4-Pad1_ +5VD ~\nR22 Net-_P4-Pad1_ /SDA 2.1k\nR23 Net-_P6-Pad1_ /SCL 2.1k\nU3 /RST /D0 /D1 /D2 /D3 /RS /R/W /PGC /PGD /E +5VD GND Net-_C1-Pad1_ Net-_C2-Pad1_ Net-_P9-Pad2_ Net-_P9-Pad4_ NC_06 NC_07 /S4 GND +5VD /S3 NC_08 Net-_K2-Pad1_ /SCL /SDA Net-_P3-Pad2_ Net-_P3-Pad4_ /S6 /S5 GND +5VD /S2 /S1 /D7 /D6 /D5 /D4 GND Net-_C3-Pad1_ DSPIC30F4013\n.end\n"
    },
    {
        "filename": "126.cir",
        "prompt": "Create a simple RC circuit with a 1k\u03a9 resistor (R1) and a 10\u00b5F capacitor (C1). The capacitor is connected to ground. A pulsed voltage source (V1) with a pulse from 0V to 5V, 10ms period, 1\u00b5s rise and fall times, 1ms pulse width, and 2ms delay, drives the circuit through the resistor.",
        "content": ".title KiCad schematic\nR1 Net-_R1-Pad1_ Net-_C1-Pad1_ 1k\nC1 Net-_C1-Pad1_ 0 10u\nV1 Net-_R1-Pad1_ 0 pulse(0 5 10m 1u 1u 1m 2m)\n.end\n"
    },
    {
        "filename": "274.cir",
        "prompt": "Create a simple RC low-pass filter circuit with a 47k\u03a9 resistor (R1) and a 1k\u03a9 resistor (R2) both connected to the output node, and a 10nF capacitor (C1) connected from the output node to ground. The input is connected to both resistors. The circuit should include a 20-pin FPGA component (U1) connected to ground. The output node should be labeled \"Measure_at_the_scope\" for probing.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 Net-_R1-Pad1_ NC_05 Net-_R2-Pad1_ NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 GND FPGA_Pluto\nR1 Net-_R1-Pad1_ Measure_at_the_scope 47k\nR2 Net-_R2-Pad1_ Measure_at_the_scope 1k\nC1 Measure_at_the_scope GND 10n\n.end\n"
    },
    {
        "filename": "459.cir",
        "prompt": "Design a simple microcontroller-based audio output circuit using an ATtiny85-20SU. The circuit includes two 10k pull-up resistors (R1 and R2) connected to VCC and GND respectively, forming a basic input stage controlled by switches (SW1 and SW2). Switch SW1 connects GND to a reset line, and SW2 connects an input signal (INPUT_5) to VCC. The ATtiny85's PIN_6 is connected to a 220-ohm resistor (R3) driving a speaker (SPKR+). A connector (J1) provides access to the microcontroller's power (VCC, GND), input (PIN_1), and audio output (SPKR+, GND), as well as other pins (PIN_5, PIN_7). The ATtiny85 is powered by VCC and grounded.",
        "content": ".title KiCad schematic\nSW1 GND Net-_R1-Pad2_ RESET\nSW2 Net-_R2-Pad1_ VCC INPUT_5\nR2 Net-_R2-Pad1_ GND 10K\nR3 SPKR+ PIN_6 220\nR1 VCC Net-_R1-Pad2_ 10K\nU1 PIN_1 Net-_R1-Pad2_ Net-_R2-Pad1_ GND PIN_5 PIN_6 PIN_7 VCC ATTINY85-20SU\nJ1 PIN_1 PIN_7 PIN_5 PIN_6 SPKR+ GND VCC GND Conn_01x08_Female\n.end\n"
    },
    {
        "filename": "658.cir",
        "prompt": "Create a schematic representing a keyboard matrix with 6 columns (col0-col6) and 8 rows (NC_01-NC_33). Each key is represented by a switch (KEYSW) connecting a column line to a row line. The keys are labeled with standard keyboard designations such as ESC, DEL, 1, 2, 3, 4, 5, 6, END, TAB, Q, W, E, R, T, HOME, CAPS_LOCK, A, S, D, F, G, `1, SHIFT, Z, X, C, V, FN, CTRL, ALT, and 7. All switches are normally open.",
        "content": ".title KiCad schematic\nK_ESC1 col0 NC_01 KEYSW\nK_DEL1 col1 NC_02 KEYSW\nK_1 col2 NC_03 KEYSW\nK_2 col3 NC_04 KEYSW\nK_3 col4 NC_05 KEYSW\nK_4 col5 NC_06 KEYSW\nK_5 col6 NC_07 KEYSW\nK_6 NC_08 NC_09 KEYSW\nK_END1 col0 NC_10 KEYSW\nK_TAB1 col1 NC_11 KEYSW\nK_Q1 col2 NC_12 KEYSW\nK_W1 col3 NC_13 KEYSW\nK_E1 col4 NC_14 KEYSW\nK_R1 col5 NC_15 KEYSW\nK_T1 col6 NC_16 KEYSW\nK_HOME1 col0 NC_17 KEYSW\nK_CAPS_LOCK1 col1 NC_18 KEYSW\nK_A1 col2 NC_19 KEYSW\nK_S1 col3 NC_20 KEYSW\nK_D1 col4 NC_21 KEYSW\nK_F1 col5 NC_22 KEYSW\nK_G1 col6 NC_23 KEYSW\nK_`1 col0 NC_24 KEYSW\nK_SHIFT1 col1 NC_25 KEYSW\nK_Z1 col2 NC_26 KEYSW\nK_X1 col3 NC_27 KEYSW\nK_C1 col4 NC_28 KEYSW\nK_V1 col5 NC_29 KEYSW\nK_FN1 col0 NC_30 KEYSW\nK_CTRL1 col1 NC_31 KEYSW\nK_ALT1 col2 NC_32 KEYSW\nK_7 col3 NC_33 KEYSW\n.end\n"
    },
    {
        "filename": "1649.cir",
        "prompt": "Design a USB Type-C power delivery circuit based around the BQ24074 charger IC. The circuit should include input protection diodes (SK34A) for VBUS and a USB Type-C connector (X2). It should feature configurable current limits (0.5A, 1A, 1.5A) selectable via solder jumpers (0.5A1, 1A1, 1.5A1). Include thermal regulation via a thermal foldback mechanism connected to the BQ24074\u2019s THERM pin. The circuit should have input and output filtering capacitors (10uF). Provide a charging status output (/CHG) and power good indicator (/PGOOD). Include enable/disable control (/EN1, /EN2) via solder jumpers (SJ1, SJ2). Include a current setting resistor network (/ISET) connected to the BQ24074. Provide test points for VBUS, /OUT, /ISET, and /THERM via a header (JP2). Include separate headers for USB data lines (/D+, /D- - JP1) and VBUS (JP3) and GND (JP4). Add fiducial markers (FID1, FID2, FID3) and mounting holes (U$1-U$4). Include LEDs for output indication (RED - /OUT via D4, GREEN - /OUT via D3). Include pull-up resistors for /CE and /PGOOD.\n\n\n\n",
        "content": ".title KiCad schematic\nBATT1 VLIPO GND JST 2PH\nX2 /CC1 /D+ /D- NC_01 GND /VUSB /CC2 /D+ /D- NC_02 GND /VUSB USB Type C\nD2 /VUSB VBUS SK34A\nR1 GND /CC2 5.1K\nR2 GND /CC1 5.1K\nD4 /OUT Net-_D4-PadC_ RED\nR7 /CHG Net-_D4-PadC_ 10K\nC7 VLIPO GND 10uF\nC2 VBUS GND 10uF\nC4 /OUT GND 10uF\nC5 /OUT GND 10uF\nU$1 MOUNTINGHOLE2.5\nU$3 MOUNTINGHOLE2.5\nU$2 MOUNTINGHOLE2.5\nU$4 MOUNTINGHOLE2.5\nX1 Net-_D1-PadA_ Net-_D1-PadA_ GND GND 2.1mm DC\nSYSOUT1 /OUT GND JST 2PH\nD1 Net-_D1-PadA_ VBUS SK34A\nR3 /ISET Net-_1.5A1-Pad2_ 590\nC1 VBUS GND 10uF\nR5 /ISET Net-_0.5A1-Pad2_ 2K\n1.5A1 GND Net-_1.5A1-Pad2_ SOLDERJUMPER\n0.5A1 GND Net-_0.5A1-Pad2_ SOLDERJUMPER\nR4 /ISET Net-_1A1-Pad2_ 1K\n1A1 GND Net-_1A1-Pad2_ SOLDERJUMPERCLOSED\nX3 /THERM VLIPO VLIPO /CE /EN2 /EN1 /PGOOD GND /CHG /OUT /OUT /ILIM VBUS GND /ITERM /ISET GND BQ24074\nD3 /OUT Net-_D3-PadC_ GREEN\nR8 /ILIM GND 1K\nR9 /ITERM GND 10K\nJP2 GND VLIPO GND /OUT /CHG /PGOOD /CE /ISET /THERM GND VBUS HEADER-1X1176MIL\nC3 /OUT GND 10uF\nC6 VLIPO GND 10uF\nJP1 /D+ /D- HEADER-1X2ROUND\nFID3 FIDUCIAL_1MM\nFID2 FIDUCIAL_1MM\nFID1 FIDUCIAL_1MM\nR11 Net-_R11-Pad1_ GND 10K\nSJ2 /OUT /EN2 GND SOLDERJUMPER_2WAY\nSJ1 /OUT /EN1 GND SOLDERJUMPER_2WAY\nR6 /PGOOD Net-_D3-PadC_ 10K\nR10 /CE GND 10K\nTHERM1 Net-_R11-Pad1_ /THERM SOLDERJUMPERCLOSED\nJP4 GND HEADER-1X1\nJP3 VBUS HEADER-1X1\n.end\n"
    },
    {
        "filename": "792.cir",
        "prompt": "Create a simple circuit with an ATmega328 microcontroller, a single LED, a resistor in series with the LED, and a 2-pin connector for power. The microcontroller should have all pins connected to either ground or +5V except for one pin connected to the resistor, and the resistor connected to the LED's anode. The LED's cathode should be connected to ground. The connector should provide +5V and ground connections.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 GND +5V GND +5V NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 GND NC_17 Net-_R1-Pad1_ NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 ATmega328-AU\nR1 Net-_R1-Pad1_ Net-_D1-Pad2_ R\nD1 GND Net-_D1-Pad2_ LED\nJ1 GND +5V Conn_01x02_Female\n.end\n"
    },
    {
        "filename": "1773.cir",
        "prompt": "Design a microcontroller-based communication and USB interface board. The board features an ATmega16M1 microcontroller with CAN, UART, and USB capabilities. Include a USB-to-serial converter (FT232RL) for programming and communication. Implement a Bluetooth module (HC-05) for wireless communication. Provide CAN transceiver (MCP2561) connectivity with termination resistors. Include LEDs for visual indication of TX, RX, SCK, and IO signals, each with current-limiting resistors. Add a 3.3V voltage regulator (MIC5205) for stable power supply. Include crystal oscillator circuitry for the microcontroller. Provide connectors for accessing microcontroller pins and USB interface. Include decoupling capacitors for power supply stability. Add a resettable fuse for overcurrent protection.",
        "content": ".title KiCad schematic\nR1 +3V3 Net-_C2-Pad1_ R_100\nC2 Net-_C2-Pad1_ +3V3 C_100pF\nY1 Net-_C5-Pad1_ +3V3 Net-_C8-Pad1_ +3V3 Crystal_SMD\nC5 Net-_C5-Pad1_ +3V3 C_30pF\nC8 Net-_C8-Pad1_ +3V3 C_30pF\nR6 +3V3 /RESET R_10K\nU5 /CAN_TX +3V3 +3V3 /CAN_RX NC_01 /CAN_LO /CAN_HI +3V3 MCP2561-E_SN\nC12 +3V3 +3V3 C_0.1uF\nR12 /CAN_HI /CAN_LO R_200\nJ3 /MISO +3V3 /SCK /MOSI /RESET +3V3 CONN_02X03\nC1 +3V3 +3V3 C_0.1uF\nU6 /Rx /Tx NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 +3V3 +3V3 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 +3V3 +3V3 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 HC-05\nU1 Net-_C4-Pad1_ /USBD- /USBD+ NC_29 +3V3 +3V3 USB_MicroB\nU3 Net-_R4-Pad1_ NC_30 NC_31 Net-_C6-Pad1_ Net-_R5-Pad1_ NC_32 +3V3 NC_33 NC_34 NC_35 NC_36 Net-_D1-Pad1_ NC_37 /USBD+ /USBD- Net-_C6-Pad1_ +3V3 Net-_C6-Pad1_ +3V3 +3V3 Net-_D2-Pad1_ NC_38 +3V3 NC_39 NC_40 NC_41 FT232RL\nC4 Net-_C4-Pad1_ +3V3 C_100nF\nC7 +3V3 +3V3 C_0.1uF\nC9 +3V3 +3V3 C_10uF\nF1 +3V3 Net-_C4-Pad1_ F_500mA_16v\nC6 Net-_C6-Pad1_ +3V3 C_0.1uF\nR2 Net-_D2-Pad2_ +3V3 R_1K\nR3 Net-_D1-Pad2_ +3V3 R_1K\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED_RX\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED_TX\nR4 Net-_R4-Pad1_ /Rx R_1K\nR5 Net-_R5-Pad1_ /Tx R_1K\nU4 +3V3 +3V3 +3V3 NC_42 +3V3 MIC5205-3.3YM5\nC10 +3V3 +3V3 C_10uF\nC11 +3V3 +3V3 C_0.1uF\nD3 +3V3 Net-_D3-Pad2_ SCK_LED\nR7 Net-_D3-Pad2_ /SCK R_1K\nD4 +3V3 Net-_D4-Pad2_ IO1_LED\nR8 Net-_D4-Pad2_ /IO1 R_1K\nD5 +3V3 Net-_D5-Pad2_ IO2_LED\nR9 Net-_D5-Pad2_ /IO2 R_1K\nD6 +3V3 Net-_D6-Pad2_ LED_RX\nR10 Net-_D6-Pad2_ +3V3 R_1K\nD7 +3V3 Net-_D7-Pad2_ LED_RX\nR11 Net-_D7-Pad2_ +3V3 R_1K\nU2 /MISO /Tx /SS +3V3 +3V3 /CAN_TX /CAN_RX /IO3 /MOSI Net-_C8-Pad1_ Net-_C5-Pad1_ /Rx /AIN6 /AIN7 /IO2 /AIN0 /AIN3 /AIN4 Net-_C2-Pad1_ +3V3 /AREF /AIN5 /IO4 /IO5 /AOUT0 /AIN1 /AIN2 /SCK /IO0 /IO6 /RESET /IO1 ATMEGA16M1\nC3 +3V3 /AREF C_0.1uF\nJ2 /IO0 /IO1 /IO2 /IO3 /IO4 /IO5 /IO6 /Rx /Tx /CAN_TX /CAN_RX /MISO /MOSI /SCK /RESET Right Pins\nJ1 +3V3 +3V3 +3V3 +3V3 /AREF /SS /AOUT0 /AIN7 /AIN6 /AIN5 /AIN4 /AIN3 /AIN2 /AIN1 /AIN0 Left Pins\n.end\n"
    },
    {
        "filename": "1410.cir",
        "prompt": "Design a circuit featuring an ATmega2560 microcontroller with an AVR-ISP-6 programming header and an FTDI header for serial communication. Include crystal oscillator circuitry with a crystal (Y1) connected to Xtal1 and Xtal2 pins via capacitors (C2, C3). Implement a power supply with +5V and GND rails, and decoupling capacitors (C4-C8, C10) for stability. Add a reset circuit with a pull-up resistor (R2) and a capacitor (C1) connected to the DTR pin of the FTDI header for automatic reset functionality. Include an LED (D1) with a current-limiting resistor (R1) connected to a GPIO pin for visual indication. Incorporate a voltage regulator (LM4040DBZ-3) with input and output capacitors (C9, R3) for a stable voltage supply. Ensure proper connections for SPI communication (MOSI, MISO, SCK).",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 +5V GND NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 SCK MOSI MISO NC_18 NC_19 NC_20 Net-_R1-Pad2_ NC_21 NC_22 NC_23 RESET +5V GND Net-_C2-Pad1_ Net-_C3-Pad1_ NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 +5V GND NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 +5V GND NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 +5V GND Net-_C9-Pad1_ NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 ATMEGA2560-16AUR\nY1 Net-_C2-Pad1_ Net-_C3-Pad1_ Crystal\nC2 Net-_C2-Pad1_ GND C\nC3 Net-_C3-Pad1_ GND C\nR1 Net-_D1-Pad2_ Net-_R1-Pad2_ R\nD1 GND Net-_D1-Pad2_ LED\nR2 +5V RESET R\nC4 +5V GND C\nC5 +5V GND C\nC6 +5V GND C\nC7 +5V GND C\nC8 +5V GND C\nC9 Net-_C9-Pad1_ GND C\nC10 RESET GND C\nD2 Net-_C9-Pad1_ GND LM4040DBZ-3\nR3 +5V Net-_C9-Pad1_ R\nJ1 MISO +5V SCK MOSI RESET GND AVR-ISP-6\nJ2 DTR NC_83 NC_84 +5V GND GND FTDI_Header\nC1 RESET DTR C\n.end\n"
    },
    {
        "filename": "1349.cir",
        "prompt": "Design a circuit with an instrumentation amplifier (ADA4807-2ARM) preceded by a differential amplifier stage (OPA333xxD) and followed by an output connector (OutConnector). The input is received through an input connector (InConnector) and passes through a series of capacitors (C270, C271, C272, C273) and a jumper (J79). The differential amplifier stage utilizes resistors (R343, R348, R349) for gain setting and capacitors (C274, C275, C276) for filtering and stability. The instrumentation amplifier stage has additional resistors (R344, R347, R350, R351) and capacitors (C277, C278, C279, C280, C282) for precise amplification and filtering. Include net labels for connections.",
        "content": ".title KiCad schematic\nC270 NC_01 Net-_C270-Pad2_ C\nC272 NC_02 Net-_C270-Pad2_ C\nC271 Net-_C271-Pad1_ NC_03 C\nC273 Net-_C271-Pad1_ NC_04 C\nJ79 Net-_C270-Pad2_ NC_05 Net-_J79-Pad3_ Net-_J79-Pad3_ NC_06 Net-_C271-Pad1_ InConnector\nJ80 NC_07 NC_08 Net-_C277-Pad2_ Net-_C278-Pad2_ NC_09 NC_10 OutConnector\nC280 NC_11 Net-_C280-Pad2_ C\nC282 NC_12 Net-_C280-Pad2_ C\nR350 Net-_C277-Pad2_ Net-_C275-Pad1_ R\nR351 Net-_C278-Pad2_ Net-_R349-Pad2_ R\nC278 Net-_C277-Pad2_ Net-_C278-Pad2_ C\nC277 NC_13 Net-_C277-Pad2_ C\nC279 Net-_C278-Pad2_ NC_14 C\nR345 Net-_C274-Pad1_ Net-_C275-Pad1_ R\nR346 Net-_C274-Pad1_ Net-_C275-Pad2_ R\nR343 Net-_R343-Pad1_ Net-_C274-Pad1_ R\nU44 Net-_R349-Pad2_ Net-_R348-Pad2_ Net-_C276-Pad1_ Net-_C280-Pad2_ Net-_C276-Pad1_ Net-_C275-Pad2_ Net-_C275-Pad1_ NC_15 ADA4807-2ARM\nR349 Net-_R348-Pad2_ Net-_R349-Pad2_ 2.49k\nR348 Net-_C275-Pad1_ Net-_R348-Pad2_ 2.49k\nC274 Net-_C274-Pad1_ NC_16 C\nC275 Net-_C275-Pad1_ Net-_C275-Pad2_ C\nR344 NC_17 Net-_C276-Pad1_ 100k\nR347 Net-_C276-Pad1_ NC_18 100k\nC276 Net-_C276-Pad1_ NC_19 10u\nU51 NC_20 Net-_R343-Pad1_ Net-_J79-Pad3_ NC_21 NC_22 Net-_R343-Pad1_ NC_23 NC_24 OPA333xxD\n.end\n"
    },
    {
        "filename": "612.cir",
        "prompt": "Design a voltage-controlled oscillator (VCO) circuit based on the AS3340 function generator IC. The circuit should include power supply decoupling capacitors (0.1uF) for +12V and -12V rails. Provide connections for Coarse Tune, Fine Tune, 1VOIn (input voltage for frequency control), Modulation Input (ModIn), Pulse Width Input (PWIn), Synchronization Input (SyncIn), Square Wave Output (SquareOut), Triangle Wave Output (TriangleOut), and Sawtooth Wave Output (SawtoothOut) via a 12-pin connector (J1). Include input protection diodes (1N4148) for the +12V and -12V power supplies. Implement appropriate biasing and filtering networks around the AS3340 to ensure stable operation and desired waveform characteristics, including resistors for frequency adjustment and capacitors for waveform shaping. Include a 10-pin connector (J5) for internal connections. Utilize a potentiometer (RV3, 20k) for additional control and resistors (1.8k, 470, 1.5M, 1M, 1k, 100k, 560k, 10k, 100k, 100k, 1M, 820, 24k, 5.6k, 1M) and capacitors (10nF, 0.1uF, 1nF, 10nF) as specified in the schematic.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_R16-Pad1_ Net-_R14-Pad2_ Net-_R14-Pad1_ Net-_R17-Pad2_ Net-_R4-Pad2_ Net-_C1-Pad1_ Net-_RV3-Pad1_ Net-_R18-Pad2_ NC_01 Net-_R19-Pad2_ Net-_C5-Pad1_ GND Net-_R10-Pad2_ Net-_R13-Pad1_ Net-_R1-Pad2_ +12V AS3340\nR13 Net-_R13-Pad1_ GND 1.8k\nC4 Net-_C4-Pad1_ GND 10nF\nR11 Net-_R10-Pad2_ Net-_C4-Pad1_ 470\nR10 +12V Net-_R10-Pad2_ 1.5M\nR5 Net-_C2-Pad1_ Net-_R10-Pad2_ 1M\nC2 Net-_C2-Pad1_ ModIn 0.1uF\nC5 Net-_C5-Pad1_ GND 1nF\nR18 SawtoothOut Net-_R18-Pad2_ 1k\nR19 TriangleOut Net-_R19-Pad2_ 1k\nR17 SquareOut Net-_R17-Pad2_ 1k\nR20 SquareOut GND 10k\nR9 Net-_R4-Pad2_ GND 100k\nR8 +12V Net-_R4-Pad2_ 560k\nR4 PWIn Net-_R4-Pad2_ 1k\nR1 CoarseTune Net-_R1-Pad2_ 100k\nR3 1VOIn Net-_R1-Pad2_ 100k\nR2 FineTune Net-_R1-Pad2_ 1M\nC3 Net-_C3-Pad1_ GND 10nF\nR7 Net-_R1-Pad2_ Net-_C3-Pad1_ 470\nR6 +12V Net-_R1-Pad2_ 360k\nRV3 Net-_RV3-Pad1_ Net-_R12-Pad1_ GND 20k\nR12 Net-_R12-Pad1_ Net-_R1-Pad2_ 1M\nC1 Net-_C1-Pad1_ SyncIn 1nF\nR15 Net-_R14-Pad1_ -12V 820\nR16 Net-_R16-Pad1_ Net-_R16-Pad2_ 24k\nR14 Net-_R14-Pad1_ Net-_R14-Pad2_ 5.6k\nRV4 Net-_R16-Pad2_ Net-_R16-Pad2_ Net-_R14-Pad1_ 10k\nJ5 Net-_D2-Pad1_ Net-_D2-Pad1_ GND GND GND GND GND GND Net-_D1-Pad2_ Net-_D1-Pad2_ Conn_01x10\nD1 +12V Net-_D1-Pad2_ 1N4148\nD2 Net-_D2-Pad1_ -12V 1N4148\nC6 +12V GND 0.1uF\nC7 GND -12V 0.1uF\nJ1 +12V GND -12V CoarseTune FineTune 1VOIn ModIn PWIn SyncIn SquareOut TriangleOut SawtoothOut Conn_01x12\n.end\n"
    },
    {
        "filename": "65.cir",
        "prompt": "Design a stereo audio processing circuit with two identical channels. Each channel includes an input connector (3.5mm jack or coaxial), input filtering capacitors, a dual operational amplifier (ADA4807-2ARM) configured as a non-inverting amplifier with associated resistors for gain setting and feedback, output filtering capacitors, and an output connector (3.5mm jack or coaxial). Include input and output jacks for both left and right channels. The circuit should also include protection diodes on the input stages. Resistor values around the op-amps should be adjustable for gain control. Include decoupling capacitors near the op-amps.",
        "content": ".title KiCad schematic\nJ55 Net-_J54-Pad4_ Net-_J54-Pad3_ NC_01 Audio-Jack-3\nJ54 NC_02 NC_03 Net-_J54-Pad3_ Net-_J54-Pad4_ NC_04 NC_05 InConnector\nJ56 Net-_C172-Pad2_ NC_06 Net-_J56-Pad3_ Net-_J56-Pad4_ NC_07 Net-_C173-Pad1_ OutConnector\nR302 Net-_R302-Pad1_ Net-_J56-Pad4_ R\nR301 NC_08 Net-_J56-Pad4_ R\nU33 Net-_J56-Pad4_ Net-_R302-Pad1_ Net-_C169-Pad1_ NC_09 Net-_C170-Pad1_ Net-_R303-Pad1_ Net-_J56-Pad3_ NC_10 ADA4807-2ARM\nR303 Net-_R303-Pad1_ Net-_J56-Pad3_ R\nR304 NC_11 Net-_J56-Pad3_ R\nC172 NC_12 Net-_C172-Pad2_ C\nC174 NC_13 Net-_C172-Pad2_ C\nC173 Net-_C173-Pad1_ NC_14 C\nC175 Net-_C173-Pad1_ NC_15 C\nC169 Net-_C169-Pad1_ Net-_C169-Pad2_ C\nC170 Net-_C170-Pad1_ Net-_C170-Pad2_ C\nR299 Net-_C171-Pad2_ Net-_C169-Pad1_ R\nR300 Net-_C170-Pad1_ Net-_C171-Pad2_ R\nR297 NC_16 Net-_C171-Pad2_ 10k\nR298 Net-_C171-Pad2_ NC_17 10k\nC171 NC_18 Net-_C171-Pad2_ 10u\nR295 Net-_J54-Pad3_ Net-_C169-Pad2_ 2k2\nR296 Net-_J54-Pad4_ Net-_C170-Pad2_ 2k2\nD7 NC_19 Net-_C169-Pad2_ D\nD9 Net-_C169-Pad2_ NC_20 D\nD8 NC_21 Net-_C170-Pad2_ D\nD10 Net-_C170-Pad2_ NC_22 D\nJ58 Net-_J58-Pad1_ Net-_J58-Pad2_ NC_23 Audio-Jack-3\nC176 NC_24 Net-_C176-Pad2_ C\nC178 NC_25 Net-_C176-Pad2_ C\nC177 Net-_C177-Pad1_ NC_26 C\nC179 Net-_C177-Pad1_ NC_27 C\nJ57 Net-_C176-Pad2_ NC_28 Net-_J57-Pad3_ Net-_J57-Pad4_ NC_29 Net-_C177-Pad1_ InConnector\nJ59 NC_30 NC_31 Net-_J58-Pad2_ Net-_J58-Pad1_ NC_32 NC_33 OutConnector\nR306 Net-_R306-Pad1_ Net-_J58-Pad1_ R\nR305 NC_34 Net-_J58-Pad1_ R\nU34 Net-_J58-Pad1_ Net-_R306-Pad1_ Net-_J57-Pad4_ NC_35 Net-_J57-Pad3_ Net-_R307-Pad1_ Net-_J58-Pad2_ NC_36 ADA4807-2ARM\nR307 Net-_R307-Pad1_ Net-_J58-Pad2_ R\nR308 NC_37 Net-_J58-Pad2_ R\nC184 NC_38 Net-_C184-Pad2_ C\nC186 NC_39 Net-_C184-Pad2_ C\nC185 Net-_C185-Pad1_ NC_40 C\nC187 Net-_C185-Pad1_ NC_41 C\nJ60 Net-_C184-Pad2_ NC_42 Net-_J60-Pad3_ Net-_J60-Pad3_ NC_43 Net-_C185-Pad1_ InConnector\nJ62 NC_44 NC_45 Net-_J60-Pad3_ Net-_J60-Pad3_ NC_46 NC_47 OutConnector\nJ61 Net-_J60-Pad3_ NC_48 Conn_Coaxial\nC188 NC_49 Net-_C188-Pad2_ C\nC190 NC_50 Net-_C188-Pad2_ C\nC189 Net-_C189-Pad1_ NC_51 C\nC191 Net-_C189-Pad1_ NC_52 C\nJ63 Net-_C188-Pad2_ NC_53 Net-_J63-Pad3_ Net-_J63-Pad4_ NC_54 Net-_C189-Pad1_ InConnector\nJ66 NC_55 NC_56 Net-_J63-Pad3_ Net-_J63-Pad4_ NC_57 NC_58 OutConnector\nJ65 Net-_J63-Pad4_ NC_59 Conn_Coaxial\nJ64 Net-_J63-Pad3_ NC_60 Conn_Coaxial\n.end\n"
    },
    {
        "filename": "491.cir",
        "prompt": "Create a circuit consisting of a chain of 20 WS2812B RGB LEDs connected serially. Each LED is powered by +5V and grounded. Decoupling capacitors (104pF) are placed across the +5V and GND lines for each LED. The data input of the first LED is connected to an input pin labeled 'IN_20Pixel'. The output of the last LED is labeled 'OUT_20Pixel'. Provide connection points for +5V, GND, IN_20Pixel, and OUT_20Pixel via a connector. Include appropriate inductors (L1-L20) to represent the LED connections.",
        "content": ".title KiCad schematic\nL6 +5V Net-_L6-Pad2_ GND Net-_L5-Pad2_ WS2812B\nL1 +5V Net-_L1-Pad2_ GND Net-_L1-Pad4_ WS2812B\nL20 +5V OUT_20Pixel GND Net-_L19-Pad2_ WS2812B\nC19 +5V GND 104\nC5 +5V GND 104\nR1 Net-_L1-Pad4_ IN_20Pixel 471\nP1 IN_20Pixel CONN_01X01\nP2 GND CONN_01X01\nP4 OUT_20Pixel CONN_01X01\nP6 +5V CONN_01X01\nP5 GND CONN_01X01\nP3 +5V CONN_01X01\nL2 +5V Net-_L2-Pad2_ GND Net-_L1-Pad2_ WS2812B\nC1 +5V GND 104\nL7 +5V Net-_L7-Pad2_ GND Net-_L6-Pad2_ WS2812B\nC6 +5V GND 104\nL12 +5V Net-_L12-Pad2_ GND Net-_L11-Pad2_ WS2812B\nC11 +5V GND 104\nL13 +5V Net-_L13-Pad2_ GND Net-_L12-Pad2_ WS2812B\nC12 +5V GND 104\nL14 +5V Net-_L14-Pad2_ GND Net-_L13-Pad2_ WS2812B\nC13 +5V GND 104\nL15 +5V Net-_L15-Pad2_ GND Net-_L14-Pad2_ WS2812B\nC14 +5V GND 104\nL16 +5V Net-_L16-Pad2_ GND Net-_L15-Pad2_ WS2812B\nC15 +5V GND 104\nL17 +5V Net-_L17-Pad2_ GND Net-_L16-Pad2_ WS2812B\nC16 +5V GND 104\nL18 +5V Net-_L18-Pad2_ GND Net-_L17-Pad2_ WS2812B\nC17 +5V GND 104\nL19 +5V Net-_L19-Pad2_ GND Net-_L18-Pad2_ WS2812B\nC18 +5V GND 104\nL3 +5V Net-_L3-Pad2_ GND Net-_L2-Pad2_ WS2812B\nC2 +5V GND 104\nL4 +5V Net-_L4-Pad2_ GND Net-_L3-Pad2_ WS2812B\nC3 +5V GND 104\nL5 +5V Net-_L5-Pad2_ GND Net-_L4-Pad2_ WS2812B\nC4 +5V GND 104\nL8 +5V Net-_L8-Pad2_ GND Net-_L7-Pad2_ WS2812B\nC7 +5V GND 104\nL9 +5V Net-_L10-Pad4_ GND Net-_L8-Pad2_ WS2812B\nC8 +5V GND 104\nL10 +5V Net-_L10-Pad2_ GND Net-_L10-Pad4_ WS2812B\nC9 +5V GND 104\nL11 +5V Net-_L11-Pad2_ GND Net-_L10-Pad2_ WS2812B\nC10 +5V GND 104\n.end\n"
    },
    {
        "filename": "498.cir",
        "prompt": "Create a circuit diagram featuring two integrated circuits: a CY7C2245KV18-450BZKI QDR-II+ SRAM chip (U2) and an XC7KxT-FBG484 FPGA (U1). The SRAM chip has 36 data pins labeled QDR_D0 through QDR_D8 (repeated multiple times with different prefixes like NC_), and the FPGA connects to these data pins in a specific arrangement: QDR_D8, QDR_D0, QDR_D6, QDR_D1, QDR_D2, QDR_D7, QDR_D3, and QDR_D4, QDR_D5. The remaining pins on both ICs are not connected (NC_). The circuit should represent a basic interface between the QDR-II+ SRAM and the FPGA, focusing on the data connections.",
        "content": ".title KiCad schematic\nU2 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 /QDR-II+ SRAM/QDR_D8 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 /QDR-II+ SRAM/QDR_D7 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 /QDR-II+ SRAM/QDR_D6 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 /QDR-II+ SRAM/QDR_D5 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 NC_94 /QDR-II+ SRAM/QDR_D4 NC_95 NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 /QDR-II+ SRAM/QDR_D3 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 /QDR-II+ SRAM/QDR_D2 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 NC_132 NC_133 NC_134 NC_135 /QDR-II+ SRAM/QDR_D1 NC_136 NC_137 NC_138 NC_139 NC_140 NC_141 NC_142 NC_143 NC_144 /QDR-II+ SRAM/QDR_D0 NC_145 NC_146 NC_147 NC_148 NC_149 NC_150 NC_151 NC_152 NC_153 NC_154 NC_155 NC_156 CY7C2245KV18-450BZKI\nU1 NC_157 NC_158 NC_159 NC_160 NC_161 NC_162 NC_163 NC_164 NC_165 NC_166 NC_167 NC_168 NC_169 NC_170 NC_171 NC_172 NC_173 NC_174 NC_175 /QDR-II+ SRAM/QDR_D8 /QDR-II+ SRAM/QDR_D0 NC_176 NC_177 /QDR-II+ SRAM/QDR_D6 NC_178 NC_179 /QDR-II+ SRAM/QDR_D1 /QDR-II+ SRAM/QDR_D2 NC_180 NC_181 NC_182 /QDR-II+ SRAM/QDR_D7 NC_183 NC_184 /QDR-II+ SRAM/QDR_D3 NC_185 NC_186 NC_187 NC_188 NC_189 NC_190 /QDR-II+ SRAM/QDR_D4 /QDR-II+ SRAM/QDR_D5 NC_191 NC_192 NC_193 NC_194 NC_195 NC_196 NC_197 XC7KxT-FBG484\n.end\n"
    },
    {
        "filename": "1088.cir",
        "prompt": "Create a circuit with a 100nF decoupling capacitor connected between a 3.3V power supply and ground, and a single SN65HVD233 transceiver IC connected between the 3.3V supply, ground, and with all unused pins connected to ground.",
        "content": ".title KiCad schematic\nC1 GND +3V3 100n\nU1 NC_01 GND +3V3 NC_02 GND NC_03 NC_04 GND SN65HVD233\n.end\n"
    },
    {
        "filename": "302.cir",
        "prompt": "Design a circuit with two independent, buffered current sources. Each current source consists of an operational amplifier (OPA333xxD and ADA4807-2ARM) configured as a current follower, with feedback resistors defining the output current. Each current source has an input connector (InConnector) with associated input capacitors (C5, C7, C13, C15, C6, C8, C14, C16) for filtering. Each current source has an output connector (OutConnector) and associated output resistors (R20, R17, R18, R19, R6, R7, R8, R9, R15, R12, R13, R14, R11, R16) for current setting and limiting. The circuit should be designed for low-current applications.",
        "content": ".title KiCad schematic\nC5 NC_01 Net-_C5-Pad2_ C\nC7 NC_02 Net-_C5-Pad2_ C\nC6 Net-_C6-Pad1_ NC_03 C\nC8 Net-_C6-Pad1_ NC_04 C\nJ4 Net-_C5-Pad2_ NC_05 Net-_J4-Pad3_ Net-_J4-Pad3_ NC_06 Net-_C6-Pad1_ InConnector\nJ5 NC_07 NC_08 Net-_J5-Pad3_ Net-_J5-Pad3_ NC_09 NC_10 OutConnector\nU2 NC_11 Net-_R10-Pad1_ NC_12 NC_13 NC_14 Net-_J5-Pad3_ NC_15 NC_16 OPA333xxD\nR10 Net-_R10-Pad1_ Net-_J5-Pad3_ R\nR7 NC_17 Net-_R6-Pad2_ R\nR8 Net-_R6-Pad2_ Net-_J5-Pad3_ R\nR9 Net-_R6-Pad2_ Net-_R10-Pad1_ R\nR6 Net-_J4-Pad3_ Net-_R6-Pad2_ R\nC13 NC_18 Net-_C13-Pad2_ C\nC15 NC_19 Net-_C13-Pad2_ C\nC14 Net-_C14-Pad1_ NC_20 C\nC16 Net-_C14-Pad1_ NC_21 C\nJ8 Net-_C13-Pad2_ NC_22 Net-_J8-Pad3_ Net-_J8-Pad3_ NC_23 Net-_C14-Pad1_ InConnector\nJ9 NC_24 NC_25 Net-_J9-Pad3_ Net-_J9-Pad3_ NC_26 NC_27 OutConnector\nR15 Net-_R14-Pad2_ Net-_R13-Pad2_ R\nR12 NC_28 Net-_R11-Pad2_ R\nR13 Net-_R11-Pad2_ Net-_R13-Pad2_ R\nR14 Net-_R11-Pad2_ Net-_R14-Pad2_ R\nR11 Net-_J8-Pad3_ Net-_R11-Pad2_ R\nU3 Net-_R13-Pad2_ Net-_R14-Pad2_ NC_29 NC_30 NC_31 Net-_R19-Pad2_ Net-_J9-Pad3_ NC_32 ADA4807-2ARM\nR20 Net-_R19-Pad2_ Net-_J9-Pad3_ R\nR17 NC_33 Net-_R16-Pad2_ R\nR18 Net-_R16-Pad2_ Net-_J9-Pad3_ R\nR19 Net-_R16-Pad2_ Net-_R19-Pad2_ R\nR16 Net-_R13-Pad2_ Net-_R16-Pad2_ R\n.end\n"
    },
    {
        "filename": "474.cir",
        "prompt": "Design a three-stage, cascaded, single-supply operational amplifier circuit using OPA625 op-amps. The first stage is a non-inverting amplifier with a gain of approximately 2, formed by resistors R1 and R2 (both 22k\u03a9) connected to the positive rail (+5V) and ground, respectively. The output of the first stage is capacitively coupled (47pF, C1) to the input of the second stage via a 4.7k\u03a9 resistor (R3). The second stage is configured identically to the first, also a non-inverting amplifier with a gain of approximately 2. The output of the second stage is capacitively coupled (15pF, C2) to the input of the third stage via a 4.7k\u03a9 resistor (R4). The third stage is a voltage follower, with its output labeled \"Output\". All op-amps are powered by +5V and grounded.",
        "content": ".title KiCad schematic\nC1 Net-_AOP2-Pad4_ NC_01 47p\nR3 Net-_AOP2-Pad4_ Net-_AOP1-Pad1_ 4.7k\nR1 +5V Net-_AOP1-Pad4_ 22k\nR2 Net-_AOP1-Pad4_ GND 22k\nAOP1 Net-_AOP1-Pad1_ GND Net-_AOP1-Pad1_ Net-_AOP1-Pad4_ GND +5V OPA625\nAOP2 Net-_AOP2-Pad1_ GND Net-_AOP2-Pad1_ Net-_AOP2-Pad4_ GND +5V OPA625\nR4 Net-_AOP3-Pad4_ Net-_AOP2-Pad1_ 4.7k\nAOP3 Output GND Output Net-_AOP3-Pad4_ GND +5V OPA625\nC2 Net-_AOP3-Pad4_ Net-_AOP1-Pad1_ 15p\n.end\n"
    },
    {
        "filename": "1129.cir",
        "prompt": "Design a circuit with an instrumentation amplifier (ADA4807-2) configured for differential amplification. The input signal is connected through a connector (J8) and fed into the amplifier via resistors (R11, R13, R14). The amplifier's output is connected to another connector (J9) through resistors (R18, R20, R19). Capacitors (C13, C15, C14, C16) are used for decoupling and filtering. Additional resistors (R12, R15, R16, R17) are present for biasing and potentially gain setting. The circuit includes non-connected nodes (NC_01 through NC_16) for potential future expansion or unused pins.",
        "content": ".title KiCad schematic\nC13 NC_01 Net-_C13-Pad2_ C\nC15 NC_02 Net-_C13-Pad2_ C\nC14 Net-_C14-Pad1_ NC_03 C\nC16 Net-_C14-Pad1_ NC_04 C\nJ8 Net-_C13-Pad2_ NC_05 Net-_J8-Pad3_ Net-_J8-Pad3_ NC_06 Net-_C14-Pad1_ InConnector\nJ9 NC_07 NC_08 Net-_J9-Pad3_ Net-_J9-Pad3_ NC_09 NC_10 OutConnector\nR15 Net-_R14-Pad2_ Net-_R13-Pad2_ R\nR12 NC_11 Net-_R11-Pad2_ R\nR13 Net-_R11-Pad2_ Net-_R13-Pad2_ R\nR14 Net-_R11-Pad2_ Net-_R14-Pad2_ R\nR11 Net-_J8-Pad3_ Net-_R11-Pad2_ R\nU3 Net-_R13-Pad2_ Net-_R14-Pad2_ NC_12 NC_13 NC_14 Net-_R19-Pad2_ Net-_J9-Pad3_ NC_15 ADA4807-2ARM\nR20 Net-_R19-Pad2_ Net-_J9-Pad3_ R\nR17 NC_16 Net-_R16-Pad2_ R\nR18 Net-_R16-Pad2_ Net-_J9-Pad3_ R\nR19 Net-_R16-Pad2_ Net-_R19-Pad2_ R\nR16 Net-_R13-Pad2_ Net-_R16-Pad2_ R\n.end\n"
    },
    {
        "filename": "177.cir",
        "prompt": "Design a circuit that converts a +12V input to a \u00b115V output using a flyback transformer topology. The circuit includes two LT3580 controllers, each driving a side of the transformer (T1 and T2) to generate the positive and negative voltages. Each side incorporates Schottky diodes (D1, D2) for rectification, filtering capacitors (C1, C2, C4, C5, C6, C7, C8, C9, C10), and feedback resistors (R2, R3, R4, R5, R6, R7) to regulate the output voltages. Jumpers (JP1, JP2) connect the outputs to \u00b115V rails. Input is provided through TRS jacks (J1, J2) and a connector (P1) for +12V and ground. Additional filtering capacitors (C3, C8) are used on the switching nodes. Small bypass capacitors (C1, C6) are included for stability. Resistors R1 provides a pull-up for the input stage.",
        "content": "* C:\\Users\\melles\\Desktop\\KiCad\\Solar_adapter\\Solar_adapter.cir\n\n* EESchema Netlist Version 1.1 (Spice format) creation date: 06.01.2017 11:27:13\n\n* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N\n* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0\n\n* Sheet Name: /\nJ2  Net-_J2-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ JACK_TRS_6PINS\t\t\nJ1  Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ JACK_TRS_6PINS\t\t\nP1  GND Net-_P1-Pad2_ Net-_P1-Pad2_ +12V-SR CONN_01X04\t\t\nR1  Net-_R1-Pad1_ +12V-SR R\t\t\nU1  Net-_R1-Pad1_ GND ? Net-_P2-Pad1_ Net-_J2-Pad1_ Net-_J1-Pad1_ AQV252G\t\t\nP2  Net-_P2-Pad1_ +12V-SR CONN_01X02\t\t\nP3  /15V-Power/Vout_N GND /15V-Power/Vout_P CONN_01X03\t\t\n* Sheet Name: /15V-Power/\nC1  Net-_C1-Pad1_ GND 1n\t\t\nC3  SW_N Net-_C3-Pad2_ 1u\t\t\nR3  Net-_R3-Pad1_ Net-_C1-Pad1_ 20k\t\t\nU2  Net-_R2-Pad1_ Net-_R3-Pad1_ +12V-SR SW_N +12V-SR Net-_R4-Pad2_ Net-_C2-Pad2_ ? GND LT3580\t\t\nR2  Net-_R2-Pad1_ OUT_N 180k\t\t\nD1  GND Net-_C3-Pad2_ D_Schottky\t\t\nR4  GND Net-_R4-Pad2_ 85k\t\t\nC2  GND Net-_C2-Pad2_ 0,1u\t\t\nC4  GND OUT_N 10u\t\t\nC5  GND +12V-SR 2,2u\t\t\nJP1  OUT_N /15V-Power/Vout_N Jumper_NO_Small\t\t\nT1  SW_N +12V-SR OUT_N Net-_C3-Pad2_ TRANSFO\t\t\nJP2  OUT_P /15V-Power/Vout_P Jumper_NO_Small\t\t\nC6  Net-_C6-Pad1_ GND 1n\t\t\nC8  SW_P Net-_C8-Pad2_ 1u\t\t\nR6  Net-_R6-Pad1_ Net-_C6-Pad1_ 20k\t\t\nU3  Net-_R5-Pad1_ Net-_R6-Pad1_ +12V-SR SW_P +12V-SR Net-_R7-Pad2_ Net-_C7-Pad2_ ? GND LT3580\t\t\nR5  Net-_R5-Pad1_ OUT_P 165k\t\t\nD2  OUT_P Net-_C8-Pad2_ D_Schottky\t\t\nR7  GND Net-_R7-Pad2_ 85k\t\t\nC7  GND Net-_C7-Pad2_ 0,1u\t\t\nC10  GND OUT_P 10u\t\t\nC9  GND +12V-SR 2,2u\t\t\nT2  SW_P +12V-SR GND Net-_C8-Pad2_ TRANSFO\t\t\n\n.end\n"
    },
    {
        "filename": "696.cir",
        "prompt": "Create a circuit with an Arduino Nano V3.x connected to a strip of 21 WS2812B RGB LEDs, each with a 0.1uF decoupling capacitor. Each LED is connected in series with a 220-ohm current-limiting resistor to ground. Five of the LEDs are controlled by pull-up resistors (47k ohms) to +5V and momentary pushbuttons, allowing for individual control or input. A barrel jack connector is included for power. The circuit also includes mounting holes. Decoupling capacitors (0.1uF) are present on the +5V rail.",
        "content": ".title KiCad schematic\nA1 NC_01 NC_02 NC_03 GND Net-_47Kohm1-Pad1_ Net-_47Kohm2-Pad1_ Net-_47Kohm3-Pad1_ Net-_47Kohm4-Pad1_ Net-_47Kohm5-Pad1_ Net-_47Kohm6-Pad1_ Net-_220ohm1-Pad2_ Net-_220ohm2-Pad2_ Net-_220ohm3-Pad2_ Net-_220ohm4-Pad2_ Net-_A1-Pad15_ NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 +5V NC_15 GND Net-_A1-Pad30_ Arduino_Nano_v3.x\nSW1 +5V Net-_47Kohm1-Pad1_ SW_Push\nSW2 +5V Net-_47Kohm2-Pad1_ SW_Push\nSW3 +5V Net-_47Kohm3-Pad1_ SW_Push\nSW4 +5V Net-_47Kohm4-Pad1_ SW_Push\nSW5 +5V Net-_47Kohm5-Pad1_ SW_Push\nD1 +5V Net-_D1-Pad2_ GND Net-_A1-Pad15_ WS2812B\nD2 +5V Net-_D2-Pad2_ GND Net-_D1-Pad2_ WS2812B\n0.1uF1 +5V GND CAP\n47Kohm1 Net-_47Kohm1-Pad1_ GND R\n47Kohm2 Net-_47Kohm2-Pad1_ GND R\n47Kohm3 Net-_47Kohm3-Pad1_ GND R\n47Kohm4 Net-_47Kohm4-Pad1_ GND R\n47Kohm5 Net-_47Kohm5-Pad1_ GND R\nD3 +5V Net-_D3-Pad2_ GND Net-_D2-Pad2_ WS2812B\n0.1uF2 +5V GND CAP\nD4 +5V Net-_D4-Pad2_ GND Net-_D3-Pad2_ WS2812B\n0.1uF3 +5V GND CAP\nD5 +5V Net-_D5-Pad2_ GND Net-_D4-Pad2_ WS2812B\n0.1uF4 +5V GND CAP\nD7 +5V Net-_D7-Pad2_ GND Net-_D6-Pad2_ WS2812B\n0.1uF6 +5V GND CAP\nD8 +5V Net-_D8-Pad2_ GND Net-_D7-Pad2_ WS2812B\n0.1uF7 +5V GND CAP\nD9 +5V Net-_D10-Pad4_ GND Net-_D8-Pad2_ WS2812B\n0.1uF8 +5V GND CAP\nD10 +5V Net-_D10-Pad2_ GND Net-_D10-Pad4_ WS2812B\n0.1uF9 +5V GND CAP\nD11 +5V Net-_D11-Pad2_ GND Net-_D10-Pad2_ WS2812B\nD12 +5V Net-_D12-Pad2_ GND Net-_D11-Pad2_ WS2812B\n0.1uF11 +5V GND CAP\nD13 +5V Net-_D13-Pad2_ GND Net-_D12-Pad2_ WS2812B\n0.1uF12 +5V GND CAP\nD14 +5V Net-_D14-Pad2_ GND Net-_D13-Pad2_ WS2812B\n0.1uF13 +5V GND CAP\nD15 +5V Net-_D15-Pad2_ GND Net-_D14-Pad2_ WS2812B\n0.1uF14 +5V GND CAP\nD16 +5V Net-_D16-Pad2_ GND Net-_D15-Pad2_ WS2812B\nD17 +5V Net-_D17-Pad2_ GND Net-_D16-Pad2_ WS2812B\n0.1uF16 +5V GND CAP\nD18 +5V Net-_D18-Pad2_ GND Net-_D17-Pad2_ WS2812B\n0.1uF17 +5V GND CAP\nD19 +5V Net-_D19-Pad2_ GND Net-_D18-Pad2_ WS2812B\n0.1uF18 +5V GND CAP\nD20 +5V NC_16 GND Net-_D19-Pad2_ WS2812B\nD6 +5V Net-_D6-Pad2_ GND Net-_D5-Pad2_ WS2812B\nD21 GND Net-_220ohm1-Pad1_ LED\nD22 GND Net-_220ohm2-Pad1_ LED\nD23 GND Net-_220ohm3-Pad1_ LED\n220ohm1 Net-_220ohm1-Pad1_ Net-_220ohm1-Pad2_ R\n220ohm2 Net-_220ohm2-Pad1_ Net-_220ohm2-Pad2_ R\n220ohm3 Net-_220ohm3-Pad1_ Net-_220ohm3-Pad2_ R\nD24 GND Net-_220ohm4-Pad1_ LED\n220ohm4 Net-_220ohm4-Pad1_ Net-_220ohm4-Pad2_ R\nSW6 +5V Net-_47Kohm6-Pad1_ SW_Push\n47Kohm6 Net-_47Kohm6-Pad1_ GND R\n0.1uF5 +5V GND CAP\n0.1uF10 +5V GND CAP\n0.1uF15 +5V GND CAP\n0.1uF20 +5V GND CAP\n0.1uF19 +5V GND CAP\nJ1 GND Net-_A1-Pad30_ Net-_A1-Pad30_ Barrel_Jack_Switch\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nH5 MountingHole\nH6 MountingHole\nH7 MountingHole\nH8 MountingHole\n.end\n"
    },
    {
        "filename": "1580.cir",
        "prompt": "Design a multi-voltage power supply circuit utilizing a 555 timer astable multivibrator to drive a rectifier and filtering stage for generating a negative voltage, alongside multiple linear voltage regulators to create +5V, +3.3V, +12V, and -5V and -12V rails from an unspecified input. Include decoupling capacitors on each regulated output and a diode/capacitor filter for the negative voltage generation. The circuit should also include an LED indicator with current limiting resistor connected to a positive voltage rail. Utilize standard components like 1N400x diodes, 2N2222 and 2N3904 transistors, and LM2940, LM2990, and LM1117 voltage regulators.",
        "content": ".title KiCad schematic\nU1 GND Net-_C2-Pad2_ Net-_R3-Pad2_ 5V Net-_C1-Pad2_ Net-_C2-Pad2_ Net-_R1-Pad1_ VCC LM555N\nC1 GND Net-_C1-Pad2_ 10n\nR2 Net-_R1-Pad1_ Net-_C2-Pad2_ 12k\nR1 Net-_R1-Pad1_ 5V 2.2k\n1N400X1 Net-_1N400X1-Pad1_ VCC D\nC3 Net-_1N400X1-Pad1_ GND 220u\nC4 12V GND 47u\nC5 5V GND 47u\nR5 Net-_D1-Pad2_ 5V 270\nD1 GND Net-_D1-Pad2_ LED\n2N1 Net-_2N1-Pad1_ Net-_2N1-Pad2_ GND Q_NPN_BCE\nR4 Net-_1N400X1-Pad1_ Net-_2N1-Pad2_ 1.8k\n2N2222_1 Net-_2N1-Pad2_ Net-_1N400X1-Pad1_ Net-_2N2-Pad3_ Q_NPN_BCE\n2N2 Net-_2N1-Pad2_ GND Net-_2N2-Pad3_ Q_PNP_BCE\nC7 Net-_2N2-Pad3_ Net-_1N400X2-Pad2_ 47u\n1N400X2 GND Net-_1N400X2-Pad2_ D\n1N400X3 Net-_1N400X2-Pad2_ Net-_1N400X3-Pad2_ D\nC8 GND Net-_1N400X3-Pad2_ 47u\nC9 GND -12V 47u\nR3 Net-_2N1-Pad1_ Net-_R3-Pad2_ 3.3k\nC2 GND Net-_C2-Pad2_ 47n\nU5 GND Net-_1N400X3-Pad2_ -12V LM2990T-12\nU6 GND -12V -5V LM2990T-5\nC10 GND -5V 47u\nU2 GND Net-_1N400X1-Pad1_ 12V LM2940CT-12\nU3 GND 12V 5V LM2940CT-5\nU4 GND 12V 3.3V LM1117T-3.3\nC6 3.3V GND 47u\n.end\n"
    },
    {
        "filename": "1584.cir",
        "prompt": "Create a circuit with two LEDs, one with a common anode (ARGB) and one with a common cathode (RGBA), both connected to a voltage source (VCC) and three resistors (R, G, B) to control their color. The ARGB LED's anode connects to VCC, and its R, G, and B cathodes connect to respective resistors. The RGBA LED's cathode connects to VCC, and its R, G, and B anodes connect to respective resistors.",
        "content": ".title KiCad schematic\nD1 VCC R G B LED_ARGB\nD2 R G B VCC LED_RGBA\n.end\n"
    },
    {
        "filename": "357.cir",
        "prompt": "Create a circuit with a 5-pin header (J1) connected to a central node. This node is capacitively coupled to ground (C1, C2) and has three small resistors (R1, R2, R3) branching out. One resistor (R1) connects to a 7-pin header (J2). Another resistor (R2) connects to one side of a second capacitor (C3), the other side of which is connected to a 3-pin header (J3). The third resistor (R3) connects to one side of a third capacitor (C4), the other side of which is also connected to the 3-pin header (J3). A fourth and fifth resistor (R4, R5) are also connected to the central node and capacitors C3 and C4 respectively. All capacitors and resistors should be of a small value.",
        "content": ".title KiCad schematic\nJ2 Net-_J1-Pad4_ Net-_J1-Pad3_ Net-_J1-Pad2_ Net-_C1-Pad1_ Net-_C1-Pad2_ Net-_C4-Pad2_ Net-_J2-Pad7_ Net-_C3-Pad1_ TDA1543\nJ1 Net-_C1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_C1-Pad2_ Conn_01x05\nC2 Net-_C1-Pad1_ Net-_C1-Pad2_ C_Small\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ C_Small\nR2 Net-_C1-Pad1_ Net-_C3-Pad1_ R_Small\nR3 Net-_C1-Pad1_ Net-_C4-Pad2_ R_Small\nR1 Net-_C1-Pad1_ Net-_J2-Pad7_ R_Small\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ C_Small\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ C_Small\nR5 Net-_C1-Pad1_ Net-_C4-Pad1_ R_Small\nR4 Net-_C3-Pad2_ Net-_C1-Pad1_ R_Small\nJ3 Net-_C3-Pad2_ Net-_C1-Pad1_ Net-_C4-Pad1_ Conn_01x03\n.end\n"
    },
    {
        "filename": "38.cir",
        "prompt": "Design a circuit with a USB-A connector (J3, J4, J5) providing 5V (VBUS) and a 3.3V regulated output (+3V3). Include filtering capacitors (C3, C74, C76, C77, C78) on both the 5V and 3.3V rails. A 12MHz crystal oscillator (Y1) is connected to an unspecified microcontroller (U2). Status LEDs (D69, D73, D74, D76) indicate activity, likely connected to data lines, with current-limiting resistors (R10, R13, R14) of 330 ohms. A pull-up resistor (R8, 47K) and a pull-down resistor (R5, 100K, R9, 2.7K) are present on the microcontroller's input pins. A decoupling capacitor (C75, 10uF) is used for the 3.3V rail. The LEDs are colored Green (D69, D73, D74) and Red (D76).",
        "content": ".title KiCad schematic\nU2 GND Net-_U2-Pad2_ Net-_U2-Pad3_ NC_01 NC_02 Net-_J5-Pad2_ Net-_J5-Pad3_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_C75-Pad2_ +3V3 Net-_R9-Pad1_ NC_03 NC_04 +3V3 Net-_R5-Pad1_ +3V3 VBUS +3V3 Net-_D69-Pad1_ Net-_R13-Pad2_ Net-_R10-Pad2_ NC_05 +3V3 NC_06 Net-_C75-Pad2_ FE1.1s\nD74 Net-_D69-Pad1_ Net-_D74-Pad2_ Green\nD75 Net-_D74-Pad2_ Net-_D69-Pad1_ Green\nD73 Net-_D69-Pad2_ Net-_D69-Pad1_ Green\nD69 Net-_D69-Pad1_ Net-_D69-Pad2_ Green\nR13 Net-_D74-Pad2_ Net-_R13-Pad2_ 330\nR10 Net-_D69-Pad2_ Net-_R10-Pad2_ 330\nD76 Net-_D76-Pad1_ Net-_D69-Pad1_ Red\nR14 GND Net-_D76-Pad1_ 330\nY1 Net-_U2-Pad2_ Net-_U2-Pad3_ 12MHz\nC3 GND VBUS 0.1uF\nC74 GND VBUS 10uF\nR5 Net-_R5-Pad1_ GND 100K\nR9 Net-_R9-Pad1_ GND 2K7\nC75 GND Net-_C75-Pad2_ 10uF\nC76 GND Net-_C75-Pad2_ 0.1uF\nC77 GND +3V3 0.1uF\nC78 GND +3V3 10uF\nR8 Net-_R5-Pad1_ VBUS 47K\nJ3 VBUS Net-_J3-Pad2_ Net-_J3-Pad3_ GND GND USB_A\nJ4 VBUS Net-_J4-Pad2_ Net-_J4-Pad3_ GND GND USB_A\nJ5 VBUS Net-_J5-Pad2_ Net-_J5-Pad3_ GND GND USB_A\n.end\n"
    },
    {
        "filename": "1583.cir",
        "prompt": "Design a circuit with three identical, independent, single-supply operational amplifier (OPA333xxD) based non-inverting amplifier stages. Each stage includes input and output connectors (InConnector, OutConnector), input and output coupling capacitors, and a feedback resistor network to set the gain. Each amplifier stage has a resistor network connected to its non-inverting input. Include decoupling capacitors for each amplifier stage. The circuit should be structured with clear separation between the three amplifier stages.",
        "content": ".title KiCad schematic\nC92 NC_01 Net-_C92-Pad2_ C\nC94 NC_02 Net-_C92-Pad2_ C\nC93 Net-_C93-Pad1_ NC_03 C\nC95 Net-_C93-Pad1_ NC_04 C\nJ34 Net-_C92-Pad2_ NC_05 Net-_C96-Pad2_ Net-_C96-Pad2_ NC_06 Net-_C93-Pad1_ InConnector\nJ35 NC_07 NC_08 Net-_C97-Pad1_ Net-_C97-Pad1_ NC_09 NC_10 OutConnector\nU20 NC_11 Net-_R240-Pad1_ Net-_C96-Pad1_ NC_12 NC_13 Net-_C97-Pad2_ NC_14 NC_15 OPA333xxD\nR242 NC_16 Net-_C96-Pad1_ R\nR241 Net-_C96-Pad2_ Net-_C97-Pad1_ R\nR240 Net-_R240-Pad1_ Net-_C96-Pad2_ R\nC97 Net-_C97-Pad1_ Net-_C97-Pad2_ C\nC96 Net-_C96-Pad1_ Net-_C96-Pad2_ C\nR243 Net-_R240-Pad1_ Net-_C97-Pad2_ R\nC98 NC_17 Net-_C100-Pad2_ C\nC100 NC_18 Net-_C100-Pad2_ C\nC99 Net-_C101-Pad1_ NC_19 C\nC101 Net-_C101-Pad1_ NC_20 C\nJ36 Net-_C100-Pad2_ NC_21 Net-_C102-Pad2_ Net-_C103-Pad2_ NC_22 Net-_C101-Pad1_ InConnector\nJ37 Net-_C106-Pad2_ NC_23 Net-_C104-Pad1_ Net-_C105-Pad1_ NC_24 Net-_C107-Pad1_ OutConnector\nU21 NC_25 Net-_R244-Pad1_ Net-_C102-Pad1_ NC_26 NC_27 Net-_C104-Pad2_ NC_28 NC_29 OPA333xxD\nR248 NC_30 Net-_C102-Pad1_ R\nR246 Net-_C102-Pad2_ Net-_C104-Pad1_ R\nR244 Net-_R244-Pad1_ Net-_C102-Pad2_ R\nC104 Net-_C104-Pad1_ Net-_C104-Pad2_ C\nC102 Net-_C102-Pad1_ Net-_C102-Pad2_ C\nR250 Net-_R244-Pad1_ Net-_C104-Pad2_ R\nU22 NC_31 Net-_R245-Pad1_ Net-_C103-Pad1_ NC_32 NC_33 Net-_C105-Pad2_ NC_34 NC_35 OPA333xxD\nR249 NC_36 Net-_C103-Pad1_ R\nR247 Net-_C103-Pad2_ Net-_C105-Pad1_ R\nR245 Net-_R245-Pad1_ Net-_C103-Pad2_ R\nC105 Net-_C105-Pad1_ Net-_C105-Pad2_ C\nC103 Net-_C103-Pad1_ Net-_C103-Pad2_ C\nR251 Net-_R245-Pad1_ Net-_C105-Pad2_ R\nC106 NC_37 Net-_C106-Pad2_ C\nC108 NC_38 Net-_C106-Pad2_ C\nC107 Net-_C107-Pad1_ NC_39 C\nC109 Net-_C107-Pad1_ NC_40 C\n.end\n"
    },
    {
        "filename": "1200.cir",
        "prompt": "Create a circuit with a single LM741 operational amplifier. The op-amp's input and output pins are not connected to any specific components or voltage sources, but are labeled as NC_01 through NC_06 and /TEST_THING respectively. Connect a connector, P1, to the output of the op-amp (/TEST_THING) via pin CONN_01X01. The circuit should be a basic, unconnected op-amp configuration for testing purposes.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 /TEST_THING NC_06 LM741\nP1 /TEST_THING CONN_01X01\n.end\n"
    },
    {
        "filename": "1747.cir",
        "prompt": "Create a circuit that generates RGB color signals (/RED, /GREEN, /BLUE) with adjustable intensity levels. Each color channel has three resistors in series (1k\u03a9, 510\u03a9, and 2k\u03a9) connected to a common voltage source (VGA) through two parallel resistors (82.5\u03a9 each). The circuit should have a common ground (GND) and several unconnected nodes (NC_01 through NC_05, NC_03, NC_04, Net-_R29-Pad2_, Net-_R30-Pad2_, NC_05). The VGA node represents the output voltage for each color channel.",
        "content": ".title KiCad schematic\nX1 /RED /GREEN /BLUE NC_01 NC_02 GND GND GND NC_03 GND GND NC_04 Net-_R29-Pad2_ Net-_R30-Pad2_ NC_05 VGA\nR42 NC_06 /RED 3.9K\nR35 NC_07 /GREEN 3.9K\nR31 NC_08 /BLUE 3.9K\nR29 NC_09 Net-_R29-Pad2_ 82.5\nR30 NC_10 Net-_R30-Pad2_ 82.5\nR41 NC_11 /RED 2K\nR36 NC_12 /GREEN 2K\nR32 NC_13 /BLUE 2K\nR40 NC_14 /RED 1K\nR39 NC_15 /RED 510\nR37 NC_16 /GREEN 1K\nR38 NC_17 /GREEN 510\nR33 NC_18 /BLUE 1K\nR34 NC_19 /BLUE 510\n.end\n"
    },
    {
        "filename": "1518.cir",
        "prompt": "Create a keyboard matrix circuit with 15 rows and 11 columns. Each key press is represented by a switch (labeled S1-S67) connected in series with a Schottky diode (labeled D1-D70). The switches are arranged in a grid-like pattern, with each switch connecting a row line to a column line. The row lines are labeled /row0 through /row4 and Net-_D[number]-Pad2_. The column lines are labeled /col0 through /col14 and NC_0[number]. Specific keys are assigned to each switch based on the provided list (e.g., S1 is connected to 'esc', S2 to 'tab1.5', etc.). All diodes are oriented to allow current flow from the column lines to the row lines.",
        "content": ".title KiCad schematic\nS1 /row0 Net-_D1-Pad2_ esc\nD1 /col0 Net-_D1-Pad2_ D_Schottky\nS2 /row1 Net-_D2-Pad2_ tab1.5\nD2 /col0 Net-_D2-Pad2_ D_Schottky\nS3 /row2 Net-_D3-Pad2_ caps1.75\nD3 /col0 Net-_D3-Pad2_ D_Schottky\nS4 /row3 Net-_D4-Pad2_ shiftl_225\nD4 /col0 Net-_D4-Pad2_ D_Schottky\nS5 NC_01 Net-_D5-Pad2_ ctrl_125\nD5 /col0 Net-_D5-Pad2_ D_Schottky\nS6 /row0 Net-_D6-Pad2_ 1\nD6 /col1 Net-_D6-Pad2_ D_Schottky\nS7 /row1 Net-_D7-Pad2_ q\nD7 NC_02 Net-_D7-Pad2_ D_Schottky\nS8 /row2 Net-_D8-Pad2_ a\nD8 NC_03 Net-_D8-Pad2_ D_Schottky\nS9 /row3 Net-_D9-Pad2_ z\nD9 /col1 Net-_D9-Pad2_ D_Schottky\nS10 /row4 Net-_D10-Pad2_ win\nD10 /col1 Net-_D10-Pad2_ D_Schottky\nS11 /row0 Net-_D11-Pad2_ 2\nD11 /col2 Net-_D11-Pad2_ D_Schottky\nS12 /row1 Net-_D12-Pad2_ w\nD12 /col2 Net-_D12-Pad2_ D_Schottky\nS13 /row2 Net-_D13-Pad2_ s\nD13 /col2 Net-_D13-Pad2_ D_Schottky\nS14 /row3 Net-_D14-Pad2_ x\nD14 /col2 Net-_D14-Pad2_ D_Schottky\nS15 /row4 Net-_D15-Pad2_ lalt\nD15 /col2 Net-_D15-Pad2_ D_Schottky\nS16 /row0 Net-_D16-Pad2_ 3\nD16 /col3 Net-_D16-Pad2_ D_Schottky\nS17 /row1 Net-_D17-Pad2_ e\nD17 /col3 Net-_D17-Pad2_ D_Schottky\nS18 /row2 Net-_D18-Pad2_ d\nD18 /col3 Net-_D18-Pad2_ D_Schottky\nS19 /row3 Net-_D19-Pad2_ c\nD19 /col3 Net-_D19-Pad2_ D_Schottky\nS20 /row0 Net-_D20-Pad2_ 4\nD20 /col4 Net-_D20-Pad2_ D_Schottky\nS21 /row1 Net-_D21-Pad2_ r\nD21 /col4 Net-_D21-Pad2_ D_Schottky\nS22 /row2 Net-_D22-Pad2_ f\nD22 /col4 Net-_D22-Pad2_ D_Schottky\nS23 /row3 Net-_D23-Pad2_ v\nD23 /col4 Net-_D23-Pad2_ D_Schottky\nS24 /row0 Net-_D24-Pad2_ 5\nD24 /col5 Net-_D24-Pad2_ D_Schottky\nS25 NC_04 Net-_D25-Pad2_ t\nD25 NC_05 Net-_D25-Pad2_ D_Schottky\nS26 NC_06 Net-_D26-Pad2_ g\nD26 /col5 Net-_D26-Pad2_ D_Schottky\nS27 /row3 Net-_D27-Pad2_ b\nD27 /col5 Net-_D27-Pad2_ D_Schottky\nS28 /row4 Net-_D28-Pad2_ space\nD28 /col5 Net-_D28-Pad2_ D_Schottky\nS29 /row0 Net-_D29-Pad2_ 6\nD29 /col6 Net-_D29-Pad2_ D_Schottky\nS30 /row1 Net-_D30-Pad2_ y\nD30 /col6 Net-_D30-Pad2_ D_Schottky\nS31 /row2 Net-_D31-Pad2_ h\nD31 /col6 Net-_D31-Pad2_ D_Schottky\nS32 NC_07 Net-_D32-Pad2_ n\nD32 /col6 Net-_D32-Pad2_ D_Schottky\nS33 /row0 Net-_D33-Pad2_ 7\nD33 /col7 Net-_D33-Pad2_ D_Schottky\nS34 /row1 Net-_D34-Pad2_ u\nD34 /col7 Net-_D34-Pad2_ D_Schottky\nS35 /row2 Net-_D35-Pad2_ j\nD35 /col7 Net-_D35-Pad2_ D_Schottky\nS36 /row3 Net-_D36-Pad2_ m\nD36 /col7 Net-_D36-Pad2_ D_Schottky\nS37 /row0 Net-_D37-Pad2_ 8\nD37 /col8 Net-_D37-Pad2_ D_Schottky\nS38 /row1 Net-_D38-Pad2_ i\nD38 /col8 Net-_D38-Pad2_ D_Schottky\nS39 /row2 Net-_D39-Pad2_ k\nD39 /col8 Net-_D39-Pad2_ D_Schottky\nS40 /row3 Net-_D40-Pad2_ ,\nD40 /col8 Net-_D40-Pad2_ D_Schottky\nS41 /row4 Net-_D41-Pad2_ ralt\nD41 /col8 Net-_D41-Pad2_ D_Schottky\nS42 /row0 Net-_D42-Pad2_ 9\nD42 /col9 Net-_D42-Pad2_ D_Schottky\nS43 /row1 Net-_D43-Pad2_ o\nD43 /col9 Net-_D43-Pad2_ D_Schottky\nS44 /row2 Net-_D44-Pad2_ l\nD44 /col9 Net-_D44-Pad2_ D_Schottky\nS45 /row4 Net-_D45-Pad2_ fn\nD45 /col9 Net-_D45-Pad2_ D_Schottky\nS46 /row0 Net-_D46-Pad2_ 0\nD46 /col10 Net-_D46-Pad2_ D_Schottky\nS47 /row1 Net-_D47-Pad2_ p\nD47 /col10 Net-_D47-Pad2_ D_Schottky\nS48 /row2 Net-_D48-Pad2_ ;\nD48 /col10 Net-_D48-Pad2_ D_Schottky\nS49 /row3 Net-_D49-Pad2_ /\nD49 /col10 Net-_D49-Pad2_ D_Schottky\nS50 /row4 Net-_D50-Pad2_ mod\nD50 /col10 Net-_D50-Pad2_ D_Schottky\nS51 /row0 Net-_D51-Pad2_ esc\nD51 /col11 Net-_D51-Pad2_ D_Schottky\nS52 /row1 Net-_D52-Pad2_ [\nD52 /col11 Net-_D52-Pad2_ D_Schottky\nS53 /row0 Net-_D53-Pad2_ bkspc_2.0\nD53 /col12 Net-_D53-Pad2_ D_Schottky\nS54 /row2 Net-_D54-Pad2_ ]\nD54 /col11 Net-_D54-Pad2_ D_Schottky\nS55 /row2 Net-_D55-Pad2_ enter\nD55 /col12 Net-_D55-Pad2_ D_Schottky\nS56 /row3 Net-_D56-Pad2_ arrowmod1.0\nD56 /col12 Net-_D56-Pad2_ D_Schottky\nS57 /row4 Net-_D57-Pad2_ mod2\nD57 /col11 Net-_D57-Pad2_ D_Schottky\nS58 /row0 Net-_D58-Pad2_ prog0\nD58 /col13 Net-_D58-Pad2_ D_Schottky\nS59 NC_08 Net-_D59-Pad2_ prog1\nD59 /col13 Net-_D59-Pad2_ D_Schottky\nS60 NC_09 Net-_D60-Pad2_ prog3\nD60 /col13 Net-_D60-Pad2_ D_Schottky\nS61 NC_10 Net-_D61-Pad2_ prog5\nD61 /col13 Net-_D61-Pad2_ D_Schottky\nS62 NC_11 Net-_D62-Pad2_ prog7\nD62 /col13 Net-_D62-Pad2_ D_Schottky\nS64 /row1 Net-_D64-Pad2_ prog2\nD64 /col14 Net-_D64-Pad2_ D_Schottky\nS65 /row2 Net-_D65-Pad2_ prog4\nD65 /col14 Net-_D65-Pad2_ D_Schottky\nS66 /row3 Net-_D66-Pad2_ pro6\nD66 /col14 Net-_D66-Pad2_ D_Schottky\nS67 /row4 Net-_D67-Pad2_ prog8\nD67 /col14 Net-_D67-Pad2_ D_Schottky\nS69 /row3 Net-_D69-Pad2_ 1.75\nD69 /col11 Net-_D69-Pad2_ D_Schottky\nS68 /row3 Net-_D68-Pad2_ .\nD68 /col9 Net-_D68-Pad2_ D_Schottky\nD70 /col12 Net-_D70-Pad2_ D_Schottky\nS70 /row1 Net-_D70-Pad2_ \\\nS63 /row2 Net-_D63-Pad2_ '\nD63 /col11 Net-_D63-Pad2_ D_Schottky\n.end\n"
    },
    {
        "filename": "504.cir",
        "prompt": "Design a DC-DC buck-boost converter circuit using an LTC3561A controller. The input voltage is +5V. The circuit should include input and output filtering capacitors (22uF and 10uF respectively), an inductor (2.2uH and 6.8uH), and associated resistors for feedback and compensation (249K, 287K, 549K, and 16.9K). Include a feedback network with a 22pF capacitor. Generate test points for the +5V input, ground, core voltage (1.5V) at the output of the first LC filter, and PLL voltage (1.5V) at the output of the second LC filter. Include a 680pF capacitor connected to the input of the 16.9K resistor.",
        "content": ".title KiCad schematic\nC6 +5V GND 22uF\nC10 Net-_C10-Pad1_ GND 10uF\nL1 Net-_L1-Pad1_ Net-_C10-Pad1_ 2.2uH\nR5 Net-_C10-Pad1_ Net-_C9-Pad2_ 249K\nC9 Net-_C10-Pad1_ Net-_C9-Pad2_ 22pF\nR4 GND Net-_C9-Pad2_ 287K\nR3 GND Net-_R3-Pad2_ 549K\nR2 Net-_C4-Pad1_ Net-_R2-Pad2_ 16.9K\nC4 Net-_C4-Pad1_ GND 680pF\nL2 Net-_C10-Pad1_ Net-_C11-Pad1_ 6.8uH\nC11 Net-_C11-Pad1_ GND 10uF\nTP3 +5V +5V\nTP4 GND GND\nTP5 Net-_C10-Pad1_ 1.5V Core\nTP6 Net-_C11-Pad1_ 1.5V PLL\nU2 Net-_R3-Pad2_ GND Net-_L1-Pad1_ GND +5V +5V Net-_C9-Pad2_ Net-_R2-Pad2_ GND LTC3561A\n.end\n"
    },
    {
        "filename": "1019.cir",
        "prompt": "Create a circuit with a 3.3V and 5V power supply, an I2C interface with SDA and SCL lines, a digital ground, and an LED indicator controlled by a digital output. Include a potentiometer connected to the 5V supply and ground, a push button switch connected to the 5V supply, and a resistor network for the LED and switch. The I2C lines are connected to both a dedicated connector and digital outputs.",
        "content": ".title KiCad schematic\nP1 NC_01 NC_02 NC_03 +3V3 +5V GND GND NC_04 Power\nP2 /A0 NC_05 NC_06 NC_07 /A4_SDA_ /A5_SCL_ Analog\nP5 NC_08 CONN_01X01\nP6 NC_09 CONN_01X01\nP7 NC_10 CONN_01X01\nP8 NC_11 CONN_01X01\nP4 NC_12 NC_13 NC_14 GND NC_15 NC_16 NC_17 NC_18 Digital\nP3 /A5_SCL_ /A4_SDA_ NC_19 GND NC_20 NC_21 NC_22 NC_23 NC_24 /8 Digital\nD1 Net-_D1-Pad1_ /8 LED\nRV1 +5V /A0 GND R_POT\nSW1 +5V Net-_R1-Pad2_ SW_Push\nR1 GND Net-_R1-Pad2_ R\nR2 Net-_D1-Pad1_ GND R\n.end\n"
    },
    {
        "filename": "1114.cir",
        "prompt": "Design a circuit featuring two dual operational amplifiers (ADA4807-2ARM) configured as voltage followers with input and output connectors (InConnector, OutConnector). Each op-amp has associated input and output resistors for impedance matching and signal conditioning. Include bypass capacitors near each op-amp power supply and at the input/output connectors to filter noise. The circuit should have a clear input stage (J26) and output stage (J27) with resistors connecting to the op-amp inputs and outputs. The netlist suggests a symmetrical design with similar resistor networks around each op-amp.",
        "content": ".title KiCad schematic\nC65 NC_01 Net-_C65-Pad2_ C\nC67 NC_02 Net-_C65-Pad2_ C\nC66 Net-_C66-Pad1_ NC_03 C\nC68 Net-_C66-Pad1_ NC_04 C\nJ26 Net-_C65-Pad2_ NC_05 Net-_J26-Pad3_ Net-_J26-Pad4_ NC_06 Net-_C66-Pad1_ InConnector\nJ27 Net-_C69-Pad2_ NC_07 Net-_J27-Pad3_ Net-_J27-Pad4_ NC_08 Net-_C70-Pad1_ OutConnector\nR171 NC_09 Net-_R168-Pad2_ R\nR167 Net-_R165-Pad2_ Net-_R167-Pad2_ R\nR168 Net-_R165-Pad2_ Net-_R168-Pad2_ R\nR165 Net-_J26-Pad3_ Net-_R165-Pad2_ R\nU16 Net-_R167-Pad2_ Net-_R173-Pad1_ Net-_R168-Pad2_ NC_10 Net-_R180-Pad2_ Net-_R185-Pad1_ Net-_J27-Pad3_ NC_11 ADA4807-2ARM\nR183 NC_12 Net-_R180-Pad2_ R\nR179 Net-_R177-Pad2_ Net-_J27-Pad3_ R\nR180 Net-_R177-Pad2_ Net-_R180-Pad2_ R\nR177 Net-_R167-Pad2_ Net-_R177-Pad2_ R\nR173 Net-_R173-Pad1_ Net-_R167-Pad2_ R\nR174 NC_13 Net-_R173-Pad1_ R\nR185 Net-_R185-Pad1_ Net-_J27-Pad3_ R\nR186 NC_14 Net-_R185-Pad1_ R\nC69 NC_15 Net-_C69-Pad2_ C\nC71 NC_16 Net-_C69-Pad2_ C\nC70 Net-_C70-Pad1_ NC_17 C\nC72 Net-_C70-Pad1_ NC_18 C\nR172 NC_19 Net-_R170-Pad2_ R\nR169 Net-_R166-Pad2_ Net-_R169-Pad2_ R\nR170 Net-_R166-Pad2_ Net-_R170-Pad2_ R\nR166 Net-_J26-Pad4_ Net-_R166-Pad2_ R\nU17 Net-_R169-Pad2_ Net-_R175-Pad1_ Net-_R170-Pad2_ NC_20 Net-_R182-Pad2_ Net-_R187-Pad1_ Net-_J27-Pad4_ NC_21 ADA4807-2ARM\nR184 NC_22 Net-_R182-Pad2_ R\nR181 Net-_R178-Pad2_ Net-_J27-Pad4_ R\nR182 Net-_R178-Pad2_ Net-_R182-Pad2_ R\nR178 Net-_R169-Pad2_ Net-_R178-Pad2_ R\nR175 Net-_R175-Pad1_ Net-_R169-Pad2_ R\nR176 NC_23 Net-_R175-Pad1_ R\nR187 Net-_R187-Pad1_ Net-_J27-Pad4_ R\nR188 NC_24 Net-_R187-Pad1_ R\n.end\n"
    },
    {
        "filename": "1579.cir",
        "prompt": "Design a circuit featuring an ESP32-WROOM-32 microcontroller powered by a 5V USB input, regulated down to 3.3V using an AMS1117-3.3 voltage regulator. Include input and output connectors for communication and sensor interfacing. The ESP32's boot mode is controlled by a switch. A CP2102N USB-to-UART bridge provides serial communication. Implement hardware flow control (RTS/CTS) using S8050 transistors and pull-up resistors. Include decoupling capacitors for both the 3.3V and 5V rails, and a Schottky diode to prevent back-feeding from the 3.3V rail to the 5V USB input. Add pull-up resistors for the enable pin and a reset circuit. Include a red LED indicator connected to a GPIO pin.",
        "content": ".title KiCad schematic\nR1 /EXT_5V Net-_D1-Pad2_ 2kR\nD1 GND Net-_D1-Pad2_ RED LED\nC2 /EXT_5V GND 22uF\nU1 GND +3V3 /EXT_5V AMS1117-3.3\nC4 +3V3 GND 22uF\nU3 GND +3V3 /EN /SENSOR_VP /SENSOR_VN /IO34 /IO35 /IO32 /IO33 /IO25 /IO26 /IO27 /IO14 /IO12 GND /IO13 /SD2 /SD3 /CMD /CLK /SD0 /SD1 /IO15 /IO2 /IO0 /IO4 /IO16 /IO17 /IO5 /IO18 /IO19 NC_01 /IO21 /RXD0 /TXD0 /IO22 /IO23 GND GND ESP32-WROOM-32\nR10 +3V3 /EN 10kR\nC7 /EN GND 0.1uF\nC9 +3V3 GND 0.1uF\nC8 +3V3 GND 22uF\nC1 GND /IO0 0.1uF\nSW1 GND /IO0 BOOT\nC3 GND /EN 0.1uF\nSW2 GND /EN EN\nJ2 +3V3 /EN /SENSOR_VP /SENSOR_VN /IO34 /IO35 /IO32 /IO33 /IO25 /IO26 /IO27 /IO14 /IO12 GND /IO13 /SD2 /SD3 /CMD /EXT_5V Conn_01x19\nJ3 GND /IO23 /IO22 /TXD0 /RXD0 /IO21 GND /IO19 /IO18 /IO5 /IO17 /IO16 /IO4 /IO0 /IO2 /IO15 /SD1 /SD0 /CLK Conn_01x19\nU2 NC_02 NC_03 GND Net-_J1-Pad3_ Net-_J1-Pad2_ +3V3 +3V3 /VBUS_IC Net-_R6-Pad2_ NC_04 Net-_R9-Pad1_ NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 /RTS Net-_R7-Pad1_ Net-_R8-Pad1_ /DTR NC_17 GND CP2102N-A01-GQFN28\nJ1 /VBUS Net-_J1-Pad2_ Net-_J1-Pad3_ NC_18 GND GND USB_B_Micro\nD2 /EXT_5V /VBUS D_Schottky\nR7 Net-_R7-Pad1_ /RXD0 0R\nR8 Net-_R8-Pad1_ /TXD0 0R\nQ1 /RTS Net-_Q1-Pad2_ /EN S8050\nQ2 /DTR Net-_Q2-Pad2_ /IO0 S8050\nR2 /DTR Net-_Q1-Pad2_ 10kR\nR3 /RTS Net-_Q2-Pad2_ 10kR\nC5 +3V3 GND 4.7uF\nC6 +3V3 GND 0.1uF\nR9 Net-_R9-Pad1_ GND 10K\nR6 +3V3 Net-_R6-Pad2_ 2K\nR4 /VBUS /VBUS_IC 22.1K\nR5 /VBUS_IC GND 47.5K\n.end\n"
    },
    {
        "filename": "1452.cir",
        "prompt": "Design a circuit featuring an ATtiny1634 microcontroller powered by a +24V input regulated down to +5V using an LM78M05. The +24V rail also drives two ILD6070 LED drivers, each connected to a series of LEDs through inductors and Schottky diodes for current limiting. The microcontroller has an ISP interface for programming. Several LEDs are directly connected to the +5V rail through current-limiting resistors, providing visual feedback. Zener diodes protect certain nodes. A thermistor provides temperature sensing. Jumpers allow for configuration options. A push button provides user input. Test points are included for debugging. Capacitors are used for decoupling and filtering. Resistors are used for current limiting and voltage division.",
        "content": ".title KiCad schematic\nJ1 VIN GND NC_01 Net-_J1-Pad4_ Net-_J1-Pad5_ GND Screw_Terminal_01x06\nU1 Net-_TP2-Pad1_ Net-_TP1-Pad1_ D2 D3 Net-_D4-Pad1_ A0 NC_02 NC_03 NC_04 GND +5V Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_J2-Pad5_ Net-_C11-Pad2_ Net-_J2-Pad3_ NC_05 NC_06 Net-_J2-Pad1_ Net-_J2-Pad4_ ATtiny1634-SU\nD13 Net-_D13-Pad1_ Net-_D12-Pad1_ LED\nD12 Net-_D12-Pad1_ Net-_D11-Pad1_ LED\nD11 Net-_D11-Pad1_ Net-_D11-Pad2_ LED\nD14 Net-_D14-Pad1_ Net-_D13-Pad1_ LED\nD15 Net-_D15-Pad1_ Net-_D14-Pad1_ LED\nU4 +24V D3 GND GND Net-_D17-Pad2_ Net-_D11-Pad2_ +24V NC_07 GND ILD6070\nL2 Net-_D15-Pad1_ Net-_D17-Pad2_ INDUCTOR\nD17 +24V Net-_D17-Pad2_ D_Schottky\nR8 +24V Net-_D11-Pad2_ R\nC10 +24V GND CP\nC8 GND +24V C\nC6 GND D3 C\nD1 VIN +24V DIODE\nQ1 Net-_D2-Pad2_ VIN +24V Q_PMOS_GDS\nD2 +24V Net-_D2-Pad2_ D_Zener\nR1 Net-_D2-Pad2_ GND R\nC2 +24V GND CP\nC4 +5V GND CP\nD5 GND Net-_D5-Pad2_ LED\nR4 +5V Net-_D5-Pad2_ R\nR6 D3 GND R\nC1 GND +5V C\nR2 +5V Net-_J2-Pad5_ R\nY1 Net-_U1-Pad12_ GND Net-_U1-Pad13_ Resonator\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nR3 +5V Net-_D4-Pad2_ R\nTP2 Net-_TP2-Pad1_ TestPoint\nTP1 Net-_TP1-Pad1_ TestPoint\nJ2 Net-_J2-Pad1_ +5V Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ GND AVR-ISP-6\nD8 Net-_D8-Pad1_ Net-_D7-Pad1_ LED\nD7 Net-_D7-Pad1_ Net-_D6-Pad1_ LED\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ LED\nD9 Net-_D10-Pad2_ Net-_D8-Pad1_ LED\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ LED\nU3 +24V D2 GND GND Net-_D16-Pad2_ Net-_D6-Pad2_ +24V NC_08 GND ILD6070\nL1 Net-_D10-Pad1_ Net-_D16-Pad2_ INDUCTOR\nD16 +24V Net-_D16-Pad2_ D_Schottky\nR7 +24V Net-_D6-Pad2_ R\nC9 +24V GND CP\nC7 GND +24V C\nC5 GND D2 C\nR5 D2 GND R\nTH1 Net-_J1-Pad4_ +5V Thermistor_PTC\nC3 A0 GND C\nD3 A0 GND D_Zener\nJP2 D2 D2 Jumper\nJP1 GND GND Jumper\nJP3 D2 D2 Jumper\nJP5 D3 D3 Jumper\nJP4 A0 A0 Jumper\nSW1 Net-_C11-Pad2_ GND SW_Push\nC11 GND Net-_C11-Pad2_ C\nR9 +5V Net-_C11-Pad2_ R\nR10 A0 Net-_J1-Pad5_ R\nU2 +24V GND +5V LM78M05_TO252\n.end\n"
    },
    {
        "filename": "1443.cir",
        "prompt": "Design a circuit with a 9V battery connected to a BC847BS NPN transistor configured as a common-emitter amplifier. The base of the transistor is biased through a 47R resistor connected to the positive supply. Two LEDs are connected to the collector, each with a 470R current-limiting resistor. Two 47uF capacitors are used for coupling and bypassing, with additional 47R resistors connected to the base for potential stabilization. The emitter is connected to ground.",
        "content": ".title KiCad schematic\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ 9V\nD1 Net-_D1-Pad1_ Net-_BT1-Pad1_ LED\nD2 Net-_D2-Pad1_ Net-_BT1-Pad1_ LED\nR1 Net-_D1-Pad1_ Net-_C1-Pad1_ 470R\nR2 Net-_BT1-Pad1_ Net-_C1-Pad2_ 47R\nR3 Net-_BT1-Pad1_ Net-_C2-Pad2_ 47R\nR4 Net-_D2-Pad1_ Net-_C2-Pad1_ 470R\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 47uF\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 47uF\nU1 Net-_BT1-Pad2_ Net-_C2-Pad2_ Net-_C2-Pad1_ Net-_BT1-Pad2_ Net-_C1-Pad2_ Net-_C1-Pad1_ BC847BS\n.end\n"
    },
    {
        "filename": "1468.cir",
        "prompt": "Create a circuit with a single 8-pin chip, the MB85RC256, powered by a 3.3V supply. Connect pins 1, 2, and 3 to 3.3V, pins 4 and 6 to GND, and leave pins 5 and 7 unconnected (NC_01 and NC_02 respectively). Pin 8 is also connected to 3.3V.",
        "content": ".title KiCad schematic\nU9 3.3V 3.3V 3.3V GND NC_01 NC_02 GND 3.3V MB85RC256\n.end\n"
    },
    {
        "filename": "904.cir",
        "prompt": "Create a circuit with a single input (V_in) and two outputs (V_out1 and V_out2). V_out1 is formed by a parallel combination of multiple capacitors (4.7uF, 2.2uF, 10uF, 4.7uF, 1uF, 330uF, 0.22uF, 10uF, 10uF, 0.22uF, and 10uF) connected to ground through a 10k resistor. V_out2 is formed by a series of resistors (3.3k, 10k, 59k, 1k, 10k, 20k, 100k, and 330 ohms) connected to V_in, and is also connected to ground through a 10uF capacitor. The input signal is split into multiple branches, each connected to one of the capacitors forming V_out1 and to one of the resistors forming V_out2. Include connectors for V_in, V_out1, V_out2, and GND.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ V_out1 4.7uF\nC2 Net-_C2-Pad1_ V_out1 2.2uF\nC3 Net-_C3-Pad1_ V_out1 10uF\nC4 Net-_C4-Pad1_ V_out1 4.7uF\nC5 Net-_C5-Pad1_ V_out1 1uF\nC6 Net-_C6-Pad1_ V_out1 330uF\nC7 Net-_C7-Pad1_ V_out1 0.22uF\nC8 Net-_C8-Pad1_ V_out1 10uF\nR2 Net-_J13-Pad2_ V_out2 3.3k\nR3 Net-_J14-Pad2_ V_out2 10k\nR4 Net-_J15-Pad2_ V_out2 59k\nR5 Net-_J16-Pad2_ V_out2 1k\nR6 Net-_J17-Pad2_ V_out2 10k\nR7 Net-_J18-Pad2_ V_out2 20k\nR8 Net-_J19-Pad2_ V_out2 100k\nR9 Net-_J20-Pad2_ V_out2 330\nC10 Net-_C10-Pad1_ V_out1 10uF\nC12 V_out2 GND 10uF\nC9 Net-_C9-Pad1_ V_out1 0.22uF\nR1 V_out1 GND 10k\nC11 Net-_C11-Pad1_ V_out1 10uF\nJ1 V_in Net-_C1-Pad1_ Conn_01x02\nJ21 V_out2 GND Conn_01x02\nJ12 V_out1 GND Conn_01x02\nJ2 V_in Net-_C2-Pad1_ Conn_01x02\nJ3 V_in Net-_C3-Pad1_ Conn_01x02\nJ4 V_in Net-_C4-Pad1_ Conn_01x02\nJ5 V_in Net-_C5-Pad1_ Conn_01x02\nJ6 V_in Net-_C6-Pad1_ Conn_01x02\nJ7 V_in Net-_C7-Pad1_ Conn_01x02\nJ8 V_in Net-_C8-Pad1_ Conn_01x02\nJ9 V_in Net-_C9-Pad1_ Conn_01x02\nJ10 V_in Net-_C10-Pad1_ Conn_01x02\nJ11 V_in Net-_C11-Pad1_ Conn_01x02\nJ13 V_in Net-_J13-Pad2_ Conn_01x02\nJ14 V_in Net-_J14-Pad2_ Conn_01x02\nJ15 V_in Net-_J15-Pad2_ Conn_01x02\nJ16 V_in Net-_J16-Pad2_ Conn_01x02\nJ17 V_in Net-_J17-Pad2_ Conn_01x02\nJ18 V_in Net-_J18-Pad2_ Conn_01x02\nJ19 V_in Net-_J19-Pad2_ Conn_01x02\nJ20 V_in Net-_J20-Pad2_ Conn_01x02\nJ0 GND V_in Conn_01x02\n.end\n"
    },
    {
        "filename": "1571.cir",
        "prompt": "Design a circuit featuring two 26LS30 addressable latch/buffer chips (UD12, UE12), a 75175 quad differential receiver/driver (UB12, UC12), and two 2N3904/2N3906 transistors (Q1, Q2) with a TL071 op-amp (UA9). The circuit includes serial communication interfaces (J2, J3) and a phone jack (J1). It utilizes multiple data lines labeled /D_24 through /D_31 and /A_1, /A_2, along with control signals like SYNC3M, RESET*, /GPIA, /GPIB, /HSKIA, /HSKIB, /HSKDA, /HSKDB, DTRA*, DRTB*, TXOA, TXDB, RXDA, RXDB, DCDA*, DCDB*, CTSA*, CTSB*, RTSA*, RTSB*. Power is supplied via /+12V-SND and a reference voltage /VREF. PWM outputs /PWMA and /PWMB are present, along with signals /SV0, /SV1, /SV2. Include a CMC inductor (L2) and resistors (RP2, RP3) for signal conditioning. The circuit appears to be related to a SONY SND system.",
        "content": ".title KiCad schematic\nUG12 /D_24_ /D_25_ /D_27_ /D_29_ /D_31_ NC_01 PU PU SCCWREQ* NC_02 SYNC3M RXDA CTSA* TXOA DTRA* RTSA* CTSA* DCDA* C3M DCDB* CTSB* RTSB* DRTB* TXDB CTSB* RXDB C3M NC_03 SCCWREQ* /A_2_ NC_04 /A_1_ NC_05 NC_06 /D_30_ /D_28_ /D_26_ NC_07 8530\nUD12 NC_08 TXOA RTSA* Net-_UD12-Pad5_ Net-_UD12-Pad5_ RTSB* TXDB NC_09 NC_10 /TXDB+ /TXDB- NC_11 NC_12 /TXDA- /TXDA+ NC_13 26LS30\nUE12 NC_14 DTRA* Net-_UE12-Pad4_ Net-_UE12-Pad4_ Net-_UE12-Pad4_ Net-_UE12-Pad4_ DRTB* NC_15 NC_16 NC_17 /HSKDB NC_18 NC_19 /HSKDA NC_20 NC_21 26LS30\nUB12 Net-_UB12-Pad1_ Net-_UB12-Pad1_ NC_22 NC_23 SYNC3M Net-_UB12-Pad1_ /GPIA /GPIA /HSKIA CTSA* PU DCDA* Net-_UB12-Pad1_ 75175\nUC12 /RXDA- /RXDA+ RXDA PU RXDB /RXDA+ /RXDB- Net-_UC12-Pad14_ /HSKIB CTSB* PU DCDB* Net-_UC12-Pad14_ 75175\nUB11 Net-_UB10-Pad1_ /SV0 /SV1 /SV2 RESET* NC_24 NC_25 Net-_UB11-Pad8_ Net-_UB11-Pad8_ NC_26 /+12V-SND /+12V-SND NC_27 NC_28 /VREF /PWMA SONY SND\nUB10 Net-_UB10-Pad1_ /SV0 /SV1 /SV2 NC_29 NC_30 NC_31 Net-_UB10-Pad8_ Net-_UB10-Pad8_ NC_32 /+12V-SND /+12V-SND NC_33 NC_34 /VREF /PWMB SONY SND\nL2 NC_35 NC_36 NC_37 /AND-L-AC /SND-R-AC Net-_J1-Pad1_ CMC\nRP2 NC_38 /HSKIAF /RXDAF- /RXDAF+ /GPIAF NC_39 /TXDAF+ /TXDAF- /HSXDAF Net-_J2-Pad~_ Net-_RP2-Pad11_ /HSKDA /TXDA- /TXDA+ NC_40 /GPIA /RXDA+ /RXDA- /HSKIA Net-_RP2-Pad11_ RCNET\nRP3 NC_41 /HSKIBF /RXDBF- /RXDBF+ /GPIBF NC_42 /TCDBF+ /TXDBF- /HSKDBF Net-_J3-Pad~_ Net-_RP3-Pad11_ /HSKDB /TXDB- /TXDB+ NC_43 /GPIB /RXDA+ /RXDB- /HSKIB Net-_RP3-Pad11_ RCNET\nJ2 /HSXDAF SERIAL_CONN\nJ3 /TCDBF+ SERIAL_CONN\nUE10 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 /D_31_ /D_30_ /D_29_ /D_28_ /D_27_ /D_26_ /D_25_ /D_24_ NC_56 NC_57 NC_58 NC_59 /PWMB /PWMA /SV0 /SV1 /SV2 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 RESET* NC_66 /A_1_ /A_2_ NC_67 DSC\nQ1 SND-M1 SND-M2 Net-_Q1-Pad3_ 2N3904\nUA9 NC_68 NC_69 NC_70 Net-_Q2-Pad3_ NC_71 SND-M1 Net-_Q1-Pad3_ NC_72 TL071\nQ2 SND-M1 SND-M2 Net-_Q2-Pad3_ 2N3906\nJ1 Net-_J1-Pad1_ /AND-L-AC Net-_J1-Pad10_ /SND-R-AC Net-_J1-Pad14_ Net-_J1-Pad1_ Net-_J1-Pad1_ /AND-L-AC /AND-L-AC Net-_J1-Pad10_ Net-_J1-Pad10_ /SND-R-AC /SND-R-AC Net-_J1-Pad14_ Net-_J1-Pad14_ Phone Jack\n.end\n"
    },
    {
        "filename": "1408.cir",
        "prompt": "Design a microcontroller-based system with three MAX485 transceivers for RS-485 communication, a USB interface for programming and data transfer, an SPI interface for an SD card, and a serial flash memory chip. Include LEDs to indicate transmit and receive activity on each RS-485 channel and for the USB data lines. The microcontroller should be a MCP25625 and the USB interface should be handled by an FT230XS chip. Utilize ADG779 multiplexers to route signals between the microcontroller and the RS-485 transceivers. Include appropriate decoupling capacitors and pull-up resistors. The SD card interface should use NMOS transistors for level shifting. Power supply is +5V and +3.3V. A crystal oscillator is used for timing.",
        "content": ".title KiCad schematic\nU7 RXD1 DIR1 DIR1 TXD1 GND NC_01 NC_02 +5V MAX485E\nC14 +5V GND C\nU8 RXD2 DIR2 DIR2 TXD2 GND NC_03 NC_04 +5V MAX485E\nC15 +5V GND C\nU9 RXD3 DIR3 DIR3 TXD3 GND 485A3 485B3 +5V MAX485E\nC16 +5V GND C\nR20 Net-_D3-Pad2_ +5V R\nD3 RXD1 Net-_D3-Pad2_ LED\nR21 Net-_D4-Pad2_ +5V R\nD4 TXD1 Net-_D4-Pad2_ LED\nR22 Net-_D5-Pad2_ +5V R\nD5 RXD2 Net-_D5-Pad2_ LED\nR23 Net-_D6-Pad2_ +5V R\nD6 TXD2 Net-_D6-Pad2_ LED\nR24 Net-_D7-Pad2_ +5V R\nD7 RXD3 Net-_D7-Pad2_ LED\nR25 Net-_D8-Pad2_ +5V R\nD8 TXD3 Net-_D8-Pad2_ LED\nU10 SpdRXD xxxxxxxxxx xxxxxxxxxx SpdTXD GND 485A3 485B3 +5V MAX485E\nC17 +5V GND C\nR26 Net-_D9-Pad2_ +5V R\nD9 SpdRXD Net-_D9-Pad2_ LED\nR27 Net-_D10-Pad2_ +5V R\nD10 SpdTXD Net-_D10-Pad2_ LED\nU1 +5V NC_05 NC_06 NC_07 GND NC_08 NC_09 Net-_C9-Pad1_ Net-_C5-Pad1_ GND NC_10 NC_11 NC_12 rSCK rMOSI rMISO NC_13 Net-_C2-Pad1_ +5V Net-_U1-Pad20_ Net-_U1-Pad21_ NC_14 NC_15 Net-_U1-Pad20_ NC_16 GND +5V Net-_U1-Pad21_ MCP25625-x-SS\nC2 Net-_C2-Pad1_ GND C\nC1 +5V GND C\nR1 Net-_C2-Pad1_ +5V R\nC5 Net-_C5-Pad1_ GND C\nC9 Net-_C9-Pad1_ GND C\nY1 Net-_C5-Pad1_ Net-_C9-Pad1_ Crystal\nJ1 Net-_J1-Pad1_ Net-_C3-Pad1_ Net-_C4-Pad1_ Net-_C3-Pad2_ Net-_J1-Pad5_ USB_B\nU2 Net-_U2-Pad1_ Net-_U2-Pad2_ Net-_C8-Pad1_ Net-_U2-Pad4_ Net-_C3-Pad2_ NC_17 Net-_D2-Pad1_ Net-_R4-Pad2_ Net-_R3-Pad2_ Net-_C8-Pad1_ Net-_C8-Pad1_ +5V Net-_C3-Pad2_ Net-_D1-Pad1_ Net-_J2-Pad1_ Net-_R5-Pad2_ FT230XS\nR7 Net-_D1-Pad2_ Net-_C8-Pad1_ R\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR8 Net-_D2-Pad2_ Net-_C8-Pad1_ R\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nR5 Net-_J1-Pad1_ Net-_R5-Pad2_ R\nR6 Net-_R5-Pad2_ Net-_C3-Pad2_ R\nR4 Net-_C4-Pad1_ Net-_R4-Pad2_ R\nR3 Net-_C3-Pad1_ Net-_R3-Pad2_ R\nC8 Net-_C8-Pad1_ Net-_C3-Pad2_ C\nC4 Net-_C4-Pad1_ Net-_C3-Pad2_ C\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ C\nC7 +5V Net-_C3-Pad2_ C\nC6 +5V Net-_C3-Pad2_ CP\nR2 Net-_C3-Pad2_ Net-_J1-Pad5_ R\nU3 Net-_J2-Pad1_ +5V GND SpdRXD Net-_U2-Pad1_ NC_18 ADG779\nC11 GND +5V C\nR9 +5V Net-_J2-Pad1_ R\nU4 Net-_J2-Pad1_ +5V GND SpdTXD Net-_U2-Pad4_ NC_19 ADG779\nC12 GND +5V C\nU5 Net-_J2-Pad1_ +5V GND NC_20 Net-_U2-Pad2_ NC_21 ADG779\nC13 GND +5V C\nJ2 Net-_J2-Pad1_ Net-_C3-Pad2_ Conn_01x02\nJ3 NC_22 3V3ssSD 3V3MOSI +3V3 3V3SCK GND 3V3MISO NC_23 NC_24 Micro_SD_Card\nQ3 3V3MISO rMISO 3V3MISO Q_NMOS_GDS\nQ2 3V3SCK rSCK 3V3SCK Q_NMOS_GDS\nQ1 3V3MOSI rMOSI 3V3MOSI Q_NMOS_GDS\nR12 rMISO +5V R\nR11 rSCK +5V R\nR10 rMOSI +5V R\nR15 +3V3 3V3MOSI R\nR16 +3V3 3V3SCK R\nR17 +3V3 3V3MISO R\nQ4 3V3ssSD D54 3V3ssSD Q_NMOS_GDS\nR13 D54 +5V R\nR18 +3V3 3V3ssSD R\nQ5 3V3ssFlash D55 3V3ssFlash Q_NMOS_GDS\nR14 D55 +5V R\nR19 +3V3 3V3ssFlash R\nC10 +3V3 GND C\nU6 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 M25PX32-VMW\n.end\n"
    },
    {
        "filename": "381.cir",
        "prompt": "Design a circuit with two identical legs, each featuring a current sensing and power delivery system. Each leg consists of: a high-side and low-side N-channel MOSFET (CSD19531KCS) forming an H-bridge controlled by an IR2181 gate driver; a 22-ohm gate resistor for each MOSFET; a 100nF capacitor connected from +15V to ground and another 100nF capacitor connected from the driver output to the sensor input, with a LL4148 diode clamping the latter; a current shunt resistor (R_Shunt) connected to the output of the H-bridge; and an INA240 current sensor measuring the current through the shunt resistor, powered by +3.3V with a C1206 decoupling capacitor. Each leg has a 4mm connector for sensor output and power output. The circuit is powered by +3.3V, +5V, and -VDC. There is a main power stage with similar H-bridge configuration using CSD19531KCS MOSFETs driven by IR2181, with 22-ohm gate resistors and 100nF capacitors, and a diode clamp. The circuit is intended for a LAUNCHXL-F28379D development board.",
        "content": ".title KiCad schematic\nU1 +3V3 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 -VDC +5V -VDC NC_19 /Leg/Current NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 /power/Ql /power/QH /Leg/QL /Leg/QH +3V3 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 -VDC +5V -VDC /Leg 2/Current NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 /Leg 2/QL /Leg 2/QH LAUNCHXL-F28379D\nQ1 Net-_Q1-Pad1_ +VDC /power/OUT CSD19531KCS\nQ2 Net-_Q2-Pad1_ /power/OUT -VDC CSD19531KCS\nU2 /power/QH /power/Ql -VDC Net-_R2-Pad1_ +15V /power/OUT Net-_R1-Pad1_ Net-_C2-Pad1_ IR2181\nR1 Net-_R1-Pad1_ Net-_Q1-Pad1_ 22R\nR2 Net-_R2-Pad1_ Net-_Q2-Pad1_ 22R\nC1 +15V -VDC 100n\nC2 Net-_C2-Pad1_ /power/OUT 100n\nD1 Net-_C2-Pad1_ +15V LL4148\nJ1 /Leg/Sensor/OUT Pusa_4mm\nJ2 /Leg/Power-/OUT Pusa_4mm\nQ3 Net-_Q3-Pad1_ +VDC /Leg/Sensor/IN CSD19531KCS\nQ4 Net-_Q4-Pad1_ /Leg/Sensor/IN -VDC CSD19531KCS\nU3 /Leg/QH /Leg/QL -VDC Net-_R4-Pad1_ +15V /Leg/Sensor/IN Net-_R3-Pad1_ Net-_C4-Pad1_ IR2181\nR3 Net-_R3-Pad1_ Net-_Q3-Pad1_ 22R\nR4 Net-_R4-Pad1_ Net-_Q4-Pad1_ 22R\nC3 +15V -VDC 100n\nC4 Net-_C4-Pad1_ /Leg/Sensor/IN 100n\nD2 Net-_C4-Pad1_ +15V LL4148\nR5 /Leg/Sensor/OUT Net-_R5-Pad2_ Net-_R5-Pad3_ /Leg/Sensor/IN R_Shunt\nU4 NC_65 Net-_R5-Pad3_ Net-_R5-Pad2_ -VDC +3V3 +3V3 -VDC /Leg/Current INA240\nC5 +3V3 -VDC C1206\nQ5 Net-_Q5-Pad1_ +VDC /Leg/Power-/OUT CSD19531KCS\nQ6 Net-_Q6-Pad1_ /Leg/Power-/OUT -VDC CSD19531KCS\nU5 /Leg/QL /Leg/QH -VDC Net-_R7-Pad1_ +15V /Leg/Power-/OUT Net-_R6-Pad1_ Net-_C7-Pad1_ IR2181\nR6 Net-_R6-Pad1_ Net-_Q5-Pad1_ 22R\nR7 Net-_R7-Pad1_ Net-_Q6-Pad1_ 22R\nC6 +15V -VDC 100n\nC7 Net-_C7-Pad1_ /Leg/Power-/OUT 100n\nD3 Net-_C7-Pad1_ +15V LL4148\nJ3 /Leg 2/Sensor/OUT Pusa_4mm\nJ4 /Leg 2/Power-/OUT Pusa_4mm\nQ7 Net-_Q7-Pad1_ +VDC /Leg 2/Sensor/IN CSD19531KCS\nQ8 Net-_Q8-Pad1_ /Leg 2/Sensor/IN -VDC CSD19531KCS\nU6 /Leg 2/QH /Leg 2/QL -VDC Net-_R9-Pad1_ +15V /Leg 2/Sensor/IN Net-_R8-Pad1_ Net-_C9-Pad1_ IR2181\nR8 Net-_R8-Pad1_ Net-_Q7-Pad1_ 22R\nR9 Net-_R9-Pad1_ Net-_Q8-Pad1_ 22R\nC8 +15V -VDC 100n\nC9 Net-_C9-Pad1_ /Leg 2/Sensor/IN 100n\nD4 Net-_C9-Pad1_ +15V LL4148\nR10 /Leg 2/Sensor/OUT Net-_R10-Pad2_ Net-_R10-Pad3_ /Leg 2/Sensor/IN R_Shunt\nU7 NC_66 Net-_R10-Pad3_ Net-_R10-Pad2_ -VDC +3V3 +3V3 -VDC /Leg 2/Current INA240\nC10 +3V3 -VDC C1206\nQ9 Net-_Q9-Pad1_ +VDC /Leg 2/Power-/OUT CSD19531KCS\nQ10 Net-_Q10-Pad1_ /Leg 2/Power-/OUT -VDC CSD19531KCS\nU8 /Leg 2/QL /Leg 2/QH -VDC Net-_R12-Pad1_ +15V /Leg 2/Power-/OUT Net-_R11-Pad1_ Net-_C12-Pad1_ IR2181\nR11 Net-_R11-Pad1_ Net-_Q9-Pad1_ 22R\nR12 Net-_R12-Pad1_ Net-_Q10-Pad1_ 22R\nC11 +15V -VDC 100n\nC12 Net-_C12-Pad1_ /Leg 2/Power-/OUT 100n\nD5 Net-_C12-Pad1_ +15V LL4148\n.end\n"
    },
    {
        "filename": "1005.cir",
        "prompt": "Design a microcontroller-based system featuring an ESP32-WROOM module for control and communication, powered by a 5V input with 3.3V regulation. Include a battery input with protection diodes, a programming interface, and an antenna connection. The system incorporates multiple switches (up, down, left, right, push), digital I/O for sensors (DIO0-DIO3), an RGB LED controlled via a WS2812B driver, a buzzer, and an I2C interface for a screen (SDA/SCL). A SPORT output is provided with overvoltage protection. A heartbeat signal is generated and output. A PXX_OUT signal is inverted and driven by a transistor. Include decoupling capacitors for both 5V and 3.3V rails. Utilize a MATEK MBEC6S power module.\n\n\n\n",
        "content": ".title KiCad schematic\nC1 +5V GND 10u\nJ1 /SPORT GND /VBAT /HEART_BEAT /PXX_OUT NC_01 NC_02 NC_03 Conn_JR\nC2 +3V3 GND 10u\nC3 +3V3 GND 100u\nU3 GND +3V3 +3V3 IO36=SW_DOWN IO39=SW_RIGHT IO34=DIO0 IO35=VCC_ADC IO32=HEARTBEAT IO33=SW_LEFT IO25=SCREEN_SDA IO26=SCREEN_SCL IO27=PXX_OUT_INV IO14=SPORT IO12=SW_UP GND IO13=RST NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 IO15=DIO3 IO2=DIO2 IO0=SW_PUSH IO4=DIO1 IO16=RGBLED IO17=BUZZER IO5=SCK IO18=MISO IO19=MOSI NC_10 IO21=NSS RX0 TX0 IO22=TXEN IO23=RXEN GND GND ESP32-WROOM\nJ4 GND +3V3 IO26=SCREEN_SCL IO25=SCREEN_SDA Screen\nU2 GND +3V3 +5V AMS1117-3.3\nD5 /LED_RGB_5V NC_11 GND IO16=RGBLED WS2812B\nR8 +5V /LED_RGB_5V 75\nC4 /LED_RGB_5V GND 100n\nU4 GND NC_12 NC_13 IO15=DIO3 IO2=DIO2 IO4=DIO1 IO34=DIO0 IO13=RST GND GND +5V IO5=SCK IO18=MISO IO19=MOSI IO21=NSS IO22=TXEN IO23=RXEN GND /ANT GND GND GND E19-XXXM30S\nJ3 GND TX0 RX0 Programming\nAE1 /ANT GND Antenna_Dipole\nQ1 /PXX_OUT GND IO27=PXX_OUT_INV BSS138\nR1 +3V3 IO27=PXX_OUT_INV 1k\nSW1 IO12=SW_UP IO0=SW_PUSH IO33=SW_LEFT IO39=SW_RIGHT GND IO36=SW_DOWN K1-5203UA-02\nBZ1 +3V3 Net-_BZ1-Pad2_ KLJ-7525-3627\nQ3 IO17=BUZZER GND Net-_BZ1-Pad2_ BSS138\nR4 +3V3 IO36=SW_DOWN 10k\nU1 +5V GND GND VCC MATEK_MBEC6S\nR5 +3V3 IO39=SW_RIGHT 10k\nD1 VCC /VBAT SS34\nD2 VCC /EXT_VBAT SS34\nR6 VCC IO35=VCC_ADC 10k\nR7 IO35=VCC_ADC GND 1k\nJ2 GND /EXT_VBAT Battery\nJ5 GND +5V /SPORT /PXX_OUT Conn_EXT_RX\nD4 IO14=SPORT GND BZT52C3V3S\nR3 IO14=SPORT /SPORT 1k\nR2 Net-_Q2-Pad3_ /HEART_BEAT 1k\nD3 +3V3 IO14=SPORT BAT54WS\nQ2 IO32=HEARTBEAT GND Net-_Q2-Pad3_ BSS138\n.end\n"
    },
    {
        "filename": "979.cir",
        "prompt": "Design a circuit with a 5V power supply (BT1), a PIR motion sensor (PIR) connected to an input (J2), and a 3.3V regulator (AMS1117-3.3, U2) providing power to an output connector (J1). Include a 10uF capacitor (C1) for smoothing the regulator output and a 1K resistor (R1) and a photoresistor (R2) connected to the PIR sensor's output to influence the trigger threshold. The PIR sensor output is connected to both the photoresistor and the 3.3V regulator input. The circuit also includes a 3-pin connector (J1) and mounting pins (NC_xx).",
        "content": ".title KiCad schematic\nU2 Net-_BT1-Pad2_ Net-_C1-Pad1_ Net-_BT1-Pad1_ AMS1117-3.3\nU1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ NC_01 NC_02 NC_03 NC_04 NC_05 Net-_R2-Pad2_ Net-_J2-Pad2_ Net-_BT1-Pad2_ NC_06 NC_07 Net-_R1-Pad2_ NC_08 NC_09 Net-_C1-Pad1_ Net-_C1-Pad1_ Net-_C1-Pad1_ Net-_BT1-Pad2_ Net-_BT1-Pad2_ Net-_BT1-Pad2_ Net-_BT1-Pad2_ Net-_BT1-Pad2_ Net-_BT1-Pad2_ NC_10 Net-_BT1-Pad2_ NC_11 Net-_BT1-Pad2_ NC_12 Net-_BT1-Pad2_ CBTMN11_module\nJ2 Net-_BT1-Pad2_ Net-_J2-Pad2_ Net-_BT1-Pad1_ PIR\nC1 Net-_C1-Pad1_ Net-_BT1-Pad2_ 10uF\nR1 Net-_BT1-Pad2_ Net-_R1-Pad2_ 1K\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ POWER 5V\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ NC_13 Conn_01x03_MountingPin\nR2 Net-_R1-Pad2_ Net-_R2-Pad2_ R_PHOTO\n.end\n"
    },
    {
        "filename": "1490.cir",
        "prompt": "Design a simple RC filter circuit with a voltage source connected to a battery input, a 1uF capacitor to ground for decoupling, and a 22uF capacitor and 102K resistor forming a low-pass filter section connected to the output. Include a 30.1K resistor to ground connected to the junction of the 102K resistor and the 22uF capacitor. Use connectors for battery, voltage source, ground, and output.",
        "content": ".title KiCad schematic\nP3 /VOUT NC_01 GND CONN_01X01\nC1 /V5 GND 1uF\nC2 /BAT GND 22uF\nR2 Net-_R1-Pad2_ GND 30.1K\nC3 /VOUT GND 22uF\nR1 /VOUT Net-_R1-Pad2_ 102K\nP1 GND /BAT /V5 CONN_01X01\n.end\n"
    },
    {
        "filename": "148.cir",
        "prompt": "Design a circuit with a 5V power supply, a 10uF decoupling capacitor, and an AP3429A power management IC. The IC has six pins (NC_04 through NC_08). Two JST connectors (J1 and J2) are present, each with two pads, connected to shared nodes (NC_03/Net-_J1-Pad2_ and NC_02/Net-_J2-Pad1_ respectively). A third JST connector (J3) connects Net-_FB2-Pad2_, Net-_J2-Pad1_, and Net-_J1-Pad2_ to ground (GND) and a feedback node (+5V) through a 1A, 50m\u03a9 current sense resistor (FB2).",
        "content": ".title KiCad schematic\nJ3 Net-_FB2-Pad2_ Net-_J2-Pad1_ Net-_J1-Pad2_ NC_01 GND 10118194-0001LF\nC9 GND +5V 10uF\nFB2 +5V Net-_FB2-Pad2_ 1A 50m\nJ2 Net-_J2-Pad1_ NC_02 61300211121\nJ1 NC_03 Net-_J1-Pad2_ 61300211121\nU1 NC_04 NC_05 NC_06 NC_07 NC_08 AP3429A\n.end\n"
    },
    {
        "filename": "1564.cir",
        "prompt": "Design a circuit with a 5V voltage regulator (AP1117V5) powered from a power connector (P1). The regulator provides power to a DS8500 FSK transceiver (U2). The circuit includes decoupling capacitors (C1, C2, C6, C7, C5) and crystal oscillator components (Y1 - 3.6864MHz, C3, C4) for the transceiver. A jumper (JP3) allows for connection or disconnection of a signal path. Input and output signals for the transceiver are provided through connectors (P2, interface signal, and connections for FSK_IN and FSK_OUT). A pull-down resistor (R4 - 20k) is connected to the transceiver's input, and a series resistor (R3 - 10k) connects the interface signal to the pull-down resistor. Include ground connections (W2, W4) and a net for the crystal oscillator (Net-_C3-Pad2_, Net-_C4-Pad2_).",
        "content": ".title KiCad schematic\nU2 VCC VCC GND NC_01 NC_02 GND Net-_C3-Pad2_ Net-_C4-Pad2_ GND GND VCC Net-_C8-Pad2_ Net-_C5-Pad2_ NC_03 GND GND VCC GND NC_04 Net-_R3-Pad2_ DS8500\nY1 Net-_C4-Pad2_ Net-_C3-Pad2_ 3.6864MHz\nC3 GND Net-_C3-Pad2_ 22p\nC4 GND Net-_C4-Pad2_ 22p\nC5 GND Net-_C5-Pad2_ 100n\nJP3 Net-_C8-Pad2_ Net-_C8-Pad1_ Jumper_NO_Small\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 100n\nW1 Net-_C8-Pad1_ FSK_OUT\nC9 Net-_C8-Pad1_ Net-_C8-Pad2_ 100n\nW2 GND GND\nR4 Net-_R3-Pad2_ GND 20k\nR3 Net-_P2-Pad2_ Net-_R3-Pad2_ 10k\nP1 GND +5V POWER\nU1 GND VCC +5V AP1117V5\nC1 +5V GND 1u\nC2 VCC GND 1u\nC7 VCC GND 100n\nC6 VCC GND 100n\nW3 Net-_R3-Pad2_ FSK_IN\nW4 GND GND\nP2 GND Net-_P2-Pad2_ INTERFACE\n.end\n"
    },
    {
        "filename": "1176.cir",
        "prompt": "Create a circuit with eight 20-pin connectors (J1, J2, J3, J4, J5, J6, J7, J8) all wired in parallel. Each connector has pins 1-20 connected to the corresponding pins on all other connectors. Specifically, pin 1 of J1 is connected to pin 1 of J2, J3, J4, J5, J6, J7, and J8, and so on up to pin 20. Use the \"Conn_02x20_Odd_Even\" component for each connector.",
        "content": ".title KiCad schematic\nJ1 40 20 1 21 2 22 3 23 4 24 5 25 6 26 7 27 8 28 9 29 10 30 11 31 12 32 13 33 14 34 15 35 16 36 17 37 18 38 19 39 Conn_02x20_Odd_Even\nJ3 40 20 1 21 2 22 3 23 4 24 5 25 6 26 7 27 8 28 9 29 10 30 11 31 12 32 13 33 14 34 15 35 16 36 17 37 18 38 19 39 Conn_02x20_Odd_Even\nJ5 40 20 1 21 2 22 3 23 4 24 5 25 6 26 7 27 8 28 9 29 10 30 11 31 12 32 13 33 14 34 15 35 16 36 17 37 18 38 19 39 Conn_02x20_Odd_Even\nJ8 40 20 1 21 2 22 3 23 4 24 5 25 6 26 7 27 8 28 9 29 10 30 11 31 12 32 13 33 14 34 15 35 16 36 17 37 18 38 19 39 Conn_02x20_Odd_Even\nJ2 40 20 1 21 2 22 3 23 4 24 5 25 6 26 7 27 8 28 9 29 10 30 11 31 12 32 13 33 14 34 15 35 16 36 17 37 18 38 19 39 Conn_02x20_Odd_Even\nJ4 40 20 1 21 2 22 3 23 4 24 5 25 6 26 7 27 8 28 9 29 10 30 11 31 12 32 13 33 14 34 15 35 16 36 17 37 18 38 19 39 Conn_02x20_Odd_Even\nJ6 40 20 1 21 2 22 3 23 4 24 5 25 6 26 7 27 8 28 9 29 10 30 11 31 12 32 13 33 14 34 15 35 16 36 17 37 18 38 19 39 Conn_02x20_Odd_Even\nJ7 40 20 1 21 2 22 3 23 4 24 5 25 6 26 7 27 8 28 9 29 10 30 11 31 12 32 13 33 14 34 15 35 16 36 17 37 18 38 19 39 Conn_02x20_Odd_Even\n.end\n"
    },
    {
        "filename": "1110.cir",
        "prompt": "Design a stereo audio amplifier circuit utilizing a TDA7440 audio amplifier IC and an LM386M audio amplifier IC. The TDA7440 handles the main amplification, with inputs for four channels (/IN1, /IN2, /IN3, /IN4) and outputs for left (/LOUT) and right (/ROUT) speakers. The LM386M provides a headphone output (/AUX) with a potentiometer connection (D_POT_PHONES). Include appropriate bypass capacitors (ranging from 5.6nF to 220uF) for both ICs and input channels. Provide connections for a 9V power supply (+9V, GNDA) and an I2C interface (/GND, /SCL, /SDA). Include connectors for the four audio inputs (IN1-IN4), headphone output (PHONES), and power (POWER). Add optional components (opt) for potential future expansion.",
        "content": ".title KiCad schematic\nU1 Net-_C18-Pad1_ Net-_C15-Pad1_ Net-_C19-Pad1_ Net-_C16-Pad1_ Net-_C20-Pad1_ Net-_C17-Pad1_ Net-_C21-Pad1_ Net-_C6-Pad2_ Net-_C6-Pad1_ Net-_C7-Pad2_ Net-_C7-Pad1_ Net-_C5-Pad2_ Net-_C8-Pad1_ Net-_C9-Pad2_ Net-_C10-Pad1_ NC_01 NC_02 Net-_C23-Pad2_ Net-_C11-Pad2_ /GND /SCL /SDA Net-_C13-Pad2_ +9V GNDA /ROUT /LOUT Net-_C14-Pad1_ TDA7440\nC12 GNDA Net-_C11-Pad2_ opt\nC9 Net-_C10-Pad2_ Net-_C9-Pad2_ 100n\nC10 Net-_C10-Pad1_ Net-_C10-Pad2_ 100n\nR10 Net-_C10-Pad2_ GNDA 5.6k\nC7 Net-_C7-Pad1_ Net-_C7-Pad2_ 2.2uf\nC11 GNDA Net-_C11-Pad2_ 5.6n\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 100n\nC8 Net-_C8-Pad1_ Net-_C5-Pad1_ 100n\nR9 Net-_C5-Pad1_ GNDA 5.6k\nC13 GNDA Net-_C13-Pad2_ 10uf\nJ7 GNDA /LOUT LOUT\nJ8 GNDA /ROUT ROUT\nJ6 /GND /SCL /SDA I2C\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 2.2uf\nJ1 GNDA /IN4 IN4\nJ2 GNDA /IN3 IN3\nJ3 GNDA /IN2 IN2\nJ4 GNDA /IN1 IN1\nJ9 GNDA +9V POWER\nR2 Net-_C6-Pad2_ Net-_C4-Pad1_ 47K\nR3 Net-_C7-Pad2_ Net-_C4-Pad1_ 47K\nC4 Net-_C4-Pad1_ /AUX 10uf\nU2 NC_03 GNDA Net-_J10-Pad2_ GNDA Net-_C1-Pad1_ +9V NC_04 NC_05 LM386M\nJ10 GNDA Net-_J10-Pad2_ /AUX D_POT_PHONES\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 220uf\nC2 Net-_C2-Pad1_ Net-_C1-Pad1_ 50n\nR1 Net-_C2-Pad1_ GNDA 10\nC3 +9V GNDA 100uf\nC22 +9V GNDA 100uf\nJ5 GNDA Net-_C1-Pad2_ PHONES\nC24 GNDA Net-_C23-Pad2_ opt\nC23 GNDA Net-_C23-Pad2_ 5.6n\nC14 Net-_C14-Pad1_ /IN4 2uf\nC18 Net-_C18-Pad1_ /IN3 2uf\nC15 Net-_C15-Pad1_ /IN2 2uf\nC19 Net-_C19-Pad1_ /IN1 2uf\nC16 Net-_C16-Pad1_ /IN1 2uf\nC20 Net-_C20-Pad1_ /IN2 2uf\nC17 Net-_C17-Pad1_ /IN3 2uf\nC21 Net-_C21-Pad1_ /IN4 2uf\n.end\n"
    },
    {
        "filename": "1265.cir",
        "prompt": "Create a circuit with a single LED connected between nodes /LED+ and /LED-. Include two 2.2uF capacitors: one between /LED+ and /LED-, and another between /LED+ and GND. A voltage source, VR1, is connected between /LED+ and GND, with nodes NC_01 and NC_02 representing its positive and negative terminals respectively. The LED component is specified as \"Wurth-LDHM\".",
        "content": ".title KiCad schematic\nVR1 /LED+ /LED+ NC_01 GND NC_02 GND /LED- Wurth-LDHM\nC1 /LED+ /LED- 2.2u\nC2 /LED+ GND 2.2u\n.end\n"
    },
    {
        "filename": "1318.cir",
        "prompt": "Create a circuit board with a DRV8825 motor driver breakout, powered by 5V and GND. Include a 2-pin connector for motor connections (V_MOT and GND), and a 4-pin connector providing GND and 5V multiple times. Add numerous test points for debugging, many connected to GND, 5V, or unconnected nets (NC_XX). Include mounting holes and jumpers (JP2.1, JP2.2) that are currently open. The board also contains a component labeled \"viking\".",
        "content": ".title KiCad schematic\nA2.1 GND NC_01 Net-_A2.1-Pad3_ Net-_A2.1-Pad4_ Net-_A2.1-Pad5_ Net-_A2.1-Pad6_ GND V_MOT NC_02 NC_03 NC_04 NC_05 5V 5V Net-_A2.1-Pad15_ Net-_A2.1-Pad16_ Pololu_Breakout_DRV8825\nJ2.1 Net-_A2.1-Pad4_ Net-_A2.1-Pad3_ Conn_01x02\nJ2.2 Net-_A2.1-Pad6_ Net-_A2.1-Pad5_ Conn_01x02\nJ2.3 V_MOT GND Conn_01x02\nJ2.4 Net-_A2.1-Pad16_ Net-_A2.1-Pad15_ Conn_01x02\nJP2.1 NC_06 Net-_A2.1-Pad15_ Jumper_2_Open\nJP2.2 NC_07 Net-_A2.1-Pad16_ Jumper_2_Open\nH1 GND GND\nH4 GND GND\nH2 V_MOT IN+\nH3 5V OUT+\nH5 MountingHole\nH6 MountingHole\nH7 MountingHole\nTP1 5V TestPoint\nTP9 NC_08 TestPoint\nTP17 NC_09 TestPoint\nTP25 NC_10 TestPoint\nTP33 NC_11 TestPoint\nTP41 NC_12 TestPoint\nTP2 GND TestPoint\nTP10 NC_13 TestPoint\nTP18 NC_14 TestPoint\nTP26 NC_15 TestPoint\nTP34 NC_16 TestPoint\nTP42 NC_17 TestPoint\nTP3 NC_18 TestPoint\nTP11 NC_19 TestPoint\nTP19 NC_20 TestPoint\nTP27 GND TestPoint\nTP35 NC_21 TestPoint\nTP43 NC_22 TestPoint\nTP4 NC_23 TestPoint\nTP12 NC_24 TestPoint\nTP20 NC_25 TestPoint\nTP28 NC_26 TestPoint\nTP36 NC_27 TestPoint\nTP44 NC_28 TestPoint\nTP5 NC_29 TestPoint\nTP13 NC_30 TestPoint\nTP21 5V TestPoint\nTP29 NC_31 TestPoint\nTP37 NC_32 TestPoint\nTP45 NC_33 TestPoint\nTP6 NC_34 TestPoint\nTP14 NC_35 TestPoint\nTP22 NC_36 TestPoint\nTP30 NC_37 TestPoint\nTP38 NC_38 TestPoint\nTP46 NC_39 TestPoint\nTP7 NC_40 TestPoint\nTP15 NC_41 TestPoint\nTP23 NC_42 TestPoint\nTP31 NC_43 TestPoint\nTP39 NC_44 TestPoint\nTP47 NC_45 TestPoint\nTP8 NC_46 TestPoint\nTP16 NC_47 TestPoint\nTP24 NC_48 TestPoint\nTP32 5V TestPoint\nTP40 NC_49 TestPoint\nTP48 NC_50 TestPoint\nTP49 NC_51 TestPoint\nTP57 NC_52 TestPoint\nTP65 NC_53 TestPoint\nTP73 NC_54 TestPoint\nTP81 NC_55 TestPoint\nTP89 NC_56 TestPoint\nTP50 NC_57 TestPoint\nTP58 NC_58 TestPoint\nTP66 NC_59 TestPoint\nTP74 NC_60 TestPoint\nTP82 NC_61 TestPoint\nTP90 NC_62 TestPoint\nTP51 NC_63 TestPoint\nTP59 NC_64 TestPoint\nTP67 NC_65 TestPoint\nTP75 NC_66 TestPoint\nTP83 NC_67 TestPoint\nTP91 NC_68 TestPoint\nTP52 NC_69 TestPoint\nTP60 NC_70 TestPoint\nTP68 NC_71 TestPoint\nTP76 NC_72 TestPoint\nTP84 NC_73 TestPoint\nTP92 GND TestPoint\nTP53 NC_74 TestPoint\nTP61 NC_75 TestPoint\nTP69 NC_76 TestPoint\nTP77 NC_77 TestPoint\nTP85 NC_78 TestPoint\nTP93 NC_79 TestPoint\nTP54 NC_80 TestPoint\nTP62 NC_81 TestPoint\nTP70 NC_82 TestPoint\nTP78 NC_83 TestPoint\nTP86 NC_84 TestPoint\nTP94 NC_85 TestPoint\nTP55 NC_86 TestPoint\nTP63 NC_87 TestPoint\nTP71 NC_88 TestPoint\nTP79 NC_89 TestPoint\nTP87 NC_90 TestPoint\nTP95 NC_91 TestPoint\nTP56 NC_92 TestPoint\nTP64 NC_93 TestPoint\nTP72 NC_94 TestPoint\nTP80 NC_95 TestPoint\nTP88 NC_96 TestPoint\nTP96 NC_97 TestPoint\nU99 viking\nJ2.5 GND Net-_J2.5-Pad2_ Net-_J2.5-Pad2_ 5V Conn_01x04\nJ2.6 GND Net-_J2.6-Pad2_ Net-_J2.6-Pad2_ 5V Conn_01x04\nJ2.7 GND Net-_J2.7-Pad2_ Net-_J2.7-Pad2_ 5V Conn_01x04\nJ2.8 GND Net-_J2.8-Pad2_ Net-_J2.8-Pad2_ 5V Conn_01x04\nTP97 GND TestPoint\nTP98 NC_98 TestPoint\nTP99 NC_99 TestPoint\nTP100 NC_100 TestPoint\nTP101 NC_101 TestPoint\nTP102 NC_102 TestPoint\n.end\n"
    },
    {
        "filename": "833.cir",
        "prompt": "Design a dual-channel, instrumentation amplifier circuit using two ADA4807-2ARM op-amps. Each channel receives an input signal via an input connector (J14 and J15). Each input signal path includes a series resistor (R51/R52) followed by a network of resistors (R55, R56, R61 and R57, R58, R62) to set the gain. The outputs of the op-amps are connected to output connectors (J15 and J14 respectively) through output resistors (R69 and R70). There are several bypass capacitors (C29, C30, C31, C32, C33, C34, C35, C36) distributed throughout the circuit, likely for power supply decoupling and signal conditioning. Include additional resistors (R53, R54, R58, R59, R60, R63, R64, R65, R66, R67, R68) for gain setting and biasing. The circuit has numerous net labels for connectivity.\n\n\n\n",
        "content": ".title KiCad schematic\nC29 NC_01 Net-_C29-Pad2_ C\nC31 NC_02 Net-_C29-Pad2_ C\nC30 Net-_C30-Pad1_ NC_03 C\nC32 Net-_C30-Pad1_ NC_04 C\nJ14 Net-_C29-Pad2_ NC_05 Net-_J14-Pad3_ Net-_J14-Pad4_ NC_06 Net-_C30-Pad1_ InConnector\nJ15 Net-_C33-Pad2_ NC_07 Net-_J15-Pad3_ Net-_J15-Pad4_ NC_08 Net-_C34-Pad1_ OutConnector\nR59 Net-_R56-Pad2_ Net-_R55-Pad2_ R\nR53 NC_09 Net-_R51-Pad2_ R\nR55 Net-_R51-Pad2_ Net-_R55-Pad2_ R\nR56 Net-_R51-Pad2_ Net-_R56-Pad2_ R\nR51 Net-_J14-Pad3_ Net-_R51-Pad2_ R\nU7 Net-_R55-Pad2_ Net-_R56-Pad2_ NC_10 NC_11 NC_12 Net-_R66-Pad2_ Net-_J15-Pad3_ NC_13 ADA4807-2ARM\nR69 Net-_R66-Pad2_ Net-_J15-Pad3_ R\nR63 NC_14 Net-_R61-Pad2_ R\nR65 Net-_R61-Pad2_ Net-_J15-Pad3_ R\nR66 Net-_R61-Pad2_ Net-_R66-Pad2_ R\nR61 Net-_R55-Pad2_ Net-_R61-Pad2_ R\nR60 Net-_R58-Pad2_ Net-_R57-Pad2_ R\nR54 NC_15 Net-_R52-Pad2_ R\nR57 Net-_R52-Pad2_ Net-_R57-Pad2_ R\nR58 Net-_R52-Pad2_ Net-_R58-Pad2_ R\nR52 Net-_J14-Pad4_ Net-_R52-Pad2_ R\nU8 Net-_R57-Pad2_ Net-_R58-Pad2_ NC_16 NC_17 NC_18 Net-_R68-Pad2_ Net-_J15-Pad4_ NC_19 ADA4807-2ARM\nR70 Net-_R68-Pad2_ Net-_J15-Pad4_ R\nR64 NC_20 Net-_R62-Pad2_ R\nR67 Net-_R62-Pad2_ Net-_J15-Pad4_ R\nR68 Net-_R62-Pad2_ Net-_R68-Pad2_ R\nR62 Net-_R57-Pad2_ Net-_R62-Pad2_ R\nC33 NC_21 Net-_C33-Pad2_ C\nC35 NC_22 Net-_C33-Pad2_ C\nC34 Net-_C34-Pad1_ NC_23 C\nC36 Net-_C34-Pad1_ NC_24 C\n.end\n"
    },
    {
        "filename": "1893.cir",
        "prompt": "Create a circuit with an STM32G030F6P6 microcontroller connected to a level shifter (SN74LVC1T45DBVR) for I2C communication. The STM32 operates at 3.3V, and the level shifter interfaces with a 5V supply. Include pull-up resistors on both the SDA and SCL lines to 3.3V. A push button connected to NRST provides a reset signal, with a pull-up resistor to 3.3V. The level shifter's input is connected to the STM32's SDA and SCL pins, and its output is connected to a 5V domain (not fully defined in this prompt, but implied).",
        "content": ".title KiCad schematic\nU2 SCL SDA NC_01 3.3V GND NRST NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 Net-_U1-Pad4_ NC_10 NC_11 NC_12 NC_13 NC_14 STM32G030F6P6\nR3 3.3V NRST R_US\nSW1 GND NRST SW_Push\nR1 3.3V SCL R_US\nR2 3.3V SDA R_US\nU1 5V GND NC_15 Net-_U1-Pad4_ GND 3.3V SN74LVC1T45DBVR\n.end\n"
    },
    {
        "filename": "644.cir",
        "prompt": "Create a circuit diagram featuring a microcontroller (DSPIC30F4013) controlling two DC motors. The microcontroller utilizes a crystal oscillator (7.3728MHz) and has reset circuitry with pull-up and pull-down resistors. It interfaces with the motors via two H-bridge driver ICs (L6384) controlled by PWM and direction signals. Each motor has associated ADC inputs for feedback. The circuit includes LED indicators connected to the microcontroller's digital outputs through current-limiting resistors. Power supplies provide +5V and +15V. Include connectors for motor connections, programming/debugging (RJ12), and general I/O. Utilize 74HC02 logic gates for signal buffering/processing. Include decoupling capacitors throughout the circuit, particularly near the ICs. The circuit should also include vertical LED and a general purpose LED.",
        "content": ".title KiCad schematic\nC19 +15V GND 4700u\nU6 Net-_U6-Pad1_ /MOTOR/DIR2 /MOTOR/DIR2 Net-_U6-Pad4_ Net-_U6-Pad1_ Net-_U6-Pad10_ GND /MOTOR/PWM2 /MOTOR/PWM2 Net-_U6-Pad10_ /MOTOR/DIR2 Net-_U6-Pad10_ Net-_U6-Pad13_ +5VD 74HC02\nU3 Net-_U3-Pad1_ /MOTOR/DIR1 /MOTOR/DIR1 Net-_U3-Pad4_ Net-_U3-Pad1_ Net-_U3-Pad10_ GND /MOTOR/PWM1 /MOTOR/PWM1 Net-_U3-Pad10_ /MOTOR/DIR1 Net-_U3-Pad10_ Net-_U3-Pad13_ +5VD 74HC02\nU7 Net-_U6-Pad4_ +15V Net-_R14-Pad1_ GND Net-_R15-Pad2_ Net-_C7-Pad1_ Net-_R12-Pad2_ Net-_C7-Pad2_ L6384\nR14 Net-_R14-Pad1_ GND 270k\nC9 +15V GND 100n\nQ5 Net-_Q5-Pad1_ Net-_C7-Pad1_ +15V MOS_N\nQ7 Net-_Q7-Pad1_ /MOTOR/ADC2 Net-_C7-Pad1_ MOS_N\nR12 Net-_Q5-Pad1_ Net-_R12-Pad2_ 47\nC7 Net-_C7-Pad1_ Net-_C7-Pad2_ 100n\nR15 Net-_Q7-Pad1_ Net-_R15-Pad2_ 47\nR16 Net-_Q8-Pad1_ Net-_R16-Pad2_ 47\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 100n\nR13 Net-_Q6-Pad1_ Net-_R13-Pad2_ 47\nQ8 Net-_Q8-Pad1_ /MOTOR/ADC2 Net-_C8-Pad1_ MOS_N\nQ6 Net-_Q6-Pad1_ Net-_C8-Pad1_ +15V MOS_N\nC10 +15V GND 100n\nR17 Net-_R17-Pad1_ GND 270k\nU8 Net-_U6-Pad13_ +15V Net-_R17-Pad1_ GND Net-_R16-Pad2_ Net-_C8-Pad1_ Net-_R13-Pad2_ Net-_C8-Pad2_ L6384\nR18 /MOTOR/ADC2 GND 0.1\nR11 /MOTOR/ADC1 GND 0.1\nP4 GND Net-_C3-Pad1_ Net-_C4-Pad1_ Net-_C7-Pad1_ Net-_C8-Pad1_ +15V CONN_6\nU5 Net-_U3-Pad13_ +15V Net-_R10-Pad1_ GND Net-_R9-Pad2_ Net-_C4-Pad1_ Net-_R6-Pad2_ Net-_C4-Pad2_ L6384\nR10 Net-_R10-Pad1_ GND 270k\nC6 +15V GND 100n\nQ2 Net-_Q2-Pad1_ Net-_C4-Pad1_ +15V MOS_N\nQ4 Net-_Q4-Pad1_ /MOTOR/ADC1 Net-_C4-Pad1_ MOS_N\nR6 Net-_Q2-Pad1_ Net-_R6-Pad2_ 47\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 100n\nR9 Net-_Q4-Pad1_ Net-_R9-Pad2_ 47\nR8 Net-_Q3-Pad1_ Net-_R8-Pad2_ 47\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 100n\nR5 Net-_Q1-Pad1_ Net-_R5-Pad2_ 47\nQ3 Net-_Q3-Pad1_ /MOTOR/ADC1 Net-_C3-Pad1_ MOS_N\nQ1 Net-_Q1-Pad1_ Net-_C3-Pad1_ +15V MOS_N\nC5 +15V GND 100n\nR7 Net-_R7-Pad1_ GND 270k\nU4 Net-_U3-Pad4_ +15V Net-_R7-Pad1_ GND Net-_R8-Pad2_ Net-_C3-Pad1_ Net-_R5-Pad2_ Net-_C3-Pad2_ L6384\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ LED\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ LED\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED\nR31 Net-_R28-Pad2_ GND R\nR30 Net-_R27-Pad2_ GND R\nR28 Net-_D7-Pad2_ Net-_R28-Pad2_ R\nR27 Net-_D6-Pad2_ Net-_R27-Pad2_ R\nR26 Net-_D5-Pad2_ Net-_R26-Pad2_ R\nR29 Net-_R26-Pad2_ GND R\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nR25 Net-_R22-Pad2_ GND R\nR24 Net-_R21-Pad2_ GND R\nR23 Net-_R20-Pad2_ GND R\nR22 Net-_D4-Pad2_ Net-_R22-Pad2_ R\nR21 Net-_D3-Pad2_ Net-_R21-Pad2_ R\nR20 Net-_D2-Pad2_ Net-_R20-Pad2_ R\nR19 Net-_D1-Pad2_ GND 330\nD1 +5VD Net-_D1-Pad2_ Vert\nC18 +5VD GND 33u\nC11 +5VD GND C\nC12 +5VD GND C\nC13 +5VD GND C\nC17 +5VD GND C\nC16 +5VD GND C\nC15 +5VD GND C\nC14 +5VD GND C\nK3 Net-_D5-Pad1_ Net-_D6-Pad1_ Net-_D7-Pad1_ CONN_3\nK2 Net-_D2-Pad1_ Net-_D3-Pad1_ Net-_D4-Pad1_ CONN_3\nU2 +5VD /PIC30F4013/EN1 /PIC30F4013/EN2 /PIC30F4013/D0 NC_01 /PIC30F4013/SEL1 /PIC30F4013/OE NC_02 NC_03 /PIC30F4013/D7 /PIC30F4013/RSTy /PIC30F4013/RSTx Net-_R27-Pad2_ Net-_R21-Pad2_ Net-_R20-Pad2_ Net-_R26-Pad2_ Net-_R22-Pad2_ GND Net-_R28-Pad2_ /PIC30F4013/D6 /PIC30F4013/D5 /PIC30F4013/D4 GND NC_04 NC_05 /PIC30F4013/SEL2 NC_06 NC_07 /PIC30F4013/D3 /PIC30F4013/D2 /PIC30F4013/D1 /PIC30F4013/X/Y HCTL-2032\nJ1 /PIC30F4013/RST +5VD GND /PIC30F4013/PGD /PIC30F4013/PGC NC_08 NC_09 NC_10 RJ12\nP2 GND +5VD Net-_P1-Pad1_ Net-_P2-Pad4_ CONN_4\nR4 +5VD Net-_P3-Pad2_ 3.3k\nR3 +5VD Net-_P1-Pad2_ 3.3k\nP3 Net-_P2-Pad4_ Net-_P3-Pad2_ CAVALIER\nP1 Net-_P1-Pad1_ Net-_P1-Pad2_ CAVALIER\nK1 GND Net-_K1-Pad2_ CONN_2\nR2 /PIC30F4013/RST Net-_K1-Pad2_ 15\nR1 +5VD /PIC30F4013/RST 10k\nC2 Net-_C2-Pad1_ GND 22p\nC1 Net-_C1-Pad1_ GND 22p\nX1 Net-_C1-Pad1_ Net-_C2-Pad1_ 7.3728Mhz\nU1 /PIC30F4013/RST /PIC30F4013/D0 /PIC30F4013/D1 /PIC30F4013/D2 /PIC30F4013/D3 /MOTOR/ADC2 /MOTOR/ADC1 /PIC30F4013/PGC /PIC30F4013/PGD /PIC30F4013/D4 +5VD GND Net-_C1-Pad1_ Net-_C2-Pad1_ /PIC30F4013/EN1 /PIC30F4013/EN2 /PIC30F4013/X/Y /PIC30F4013/RSTx /MOTOR/DIR1 GND +5VD /MOTOR/PWM1 /PIC30F4013/RSTy NC_11 Net-_P1-Pad1_ Net-_P2-Pad4_ NC_12 NC_13 /PIC30F4013/SEL2 /PIC30F4013/SEL1 GND +5VD /MOTOR/DIR2 /MOTOR/PWM2 /PIC30F4013/OE /PIC30F4013/D7 /PIC30F4013/D6 /PIC30F4013/D5 GND +5VD DSPIC30F4013\n.end\n"
    },
    {
        "filename": "223.cir",
        "prompt": "Design a circuit featuring two analog multiplexer/demultiplexer ICs (CD4051), connected to an 8-pin header (J2) for input/output selection. One multiplexer (U1 & U2) selects between eight input channels connected to the header pins, and routes the selected signal to a common output. A second 8-pin header (J1) provides control signals for the multiplexers, including select lines (A, B, C), enable (E), inhibit (I), and power (VDD, VSS). Include a small decoupling capacitor (C1) between VDD and VSS, and a pull-down resistor (R1) connected from the inhibit input (I) to VSS. The circuit should be powered by a single supply (VDD).",
        "content": ".title KiCad schematic\nU1 Net-_J2-Pad4_ Net-_J2-Pad2_ X Net-_J2-Pad1_ Net-_J2-Pad3_ I E VSS C B A Net-_J2-Pad5_ Net-_J2-Pad8_ Net-_J2-Pad7_ Net-_J2-Pad6_ VDD 4051\nU2 Net-_J2-Pad4_ Net-_J2-Pad2_ X Net-_J2-Pad1_ Net-_J2-Pad3_ I E VSS C B A Net-_J2-Pad5_ Net-_J2-Pad8_ Net-_J2-Pad7_ Net-_J2-Pad6_ VDD 4051\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Conn_01x08\nJ1 VDD X I E A B C VSS Conn_01x08\nC1 VDD VSS C_Small\nR1 I VSS 10K\n.end\n"
    },
    {
        "filename": "1389.cir",
        "prompt": "Create a circuit with a single 12-pin connector providing a +5V supply and a ground connection. The connector has pins labeled NC_01 through NC_10 which are not connected to any other components.",
        "content": ".title KiCad schematic\nJ1 +5V NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 GND Conn_01x12\n.end\n"
    },
    {
        "filename": "1818.cir",
        "prompt": "Create a circuit with a common connection point (Net-_J1-Pad2_) driving seven identical sensor circuits in parallel. Each sensor circuit consists of a TCRT5000 reflective optical sensor (IF1-IF7), a current-limiting resistor (R1-R3, R4-R7, R8, R10, R12, R14-R21), and an NPN transistor (Q1-Q7) configured as a switch. The collector of each transistor is connected to a common resistor (R11). The TCRT5000 sensors share a common voltage supply connection (Net-_IF1-Pad3_). Connect two connectors (J1 and J2) to the common connection point.",
        "content": ".title KiCad schematic\nJ1 Net-_IF1-Pad3_ Net-_J1-Pad2_ Conn_01x02_Female\nJ2 Net-_IF1-Pad3_ Net-_J1-Pad2_ Conn_01x02_Female\nIF1 Net-_IF1-Pad1_ Net-_IF1-Pad2_ Net-_IF1-Pad3_ Net-_IF1-Pad3_ TCRT5000\nIF2 Net-_IF2-Pad1_ Net-_IF2-Pad2_ Net-_IF1-Pad3_ Net-_IF1-Pad3_ TCRT5000\nIF3 Net-_IF3-Pad1_ Net-_IF3-Pad2_ Net-_IF1-Pad3_ Net-_IF1-Pad3_ TCRT5000\nR1 Net-_J1-Pad2_ Net-_IF1-Pad1_ R\nR2 Net-_J1-Pad2_ Net-_IF2-Pad1_ R\nR3 Net-_J1-Pad2_ Net-_IF3-Pad1_ R\nIF4 Net-_IF4-Pad1_ Net-_IF4-Pad2_ Net-_IF1-Pad3_ Net-_IF1-Pad3_ TCRT5000\nIF5 Net-_IF5-Pad1_ Net-_IF5-Pad2_ Net-_IF1-Pad3_ Net-_IF1-Pad3_ TCRT5000\nIF6 Net-_IF6-Pad1_ Net-_IF6-Pad2_ Net-_IF1-Pad3_ Net-_IF1-Pad3_ TCRT5000\nIF7 Net-_IF7-Pad1_ Net-_IF7-Pad2_ Net-_IF1-Pad3_ Net-_IF1-Pad3_ TCRT5000\nR4 Net-_IF1-Pad3_ Net-_IF4-Pad1_ R\nR5 Net-_IF1-Pad3_ Net-_IF5-Pad1_ R\nR6 Net-_IF1-Pad3_ Net-_IF6-Pad1_ R\nR7 Net-_IF1-Pad3_ Net-_IF7-Pad1_ R\nR8 Net-_IF1-Pad2_ Net-_J1-Pad2_ R\nR10 Net-_IF2-Pad2_ Net-_J1-Pad2_ R\nR12 Net-_IF3-Pad2_ Net-_J1-Pad2_ R\nR14 Net-_IF4-Pad2_ Net-_J1-Pad2_ R\nR16 Net-_IF5-Pad2_ Net-_J1-Pad2_ R\nR18 Net-_IF6-Pad2_ Net-_J1-Pad2_ R\nR20 Net-_IF7-Pad2_ Net-_J1-Pad2_ R\nQ1 Net-_IF1-Pad2_ Net-_J1-Pad2_ Net-_Q1-Pad3_ BC857\nQ2 Net-_IF2-Pad2_ Net-_J1-Pad2_ Net-_Q2-Pad3_ BC857\nQ3 Net-_IF3-Pad2_ Net-_J1-Pad2_ Net-_Q3-Pad3_ BC857\nQ4 Net-_IF4-Pad2_ Net-_J1-Pad2_ Net-_Q4-Pad3_ BC857\nQ5 Net-_IF5-Pad2_ Net-_J1-Pad2_ Net-_Q5-Pad3_ BC857\nQ6 Net-_IF6-Pad2_ Net-_J1-Pad2_ Net-_Q6-Pad3_ BC857\nQ7 Net-_IF7-Pad2_ Net-_J1-Pad2_ Net-_Q7-Pad3_ BC857\nR9 Net-_Q1-Pad3_ Net-_R11-Pad2_ R\nR11 Net-_Q2-Pad3_ Net-_R11-Pad2_ R\nR15 Net-_Q4-Pad3_ Net-_R11-Pad2_ R\nR13 Net-_Q3-Pad3_ Net-_R11-Pad2_ R\nR17 Net-_Q5-Pad3_ Net-_R11-Pad2_ R\nR19 Net-_Q6-Pad3_ Net-_R11-Pad2_ R\nR21 Net-_Q7-Pad3_ Net-_R11-Pad2_ R\n.end\n"
    },
    {
        "filename": "1725.cir",
        "prompt": "Design a circuit with a 4011 quad NAND gate configured as an astable multivibrator (oscillator). The oscillator's frequency is determined by resistors and small capacitors. Include two 100k pull-up resistors connected to VCC, one for each input of the 4011. A 5M resistor connects the output of one 4011 NAND gate to the input of another, forming the feedback loop. Small capacitors are used for timing. A button connected to ground can act as a reset or enable input. Include connectors for power (VCC and GND) and output. Use a BC547 NPN transistor as a buffer/driver for the oscillator output, with appropriate biasing resistors. Include decoupling capacitors for the 4011.",
        "content": ".title KiCad schematic\nR1 VCC Net-_C2-Pad2_ 100K\nR3 VCC Net-_C2-Pad1_ 100K\nR2 Net-_C1-Pad1_ Net-_C2-Pad2_ 5M\nC1 Net-_C1-Pad1_ GND C_Small\nJ1 GND Net-_C2-Pad2_ BUTTON\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ C_Small\nQ1 Net-_J2-Pad1_ Net-_Q1-Pad2_ GND BC547\nJ2 Net-_J2-Pad1_ GND CONN_01X02\nR4 Net-_Q1-Pad2_ Net-_R4-Pad2_ R_Small\nR5 GND Net-_Q1-Pad2_ R_Small\nU1 GND GND NC_01 Net-_U1-Pad13_ Net-_C1-Pad1_ Net-_R4-Pad2_ GND GND GND NC_02 Net-_R4-Pad2_ Net-_C2-Pad1_ Net-_U1-Pad13_ VCC 4011\nC3 VCC GND C_Small\nJ3 VCC GND CONN_01X02\n.end\n"
    },
    {
        "filename": "279.cir",
        "prompt": "Create a digital circuit using two 74HC109 dual JK flip-flops. Both flip-flops are configured with their clock inputs (/PCLK) connected together and their clear inputs (~RESET) tied together. All other inputs are left unconnected (NC_XX). The outputs of both flip-flops are not explicitly connected in this description.",
        "content": ".title KiCad schematic\nU16 ~RESET NC_01 NC_02 /PCLK NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 /PCLK NC_10 NC_11 ~RESET NC_12 74HC109\nU17 ~RESET NC_13 NC_14 /PCLK NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 /PCLK NC_22 NC_23 ~RESET NC_24 74HC109\n.end\n"
    },
    {
        "filename": "305.cir",
        "prompt": "Design a biomedical instrumentation circuit featuring an instrumentation amplifier (INA321 and OPA4336) configured for ECG signal acquisition and conditioning. The circuit should include input protection resistors (100k\u03a9) for the right arm (RA), left arm (LA), and right leg (RL) leads. A differential amplifier stage (OPA4336) provides additional gain and offset adjustment. Include a high-pass filter (implemented with C1 = 1\u00b5F and associated resistors) to remove DC offset and low-frequency noise, and a low-pass filter (implemented with C2 = 0.1\u00b5F and associated resistors) to reduce high-frequency noise. Provide adjustable gain via a potentiometer (R14 = 1M, connected to J6 and J7) and offset adjustment (R9, R10). The circuit should have a shutdown input (SD) and output (Vout) connections. Include connectors (J1-J9) for ECG leads, gain/offset control, and filtered output. Power supplies are VCC and GNDA. Include a capacitor (C3 = 1.6nF) and an undefined capacitor (C4) in the filtering stage. Resistor values should include 100k\u03a9, 1M\u03a9, 2M\u03a9, 390k\u03a9, and 10k\u03a9.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_R11-Pad1_ Net-_R3-Pad1_ Net-_R4-Pad1_ GNDA Net-_C2-Pad1_ Net-_R11-Pad1_ VCC SD INA321\nR4 Net-_R4-Pad1_ Net-_J3-Pad1_ 100K\nR2 VR_0 GNDA 100K\nR6 Net-_R3-Pad1_ VR 2M\nR8 Net-_R11-Pad1_ Net-_C2-Pad2_ 1M\nR1 VCC VR_0 100K\nR5 Net-_R4-Pad1_ VR 2M\nR13 Net-_J5-Pad4_ Net-_J8-Pad3_ 1M\nR11 Net-_R11-Pad1_ Net-_J8-Pad2_ 10K\nR9 Net-_J9-Pad1_ Net-_R10-Pad1_ 10K\nR10 Net-_R10-Pad1_ Net-_R10-Pad2_ 390K\nR16 +In_D VR 10K\nR15 Net-_J6-Pad3_ Net-_J7-Pad1_ X\nR7 Net-_R10-Pad2_ Net-_J4-Pad1_ 100K\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 0.1\u00b5\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 1.6n\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ X\nR12 Net-_J5-Pad6_ Net-_J8-Pad1_ X\nJ8 Net-_J8-Pad1_ Net-_J8-Pad2_ Net-_J8-Pad3_ Net-_C3-Pad2_ Net-_J8-Pad2_ Net-_C4-Pad2_ Filtre\nJ5 Net-_C4-Pad1_ Vout Net-_C3-Pad1_ Net-_J5-Pad4_ Vout Net-_J5-Pad6_ Filtre\nJ1 GNDA GNDA SD VCC VCC Vout GNDA Shutdown V+ Vout\nJ4 Net-_J4-Pad1_ VR Right Leg\nJ3 Net-_J3-Pad1_ VR Right Arm\nJ2 Net-_J2-Pad1_ VR Left Arm\nU2 VR VR VR_0 VCC VR Net-_R10-Pad1_ Net-_R10-Pad2_ NC_01 NC_02 Net-_C2-Pad1_ Net-_C2-Pad2_ VR GNDA +In_D Net-_J8-Pad2_ Vout OPA4336\nR3 Net-_R3-Pad1_ Net-_J2-Pad1_ 100K\nJ6 Net-_J6-Pad1_ +In_D Net-_J6-Pad3_ Gain\nJ7 Net-_J7-Pad1_ GNDA Net-_J7-Pad3_ Gain\nR14 Net-_J6-Pad1_ Net-_J7-Pad3_ 1M\nC1 VR_0 GNDA 1\u00b5F\nJ9 Net-_J9-Pad1_ VR NC_03 Offset\n.end\n"
    },
    {
        "filename": "1216.cir",
        "prompt": "Design a circuit featuring an ADA4807-2 operational amplifier configured as a difference amplifier. The input stage consists of two input connectors (J20 and J21) with associated input resistors (R117, R118, R119, R121, R122, R123, R124, R126, R127, R128). Capacitors (C49, C50, C51, C52) are used for decoupling or filtering. The output of the amplifier connects to the second output connector (J21) through a feedback network of resistors (R125). Additional resistors (R120, R126) are present in the circuit. The circuit should include net labels for connectivity.",
        "content": ".title KiCad schematic\nC49 NC_01 Net-_C49-Pad2_ C\nC51 NC_02 Net-_C49-Pad2_ C\nC50 Net-_C50-Pad1_ NC_03 C\nC52 Net-_C50-Pad1_ NC_04 C\nJ20 Net-_C49-Pad2_ NC_05 Net-_J20-Pad3_ Net-_J20-Pad3_ NC_06 Net-_C50-Pad1_ InConnector\nJ21 NC_07 NC_08 Net-_J21-Pad3_ Net-_J21-Pad3_ NC_09 NC_10 OutConnector\nR120 NC_11 Net-_R119-Pad2_ R\nR118 Net-_R117-Pad2_ Net-_R118-Pad2_ R\nR119 Net-_R117-Pad2_ Net-_R119-Pad2_ R\nR117 Net-_J20-Pad3_ Net-_R117-Pad2_ R\nU12 Net-_R118-Pad2_ Net-_R121-Pad1_ Net-_R119-Pad2_ NC_12 Net-_R125-Pad2_ Net-_R127-Pad1_ Net-_J21-Pad3_ NC_13 ADA4807-2ARM\nR126 NC_14 Net-_R125-Pad2_ R\nR124 Net-_R123-Pad2_ Net-_J21-Pad3_ R\nR125 Net-_R123-Pad2_ Net-_R125-Pad2_ R\nR123 Net-_R118-Pad2_ Net-_R123-Pad2_ R\nR121 Net-_R121-Pad1_ Net-_R118-Pad2_ R\nR122 NC_15 Net-_R121-Pad1_ R\nR127 Net-_R127-Pad1_ Net-_J21-Pad3_ R\nR128 NC_16 Net-_R127-Pad1_ R\n.end\n"
    },
    {
        "filename": "141.cir",
        "prompt": "Design a circuit with a 74HC138 3-to-8 decoder. The decoder's inputs are driven by three 1k\u03a9 pull-down resistors connected to VCC via a switch (SW1). Each of the decoder's eight outputs is connected to a 330\u03a9 resistor in series with an LED, with the LEDs' cathodes connected to ground. Include 1\u00b5F and 100nF decoupling capacitors connected between VCC and ground.",
        "content": ".title KiCad schematic\nSW1 VCC VCC VCC Net-_R1-Pad1_ Net-_R2-Pad1_ Net-_R3-Pad1_ SW_DIP_x03\nR1 Net-_R1-Pad1_ GND 1K\nR2 Net-_R2-Pad1_ GND 1K\nR3 Net-_R3-Pad1_ GND 1K\nR4 Net-_D1-Pad2_ Net-_R4-Pad2_ 330\nR5 Net-_D2-Pad2_ Net-_R5-Pad2_ 330\nR6 Net-_D3-Pad2_ Net-_R6-Pad2_ 330\nR7 Net-_D4-Pad2_ Net-_R7-Pad2_ 330\nR8 Net-_D5-Pad2_ Net-_R8-Pad2_ 330\nR9 Net-_D6-Pad2_ Net-_R9-Pad2_ 330\nR10 Net-_D7-Pad2_ Net-_R10-Pad2_ 330\nR11 Net-_D8-Pad2_ Net-_R11-Pad2_ 330\nD1 GND Net-_D1-Pad2_ LED\nD2 GND Net-_D2-Pad2_ LED\nD3 GND Net-_D3-Pad2_ LED\nD4 GND Net-_D4-Pad2_ LED\nD5 GND Net-_D5-Pad2_ LED\nD6 GND Net-_D6-Pad2_ LED\nD7 GND Net-_D7-Pad2_ LED\nD8 GND Net-_D8-Pad2_ LED\nU1 Net-_R1-Pad1_ Net-_R2-Pad1_ Net-_R3-Pad1_ GND GND VCC Net-_R11-Pad2_ GND Net-_R10-Pad2_ Net-_R9-Pad2_ Net-_R8-Pad2_ Net-_R7-Pad2_ Net-_R6-Pad2_ Net-_R5-Pad2_ Net-_R4-Pad2_ VCC 74HC138\nC1 VCC GND 1\u03bcF\nC2 VCC GND 100 nF\n.end\n"
    },
    {
        "filename": "1814.cir",
        "prompt": "Create a circuit that interfaces with a Raspberry Pi, providing GPIO expansion via an MCP23017 chip, rotary encoder inputs, push buttons, a 12V power supply section with switching regulator (LMZ22005), and 5V power distribution with protection. The Raspberry Pi connects via a header (J7) providing 3.3V and GPIO pins. The MCP23017 (U1) expands the GPIO capabilities, with pull-up resistors (RN1-RN5) on both Raspberry Pi and MCP23017 pins. Multiple push buttons (SW1-SW17) are connected to MCP23017 GPIOs. Four rotary encoders (ENC2-ENC5) are connected to dedicated GPIO pins. A 5V power supply is provided via J5, with a green LED (D3) and current limiting resistor (R12) for indication. A 12V input (J4) powers a switching regulator (U2) to generate a stable voltage, protected by a fuse (F1) and filtering capacitors (C6, C7, C8, C9, C10, C11, C13, C15, C17, C21, C22, C23, C24, C25, C26, C27). Additional connectors (J1, J2, J6, J8) provide access to power and GPIO signals. A basic overvoltage protection circuit is present with D1, R6, and R7. A boost converter is present with Q1, Q2, L1, C16, C19, and C20.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 +3V3 +5V /Raspberry Pi/GPIO2 +5V /Raspberry Pi/GPIO3 GND GPIO4 GPIO14 GND GPIO15 GPIO17 GPIO18 GPIO27 GND GPIO22 GPIO23 +3V3 GPIO24 GPIO10 GND GPIO9 GPIO25 GPIO11 GPIO8 GND GPIO7 NC_01 NC_02 GPIO5 GND GPIO6 GPIO12 GPIO13 GND GPIO19 GPIO16 GPIO26 GPIO20 GND GPIO21 RasPi\nC1 +5V GND 220u/10V\nU1 GPB0 GPB1 GPB2 GPB3 GPB4 GPB5 GPB6 GPB7 +3V3 GND NC_03 /Raspberry Pi/GPIO3 /Raspberry Pi/GPIO2 NC_04 NC_05 NC_06 NC_07 Net-_C2-Pad1_ NC_08 GPIO15 GPA0 GPA1 GPA2 GPA3 GPA4 GPA5 GPA6 GPA7 MCP23017_SO\nC3 +3V3 GND 10u\nC2 Net-_C2-Pad1_ GND 1n\nR2 +3V3 Net-_C2-Pad1_ 100k\nRN1 +3V3 GPA0 GPA1 GPA2 GPA3 GPA4 GPA5 GPA6 GPA7 10k\nRN2 +3V3 GPB0 GPB1 GPB2 GPB3 GPB4 GPB5 GPB6 GPB7 10k\nRN3 +3V3 GPIO21 GPIO26 GPIO20 GPIO19 GPIO16 GPIO13 GPIO12 GPIO6 10k\nRN4 +3V3 GPIO5 GPIO7 GPIO11 GPIO8 GPIO9 GPIO25 GPIO10 GPIO24 10k\nR3 +3V3 /Raspberry Pi/GPIO2 10k\nR1 /Raspberry Pi/GPIO3 +3V3 10k\nRN5 +3V3 GPIO22 GPIO23 GPIO27 GPIO18 GPIO17 GPIO15 GPIO14 GPIO4 10k\nSW9 GND GPA0 SW_Push\nSW8 GND GPA1 SW_Push\nSW7 GND GPA2 SW_Push\nSW6 GND GPA3 SW_Push\nSW5 GND GPB4 SW_Push\nSW4 GND GPB5 SW_Push\nSW3 GND GPB6 SW_Push\nSW2 GND GPB7 SW_Push\nSW17 GND GPB0 SW_Push\nSW16 GND GPB1 SW_Push\nSW15 GND GPB2 SW_Push\nSW14 GND GPB3 SW_Push\nSW13 GND GPA4 SW_Push\nSW12 GND GPA5 SW_Push\nSW11 GND GPA6 SW_Push\nSW10 GND GPA7 SW_Push\nENC2 GPIO20 GPIO26 GND GPIO21 GND Rotary_Encoder_Switch\nENC3 GPIO16 GPIO13 GND GPIO19 GND Rotary_Encoder_Switch\nENC4 GPIO7 GPIO8 GND GPIO12 GND Rotary_Encoder_Switch\nENC5 GPIO27 GPIO17 GND GPIO22 GND Rotary_Encoder_Switch\nJ2 +5V GPIO14 GPIO18 GND ENC1\nJ7 +3V3 +5V /Raspberry Pi/GPIO2 /Raspberry Pi/GPIO3 GPIO15 GND Conn_01x06\nJ8 GND GPIO18 +5V GPIO14 GND ENC1a\nR4 Net-_C12-Pad1_ Net-_C4-Pad2_ 10k\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 1u\nR5 Net-_C12-Pad1_ Net-_C4-Pad1_ 100k\nC5 Net-_C12-Pad1_ Net-_C4-Pad1_ 100n\nQ1 Net-_C4-Pad1_ +12V Net-_C12-Pad1_ FDD6685\nQ2 Net-_C6-Pad2_ GND Net-_C4-Pad1_ 2N7002K\nC7 Net-_C6-Pad2_ GND 100n\nC6 +12V Net-_C6-Pad2_ 100n\nR6 Net-_D1-Pad1_ Net-_C6-Pad2_ 180k\nR7 +12V Net-_D1-Pad1_ 100k\nD1 Net-_D1-Pad1_ NC_09 Net-_C4-Pad2_ BAS16J\nSW1 GND Net-_C4-Pad2_ ON_OFF\nC10 +12V GND 10u\nC12 Net-_C12-Pad1_ GND 10u\nL1 Net-_C12-Pad1_ Net-_C16-Pad1_ 74279226101\nC16 Net-_C16-Pad1_ GND 22u/35V\nD2 Net-_C16-Pad1_ GND SK54\nF1 Net-_C16-Pad1_ Net-_C19-Pad1_ 5A\nC19 Net-_C19-Pad1_ GND 100n\nC21 Net-_C19-Pad1_ GND 10u\nJ4 Net-_C19-Pad1_ GND 12V_IN\nC11 +12V GND 100n\nC13 +12V GND 1u\nFB2 Net-_C15-Pad1_ +12V TBD\nC15 Net-_C15-Pad1_ GND 100n\nC17 Net-_C15-Pad1_ GND 1u\nJ3 Net-_C15-Pad1_ GND GND Net-_C15-Pad1_ 12V_SWITCHED\nFB1 Net-_C8-Pad1_ +12V TBD\nC8 Net-_C8-Pad1_ GND 47u/35V\nC9 Net-_C8-Pad1_ GND 100n\nU2 Net-_C8-Pad1_ Net-_R8-Pad2_ NC_10 GND Net-_R10-Pad1_ Net-_C14-Pad1_ Net-_C18-Pad1_ GND LMZ22005\nR8 GND Net-_R8-Pad2_ 1k5\nR9 GND Net-_R10-Pad1_ 620\nC14 Net-_C14-Pad1_ GND 100n\nR10 Net-_R10-Pad1_ Net-_R10-Pad2_ 3k3\nR11 Net-_R10-Pad2_ Net-_C18-Pad1_ 47\nC18 Net-_C18-Pad1_ GND 100n\nC20 Net-_C18-Pad1_ GND 10u\nC22 Net-_C18-Pad1_ GND 100u/10V\nFB3 Net-_C18-Pad1_ +5V TBD\nC23 +5V GND 100n\nC24 +5V GND 10u\nC25 +5V GND 100u/10V\nC26 +5V GND 10u\nC27 +5V GND 100u/6.3V\nJ5 +5V GND +5V 5V/3A\nR12 Net-_D3-Pad2_ +5V 1k5\nD3 GND Net-_D3-Pad2_ Green\nJ6 +5V NC_11 NC_12 NC_13 GND TO_DISPLAY\n.end\n"
    },
    {
        "filename": "1746.cir",
        "prompt": "Create a circuit with three 0.1\u00b5F capacitors connected between nine nodes each. Label the nodes for the first capacitor as NC_01 through NC_09, the second as NC_10 through NC_18, and the third as NC_19 through NC_27. All capacitors share a common ground.",
        "content": ".title KiCad schematic\nCN1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 0.1\u00b5F\nCN2 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 0.1\u00b5F\nCN3 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 0.1\u00b5F\n.end\n"
    },
    {
        "filename": "369.cir",
        "prompt": "Create a circuit with a single operational amplifier, GLV- (likely a generic op-amp symbol), having six non-inverting inputs (NC_01 through NC_06) and one output (SPAN02A-12). The op-amp has no feedback components defined in the netlist.",
        "content": ".title KiCad schematic\nU1 GLV- NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 SPAN02A-12\n.end\n"
    },
    {
        "filename": "191.cir",
        "prompt": "Design a circuit featuring a 74HC244 octal buffer and a 74HC245 octal transceiver, along with a connector for interfacing with external signals. The circuit includes decoupling capacitors (100nF and 1uF) for the +5V power supply. A pull-up resistor network (47k\u03a9) is connected to several output enable and interrupt lines. The connector has a complex pinout including input/output signals denoted with prefixes like /~X, /XA, and /XD, as well as ground and +5V connections. Include a second 100nF decoupling capacitor connected to ground. The circuit is powered by +5V.",
        "content": ".title KiCad schematic\nC1201 GNDD +5V 100n\nU1202 GNDD NC_01 /XA4 NC_02 /XA5 NC_03 /XA6 NC_04 NC_05 GNDD GNDD /XA3 NC_06 /XA2 NC_07 /XA1 NC_08 /XA0 GNDD +5V 74HC244\nU1203 NC_09 /XD7 /XD6 /XD5 /XD4 /XD3 /XD2 /XD1 /XD0 GNDD NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 +5V 74HC245\nU1201 /~XCD0 /~XIRQ0 /~IOCS0 /~XCD1 /~XIRQ1 /~IOCS1 /~XCD2 /~XIRQ2 /~IOCS2 /~XCD3 GNDD /~XIRQ3 /~IOCS3 /~XCD4 /~XIRQ4 /~IOCS4 NC_19 NC_20 +5V XIOCON_PDIP\nJ1201 +5V +5V /~XIRQ0 /~XIRQ1 /~XIRQ2 /~XIRQ3 /~XIRQ4 /XA0 /XA1 /XA2 /XA3 /XA4 /XA5 /XA6 /XD0 /XD1 /XD2 /XD3 /XD4 /XD5 /XD6 /XD7 NC_21 +5V +5V +5V +5V NC_22 NC_23 /~IOCS4 /~IOCS3 /~IOCS2 /~IOCS1 /~IOCS0 GNDD GNDD GNDD GNDD GNDD GNDD GNDD GNDD GNDD /~XCD4 /~XCD3 /~XCD2 /~XCD1 /~XCD0 +5V +5V Conn_02x25_Counter_Clockwise\nC1204 +5V GNDD 100n\nC1205 +5V GNDD 1u\nC1202 +5V GNDD 100n\nC1203 GNDD +5V 100n\nRN1201 +5V /~XCD4 /~XCD3 /~XCD2 /~XCD1 /~XCD0 47k\n.end\n"
    },
    {
        "filename": "590.cir",
        "prompt": "Design a circuit with a 3.3V linear regulator (LM1117-3.3) powered from a +5V bus. Include input and output decoupling capacitors for both the +5V and +3.3V rails. The +5V bus is stabilized with four 100uF capacitors to ground. The 3.3V output is decoupled with a 100pF and two 10uF capacitors to ground. A 10uF and 100pF capacitor are used for input filtering to the regulator. The circuit connects to a 2x5 header (J1) with pins labeled NC_01 through NC_10. The regulator's input is connected to the +5V bus, and its ground is connected to ground. The output of the regulator (+3.3V) is connected to the decoupling capacitors.",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 Conn_02x05_Top_Bottom\nU1 GND +3V3 Net-_C5-Pad1_ LM1117-3.3\nC3 +5V_BUS GND 100uF\nC4 +5V_BUS GND 100uF\nC1 +5V_BUS GND 100uF\nC2 +5V_BUS GND 100uF\nC7 +3V3 GND 100pF\nC8 +3V3 GND 10uF\nC9 +3V3 GND 10uF\nC6 Net-_C5-Pad1_ GND 25V 10uF\nC5 Net-_C5-Pad1_ GND 50V 100pF\n.end\n"
    },
    {
        "filename": "955.cir",
        "prompt": "Create a schematic representing a simple power supply circuit utilizing an L6235D voltage regulator. The circuit includes input connections labeled \"Alim12\" and \"B_Plug_5mm\", and multiple unconnected (NC) pads associated with the regulator, designated as NC_01 through NC_14. The regulator's pins are connected as follows: Pad 12 and Pad 10 are shorted together and connected to multiple NC pads. Pad 18 is shorted to itself and connected to multiple NC pads. Pad 17 is shorted to itself and connected to multiple NC pads. The circuit should accurately reflect the netlist's connectivity, even with the numerous unconnected pins.\n\n\n\n",
        "content": ".title KiCad schematic\nU5 NC_01 Net-_U5-Pad12_ Net-_U5-Pad10_ NC_02 NC_03 Net-_U5-Pad18_ Net-_U5-Pad18_ NC_04 NC_05 Net-_U5-Pad10_ NC_06 Net-_U5-Pad12_ NC_07 NC_08 NC_09 NC_10 Net-_U5-Pad17_ Net-_U5-Pad18_ Net-_U5-Pad18_ Net-_U5-Pad17_ NC_11 NC_12 NC_13 NC_14 L6235D\nAlim12 NC_15 NC_16 B_Plug_5mm\n.end\n"
    },
    {
        "filename": "1361.cir",
        "prompt": "Create a simple circuit with a single test point labeled \"TP1\" connected to a net named \"NC_01\". The circuit should have no active or passive components, only a test point and a net connection.\n",
        "content": ".title KiCad schematic\nTP1 NC_01 TestPoint\n.end\n"
    },
    {
        "filename": "116.cir",
        "prompt": "Create a mixed-signal circuit featuring a microcontroller (PIC16F1829) with UART communication, multiple GPIO outputs controlling LEDs via MOSFETs, a 5V and 3.3V power supply derived from an input voltage (VIN_AC/VIN_GND) using a buck converter (MC34063A), overvoltage protection with Zener diodes and Schottky diodes, a temperature sensor (Temp_SOT23-3) connected to an analog input of the microcontroller, and an analog potentiometer (MPX5100) also connected to an analog input. Include filtering capacitors throughout the circuit, pull-up resistors for the microcontroller's inputs, and connectors for external communication (UART, ICSP, RF input/output). The circuit should also include a relay controlled by a MOSFET and a separate 24V switching capability. Include mounting holes for mechanical support.",
        "content": ".title KiCad schematic\nJ1 /RF_IN /RF_OUT /VIN_AC /VIN_GND term_block_4-pin\nC1 /RF_IN Net-_C1-Pad2_ CAP_0603\nR2 +5V Net-_C1-Pad2_ RES_0603\nR1 Net-_C1-Pad2_ GND RES_0603\nQ1 Net-_C1-Pad2_ Net-_D4-PadA_ +5V NPN\nR3 Net-_D4-PadA_ GND RES_0603\nD4 Net-_D4-PadA_ Net-_C2-Pad1_ Diode_SMA\nC4 Net-_C2-Pad1_ Net-_C4-Pad2_ CAP_0603\nC2 Net-_C2-Pad1_ GND CAP_0603\nR6 Net-_C2-Pad1_ GND RES_0603\nD5 GND Net-_C4-Pad2_ Diode_SMA\nR8 Net-_C6-Pad1_ Net-_C4-Pad2_ RES_0603\nC6 Net-_C6-Pad1_ GND CAP_0603\nQ4 Net-_C6-Pad1_ GND Net-_Q4-Pad3_ NPN\nR11 +3V3 Net-_Q4-Pad3_ RES_0603\nR13 Net-_Q7-Pad1_ Net-_Q4-Pad3_ RES_0603\nR19 Net-_Q7-Pad3_ GND RES_0603\nQ7 Net-_Q7-Pad1_ +3V3 Net-_Q7-Pad3_ PNP\nR21 /UART_RX Net-_Q7-Pad3_ RES_0603\nD1 GND Net-_C1-Pad2_ Zener_SMA\nJ3 /MCLR Net-_J3-Pad2_ GND /ICSPDAT /ICSPCLK NC_01 HEADER_1X6\nR28 Net-_R28-Pad1_ /ICSPDAT RES_0603\nR29 Net-_R29-Pad1_ /ICSPCLK RES_0603\nR22 Net-_C9-Pad1_ +3V3 RES_0603\nC7 GND +3V3 CAP_0603\nC9 Net-_C9-Pad1_ GND CAP_0603\nU3 +3V3 /GPIO3 /CLKOUT /MCLR /UART_RX /UART_TX /SW_1 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 /GPIO2 /GPIO1 /AN4 /V_Temp Net-_R29-Pad1_ Net-_R28-Pad1_ GND PIC16F1829_SOIC\nD9 Net-_C9-Pad1_ /MCLR Schottky_SMA\nR25 +3V3 Net-_J3-Pad2_ RES_0603\nU4 +5V Net-_R24-Pad2_ GND Temp_SOT23-3\nC8 GND +5V CAP_0603\nR24 /V_Temp Net-_R24-Pad2_ RES_0603\nR23 /V_Temp GND RES_0603\nU5 NC_08 +5V GND Net-_R26-Pad1_ NC_09 NC_10 NC_11 NC_12 MPX5100\nC10 GND +5V CAP_0603\nR26 Net-_R26-Pad1_ /AN4 RES_0603\nR27 /AN4 GND RES_0603\nU1 +5V NC_13 /VIN_AC /SW_24V_1 /SW_24V_2 /VIN_AC NC_14 Net-_D3-PadA_ Relay-EC2-5NU\nD3 Net-_D3-PadA_ +5V Schottky_SMA\nQ2 Net-_D3-PadA_ Net-_Q2-PadG_ GND MOSFET-N\nR5 Net-_Q2-PadG_ /SW_1 RES_0603\nR4 Net-_D3-PadA_ Net-_D2-PadC_ RES_0603\nJ2 /SW_24V_1 /VIN_GND /SW_24V_2 /VIN_GND term_block_4-pin\nD2 +5V Net-_D2-PadC_ LED_0603\nU2 Net-_Q5-Pad3_ /CLKOUT GND Net-_R7-Pad2_ +5V NC7SZ125\nR7 Net-_C3-Pad1_ Net-_R7-Pad2_ RES_0603\nQ5 Net-_Q5-Pad1_ GND Net-_Q5-Pad3_ NPN\nR18 Net-_Q5-Pad1_ /UART_TX RES_0603\nR14 +5V Net-_Q5-Pad3_ RES_0603\nR16 Net-_Q5-Pad3_ /UART_TX RES_0603\nC5 +5V GND CAP_0603\nC3 Net-_C3-Pad1_ /RF_OUT CAP_0603\nR10 Net-_D6-PadC_ Net-_Q3-PadD_ RES_0603\nQ3 Net-_Q3-PadD_ Net-_Q3-PadG_ GND MOSFET-N\nD6 +5V Net-_D6-PadC_ LED_0603\nR9 Net-_Q3-PadG_ /GPIO1 RES_0603\nR15 Net-_D7-PadC_ Net-_Q6-PadD_ RES_0603\nQ6 Net-_Q6-PadD_ Net-_Q6-PadG_ GND MOSFET-N\nD7 +5V Net-_D7-PadC_ LED_0603\nR12 Net-_Q6-PadG_ /GPIO2 RES_0603\nR20 Net-_D8-PadC_ Net-_Q8-PadD_ RES_0603\nQ8 Net-_Q8-PadD_ Net-_Q8-PadG_ GND MOSFET-N\nD8 +5V Net-_D8-PadC_ LED_0603\nR17 Net-_Q8-PadG_ /GPIO3 RES_0603\nM1 GND MNT-3MM\nM2 GND MNT-3MM\nM3 GND MNT-3MM\nM4 GND MNT-3MM\nD18 GND Net-_C3-Pad1_ Zener_SMA\nU7 GND +3V3 +5V +3V3 TLV1117_3.3V\nC15 +3V3 GND CAP_ELEC\nC16 +3V3 GND CAP_0805\nC14 +5V GND CAP_0805\nC11 /Power/VIN GND CAP_ELEC\nD11 /VIN_AC /Power/VIN Diode_SMB\nD13 /VIN_GND /Power/VIN Diode_SMB\nD10 GND /VIN_AC Diode_SMB\nD12 GND /VIN_GND Diode_SMB\nC13 +5V GND CAP_ELEC\nU6 Net-_R33-Pad2_ Net-_D14-PadC_ Net-_C12-Pad1_ GND Net-_R31-Pad2_ /Power/VIN Net-_R33-Pad2_ Net-_R33-Pad2_ MC34063A_buck\nR32 GND Net-_R31-Pad2_ RES_0603\nR31 +5V Net-_R31-Pad2_ RES_0603\nD14 GND Net-_D14-PadC_ Schottky_SMA\nL1 Net-_D14-PadC_ +5V IND\nC12 Net-_C12-Pad1_ GND CAP_0603\nD15 +5V Net-_D15-PadC_ LED_0603\nR34 GND Net-_D15-PadC_ RES_0603\nR35 GND Net-_D17-PadC_ RES_0603\nR30 /VIN_GND GND RES_0805\nD17 +3V3 Net-_D17-PadC_ LED_0603\nD16 +3V3 +5V Diode_SMB\nR33 /Power/VIN Net-_R33-Pad2_ RES_0805\n.end\n"
    },
    {
        "filename": "405.cir",
        "prompt": "Create a simple circuit with a 7555 timer configured as an astable multivibrator, powered by a battery. The output of the timer drives an LED through a current-limiting resistor. Include timing components (resistors and a capacitor) to set the oscillation frequency. Specifically, use a 1K resistor connected to VDD, a 470K resistor connected between the timer's output and the capacitor, a 1uF capacitor to ground, and a 1K resistor in series with an LED connected to the timer's output. A battery is the power source.",
        "content": ".title KiCad schematic\nU1 GND Net-_C1-Pad1_ Net-_R3-Pad1_ /VDD NC_01 Net-_C1-Pad1_ Net-_R1-Pad2_ /VDD 7555\nR1 /VDD Net-_R1-Pad2_ 1K\nR2 Net-_R1-Pad2_ Net-_C1-Pad1_ 470K\nC1 Net-_C1-Pad1_ GND 1u\nR3 Net-_R3-Pad1_ Net-_D1-Pad2_ 1K\nD1 GND Net-_D1-Pad2_ LED\nBT1 /VDD GND Battery\n.end\n"
    },
    {
        "filename": "385.cir",
        "prompt": "Design a circuit with a 3.3V voltage regulator (AP1117) taking Vin as input and providing Vout. Include input and output decoupling capacitors (CP1). Connect four LEDs (LED) in parallel to the regulator's output, each with a 330-ohm current-limiting resistor (330). Provide a 3-pin connector (CONN_01X03) for Vin, GND, and Vout, and a 5-pin connector (CONN_01X05) to connect to the LEDs and ground. The LEDs are connected between the regulator output and ground through their respective resistors.",
        "content": ".title KiCad schematic\nVoltageReg1 /GND /Vout /Vin /Vout AP1117\nC2 /Vout /GND CP1\nC1 /Vin /GND CP1\nP1 /Vout /GND /Vin CONN_01X03\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR1 Net-_D1-Pad2_ Net-_P2-Pad5_ 330\nD2 Net-_D1-Pad1_ Net-_D2-Pad2_ LED\nR2 Net-_D2-Pad2_ Net-_P2-Pad4_ 330\nD3 Net-_D1-Pad1_ Net-_D3-Pad2_ LED\nR3 Net-_D3-Pad2_ Net-_P2-Pad3_ 330\nD4 Net-_D1-Pad1_ Net-_D4-Pad2_ LED\nR4 Net-_D4-Pad2_ Net-_P2-Pad2_ 330\nP2 Net-_D1-Pad1_ Net-_P2-Pad2_ Net-_P2-Pad3_ Net-_P2-Pad4_ Net-_P2-Pad5_ CONN_01X05\n.end\n"
    },
    {
        "filename": "577.cir",
        "prompt": "Create a mixed-signal circuit board with multiple communication interfaces and indicator LEDs. The board features:\n\n*   **Power Supplies:** +3.3V, +5V, and +12V rails. A 78L05 voltage regulator generates +5V from +12V. Decoupling capacitors (0.1uF) are present on the +3.3V, +5V, and +12V rails.\n*   **Microcontroller Communication:** A MCP2221 USB-to-Serial converter with pull-up resistors on D+ and D- lines. Two additional serial ports (SERIAL0, SERIAL1, SERIAL2) are available.\n*   **CAN Bus Interface:** A MAX3051 CAN transceiver with associated CAN High and CAN Low connections, and a connector for external CAN termination.\n*   **Digital I/O:** Multiple digital I/O pins are available, some connected to LEDs with current-limiting resistors (330 ohms, 510 ohms, 1.2k ohms).\n*   **PWM Outputs:** Several PWM output pins are provided.\n*   **Analog Inputs:** Analog input pins are present.\n*   **Switches:** Two switches (SW0, SW1) with pull-up resistors (10k ohms) connected to digital input pins.\n*   **Speaker Output:** A speaker output driven by an NPN transistor.\n*   **Connectors:** Multiple 2x15 and 2x4 connectors for external connections.\n*   **LED Indicators:** Numerous LEDs are used for status indication, connected with current limiting resistors.\n*   **Diodes:** Several diodes are used for signal routing and protection.\n\n\n\n",
        "content": ".title KiCad schematic\nP1 +3.3V GND /E5 /E6 /C0 /C1 /C2 /C3 /A0 /A1 /A2 /A3 NC_01 NC_02 /A6 /A7 NC_03 NC_04 /B0 /B1 NC_05 /E9 /E10 /E11 /E12 /E13 /E14 /B10 NC_06 /B11 CONN_02X15\nP2 GND +5V /B8 /B9 /B6 NC_07 NC_08 /B5 /D6 NC_09 NC_10 /D5 NC_11 NC_12 /A10 NC_13 NC_14 /A9 /C8 /C9 /C6 NC_15 /D14 /D15 /D12 /D13 /D8 /D9 /B15 /B14 CONN_02X15\nP12 GND +5V 5V_in\nR5 +5V Net-_D1-Pad1_ 510\nD1 Net-_D1-Pad1_ GND LED\nR6 +3.3V Net-_D2-Pad1_ 330\nD2 Net-_D2-Pad1_ GND LED\nP10 GND NC_16 /CLK /DIO NC_17 NC_18 WRITING\nU1 /B6 GND +3.3V /B5 GND /CAN_L /CAN_H Net-_R1-Pad1_ MAX3051\nP3 GND +12V /CAN_H /CAN_L CAN\nP4 GND +12V /CAN_H /CAN_L CAN\nC1 +3.3V GND 0.1u\nP7 GND +5V /A9 /A10 SERIAL2\nC3 +5V GND 0.1u\nP8 GND NC_19 /CLK /DIO WRITING_IN\nC4 +12V GND 0.1u\nSW2 GND /E10 SW0\nR7 +5V /E10 10k\nD3 Net-_D3-Pad1_ GND LED\nD4 Net-_D4-Pad1_ GND LED\nR3 /C8 Net-_D3-Pad1_ 330\nR4 /C6 Net-_D4-Pad1_ 330\nSP1 +3.3V Net-_D12-Pad1_ SPEAKER\nR9 Net-_D12-Pad1_ Net-_Q1-Pad3_ 120\nR8 Net-_Q1-Pad1_ /B9 10\nD5 Net-_D5-Pad1_ GND LED\nD6 Net-_D6-Pad1_ GND LED\nR10 /D14 Net-_D5-Pad1_ 330\nR11 /D12 Net-_D6-Pad1_ 330\nD7 Net-_D7-Pad1_ GND LED\nD8 Net-_D8-Pad1_ GND LED\nR12 /D8 Net-_D7-Pad1_ 330\nR13 /B15 Net-_D8-Pad1_ 330\nD9 Net-_D9-Pad1_ GND LED\nR14 +12V Net-_D9-Pad1_ 1.2k\nQ1 Net-_Q1-Pad1_ GND Net-_Q1-Pad3_ NPN\nP9 /CAN_L Net-_P9-Pad2_ CAN_JP\nR15 /CAN_H Net-_P9-Pad2_ 120\nR1 Net-_R1-Pad1_ GND 100k\nP11 /C0 /C1 /C2 /C3 A/D\nP13 GND +3.3V GND +3.3V GND +3.3V GND +3.3V CONN_02X04\nP14 /D15 /D13 /D9 /B14 I/O\nP15 GND +5V GND +5V GND +5V GND +5V CONN_02X04\nU2 +3.3V /GP0 /GP1 Net-_R18-Pad1_ /D6 /D5 NC_20 NC_21 NC_22 NC_23 +3.3V /D- /D+ GND MCP2221\nR18 Net-_R18-Pad1_ +3.3V 10k\nP6 +5V /D- /D+ NC_24 GND NC_25 SERIAL1\nR16 Net-_D10-Pad2_ GND 510\nR17 Net-_D11-Pad2_ GND 510\nD10 /GP0 Net-_D10-Pad2_ LED\nD11 /GP1 Net-_D11-Pad2_ LED\nC2 GND +3.3V 0.1u\nP5 /E6 /E5 /A1 /A0 /A3 /A2 /A7 /A6 /B1 /B0 /E9 /E11 /E13 /E14 PWM\nP16 /B8 /C9 PWM\nD12 Net-_D12-Pad1_ +3.3V DIODE\nP17 GND +5V /B10 /B11 SERIAL0\nC5 +5V GND 0.1u\nSW1 GND /E12 SW1\nR2 +5V /E12 10k\nC6 +12V GND 0.1u\nC7 +5V GND 0.1u\nU3 +12V GND +5V 78L05\n.end\n"
    },
    {
        "filename": "851.cir",
        "prompt": "Design a multi-rail power supply circuit with positive and negative voltage outputs. The circuit should include:\n\n*   **Dual Voltage Regulation:** Generate +15V and -15V rails using LM7812 and LM7912 regulators, respectively, with substantial input filtering (1000uF capacitors). Include additional 12V regulation with LM78M12 and MC79M12.\n*   **+5V Regulation:** Generate a +5V rail from the +15V rail using an LM7805 regulator, with input and output filtering. Also, generate a +5V rail using a MP2307 step-down module.\n*   **+7V Regulation:** Generate a +7V rail from the +15V rail using a MP2307 step-down module.\n*   **DC-DC Converter Module:** Incorporate an XL6009 boost converter module to generate a voltage from an input voltage range of 19-30V.\n*   **Current Limiting:** Implement current limiting on the +12V and -12V rails using 750mA fuses. Implement current limiting on the +5V rail using 750mA fuses.\n*   **Indicator LEDs:** Include LEDs to indicate the presence of voltage on the DCDC+ and Vin-15 rails.\n*   **Voltage Division & Amplification:** Implement a voltage divider network using 4.7k\u03a9 resistors connected to a TL071 op-amp.\n*   **Transistor Switches:** Utilize TIP41 and TIP42 transistors as switches, controlled by signals from the op-amp and other circuit elements.\n*   **Bipolar Junction Transistors (BJTs):** Include MMBT2907A and MMBT2222A transistors for switching applications, with associated biasing resistors (100k\u03a9 and 4.7k\u03a9).\n*   **Jumpers:** Include solder jumpers for selectable connections on the +12V and -12V rails.\n*   **Additional Components:** Include various resistors (0\u03a9, 1k\u03a9, 1.1\u03a9, 10\u03a9, 100\u03a9, 15k\u03a9, 330\u03a9, 5.6k\u03a9), capacitors (100nF, 1uF, 220nF), and diodes (1N4001, 15V Zener) for filtering, biasing, and protection.\n*   **Red LEDs:** Include red LEDs with current limiting resistors for visual indication.\n\n\n\n",
        "content": ".title KiCad schematic\nU201 +15V GND 12Vreg LM7812_TO220\nU204 GND -15V -12Vreg LM7912_TO220\nC204 +15V GND 1000uF\nC212 GND -15V 1000uF\nC215 GND -15V 100n\nC201 +15V GND 100n\nU207 +7.5V GND 5Vreg LM78M05_TO252\nU209 GND -15V -12Vreg MC79M12_TO252\nU208 +15V GND 12Vreg LM78M12_TO252\nD201 +15V 12Vreg 1N4001\nD1 -12Vreg -15V 1N4001\nF203 -12Vreg Net-_F203-Pad2_ 750mA\nF201 12Vreg Net-_F201-Pad2_ 750mA\nU205 NC_01 NC_02 Vin-15 DCDC+ XL6009 Module DCDC 19 to 30v\nR205 DCDC+ Net-_D206-Pad2_ 10k\nD206 Vin-15 Net-_D206-Pad2_ LED\nU2 +7.5V GND 5Vreg LM7805_TO220\nC5 +7.5V GND 1000uF\nC8 +5V GND 1000uF\nC4 +7.5V GND 100n\nF1 5Vreg Net-_F1-Pad2_ 750mA\nU1 VinGND Net-_R1-Pad1_ /GND-7V /7V Step Down Module +15 to 7v - MP2307 \nR1 Net-_R1-Pad1_ Vin+15 0R\nD4 +7.5V 5Vreg 1N4001\nU3 NC_03 VinGND Net-_C10-Pad1_ Vin-15 NC_04 Net-_R33-Pad2_ Vin+15 NC_05 TL071\nR30 Vin+15 Net-_C10-Pad1_ 4k70\nR31 Net-_C10-Pad1_ Vin-15 4k70\nR33 Net-_Q4-Pad1_ Net-_R33-Pad2_ 330r\nR32 Net-_C11-Pad1_ Vin+15 10r\nR34 Net-_C12-Pad2_ Vin-15 10r\nQ4 Net-_Q4-Pad1_ Net-_C11-Pad1_ VinGND TIP41\nQ5 Net-_Q4-Pad1_ Net-_C12-Pad2_ VinGND TIP42\nC9 Vin+15 Net-_C10-Pad1_ 220n\nC10 Net-_C10-Pad1_ Vin-15 220n\nC12 VinGND Net-_C12-Pad2_ 220n\nC11 Net-_C11-Pad1_ VinGND 220n\nC7 5Vreg GND 100n\nQ2 Net-_C6-Pad1_ DCDC+ Vin+15 TIP41\nR22 DCDC+ Net-_C6-Pad1_ 100r\nC6 Net-_C6-Pad1_ Vin-15 1u\nD207 Net-_D205-Pad2_ Vin-15 15v\nD5 DCDC+ Vin+15 1N4001\nD205 Net-_C6-Pad1_ Net-_D205-Pad2_ 15v\nC3 /7V /GND-7V 1u\nC1 Vin+15 VinGND 1u\nC2 VinGND Vin-15 1u\nR2 +15V Vin+15 0r25\nR3 GND VinGND 0r25\nR4 GND VinGND 0r25\nR5 -15V Vin-15 0r25\nR9 GND /GND-7V 0r25\nR8 +7.5V /7V 0r25\nC214 GND -12V 1000uF\nC206 +12V GND 1000uF\nQ1 /b4 Net-_JP201-Pad2_ I+12 MMBT2907A\nR12 +12V Net-_F201-Pad2_ 1R1\nR13 +12V Net-_F201-Pad2_ 1R1\nR6 I+12 Net-_D3-Pad2_ 1k\nD3 GND Net-_D3-Pad2_ RED\nR14 /b4 +12V 5k6\nR15 /b4 GND 100k\nR10 +12V Net-_F201-Pad2_ 1R1\nR11 +12V Net-_F201-Pad2_ 1R1\nR7 I-12 Net-_D2-Pad1_ 1k\nD2 Net-_D2-Pad1_ GND RED\nQ205 /b5 Net-_JP202-Pad2_ I-12 MMBT2222A\nR17 -12V /b5 4k7\nR16 GND /b5 100k\nR25 +5V Net-_F1-Pad2_ 1R1\nR26 +5V Net-_F1-Pad2_ 1R1\nR23 +5V Net-_F1-Pad2_ 1R1\nR24 +5V Net-_F1-Pad2_ 1R1\nR29 Net-_Q3-Pad1_ GND 100k\nR28 Net-_Q3-Pad1_ +5V 15k\nD6 GND Net-_D6-Pad2_ RED\nR27 I+5 Net-_D6-Pad2_ 1k\nQ3 Net-_Q3-Pad1_ 5Vreg I+5 MMBT2907A\nJP201 12Vreg Net-_JP201-Pad2_ Net-_F201-Pad2_ SolderJumper_3_Bridged12\nR20 -12V Net-_F203-Pad2_ 1R1\nR21 -12V Net-_F203-Pad2_ 1R1\nR18 -12V Net-_F203-Pad2_ 1R1\nR19 -12V Net-_F203-Pad2_ 1R1\nJP202 -12Vreg Net-_JP202-Pad2_ Net-_F203-Pad2_ SolderJumper_3_Bridged12\n.end\n"
    },
    {
        "filename": "1379.cir",
        "prompt": "Create a keyboard matrix circuit with a 10x4 key layout, utilizing a microcontroller (represented by U3) to scan the matrix. The matrix is formed by rows connected to the microcontroller's input pins and columns connected to the microcontroller's output pins. Include pull-up resistors (R1, R2, R3) for each column. Implement a USB interface (U2, J1, J2, J3, J4, J5, JP1, JP2, JP3, JP4, JP5, JP6, JP7, JP8) for communication. Add LEDs (D70, D71, D72) with current-limiting resistors (R1, R2, R3) to indicate key presses or status. Include a 3.3V voltage regulator (P7, R6, R7, C66, C67, T3) powered by a 5V input (T1). Incorporate decoupling capacitors (C1-C63, C68-C79) throughout the circuit. Include a crystal oscillator (Y1) for the microcontroller. Add a boot switch (SW14). Include solder jumpers (JP9, JP10, JP11, JP12) for RGB LED control and USB configuration. Include additional diodes (D5, D14, D48, D53, D56, D57, D58, D60, D61, D63, D64, D65, D66, D67, D68, D69, D73, D74, D75, D76, D77) and resistors (R4, R5, R8, R9, R10, R11, R12, R13, R14) for various functionalities. Include connectors (J6) for mouse input. Include a double key switch (SW4, SW9). Include a special key switch (SW5). Include a key switch for backspace (SW59), tab (SW2), enter (SW61), delete (SW64), tilt (SW63), page up (SW65), page down (SW66).",
        "content": ".title KiCad schematic\nD70 GND Net-_D70-Pad2_ LED\nD71 GND Net-_D71-Pad2_ LED\nD72 GND Net-_D72-Pad2_ LED\nR1 /LED2 Net-_D70-Pad2_ R\nR2 /LED1 Net-_D71-Pad2_ R\nR3 /LED0 Net-_D72-Pad2_ R\nSW1 /ROW0 Net-_D1-Pad1_ +3V3 /RGB0_OUT GND Net-_SW1-Pad6_ Esc\nD1 Net-_D1-Pad1_ /COL0 D_Small\nSW6 /ROW0 Net-_D6-Pad1_ +3V3 Net-_SW1-Pad6_ GND Net-_SW10-Pad4_ 1\nD6 Net-_D6-Pad1_ /COL1 D_Small\nSW10 /ROW0 Net-_D10-Pad1_ +3V3 Net-_SW10-Pad4_ GND Net-_SW10-Pad6_ 2\nD10 Net-_D10-Pad1_ /COL2 D_Small\nSW15 /ROW0 Net-_D15-Pad1_ +3V3 Net-_SW10-Pad6_ GND Net-_SW15-Pad6_ 3\nD15 Net-_D15-Pad1_ /COL3 D_Small\nSW19 /ROW0 Net-_D19-Pad1_ +3V3 Net-_SW15-Pad6_ GND Net-_SW19-Pad6_ 4\nD19 Net-_D19-Pad1_ /COL4 D_Small\nSW23 /ROW0 Net-_D23-Pad1_ +3V3 Net-_SW19-Pad6_ GND Net-_SW23-Pad6_ 5\nD23 Net-_D23-Pad1_ /COL5 D_Small\nSW27 /ROW0 Net-_D27-Pad1_ +3V3 Net-_SW23-Pad6_ GND Net-_SW27-Pad6_ 6\nD27 Net-_D27-Pad1_ /COL6 D_Small\nSW32 /ROW0 Net-_D32-Pad1_ +3V3 Net-_SW27-Pad6_ GND Net-_SW32-Pad6_ 7\nD32 Net-_D32-Pad1_ /COL7 D_Small\nSW36 /ROW0 Net-_D36-Pad1_ +3V3 Net-_SW32-Pad6_ GND Net-_SW36-Pad6_ 8\nD36 Net-_D36-Pad1_ /COL8 D_Small\nSW40 /ROW0 Net-_D40-Pad1_ +3V3 Net-_SW36-Pad6_ GND Net-_SW40-Pad6_ 9\nD40 Net-_D40-Pad1_ /COL9 D_Small\nSW44 /ROW0 Net-_D44-Pad1_ +3V3 Net-_SW40-Pad6_ GND Net-_SW44-Pad6_ 0\nD44 Net-_D44-Pad1_ /COL10 D_Small\nSW49 /ROW0 Net-_D49-Pad1_ +3V3 Net-_SW44-Pad6_ GND Net-_SW49-Pad6_ Minus\nD49 Net-_D49-Pad1_ /COL11 D_Small\nSW2 /ROW1 Net-_D2-Pad1_ +3V3 /RGB1_OUT GND Net-_SW2-Pad6_ Tab\nD2 Net-_D2-Pad1_ /COL0 D_Small\nSW7 /ROW1 Net-_D7-Pad1_ +3V3 Net-_SW2-Pad6_ GND Net-_SW11-Pad4_ Q\nSW11 /ROW1 Net-_D11-Pad1_ +3V3 Net-_SW11-Pad4_ GND Net-_SW11-Pad6_ W\nD11 Net-_D11-Pad1_ /COL2 D_Small\nSW16 /ROW1 Net-_D16-Pad1_ +3V3 Net-_SW11-Pad6_ GND Net-_SW16-Pad6_ E\nD16 Net-_D16-Pad1_ /COL3 D_Small\nSW20 /ROW1 Net-_D20-Pad1_ +3V3 Net-_SW16-Pad6_ GND Net-_SW20-Pad6_ R\nD20 Net-_D20-Pad1_ /COL4 D_Small\nSW24 /ROW1 Net-_D24-Pad1_ +3V3 Net-_SW20-Pad6_ GND Net-_SW24-Pad6_ T\nD24 Net-_D24-Pad1_ /COL5 D_Small\nSW28 /ROW1 Net-_D28-Pad1_ +3V3 Net-_SW24-Pad6_ GND Net-_SW28-Pad6_ Y\nD28 Net-_D28-Pad1_ /COL6 D_Small\nSW33 /ROW1 Net-_D33-Pad1_ +3V3 Net-_SW28-Pad6_ GND Net-_SW33-Pad6_ U\nD33 Net-_D33-Pad1_ /COL7 D_Small\nSW37 /ROW1 Net-_D37-Pad1_ +3V3 Net-_SW33-Pad6_ GND Net-_SW37-Pad6_ I\nD37 Net-_D37-Pad1_ /COL8 D_Small\nSW41 /ROW1 Net-_D41-Pad1_ +3V3 Net-_SW37-Pad6_ GND Net-_SW41-Pad6_ O\nD41 Net-_D41-Pad1_ /COL9 D_Small\nSW45 /ROW1 Net-_D45-Pad1_ +3V3 Net-_SW41-Pad6_ GND Net-_SW45-Pad6_ P\nD45 Net-_D45-Pad1_ /COL10 D_Small\nSW50 /ROW1 Net-_D50-Pad1_ +3V3 Net-_SW45-Pad6_ GND Net-_SW50-Pad6_ [\nD50 Net-_D50-Pad1_ /COL11 D_Small\nSW3 /ROW2 Net-_D3-Pad1_ +3V3 /RGB2_OUT GND Net-_SW3-Pad6_ Caps\nD3 Net-_D3-Pad1_ /COL0 D_Small\nSW8 /ROW2 Net-_D8-Pad1_ +3V3 Net-_SW3-Pad6_ GND Net-_SW12-Pad4_ A\nD8 Net-_D8-Pad1_ /COL1 D_Small\nSW12 /ROW2 Net-_D12-Pad1_ +3V3 Net-_SW12-Pad4_ GND Net-_SW12-Pad6_ S\nD12 Net-_D12-Pad1_ /COL2 D_Small\nSW17 /ROW2 Net-_D17-Pad1_ +3V3 Net-_SW12-Pad6_ GND Net-_SW17-Pad6_ D\nSW21 /ROW2 Net-_D21-Pad1_ +3V3 Net-_SW17-Pad6_ GND Net-_SW21-Pad6_ F\nD21 Net-_D21-Pad1_ /COL4 D_Small\nSW25 /ROW2 Net-_D25-Pad1_ +3V3 Net-_SW21-Pad6_ GND Net-_SW25-Pad6_ G\nD25 Net-_D25-Pad1_ /COL5 D_Small\nSW29 /ROW2 Net-_D29-Pad1_ +3V3 Net-_SW25-Pad6_ GND Net-_SW29-Pad6_ H\nD29 Net-_D29-Pad1_ /COL6 D_Small\nSW34 /ROW2 Net-_D34-Pad1_ +3V3 Net-_SW29-Pad6_ GND Net-_SW34-Pad6_ J\nD34 Net-_D34-Pad1_ /COL7 D_Small\nSW38 /ROW2 Net-_D38-Pad1_ +3V3 Net-_SW34-Pad6_ GND Net-_SW38-Pad6_ K\nD38 Net-_D38-Pad1_ /COL8 D_Small\nSW42 /ROW2 Net-_D42-Pad1_ +3V3 Net-_SW38-Pad6_ GND Net-_SW42-Pad6_ L\nD42 Net-_D42-Pad1_ /COL9 D_Small\nSW46 /ROW2 Net-_D46-Pad1_ +3V3 Net-_SW42-Pad6_ GND Net-_SW46-Pad6_ ;\nD46 Net-_D46-Pad1_ /COL10 D_Small\nSW51 /ROW2 Net-_D51-Pad1_ +3V3 Net-_SW46-Pad6_ GND Net-_SW51-Pad6_ \"\nD51 Net-_D51-Pad1_ /COL11 D_Small\nSW13 /ROW3 Net-_D13-Pad1_ +3V3 Net-_SW13-Pad4_ GND Net-_SW13-Pad6_ Z\nD13 Net-_D13-Pad1_ /COL2 D_Small\nSW18 /ROW3 Net-_D18-Pad1_ +3V3 Net-_SW13-Pad6_ GND Net-_SW18-Pad6_ X\nD18 Net-_D18-Pad1_ /COL3 D_Small\nSW22 /ROW3 Net-_D22-Pad1_ +3V3 Net-_SW18-Pad6_ GND Net-_SW22-Pad6_ C\nD22 Net-_D22-Pad1_ /COL4 D_Small\nSW26 /ROW3 Net-_D26-Pad1_ +3V3 Net-_SW22-Pad6_ GND Net-_SW26-Pad6_ V\nD26 Net-_D26-Pad1_ /COL5 D_Small\nSW30 /ROW3 Net-_D30-Pad1_ +3V3 Net-_SW26-Pad6_ GND Net-_SW30-Pad6_ B\nD30 Net-_D30-Pad1_ /COL6 D_Small\nSW35 /ROW3 Net-_D35-Pad1_ +3V3 Net-_SW30-Pad6_ GND Net-_SW35-Pad6_ N\nD35 Net-_D35-Pad1_ /COL7 D_Small\nSW39 /ROW3 Net-_D39-Pad1_ +3V3 Net-_SW35-Pad6_ GND Net-_SW39-Pad6_ M\nD39 Net-_D39-Pad1_ /COL8 D_Small\nSW43 /ROW3 Net-_D43-Pad1_ +3V3 Net-_SW39-Pad6_ GND Net-_SW43-Pad6_ <\nD43 Net-_D43-Pad1_ /COL9 D_Small\nSW47 /ROW3 Net-_D47-Pad1_ +3V3 Net-_SW43-Pad6_ GND Net-_SW47-Pad6_ >\nD47 Net-_D47-Pad1_ /COL10 D_Small\nSW52 /ROW3 Net-_D52-Pad1_ +3V3 Net-_SW47-Pad6_ GND Net-_SW52-Pad6_ /\nD52 Net-_D52-Pad1_ /COL11 D_Small\nD5 Net-_D5-Pad1_ /COL0 D_Small\nD14 Net-_D14-Pad1_ /COL2 D_Small\nD48 Net-_D48-Pad1_ /COL9 D_Small\nD53 Net-_D53-Pad1_ /COL10 D_Small\nSW54 /ROW0 Net-_D54-Pad1_ +3V3 Net-_SW49-Pad6_ GND Net-_SW54-Pad6_ =\nD54 Net-_D54-Pad1_ /COL12 D_Small\nSW55 /ROW1 Net-_D55-Pad1_ +3V3 Net-_SW50-Pad6_ GND Net-_SW55-Pad6_ ]\nD55 Net-_D55-Pad1_ /COL12 D_Small\nD57 Net-_D57-Pad1_ /COL12 D_Small\nD58 Net-_D58-Pad1_ /COL11 D_Small\nC12 GND +3V3 C_Small\nC9 GND +3V3 C_Small\nC11 GND +3V3 C_Small\nC16 GND +3V3 C_Small\nC17 GND +3V3 C_Small\nC18 GND +3V3 C_Small\nC19 GND +3V3 C_Small\nC14 GND +3V3 C_Small\nC13 GND +3V3 C_Small\nC6 GND +3V3 C_Small\nC5 GND +3V3 C_Small\nC4 GND +3V3 C_Small\nC1 GND +3V3 C_Small\nC7 GND +3V3 C_Small\nC10 GND +3V3 C_Small\nC15 GND +3V3 C_Small\nC23 GND +3V3 C_Small\nC22 GND +3V3 C_Small\nC27 GND +3V3 C_Small\nC28 GND +3V3 C_Small\nC32 GND +3V3 C_Small\nC31 GND +3V3 C_Small\nC26 GND +3V3 C_Small\nC25 GND +3V3 C_Small\nC29 GND +3V3 C_Small\nC34 GND +3V3 C_Small\nC38 GND +3V3 C_Small\nC39 GND +3V3 C_Small\nC40 GND +3V3 C_Small\nC41 GND +3V3 C_Small\nC37 GND +3V3 C_Small\nC42 GND +3V3 C_Small\nC46 GND +3V3 C_Small\nC45 GND +3V3 C_Small\nC49 GND +3V3 C_Small\nC50 GND +3V3 C_Small\nC51 GND +3V3 C_Small\nC48 GND +3V3 C_Small\nC47 GND +3V3 C_Small\nC43 GND +3V3 C_Small\nC52 GND +3V3 C_Small\nC57 GND +3V3 C_Small\nC58 GND +3V3 C_Small\nC53 GND +3V3 C_Small\nC54 GND +3V3 C_Small\nC55 GND +3V3 C_Small\nC59 GND +3V3 C_Small\nC60 GND +3V3 C_Small\nC56 GND +3V3 C_Small\nC63 GND +3V3 C_Small\nC62 GND +3V3 C_Small\nC30 GND +3V3 C_Small\nC35 GND +3V3 C_Small\nC36 GND +3V3 C_Small\nC44 GND +3V3 C_Small\nC20 GND +3V3 C_Small\nC21 GND +3V3 C_Small\nC65 GND +3V3 C_Small\nD67 Net-_D67-Pad1_ /COL13 D_Small\nC73 GND +3V3 C_Small\nD56 Net-_D56-Pad1_ /COL13 D_Small\nC68 GND +3V3 C_Small\nC8 GND +3V3 C_Small\nD7 Net-_D7-Pad1_ /COL1 D_Small\nD17 Net-_D17-Pad1_ /COL3 D_Small\nU5 /ROW4 Net-_D5-Pad1_ +3V3 NC_01 GND Net-_U5-Pad10_ /ROW4 Net-_D9-Pad1_ +3V3 Net-_U5-Pad10_ GND Net-_U5-Pad12_ /ROW4 Net-_D14-Pad1_ +3V3 Net-_U5-Pad12_ GND Net-_U5-Pad18_ /ROW4 Net-_D31-Pad1_ +3V3 Net-_U5-Pad18_ GND Net-_U5-Pad24_ /ROW4 Net-_D48-Pad1_ +3V3 Net-_U5-Pad28_ GND Net-_U5-Pad30_ /ROW4 Net-_D53-Pad1_ +3V3 Net-_U5-Pad30_ GND Net-_U5-Pad36_ /ROW4 Net-_D58-Pad1_ +3V3 Net-_U5-Pad36_ GND Net-_U5-Pad42_ /ROW4 Net-_D62-Pad1_ +3V3 Net-_U5-Pad42_ GND Net-_U5-Pad48_ /ROW4 Net-_D67-Pad1_ +3V3 Net-_U5-Pad48_ GND Net-_SW5-Pad4_ +3V3 Net-_U5-Pad24_ GND Net-_U5-Pad28_ Cherry_bottom_row\nC33 GND +3V3 C_Small\nD31 Net-_D31-Pad1_ /COL6 D_Small\nD62 Net-_D62-Pad1_ /COL12 D_Small\nD9 Net-_D9-Pad1_ /COL1 D_Small\nD68 Net-_D68-Pad1_ /COL14 D_Small\nC24 GND +3V3 C_Small\nSW5 /ROW4 Net-_D68-Pad1_ +3V3 Net-_SW5-Pad4_ GND /RGB4 End/Home\nC64 GND +3V3 C_Small\nJP7 /MicroSheet/USB+D+ /usb_hub/Din+ SolderJumper_2_Bridged\nJP5 /MicroSheet/USB_D- /usb_hub/Din- SolderJumper_2_Bridged\nJP8 /PowerSheet/USB_D- /usb_hub/Dout- SolderJumper_2_Bridged\nJP6 /PowerSheet/USB_D+ /usb_hub/Dout+ SolderJumper_2_Bridged\nJP3 /MicroSheet/USB_D- /PowerSheet/USB_D- SolderJumper_2_Open\nJP4 /MicroSheet/USB+D+ /PowerSheet/USB_D+ SolderJumper_2_Open\nSW9 /ROW3 Net-_D57-Pad1_ /ROW3 Net-_D56-Pad1_ +3V3 Net-_SW52-Pad6_ GND Net-_SW9-Pad10_ +3V3 Net-_SW9-Pad10_ GND Net-_SW66-Pad4_ double_key\nSW4 /ROW3 Net-_D4-Pad1_ /ROW3 Net-_D77-Pad1_ +3V3 /RGB3_OUT GND Net-_SW4-Pad10_ +3V3 Net-_SW4-Pad10_ GND Net-_SW13-Pad4_ double_key\nD77 Net-_D77-Pad1_ /COL1 D_Small\nC79 GND +3V3 C_Small\nD4 Net-_D4-Pad1_ /COL0 D_Small\nSW59 /ROW0 Net-_D59-Pad1_ +3V3 Net-_SW54-Pad6_ GND Net-_SW59-Pad6_ BKSPC\nSW60 /ROW1 Net-_D60-Pad1_ +3V3 Net-_SW55-Pad6_ GND Net-_SW60-Pad6_ \\\nSW61 /ROW2 Net-_D61-Pad1_ +3V3 Net-_SW51-Pad6_ GND Net-_SW61-Pad6_ Enter\nC72 GND +3V3 C_Small\nD66 Net-_D66-Pad1_ /COL14 D_Small\nSW66 /ROW3 Net-_D66-Pad1_ +3V3 Net-_SW66-Pad4_ GND /RGB3 Pg Dw\nC69 GND +3V3 C_Small\nC70 GND +3V3 C_Small\nC71 GND +3V3 C_Small\nD65 Net-_D65-Pad1_ /COL14 D_Small\nSW65 /ROW2 Net-_D65-Pad1_ +3V3 Net-_SW61-Pad6_ GND /RGB2 Pg Up\nD64 Net-_D64-Pad1_ /COL14 D_Small\nSW64 /ROW1 Net-_D64-Pad1_ +3V3 Net-_SW60-Pad6_ GND /RGB1 Del\nD63 Net-_D63-Pad1_ /COL14 D_Small\nSW63 /ROW0 Net-_D63-Pad1_ +3V3 Net-_SW59-Pad6_ GND /RGB0 Til\nD61 Net-_D61-Pad1_ /COL13 D_Small\nD60 Net-_D60-Pad1_ /COL13 D_Small\nD59 Net-_D59-Pad1_ /COL13 D_Small\nJP9 /RGB0_OUT /RGB1 SolderJumper_2_Open\nJP10 /RGB1_OUT /RGB2 SolderJumper_2_Open\nJP11 /RGB2_OUT /RGB3 SolderJumper_2_Open\nJP12 /RGB3_OUT /RGB4 SolderJumper_2_Open\nU1 Net-_RP1-Pad8_ Net-_RP1-Pad7_ Net-_RP1-Pad6_ GND SDA SCL GND +3V3 AT24C02\nRP2 SCL SDA NC_02 NC_03 +3V3 +3V3 +3V3 +3V3 R_PACK4\nU3 Net-_JP1-Pad2_ /COL0 /COL1 /COL2 /COL3 /COL4 /COL5 /COL6 /COL7 /MicroSheet/MUX0 /MicroSheet/MUX1 GND /MicroSheet/MUX3 /MicroSheet/MUX2 Net-_R4-Pad1_ NC_04 /COL14 /COL13 /COL12 /COL11 /COL10 /COL9 /COL8 +3V3 CD74HC4067SM\nJP2 GND Net-_JP1-Pad2_ SolderJumper_2_Open\nJP1 +3V3 Net-_JP1-Pad2_ SolderJumper_2_Bridged\nRP1 +3V3 +3V3 +3V3 NC_05 NC_06 Net-_RP1-Pad6_ Net-_RP1-Pad7_ Net-_RP1-Pad8_ R_PACK4\nC2 GND +3V3 C_Small\nR4 Net-_R4-Pad1_ GND 10K\nJ1 +5V GND +3V3 /LED0 /LED1 /LED2 SDA SCL /MicroSheet/USB_D- /MicroSheet/USB+D+ /RGB4 /RGB3 /RGB2 /RGB1 /RGB0 /ROW0 /ROW1 /ROW2 /ROW3 /ROW4 /MicroSheet/MUX3 /MicroSheet/MUX2 /MicroSheet/MUX0 /MicroSheet/MUX1 GND +3V3 /MicroSheet/MOUSE_X /MicroSheet/MOUSE_Y /MicroSheet/BOOT_SWITCH NC_07 Conn_01x30\nJ6 GND +3V3 /MicroSheet/MOUSE_X /MicroSheet/MOUSE_Y Conn_01x04\nSW14 +3V3 /MicroSheet/BOOT_SWITCH GND SW_SPDT\nU2 GND Net-_U2-Pad2_ Net-_U2-Pad3_ /usb_hub/Din- /usb_hub/Din+ Net-_J5-Pad2_ Net-_J5-Pad3_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_C75-Pad2_ +3V3 Net-_R9-Pad1_ /usb_hub/Dout- /usb_hub/Dout+ +3V3 Net-_R5-Pad1_ +3V3 +5V +3V3 Net-_D69-Pad1_ Net-_R13-Pad2_ Net-_R10-Pad2_ NC_08 +3V3 NC_09 Net-_C75-Pad2_ FE1.1s\nD74 Net-_D69-Pad1_ Net-_D74-Pad2_ Green\nD75 Net-_D74-Pad2_ Net-_D69-Pad1_ Green\nD73 Net-_D69-Pad2_ Net-_D69-Pad1_ Green\nD69 Net-_D69-Pad1_ Net-_D69-Pad2_ Green\nR13 Net-_D74-Pad2_ Net-_R13-Pad2_ 330\nR10 Net-_D69-Pad2_ Net-_R10-Pad2_ 330\nD76 Net-_D76-Pad1_ Net-_D69-Pad1_ Red\nR14 GND Net-_D76-Pad1_ 330\nY1 Net-_U2-Pad2_ Net-_U2-Pad3_ 12MHz\nC3 GND +5V 0.1uF\nC74 GND +5V 10uF\nR5 Net-_R5-Pad1_ GND 100K\nR9 Net-_R9-Pad1_ GND 2K7\nC75 GND Net-_C75-Pad2_ 10uF\nC76 GND Net-_C75-Pad2_ 0.1uF\nC77 GND +3V3 0.1uF\nC78 GND +3V3 10uF\nR8 Net-_R5-Pad1_ +5V 47K\nJ3 +5V Net-_J3-Pad2_ Net-_J3-Pad3_ GND GND USB_A\nJ4 +5V Net-_J4-Pad2_ Net-_J4-Pad3_ GND GND USB_A\nJ5 +5V Net-_J5-Pad2_ Net-_J5-Pad3_ GND GND USB_A\nT1 +5V Vin\nP7 Net-_P7-Pad1_ +3V3 +5V AMS1117\nR6 +3V3 Net-_P7-Pad1_ R\nR7 Net-_P7-Pad1_ GND R\nC67 +3V3 GND CP1\nC66 +5V GND C\nT3 +3V3 Vout\nJ2 GND +5V Net-_J2-PadA5_ /PowerSheet/USB_D+ /PowerSheet/USB_D- NC_10 +5V GND GND +5V Net-_J2-PadB5_ /PowerSheet/USB_D+ /PowerSheet/USB_D- NC_11 +5V GND GND USB_C_Receptacle_USB2.0\nR11 GND Net-_J2-PadA5_ 5K1\nR12 GND Net-_J2-PadB5_ 5K1\n.end\n"
    },
    {
        "filename": "717.cir",
        "prompt": "Design a microcontroller circuit based on an ATSAMD21G18A microcontroller. The circuit should include power supply decoupling with 0.1uF and 10uF capacitors connected to the +3.3V supply. Include a 32.768Hz crystal oscillator (Y1) with 10pF load capacitors (C9, C10) connected to the oscillator pins. Add a reset circuit with a pull-up resistor (implemented as a single-pole single-throw switch SW1) to the /~RESET_SAMD pin. Include a 1uF capacitor (C6) connected to a net (Net-_C6-Pad1_) and a 10uH inductor (L1) between +3.3V and the same net (Net-_C7-Pad1_), which also has 10uF and 0.1uF decoupling capacitors (C7, C8) to ground. Provide test points (TP1, TP2) for SWCLK and SWDIO signals, respectively. Include an AREF pin with a 1uF decoupling capacitor (C3) to ground.",
        "content": ".title KiCad schematic\nU1 Net-_C9-Pad1_ Net-_C10-Pad1_ NC_01 /AREF NC_02 Net-_C7-Pad1_ NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 +3V3 Net-_U1-Pad18_ NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 Net-_U1-Pad18_ +3V3 NC_29 NC_30 NC_31 /~RESET_SAMD NC_32 Net-_U1-Pad18_ Net-_C6-Pad1_ NC_33 /SWCLK /SWDIO NC_34 NC_35 ATSAMD21G18A-AUT-MCU_Microchip_SAMD_Redone\nC1 +3V3 GND 0.1uF\nC2 +3V3 GND 10uF\nC3 /AREF GND 1uF\nC5 +3V3 GND 0.1uF\nC4 +3V3 GND 10uF\nC6 Net-_C6-Pad1_ GND 1uF\nC7 Net-_C7-Pad1_ GND 10uF\nC8 Net-_C7-Pad1_ GND 0.1uF\nL1 +3V3 Net-_C7-Pad1_ 10uH\nY1 Net-_C9-Pad1_ Net-_C10-Pad1_ 32768Hz\nC9 Net-_C9-Pad1_ GND 10pF\nC10 Net-_C10-Pad1_ GND 10pF\nTP1 /SWCLK TestPoint\nTP2 /SWDIO TestPoint\nSW1 /~RESET_SAMD GND SW_SPST\n.end\n"
    },
    {
        "filename": "1309.cir",
        "prompt": "Create a simple circuit consisting of a voltage source (representing a battery) connected in series with a resistor. The voltage source is labeled \"BT1\" and the resistor is labeled \"R1\". The circuit has two nodes connected between the battery and the resistor.",
        "content": ".title KiCad schematic\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ Battery_Cell\nR1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ R\n.end\n"
    },
    {
        "filename": "909.cir",
        "prompt": "Create a schematic of a keyboard matrix circuit. The circuit consists of a 16-pin female connector (J1) for rows and a 12-pin female connector (J2) for columns. Each intersection of a row and column is connected to a diode (D_SOD-123) with the anode connected to the row and the cathode to the column. Each column is connected to a multiplexer (MX-NoLED) with 3 columns per multiplexer, except for column 7 which has only 2. The multiplexers select between columns. A push button switch (SW_Push) is connected between ground and the first row. The circuit includes 48 diodes arranged in an 8x6 matrix, with rows labeled Row1 through Row8 and columns labeled Col1 through Col7. Include diodes D35, D39, D43, D36, D40, D47, D37, D41, D48, D38, D42, D45, D46.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ NC_01 NC_02 GND Row2 Row4 Row6 Row5 Row3 Row1 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 Conn_01x16_Female\nJ2 NC_09 NC_10 NC_11 Row8 Col1 Col2 Col3 Col4 Col5 Col6 Col7 Row7 Conn_01x12_Female\nD1 Row1 Net-_D1-Pad2_ D_SOD-123\nMX1,2 Col2 Net-_D5-Pad2_ MX-NoLED\nD5 Row1 Net-_D5-Pad2_ D_SOD-123\nMX1,3 Col3 Net-_D9-Pad2_ MX-NoLED\nD9 Row1 Net-_D9-Pad2_ D_SOD-123\nD13 Row1 Net-_D13-Pad2_ D_SOD-123\nMX3,1 Col1 Net-_D2-Pad2_ MX-NoLED\nD2 Row3 Net-_D2-Pad2_ D_SOD-123\nMX3,2 Col2 Net-_D6-Pad2_ MX-NoLED\nD6 Row3 Net-_D6-Pad2_ D_SOD-123\nMX3,3 Col3 Net-_D10-Pad2_ MX-NoLED\nD10 Row3 Net-_D10-Pad2_ D_SOD-123\nD14 Row3 Net-_D14-Pad2_ D_SOD-123\nMX5,1 Col1 Net-_D3-Pad2_ MX-NoLED\nD3 Row5 Net-_D3-Pad2_ D_SOD-123\nMX5,2 Col2 Net-_D7-Pad2_ MX-NoLED\nD7 Row5 Net-_D7-Pad2_ D_SOD-123\nMX5,3 Col3 Net-_D11-Pad2_ MX-NoLED\nD11 Row5 Net-_D11-Pad2_ D_SOD-123\nD15 Row5 Net-_D15-Pad2_ D_SOD-123\nMX7,2 Col2 Net-_D8-Pad2_ MX-NoLED\nD8 Row7 Net-_D8-Pad2_ D_SOD-123\nMX7,3 Col3 Net-_D12-Pad2_ MX-NoLED\nD12 Row7 Net-_D12-Pad2_ D_SOD-123\nD16 Row7 Net-_D16-Pad2_ D_SOD-123\nMX1,1 Col1 Net-_D1-Pad2_ MX-NoLED\nD31 Row8 Net-_D31-Pad2_ D_SOD-123\nMX8,1 Col1 Net-_D31-Pad2_ MX-NoLED\nD27 Row7 Net-_D27-Pad2_ D_SOD-123\nMX7,7 Col7 Net-_D27-Pad2_ MX-NoLED\nD23 Row7 Net-_D23-Pad2_ D_SOD-123\nMX7,6 Col6 Net-_D23-Pad2_ MX-NoLED\nMX7,4 Col4 Net-_D16-Pad2_ MX-NoLED\nD34 Row6 Net-_D34-Pad2_ D_SOD-123\nMX6,2 Col2 Net-_D34-Pad2_ MX-NoLED\nD30 Row6 Net-_D30-Pad2_ D_SOD-123\nMX6,1 Col1 Net-_D30-Pad2_ MX-NoLED\nD26 Row5 Net-_D26-Pad2_ D_SOD-123\nMX5,7 Col7 Net-_D26-Pad2_ MX-NoLED\nD22 Row5 Net-_D22-Pad2_ D_SOD-123\nMX5,6 Col6 Net-_D22-Pad2_ MX-NoLED\nD19 Row5 Net-_D19-Pad2_ D_SOD-123\nMX5,5 Col5 Net-_D19-Pad2_ MX-NoLED\nMX5,4 Col4 Net-_D15-Pad2_ MX-NoLED\nD33 Row4 Net-_D33-Pad2_ D_SOD-123\nMX4,2 Col2 Net-_D33-Pad2_ MX-NoLED\nD29 Row4 Net-_D29-Pad2_ D_SOD-123\nMX4,1 Col1 Net-_D29-Pad2_ MX-NoLED\nD25 Row3 Net-_D25-Pad2_ D_SOD-123\nMX3,7 Col7 Net-_D25-Pad2_ MX-NoLED\nD21 Row3 Net-_D21-Pad2_ D_SOD-123\nMX3,6 Col6 Net-_D21-Pad2_ MX-NoLED\nD18 Row3 Net-_D18-Pad2_ D_SOD-123\nMX3,5 Col5 Net-_D18-Pad2_ MX-NoLED\nMX3,4 Col4 Net-_D14-Pad2_ MX-NoLED\nD32 Row2 Net-_D32-Pad2_ D_SOD-123\nMX2,2 Col2 Net-_D32-Pad2_ MX-NoLED\nD28 Row2 Net-_D28-Pad2_ D_SOD-123\nMX2,1 Col1 Net-_D28-Pad2_ MX-NoLED\nD24 Row1 Net-_D24-Pad2_ D_SOD-123\nD20 Row1 Net-_D20-Pad2_ D_SOD-123\nMX1,6 Col6 Net-_D20-Pad2_ MX-NoLED\nD17 Row1 Net-_D17-Pad2_ D_SOD-123\nMX1,5 Col5 Net-_D17-Pad2_ MX-NoLED\nMX1,4 Col4 Net-_D13-Pad2_ MX-NoLED\nMX2,3 Col3 Net-_D35-Pad2_ MX-NoLED\nD35 Row2 Net-_D35-Pad2_ D_SOD-123\nD39 Row2 Net-_D39-Pad2_ D_SOD-123\nD43 Row2 Net-_D43-Pad2_ D_SOD-123\nMX4,3 Col3 Net-_D36-Pad2_ MX-NoLED\nD36 Row4 Net-_D36-Pad2_ D_SOD-123\nMX4,4 Col4 Net-_D40-Pad2_ MX-NoLED\nD40 Row4 Net-_D40-Pad2_ D_SOD-123\nMX4,6 Col6 Net-_D47-Pad2_ MX-NoLED\nD47 Row4 Net-_D47-Pad2_ D_SOD-123\nMX6,3 Col3 Net-_D37-Pad2_ MX-NoLED\nD37 Row6 Net-_D37-Pad2_ D_SOD-123\nMX6,4 Col4 Net-_D41-Pad2_ MX-NoLED\nD41 Row6 Net-_D41-Pad2_ D_SOD-123\nMX6,6 Col6 Net-_D48-Pad2_ MX-NoLED\nD48 Row6 Net-_D48-Pad2_ D_SOD-123\nMX8,3 Col3 Net-_D38-Pad2_ MX-NoLED\nD38 Row8 Net-_D38-Pad2_ D_SOD-123\nMX8,4 Col4 Net-_D42-Pad2_ MX-NoLED\nD42 Row8 Net-_D42-Pad2_ D_SOD-123\nMX8,5 Col5 Net-_D45-Pad2_ MX-NoLED\nD45 Row8 Net-_D45-Pad2_ D_SOD-123\nMX2,5 Col5 Net-_D43-Pad2_ MX-NoLED\nD46 Row2 Net-_D46-Pad2_ D_SOD-123\nMX2,6 Col6 Net-_D46-Pad2_ MX-NoLED\nMX2,4 Col4 Net-_D39-Pad2_ MX-NoLED\nMX1,7 Col7 Net-_D24-Pad2_ MX-NoLED\nSW1 GND Net-_J1-Pad1_ SW_Push\n.end\n"
    },
    {
        "filename": "111.cir",
        "prompt": "Design a circuit with a 7805 voltage regulator (U1) taking an input voltage (VCC) and providing a 5V output. The input is connected to a 12-pin connector (P1) with several unconnected pins. The 5V output of the regulator is connected to a node (Net-_GS1-Pad1_) which also serves as the common connection point for several resistors (R1-R8). These resistors are connected to various pins of the 12-pin connector (P1, P2, P3, P4, P5, P6) and ground (GND). There are also several unconnected pins on connectors P2 and P3. Include ground connections (Pin2, Pin5, Pin3, Pin4, Pin1) to the GND net. The resistors all have the same resistance value (R).",
        "content": ".title KiCad schematic\nPin2 GND Net-_P1-Pad7_ CONN_01X02\nU1 GND VCC Net-_GS1-Pad1_ 78L05\nP1 GND NC_01 NC_02 NC_03 NC_04 NC_05 Net-_P1-Pad7_ Net-_P1-Pad8_ Net-_P1-Pad9_ Net-_P1-Pad10_ NC_06 NC_07 CONN_01X12\nP2 Net-_GS1-Pad1_ NC_08 Net-_P2-Pad3_ Net-_P2-Pad4_ Net-_P2-Pad5_ Net-_P2-Pad6_ NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 CONN_01X12\nP3 GND Net-_P2-Pad3_ Net-_P3-Pad3_ CONN_01X03\nGS1 Net-_GS1-Pad1_ VCC GS2\nR1 Net-_P1-Pad7_ Net-_GS1-Pad1_ R\nPin5 GND Net-_P1-Pad8_ CONN_01X02\nPin3 GND Net-_P1-Pad9_ CONN_01X02\nPin4 GND Net-_P1-Pad10_ CONN_01X02\nP6 GND Net-_P2-Pad4_ Net-_P6-Pad3_ CONN_01X03\nP4 GND Net-_P2-Pad5_ Net-_P4-Pad3_ CONN_01X03\nP5 GND Net-_P2-Pad6_ Net-_P5-Pad3_ CONN_01X03\nR7 Net-_P5-Pad3_ Net-_GS1-Pad1_ R\nR5 Net-_P4-Pad3_ Net-_GS1-Pad1_ R\nR8 Net-_P6-Pad3_ Net-_GS1-Pad1_ R\nR6 Net-_P3-Pad3_ Net-_GS1-Pad1_ R\nR2 Net-_P1-Pad8_ Net-_GS1-Pad1_ R\nR3 Net-_P1-Pad9_ Net-_GS1-Pad1_ R\nR4 Net-_P1-Pad10_ Net-_GS1-Pad1_ R\nPin1 GND VCC CONN_01X02\n.end\n"
    },
    {
        "filename": "43.cir",
        "prompt": "Create a circuit consisting of a chain of WS2812B RGB LEDs connected in a serial fashion. The LEDs are powered by a 5V supply (5V_L) and grounded (GNDL). Data is input into the first LED (D10) via a /DOUT..LINK net, and propagates serially through the data input of each subsequent LED (D9, D8, D7, D6, D5, D3, D2). Each LED's output is connected to the next LED's input. Include small decoupling capacitors (C_Small) between the 5V supply and ground near each LED to stabilize the power supply. There is also a capacitor (C1) connected between the 5V supply and itself. Additionally, include two unconnected nodes (NC_01 and NC_02) connected to 5V_L.",
        "content": ".title KiCad schematic\nD1 5V_L Net-_D1-Pad2_ 5V_L NC_01 WS2812B\nD3 5V_L Net-_D3-Pad2_ 5V_L Net-_D1-Pad2_ WS2812B\nD5 5V_L Net-_D5-Pad2_ 5V_L Net-_D3-Pad2_ WS2812B\nD6 5V_L Net-_D6-Pad2_ 5V_L Net-_D5-Pad2_ WS2812B\nD7 5V_L Net-_D7-Pad2_ 5V_L Net-_D6-Pad2_ WS2812B\nD8 5V_L Net-_D8-Pad2_ 5V_L Net-_D7-Pad2_ WS2812B\nD9 5V_L Net-_D10-Pad4_ 5V_L Net-_D8-Pad2_ WS2812B\nD10 5V_L /DOUT..LINK 5V_L Net-_D10-Pad4_ WS2812B\nD2 5V_L Net-_D2-Pad2_ GNDL /DOUT..LINK WS2812B\nD4 5V_L NC_02 GNDL Net-_D2-Pad2_ WS2812B\nC2 GNDL 5V_L C_Small\nC4 GNDL 5V_L C_Small\nC3 5V_L GNDL C_Small\nC1 5V_L 5V_L C_Small\nC5 5V_L GNDL C_Small\nC6 5V_L GNDL C_Small\nC7 5V_L GNDL C_Small\nC8 5V_L GNDL C_Small\nC9 5V_L GNDL C_Small\nC10 5V_L GNDL C_Small\n.end\n"
    },
    {
        "filename": "782.cir",
        "prompt": "Create a circuit with four resistors connected as voltage dividers. Two resistors (10k\u03a9 each) are connected between nodes NC_01 and NC_02 and the +3.3V supply. Two other resistors (10k\u03a9 each) are connected between nodes NC_03 and NC_04 and the +5V supply.",
        "content": ".title KiCad schematic\nR2 NC_01 /+3.3V 10k\nR1 NC_02 /+3.3V 10k\nR3 NC_03 /+5V 10k\nR4 NC_04 /+5V 10k\n.end\n"
    },
    {
        "filename": "39.cir",
        "prompt": "Design a two-stage common-emitter amplifier circuit using two FZT1049A NPN transistors. Each stage includes input and output coupling capacitors (10uF and 100uF respectively), and biasing resistors (33k\u03a9 to VDD, 3.3k\u03a9 to GND, and 1k\u03a9 to VDD for the first stage, and similar for the second stage, with 330\u03a9 to GND). A 4.7k\u03a9 resistor connects the output to ground. The input is a 20mV AC signal with a DC offset, driven by a voltage source named 'V1'. The power supply voltage is 25V DC, provided by a voltage source named 'V2'. Perform an AC analysis from 1Hz to 1MHz with 10 points per decade. Include capacitors C1 and C2 for the first stage, and C4 and C5 for the second stage. The output is labeled 'out'.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/kicad-source-mirror-master/demos/simulation/laser_driver/fzt1049a.lib\"\nC1 Net-_C1-Pad1_ ip 10u\nR1 VDD Net-_C1-Pad1_ 33k\nR2 Net-_C1-Pad1_ GND 3.3k\nR3 VDD Net-_C3-Pad2_ 1k\nR4 Net-_C2-Pad2_ GND 330\nC2 GND Net-_C2-Pad2_ 100u\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 10u\nR5 VDD Net-_C3-Pad1_ 33k\nR6 Net-_C3-Pad1_ GND 3.3k\nR7 VDD Net-_C5-Pad2_ 1k\nR8 Net-_C4-Pad2_ GND 330\nC4 GND Net-_C4-Pad2_ 100u\nC5 out Net-_C5-Pad2_ 10u\nR9 out GND 4.7k\nV1 ip GND ac 20 0\nV2 VDD GND dc 25\nQ1 Net-_C3-Pad2_ Net-_C1-Pad1_ Net-_C2-Pad2_ FZT1049A\nQ2 Net-_C5-Pad2_ Net-_C3-Pad1_ Net-_C4-Pad2_ FZT1049A\n.ac dec 10 1 1meg\n.end\n"
    },
    {
        "filename": "1357.cir",
        "prompt": "Design a circuit with a boost converter topology, incorporating diode clamping for voltage protection, and a microcontroller interface. The boost converter utilizes a 330nH inductor (L1), a capacitor (C2) for output filtering, and a 2N7000 MOSFET (Q1) as the switching element. Input voltage is supplied via 'vcc' and ground ('gnd'). The circuit includes input and output capacitors (C1, C3, C4-C12) for smoothing and decoupling. Diodes (D1-D3, MBR0530) provide clamping on key nodes ('Net-_C2-Pad1_', 'prevgh', 'prevgl'). A connector (J3) provides access to microcontroller signals: SDI, SCLK, CS, D.C, RST, BUSY, and VCC/GND. Another connector (J2) provides access to reset ('rese'), ground ('gdr'), and various control/status signals ('rst', 'd.c', 'cs', 'sclk', 'sdi', 'busy', 'otp_FPC24', 'prevgh', 'prevgl'). Include pull-down resistors (R1, R2) on reset and a general resistor (R) connected to ground.",
        "content": ".title KiCad schematic\nD2 Net-_C2-Pad1_ prevgl MBR0530\nD1 gnd Net-_C2-Pad1_ MBR0530\nD3 prevgh Net-_C2-Pad2_ MBR0530\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ C\nQ1 gdr rese Net-_C2-Pad2_ 2N7000 //switched S ang G due to footprint\nL1 vcc Net-_C2-Pad2_ 330 INDUCTOR\nR1 gdr gnd R\nR2 rese gnd R\nC1 vcc gnd C\nJ2 NC_01 gdr rese Net-_C11-Pad1_ Net-_C12-Pad1_ NC_02 NC_03 gnd busy rst d.c cs sclk sdi vcc vcc gnd Net-_C7-Pad1_ Net-_C4-Pad1_ Net-_C8-Pad1_ prevgh Net-_C9-Pad1_ prevgl Net-_C10-Pad1_ otp_FPC24\nC10 Net-_C10-Pad1_ gnd C\nC6 prevgl gnd C\nC9 Net-_C9-Pad1_ gnd C\nC5 prevgh gnd C\nC8 Net-_C8-Pad1_ gnd C\nC4 Net-_C4-Pad1_ gnd C\nC7 Net-_C7-Pad1_ gnd C\nC3 vcc gnd C\nJ3 vcc gnd sdi sclk cs d.c rst busy Conn_01x08_Female\nC12 Net-_C12-Pad1_ gnd C\nC11 Net-_C11-Pad1_ gnd C\n.end\n"
    },
    {
        "filename": "320.cir",
        "prompt": "Design a circuit with eight independently controlled, low-side N-channel MOSFET switches, each driven by a 3.3V signal (/MDRIVE0 - /MDRIVE7). Each switch controls a connection to ground for a corresponding signal (Net-_D1-PadC_ to Net-_D8-PadC_). Each output is protected by a Schottky diode (MBR0520LT) connected from the output to ground. Each output also includes a resettable PTC fuse (2.5A) in series with the diode. The inputs to the MOSFETs are buffered by three ADUM3221BRZ digital isolators, each handling multiple channels. The isolators are powered by 3.3V and have input pins NC_01-NC_16. Input pull-up resistors (10k) are present for each /MDRIVE input. Decoupling capacitors (0.1uF and 10uF) are used throughout the circuit to stabilize the 3.3V supply. Each MOSFET is preceded by a 10 Ohm resistor.",
        "content": ".title KiCad schematic\nC7 +3V3 GND 0.1u\nU3 +3V3 NC_01 NC_02 GND GND Net-_R14-Pad2_ /MDRIVE4 +3V3 ADUM3221BRZ\nD3 GND Net-_D3-PadC_ MBR0520LT\nC6 +3V3 GND 0.1u\nC11 +3V3 GND 10u\nC10 +3V3 GND 10u\nPTC8 NC_03 Net-_D3-PadC_ 2.5A\nT4 Net-_R12-Pad1_ Net-_D3-PadC_ GND Net-_D3-PadC_ NMOSSOT223\nD2 GND Net-_D2-PadC_ MBR0520LT\nPTC7 NC_04 Net-_D2-PadC_ 2.5A\nT3 Net-_R11-Pad1_ Net-_D2-PadC_ GND Net-_D2-PadC_ NMOSSOT223\nR12 Net-_R12-Pad1_ /MDRIVE3 10\nR11 Net-_R11-Pad1_ /MDRIVE2 10\nR13 Net-_R13-Pad1_ /MDRIVE4 10\nPTC1 NC_05 Net-_D5-PadC_ 2.5A\nT5 Net-_R13-Pad1_ Net-_D5-PadC_ GND Net-_D5-PadC_ NMOSSOT223\nD5 GND Net-_D5-PadC_ MBR0520LT\nD6 GND Net-_D6-PadC_ MBR0520LT\nT6 Net-_R14-Pad1_ Net-_D6-PadC_ GND Net-_D6-PadC_ NMOSSOT223\nPTC2 NC_06 Net-_D6-PadC_ 2.5A\nR14 Net-_R14-Pad1_ Net-_R14-Pad2_ 10\nR15 Net-_R15-Pad1_ /MDRIVE6 10\nR16 Net-_R16-Pad1_ /MDRIVE7 10\nR8 GND +3V3 10k\nR4 GND +3V3 10k\nPTC3 NC_07 Net-_D7-PadC_ 2.5A\nPTC4 NC_08 Net-_D8-PadC_ 2.5A\nC4 +3V3 GND 0.1u\nC12 +3V3 GND 10u\nU4 +3V3 NC_09 NC_10 GND GND /MDRIVE7 /MDRIVE6 +3V3 ADUM3221BRZ\nC8 +3V3 GND 0.1u\nT7 Net-_R15-Pad1_ Net-_D7-PadC_ GND Net-_D7-PadC_ NMOSSOT223\nD7 GND Net-_D7-PadC_ MBR0520LT\nT8 Net-_R16-Pad1_ Net-_D8-PadC_ GND Net-_D8-PadC_ NMOSSOT223\nD8 GND Net-_D8-PadC_ MBR0520LT\nR10 Net-_R10-Pad1_ /MDRIVE1 10\nR9 Net-_R9-Pad1_ /MDRIVE0 10\nT1 Net-_R9-Pad1_ Net-_D1-PadC_ GND Net-_D1-PadC_ NMOSSOT223\nPTC5 NC_11 Net-_D1-PadC_ 2.5A\nD1 GND Net-_D1-PadC_ MBR0520LT\nT2 Net-_R10-Pad1_ Net-_D4-PadC_ GND Net-_D4-PadC_ NMOSSOT223\nPTC6 NC_12 Net-_D4-PadC_ 2.5A\nD4 GND Net-_D4-PadC_ MBR0520LT\nC9 +3V3 GND 10u\nC5 +3V3 GND 0.1u\nU1 +3V3 NC_13 NC_14 GND GND /MDRIVE1 /MDRIVE0 +3V3 ADUM3221BRZ\nR7 GND +3V3 10k\nR3 GND +3V3 10k\nC3 +3V3 GND 0.1u\nR6 GND +3V3 10k\nR2 GND +3V3 10k\nC2 +3V3 GND 0.1u\nR5 GND +3V3 10k\nR1 GND +3V3 10k\nC1 +3V3 GND 0.1u\nU2 +3V3 NC_15 NC_16 GND GND /MDRIVE3 /MDRIVE2 +3V3 ADUM3221BRZ\n.end\n"
    },
    {
        "filename": "1191.cir",
        "prompt": "Design a circuit with a MCP1640BCH boost converter IC, powered by a 1.5V input and providing a 3.3V output. Include a 4.7uF input capacitor (C1), a 10uF output capacitor (C2), a 4.7uH inductor (L1), a 976k\u03a9 resistor (R1) for feedback, and a 500k\u03a9 variable resistor (RV1) for potential adjustment. Provide a 3-pin connector (J1) for input voltage (1.5V), output voltage (3.3V), and ground.",
        "content": ".title KiCad schematic\nU1 Net-_L1-Pad2_ GND +1V5 Net-_R1-Pad2_ +3V3 +1V5 MCP1640BCH\nC1 +1V5 GND 4.7uF\nC2 GND +3V3 10uF\nR1 +3V3 Net-_R1-Pad2_ 976k\nL1 +1V5 Net-_L1-Pad2_ 4.7uH\nJ1 +1V5 +3V3 GND Conn_01x03\nRV1 Net-_R1-Pad2_ NC_01 GND 500k\n.end\n"
    },
    {
        "filename": "1599.cir",
        "prompt": "Create a schematic for a microcontroller-based system with the following features:\n\n*   **Microcontroller:** ATSAMD21G18A with SPI, I2C, UART, PWM, ADC, and SWD debugging interfaces.\n*   **Power Supply:** Accepts input from a USB connection and a battery barrel jack. Includes voltage regulation with an LM2940 and filtering capacitors. Battery voltage monitoring via ADC.\n*   **USB Interface:** USB-B Micro connector with ESD protection diodes.\n*   **SPI Flash Memory:** AT25SF081 for data storage.\n*   **I2C Sensors:** MS5611 pressure sensor and BNO055 IMU.\n*   **MicroSD Card Interface:** Supports a MicroSD card for data logging.\n*   **Servo Control:** Two PWM outputs for controlling elevator and fin servos.\n*   **Hotwire Control:** Output for controlling a hotwire cutter with a MOSFET switch.\n*   **LED Control:** Three LEDs controlled by PWM with current limiting resistors.\n*   **Reset Circuit:** Includes a reset button and pull-up resistor.\n*   **Clock Sources:** 32.768 kHz crystals for real-time clock and BNO055.\n*   **Temperature Sensing:** Two NTC thermistors for temperature monitoring via ADC.\n*   **Debugging:** SWD interface for programming and debugging.\n*   **Connectors:** Various connectors for power, USB, SPI, I2C, MicroSD, servos, hotwire, LEDs, and debugging.\n*   **Filtering:** Ferrite beads for power supply filtering.\n\n\n\n",
        "content": ".title KiCad schematic\nU4 +3V3 Net-_R10-Pad1_ GND Net-_R10-Pad1_ Net-_R10-Pad1_ NC_01 /SDA /SCL MS561101BA03-50\nJ3 NC_02 /SPI0_SS_1 /SPI0_MOSI +3V3 /SPI0_SCK GND /SPI0_MOSI NC_03 NC_04 /uSD_CARD_DET GND Micro_SD_Card_Det\nJ1 /VBUS /USB_D- /USB_D+ NC_05 GND GND USB_B_Micro\nM1 /PWM1_ELEV +5V GND Elevator_Servo\nM2 /PWM0_FIN +5V GND Fin_Servo\nJ4 Net-_J4-Pad1_ GND GND Battery_Barrel_Jack\nQ1 Net-_Q1-Pad1_ /USB_5V+ Net-_Q1-Pad3_ PFETDefaultA\nQ4 /USB_5V+ +5V Net-_Q1-Pad1_ PFETAltB\nQ2 /USB_5V+ Net-_C3-Pad1_ Net-_Q1-Pad1_ PFETAltA\nU5 /RAW_BATTERY_V+ GND Net-_C3-Pad1_ LM2940_TO220\nC1 /RAW_BATTERY_V+ GND 0.47uF\nC3 Net-_C3-Pad1_ GND 22uF\nR2 Net-_C3-Pad1_ GND 200K\nD1 GND /USB_D+ /USB_D- /VBUS PRTR5V0U2X_215\nU3 NC_06 GND +3V3 +3V3 Net-_R12-Pad1_ Net-_R13-Pad1_ NC_07 NC_08 Net-_C17-Pad1_ GND /~SYS_RESET NC_09 NC_10 NC_11 GND GND Net-_R11-Pad1_ GND /SCL /SDA NC_12 NC_13 NC_14 NC_15 GND /BNO_XOUT32 /BNO_XIN32 +3V3 BNO055\nC2 /VBUS GND 1nF\nC4 /USB_5V+ GND 1nF\nR3 Net-_Q1-Pad1_ GND 100K\nR1 /USB_5V+ GND 200K\nFB1 /USB_5V+ /VBUS 470 @ 100Mhz (BLM18PG471SN1)\nC5 +5V GND 10uF\nU6 +5V GND +3V3 MIC29310\nC6 +3V3 GND 10uF\nQ3 Net-_Q1-Pad1_ +5V Net-_Q1-Pad3_ PFETDefaultB\nC7 GND /XIN32 6.8pF\nC8 /XOUT32 GND 6.8pF\nU1 /XIN32 /XOUT32 /BATTV_ADC0 /THERM1_ADC1 GND /VDD_ANA /THERM2_ADC2 NC_16 NC_17 /SPI0_SS_0 /SPI0_MOSI /SPI0_SCK /SDA /SCL /PWM1_ELEV /Hotwire_GPO +3V3 GND /PWM0_FIN NC_18 /SPI0_SS_1 /uSD_CARD_DET NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 /USB_D- /USB_D+ GND +3V3 /FLIGHT_LED_CTRL NC_29 NC_30 /~SYS_RESET NC_31 GND +3V3 +3V3 /SWCLK /SWDIO NC_32 NC_33 ATSAMD21G18A-AUT\nQ6 /Hotwire_GPO Net-_J5-Pad2_ GND FQP30N06L\nQ5 /Hotwire_GPO Net-_C9-Pad1_ +5V FQP27P06\nC9 Net-_C9-Pad1_ GND 4F\nJ5 Net-_C9-Pad1_ Net-_J5-Pad2_ Hotwire\nR6 /Hotwire_GPO GND 10k\nJ2 +3V3 /SWDIO GND /SWCLK GND NC_34 NC_35 NC_36 GND /~SYS_RESET Conn_ARM_JTAG_SWD_10\nR7 +3V3 /SDA 10k\nR8 +3V3 /SCL 10k\nU2 /SPI0_SS_0 /SPI0_MOSI Net-_R4-Pad1_ GND /SPI0_MOSI /SPI0_SCK Net-_R5-Pad1_ +3V3 AT25SF081-XMHD-X\nR4 Net-_R4-Pad1_ +3V3 10k\nR5 Net-_R5-Pad1_ +3V3 10k\nY1 /XIN32 /XOUT32 GND 32.768Khz\nC16 +3V3 GND 0.1uF\nY2 /BNO_XIN32 /BNO_XOUT32 GND 32.768Khz\nC18 /BNO_XOUT32 GND 22pF\nC19 GND /BNO_XIN32 22pF\nR12 Net-_R12-Pad1_ GND 10k\nC17 Net-_C17-Pad1_ GND 0.1uF\nR13 Net-_R13-Pad1_ GND 10k\nR11 Net-_R11-Pad1_ GND 10k\nR10 Net-_R10-Pad1_ +3V3 10k\nR9 +3V3 /SWCLK 1k\nC10 +3V3 GND 100nF\nC11 +3V3 GND 1uF\nC12 +3V3 GND 100nF\nFB2 +3V3 /VDD_ANA 470 @ 100Mhz (BLM18PG471SN1)\nC13 +3V3 GND 100nF\nC14 /VDD_ANA GND 10uF\nC15 /VDD_ANA GND 100nF\nR14 Net-_D2-Pad1_ GND 330\nD2 Net-_D2-Pad1_ +3V3 POWER_LED\nJ7 /RAW_BATTERY_V+ NC_37 Net-_J4-Pad1_ SS0750301F020P1A\nR21 /RAW_BATTERY_V+ /BATTV_ADC0 10k\nR22 /BATTV_ADC0 GND 3.2k\nR23 +3V3 /THERM1_ADC1 20k\nJ10 GND /THERM1_ADC1 NTCLE100E3103JB0 (Therm 1)\nR24 +3V3 /THERM2_ADC2 20k\nJ11 GND /THERM2_ADC2 NTCLE100E3103JB0 (Therm 2)\nR19 +3V3 /~SYS_RESET 100k\nR20 /~SYS_RESET Net-_R20-Pad2_ 39\nJ6 Net-_J6-Pad1_ /FLIGHT_LED_DRAIN FLIGHT_LED_0\nJ8 Net-_J8-Pad1_ /FLIGHT_LED_DRAIN FLIGHT_LED_1\nJ9 Net-_J9-Pad1_ /FLIGHT_LED_DRAIN FLIGHT_LED_2\nQ7 /FLIGHT_LED_CTRL /FLIGHT_LED_DRAIN GND FQP30N06L\nR15 Net-_J6-Pad1_ +3V3 25\nR17 Net-_J8-Pad1_ +3V3 25\nR18 Net-_J9-Pad1_ +3V3 25\nR16 GND /FLIGHT_LED_CTRL 4.7k\nS1 Net-_R20-Pad2_ GND ~RESET_BUTTON\n.end\n"
    },
    {
        "filename": "1312.cir",
        "prompt": "Create a circuit featuring an i.MX6Y2DVM processor (U201) interfacing with an 8Gb NAND flash memory chip (MTFC8GACAANA-4M, U401) via an eMMC interface. Include decoupling capacitors (C401, C402, C403, C404, C405, C406, C407, C408) \u2013 10uF and 0.22uF \u2013 connected between the NAND flash and ground/power rails (PP_NAND_FLASH, PP_NAND_IO, COM). Add series resistors (R402, R403) \u2013 22 ohms \u2013 on the /EMMC_CLK and /EMMC_CMD lines respectively. Include a pull-up resistor (R401) \u2013 10k ohms \u2013 on the /~EMMC_RST line. Connect the data lines (/EMMC_DAT0 through /EMMC_DAT7) between the processor and the NAND flash. Ensure proper power and ground connections for both chips.\n\n\n\n",
        "content": ".title KiCad schematic\nU201 NC_01 NC_02 /EMMC_DAT7 /EMMC_DAT6 /EMMC_DAT2 /~EMMC_RST NC_03 /EMMC_DAT5 /EMMC_DAT1 NC_04 /EMMC_DAT4 Net-_R403-Pad1_ NC_05 /EMMC_DAT3 /EMMC_DAT0 Net-_R402-Pad1_ NC_06 PP_NAND_IO MCIMX6Y2DVM\nU401 Net-_C407-Pad1_ PP_NAND_FLASH PP_NAND_FLASH PP_NAND_FLASH PP_NAND_FLASH PP_NAND_FLASH PP_NAND_FLASH PP_NAND_FLASH PP_NAND_FLASH COM COM COM COM COM COM COM COM COM PP_NAND_IO PP_NAND_IO COM /EMMC_DAT0 /EMMC_DAT2 /EMMC_DAT5 /EMMC_DAT7 PP_NAND_IO COM PP_NAND_IO PP_NAND_IO COM PP_NAND_IO COM /~EMMC_RST COM /EMMC_DAT1 /EMMC_DAT3 /EMMC_DAT4 /EMMC_DAT6 COM PP_NAND_IO /EMMC_CMD /EMMC_CLK PP_NAND_IO COM MTFC8GACAANA-4M\nC402 PP_NAND_IO COM 0.22u\nC401 PP_NAND_IO COM 10u\nC404 PP_NAND_FLASH COM 0.22u\nC403 PP_NAND_FLASH COM 10u\nC408 Net-_C407-Pad1_ COM 0.22u\nC407 Net-_C407-Pad1_ COM 10u\nR402 Net-_R402-Pad1_ /EMMC_CLK 22\nC406 PP_NAND_IO COM 0.22u\nC405 PP_NAND_IO COM 10u\nR403 Net-_R403-Pad1_ /EMMC_CMD 22\nR401 /~EMMC_RST COM 10k\n.end\n"
    },
    {
        "filename": "1534.cir",
        "prompt": "Create a circuit based on an ATmega328P microcontroller. The microcontroller is clocked with a 16MHz crystal (C1 and C2). It features six push buttons (SW1-SW6) connected to digital input pins PB0-PB5. Four NPN transistors (Q1-Q4) drive four 7-segment displays (SEG1-SEG4), controlled by digital output pins PC0-PC5, PD0-PD5, and PC6. Resistors (R1-R13) are used as pull-up/down resistors and current limiting resistors for the displays and buttons. A SPDT switch (SW_SPDT) connects to the power supply (VCC). An ICSP header (ICSP1) provides programming access to the microcontroller. A single LED (LED1) is connected to digital output pin PD6. A connector (CONN_01) provides access to the push buttons and LED, and another connector (CONN_02) provides access to the ICSP header.\n\n\n\n",
        "content": ".title KiCad schematic\nATMEGA328 PC6 Net-_ATMEGA328-Pad2_ Net-_ATMEGA328-Pad3_ Net-_ATMEGA328-Pad4_ Net-_ATMEGA328-Pad5_ Net-_ATMEGA328-Pad6_ VCC GND Net-_16MHz1-Pad1_ Net-_16MHz1-Pad2_ Net-_ATMEGA328-Pad11_ PD6 NC_01 PB0 PB1 PB2 PB3 PB4 PB5 NC_02 NC_03 GND Net-_ATMEGA328-Pad23_ Net-_ATMEGA328-Pad24_ Net-_ATMEGA328-Pad25_ Net-_ATMEGA328-Pad26_ Net-_ATMEGA328-Pad27_ Net-_ATMEGA328-Pad28_ ATMEGA328P-PU\nPOWER1 VCC power NC_04 SW_SPDT\n5_IN1 power GND CONN_01X02\n16MHz1 Net-_16MHz1-Pad1_ Net-_16MHz1-Pad2_ Crystal\nC1 GND Net-_16MHz1-Pad1_ C\nC2 GND Net-_16MHz1-Pad2_ C\nSEG1 PC4 PC3 Net-_Q1-Pad2_ PC2 PD1 PC1 PC0 Net-_Q1-Pad2_ PC5 PD0 7SEGMENTS\nQ1 PD2 Net-_Q1-Pad2_ GND Q_NPN_BCE\nSEG3 PC4 PC3 Net-_Q3-Pad2_ PC2 PD1 PC1 PC0 Net-_Q3-Pad2_ PC5 PD0 7SEGMENTS\nQ3 PD4 Net-_Q3-Pad2_ GND Q_NPN_BCE\nSEG2 PC4 PC3 Net-_Q2-Pad2_ PC2 PD1 PC1 PC0 Net-_Q2-Pad2_ PC5 PD0 7SEGMENTS\nQ2 PD3 Net-_Q2-Pad2_ GND Q_NPN_BCE\nSEG4 PC4 PC3 Net-_Q4-Pad2_ PC2 PD1 PC1 PC0 Net-_Q4-Pad2_ PC5 PD0 7SEGMENTS\nQ4 PD5 Net-_Q4-Pad2_ GND Q_NPN_BCE\nLED1 PD6 CONN_01X01\nSW1 PB0 GND SW_Push\nSW2 PB1 GND SW_Push\nSW3 PB2 GND SW_Push\nSW4 PB3 GND SW_Push\nSW5 PB4 GND SW_Push\nSW6 PB5 GND SW_Push\nICSP1 PB3 power NC_05 GND PC6 GND PB5 GND PB4 GND CONN_02X05\nR1 PC0 Net-_ATMEGA328-Pad23_ R\nR2 PC1 Net-_ATMEGA328-Pad24_ R\nR3 PC2 Net-_ATMEGA328-Pad25_ R\nR4 PC3 Net-_ATMEGA328-Pad26_ R\nR5 PC4 Net-_ATMEGA328-Pad27_ R\nR6 PC5 Net-_ATMEGA328-Pad28_ R\nR7 PD0 Net-_ATMEGA328-Pad2_ R\nR8 PD1 Net-_ATMEGA328-Pad3_ R\nR9 PD2 Net-_ATMEGA328-Pad4_ R\nR10 PD3 Net-_ATMEGA328-Pad5_ R\nR11 PD4 Net-_ATMEGA328-Pad6_ R\nR12 PD5 Net-_ATMEGA328-Pad11_ R\nR13 power PC6 R\n.end\n"
    },
    {
        "filename": "781.cir",
        "prompt": "Design a voltage-controlled filter (VCF) circuit, specifically a Moog ladder filter implementation, utilizing bipolar junction transistors (BJTs) for the core filtering stages. The circuit should include input and output buffering, control voltage inputs for cutoff frequency and resonance (emphasis), and a VCA stage for amplitude control. Include an ADSR envelope generator for dynamic control of the VCA. The filter should accept two audio inputs and a CV input for frequency control, and provide a filtered audio output. The ADSR envelope generator should have controls for Attack, Decay, Sustain, and Release times. The circuit should be powered by +/-12V rails and include appropriate decoupling capacitors. Utilize potentiometers for adjustable parameters like cutoff frequency, resonance, and envelope timings. Include LED indicators for visual feedback. The circuit should also include protection diodes to prevent damage from overvoltage or incorrect connections. The design should incorporate a 555 timer IC for the ADSR envelope generation.",
        "content": ".title KiCad schematic\nR215 Net-_Q209-Pad6_ +12V 22R\nR220 Net-_C211-Pad1_ Net-_R217-Pad1_ 56k\nR230 -12V Net-_Q209-Pad1_ 270k\nQ212 /KicadJE_Yousynth_MoogVCF/PNP_B /KicadJE_Yousynth_MoogVCF/PNP_E Net-_Q212-Pad3_ SS9015\nR222 Net-_R217-Pad2_ OutVCF 1k\nR227 GND Net-_Q209-Pad5_ 47k\nC211 Net-_C211-Pad1_ Net-_C211-Pad2_ 10u\nR216 /KicadJE_Yousynth_MoogVCF/Coupling Net-_C211-Pad2_ 1k\nTP201 Net-_C211-Pad2_ PreOut\nR214 /KicadJE_Yousynth_MoogVCF/Coupling +12V 180R\nQ206 Net-_Q206-Pad1_ Net-_C210-Pad2_ Net-_C209-Pad2_ SS9014\nR231 -12V Net-_Q210-Pad1_ 1k2\nR232 -12V Net-_Q209-Pad4_ 270k\nU201 Net-_R217-Pad2_ Net-_R217-Pad1_ GND -12V GND Net-_R218-Pad2_ Net-_R219-Pad2_ +12V TL072\nQ209 Net-_Q209-Pad1_ Net-_Q209-Pad2_ Net-_C211-Pad2_ Net-_Q209-Pad4_ Net-_Q209-Pad5_ Net-_Q209-Pad6_ UMX1N\nQ210 Net-_Q210-Pad1_ Net-_Q209-Pad1_ Net-_C211-Pad2_ Net-_Q210-Pad1_ Net-_Q209-Pad4_ Net-_Q209-Pad6_ UMX1N\nR226 GND Net-_Q209-Pad2_ 47k\nR217 Net-_R217-Pad1_ Net-_R217-Pad2_ 120k\nQ201 Net-_C207-Pad2_ Net-_Q201-Pad2_ +12V Net-_C207-Pad1_ Net-_Q201-Pad2_ +12V UMX1N\nQ208 Net-_Q208-Pad1_ Net-_C212-Pad1_ Net-_C210-Pad1_ Net-_Q208-Pad1_ Net-_Q208-Pad5_ Net-_C210-Pad2_ UMX1N\nQ207 Net-_Q206-Pad1_ Net-_C210-Pad1_ Net-_C209-Pad1_ SS9014\nC209 Net-_C209-Pad1_ Net-_C209-Pad2_ 47n\nQ204 Net-_Q204-Pad1_ Net-_C209-Pad2_ Net-_C208-Pad2_ SS9014\nQ205 Net-_Q204-Pad1_ Net-_C209-Pad1_ Net-_C208-Pad1_ SS9014\nC208 Net-_C208-Pad1_ Net-_C208-Pad2_ 47n\nQ202 Net-_Q202-Pad1_ Net-_C208-Pad2_ Net-_C207-Pad2_ SS9014\nQ203 Net-_Q202-Pad1_ Net-_C208-Pad1_ Net-_C207-Pad1_ SS9014\nC207 Net-_C207-Pad1_ Net-_C207-Pad2_ 47n\nC210 Net-_C210-Pad1_ Net-_C210-Pad2_ 47n\nR201 Net-_Q201-Pad2_ +12V 330R\nR206 Net-_Q202-Pad1_ Net-_Q201-Pad2_ 150R\nR210 Net-_Q204-Pad1_ Net-_Q202-Pad1_ 150R\nR213 Net-_Q206-Pad1_ Net-_Q204-Pad1_ 150R\nQ211 /KicadJE_Yousynth_MoogVCF/PNP_E GND Net-_Q211-Pad3_ SS9014\nR228 Net-_Q211-Pad3_ Net-_Q208-Pad1_ 1k\nR225 Net-_C213-Pad1_ Net-_C212-Pad1_ 470R\nR224 Net-_C213-Pad1_ Net-_Q206-Pad1_ 150R\nR229 Net-_C213-Pad1_ Net-_R229-Pad2_ 330R\nR233 GND Net-_C213-Pad1_ 220R\nRV202 Net-_R211-Pad1_ Net-_Q208-Pad5_ Net-_R229-Pad2_ 1k\nRV201 Net-_R211-Pad1_ Net-_R211-Pad2_ /KicadJE_Yousynth_MoogVCF/Coupling 50k_emphasis\nR211 Net-_R211-Pad1_ Net-_R211-Pad2_ 0R\nR212 /KicadJE_Yousynth_MoogVCF/Coupling Net-_R211-Pad2_ Open\nTP202 Net-_C212-Pad1_ Input\nR239 GND Net-_Q212-Pad3_ 470R\nC214 GND Net-_C213-Pad1_ 22u\nC213 Net-_C213-Pad1_ GND Opt_220u\nC215 GND /KicadJE_Yousynth_MoogVCF/PNP_B 100p\nRV205 Net-_R237-Pad1_ GND GND 500R\nR237 Net-_R237-Pad1_ /KicadJE_Yousynth_MoogVCF/PNP_B 1k8\nR219 Net-_R218-Pad2_ Net-_R219-Pad2_ 56k\nR223 Net-_R219-Pad2_ Net-_C212-Pad2_ 10k\nR218 InAudio1 Net-_R218-Pad2_ 120k\nC212 Net-_C212-Pad1_ Net-_C212-Pad2_ 10u\nR221 InAudio2 Net-_R218-Pad2_ 120k\nRV203 CV1 Net-_R238-Pad1_ GND 50k_CV1\nR234 Net-_R234-Pad1_ /KicadJE_Yousynth_MoogVCF/PNP_B 100k\nR238 Net-_R238-Pad1_ /KicadJE_Yousynth_MoogVCF/PNP_B 100k\nRV204 Net-_R235-Pad1_ Net-_R236-Pad2_ GND 10k_Freq\nR236 /KicadJE_Yousynth_MoogVCF/PNP_B Net-_R236-Pad2_ 150k\nR235 Net-_R235-Pad1_ +12V 680R\nRV206 CV2 Net-_R234-Pad1_ GND 50k_CV2\nD204 GND Net-_D203-Pad2_ Zener\nD203 CV2 Net-_D203-Pad2_ Zener\nJ201 GND Net-_J201-PadT_ GND CV2\nR204 CV2 GND OPEN\nR202 Net-_J201-PadT_ CV2 1K\nD208 GND Net-_D207-Pad2_ Zener\nD207 CV1 Net-_D207-Pad2_ Zener\nD205 InAudio2 Net-_D205-Pad2_ Zener\nD206 GND Net-_D205-Pad2_ Zener\nC204 -12V GND 10u\nC201 GND +12V 10u\nR208 Net-_J204-PadT_ OutVCF 0R\nJ202 GND Net-_J202-PadT_ GND Input2\nJ204 GND Net-_J204-PadT_ Out VCF\nJ203 GND Net-_J203-PadT_ GND CV1\nR209 CV1 GND OPEN\nR207 Net-_J203-PadT_ CV1 1K\nR205 InAudio2 GND OPEN\nR203 Net-_J202-PadT_ InAudio2 1K\nP201 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nH203 2,2mm\nH204 2,2mm\nH202 2,5mm\nH201 2,5mm\nD202 GND -12V 1N1007\nD201 +12V GND 1N1007\nC203 GND +12V 100n\nC206 -12V GND 100n\nC205 -12V GND 100n\nC202 GND +12V 100n\nJ205 GND Net-_J205-PadT_ GND Input1\nR241 InAudio1 GND OPEN\nR240 Net-_J205-PadT_ InAudio1 1K\nD209 InAudio1 Net-_D209-Pad2_ Zener\nD210 GND Net-_D209-Pad2_ Zener\nR242 -12V Net-_D211-Pad1_ 12K\nD211 Net-_D211-Pad1_ GND LED\nRV207 +12V Net-_R243-Pad2_ GND 10k\nR243 /KicadJE_Yousynth_MoogVCF/PNP_E Net-_R243-Pad2_ 100k\nC302 GND +12V 100n\nC301 GND +12V 1u\nC304 GND -12V 100n\nC303 GND -12V 1u\nD301 +12V GND 1N1007\nD302 GND -12V 1N1007\nJ302 GND ADSR_out ADSR\nJ301 Net-_J301-PadS_ Net-_J301-PadT_ Net-_J301-PadS_ ADSRGate\nU302 GND 555_Trig 555_Out 555_RST Net-_C305-Pad1_ 555_Threshold 555_Dis +12V TLC555\nC305 Net-_C305-Pad1_ GND 10n\nR322 Net-_J301-PadT_ ADSRGate 47k\nD306 +12V ADSRGate 1N1007\nD307 ADSRGate GND 1N1007\nRV303 Net-_R305-Pad2_ Net-_RV303-Pad2_ Net-_Q301-Pad3_ 10k Sust\nR311 +12V Net-_Q302-Pad1_ 22k\nR310 +12V 555_RST 22k\nR320 Net-_Q302-Pad2_ GND 10R\nR314 Net-_Q303-Pad1_ ADSRGate 1M\nR313 Net-_Q303-Pad1_ Net-_R313-Pad2_ 47k\nR317 GND ADSRGate 1M2\nR309 +12V Net-_R309-Pad2_ 10k\nSW302 Net-_R313-Pad2_ Net-_R309-Pad2_ Gate\nC308 Net-_C308-Pad1_ 555_RST 10n\nR321 Net-_C308-Pad1_ GND 22k\nR312 +12V 555_Trig 22k\nQ301 555_RST 555_Dis Net-_Q301-Pad3_ SI2302\nR305 +12V Net-_R305-Pad2_ 4k7\nU301 Net-_D304-Pad1_ Net-_D304-Pad1_ Net-_RV303-Pad2_ -12V Net-_C307-Pad2_ 555_Threshold 555_Threshold +12V TL072\nD304 Net-_D304-Pad1_ Net-_D304-Pad2_ 1N4148\nRV302 Net-_D304-Pad2_ Net-_R306-Pad2_ Net-_R307-Pad1_ 1M Decay\nR306 Net-_D304-Pad2_ Net-_R306-Pad2_ 0R\nR307 Net-_R307-Pad1_ Net-_R306-Pad2_ Open / 300K if lin pot\nRV304 Net-_D305-Pad2_ Net-_R315-Pad2_ Net-_R316-Pad1_ 1M Release\nR315 Net-_D305-Pad2_ Net-_R315-Pad2_ 0R\nR316 Net-_R316-Pad1_ Net-_R315-Pad2_ Open / 300K if lin pot\nRV301 Net-_R301-Pad1_ Net-_R301-Pad2_ 555_Out 1M Attack\nR301 Net-_R301-Pad1_ Net-_R301-Pad2_ 0R\nR302 555_Out Net-_R301-Pad2_ Open / 300K if lin pot\nR308 Net-_C307-Pad2_ Net-_R307-Pad1_ 100R\nSW301 Net-_R304-Pad2_ Net-_D303-Pad2_ NC_01 Net-_C307-Pad2_ Net-_C307-Pad2_ Net-_C306-Pad2_ SW_DPDT_x2\nC306 GND Net-_C306-Pad2_ 10u_N/A\nC307 GND Net-_C307-Pad2_ 1u\nR304 Net-_R301-Pad1_ Net-_R304-Pad2_ 120R_N/A\nR303 Net-_R301-Pad1_ Net-_D303-Pad2_ 680R\nD303 Net-_C307-Pad2_ Net-_D303-Pad2_ 1N4148\nR319 Net-_C307-Pad2_ Net-_R316-Pad1_ 100R\nD305 555_RST Net-_D305-Pad2_ 1N4148\nR318 ADSR_out 555_Threshold 1k\nQ303 Net-_Q303-Pad1_ Net-_Q302-Pad2_ Net-_Q302-Pad1_ MMBT3904\nQ302 Net-_Q302-Pad1_ Net-_Q302-Pad2_ 555_RST MMBT3904\nQ304 Net-_C308-Pad1_ GND 555_Trig MMBT3904\nP301 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nC402 GND +12V 100n\nC401 GND +12V 1u\nC404 GND -12V 100n\nC403 GND -12V 1u\nD401 +12V GND 1N1007\nD404 GND -12V 1N1007\nR421 Net-_Q402-Pad1_ Net-_R418-Pad1_ 22k\nU401 Net-_R418-Pad1_ Net-_R417-Pad1_ GND -12V Net-_R413-Pad1_ Net-_R409-Pad2_ Output_VCA +12V TL072\nP401 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nJ402 GND Net-_J402-PadT_ Output\nJ401 GND Net-_J401-PadT_ GND CV\nR401 Net-_J401-PadT_ CV_Fold 10k\nD402 +12V CV_Fold 1N1007\nD403 CV_Fold GND 1N1007\nJ404 GND Net-_J404-PadT_ GND Input\nR405 Net-_J404-PadT_ Input_Fold 10k\nD406 +12V Input_Fold 1N1007\nD407 Input_Fold -12V 1N1007\nR402 Output_Fold Net-_J402-PadT_ 470R\nU402 Net-_D416-Pad1_ Net-_C407-Pad1_ GND +12V GND Net-_C406-Pad2_ Net-_R406-Pad2_ Net-_D426-Pad1_ Net-_D422-Pad2_ GND -12V GND Net-_R430-Pad1_ Net-_C408-Pad1_ TL074\nH401 2,2mm\nH402 2,2mm\nR403 -12V Net-_D405-Pad1_ 12K\nD405 Net-_D405-Pad1_ GND LED\nQ401 Net-_Q401-Pad1_ Net-_C405-Pad1_ Net-_Q401-Pad3_ Net-_Q401-Pad1_ GND Net-_Q401-Pad6_ UMX1N\nQ402 Net-_Q402-Pad1_ Net-_Q402-Pad2_ GND SS9014\nR420 Net-_Q402-Pad2_ Net-_Q401-Pad1_ 33k\nR414 GND Net-_C405-Pad1_ 680R\nR425 -12V Net-_Q402-Pad2_ 15k\nR435 Net-_D426-Pad1_ Net-_R432-Pad1_ Open\nRV404 -12V Net-_R423-Pad1_ +12V 50k\nTP401 Net-_C405-Pad1_ Input\nC408 Net-_C408-Pad1_ Output_Fold 22u Opt\nC405 Net-_C405-Pad1_ Net-_C405-Pad2_ 1u/0R\nR423 Net-_R423-Pad1_ Net-_Q402-Pad1_ 22k\nR418 Net-_R418-Pad1_ Net-_R417-Pad1_ 100k\nRV403 +12V Net-_R422-Pad1_ GND 100k Range\nR422 Net-_R422-Pad1_ Net-_R417-Pad1_ 100k\nR417 Net-_R417-Pad1_ Net-_R417-Pad2_ 68k\nRV402 CV_Fold Net-_R417-Pad2_ GND 100k CV\nR412 Net-_C405-Pad2_ Input_Fold 100k\nRV401 Net-_R408-Pad2_ +12V Net-_R407-Pad2_ 1k\nR408 Net-_Q401-Pad3_ Net-_R408-Pad2_ 15k 1%\nR407 Net-_Q401-Pad6_ Net-_R407-Pad2_ 15k 1%\nR410 Net-_R409-Pad2_ Net-_Q401-Pad6_ 10k 1%\nR413 Net-_R413-Pad1_ Net-_Q401-Pad3_ 10k 1%\nR409 Output_VCA Net-_R409-Pad2_ 100k 1%\nR415 GND Net-_R413-Pad1_ 100k 1%\nJ403 GND Net-_J403-PadT_ VCA Out\nR404 Output_VCA Net-_J403-PadT_ 470R\nR440 Net-_D422-Pad2_ Output_VCA 100k\nR439 Net-_D426-Pad1_ Net-_D422-Pad2_ 100k\nR437 Net-_D426-Pad1_ Net-_D422-Pad1_ 33k\nR436 GND Net-_D422-Pad1_ 2k7\nD423 Net-_D422-Pad2_ Net-_D422-Pad1_ LL4148\nD422 Net-_D422-Pad1_ Net-_D422-Pad2_ LL4148\nRV405 Net-_R428-Pad1_ Net-_R432-Pad1_ Net-_D426-Pad1_ 100k Shape\nR432 Net-_R432-Pad1_ Net-_R428-Pad1_ 0R\nD427 Net-_D424-Pad2_ Net-_D426-Pad1_ LL4148\nD426 Net-_D426-Pad1_ Net-_D424-Pad2_ LL4148\nR438 Net-_D424-Pad2_ Net-_C407-Pad1_ 15k\nD424 Net-_D420-Pad1_ Net-_D424-Pad2_ LL4148\nD425 Net-_D424-Pad2_ Net-_D420-Pad1_ LL4148\nR434 Net-_D420-Pad1_ Net-_C406-Pad2_ 15k\nD421 Net-_D418-Pad2_ Net-_D420-Pad1_ LL4148\nD420 Net-_D420-Pad1_ Net-_D418-Pad2_ LL4148\nR431 Net-_D418-Pad2_ Net-_C407-Pad1_ 15k\nD418 Net-_D414-Pad1_ Net-_D418-Pad2_ LL4148\nD419 Net-_D418-Pad2_ Net-_D414-Pad1_ LL4148\nR429 Net-_D414-Pad1_ Net-_C406-Pad2_ 15k\nD415 Net-_D412-Pad2_ Net-_D414-Pad1_ LL4148\nD414 Net-_D414-Pad1_ Net-_D412-Pad2_ LL4148\nR427 Net-_D412-Pad2_ Net-_C407-Pad1_ 15k\nD412 Net-_C407-Pad2_ Net-_D412-Pad2_ LL4148\nD413 Net-_D412-Pad2_ Net-_C407-Pad2_ LL4148\nR424 Net-_C407-Pad2_ Net-_C406-Pad2_ 15k\nD411 Net-_C406-Pad1_ Net-_C407-Pad2_ LL4148\nD410 Net-_C407-Pad2_ Net-_C406-Pad1_ LL4148\nR419 Net-_C406-Pad1_ Net-_C407-Pad1_ 15k\nD408 Net-_D408-Pad1_ Net-_C406-Pad1_ LL4148\nD409 Net-_C406-Pad1_ Net-_D408-Pad1_ LL4148\nR416 Net-_D408-Pad1_ Net-_C406-Pad2_ 15k\nC406 Net-_C406-Pad1_ Net-_C406-Pad2_ 10n opt\nC407 Net-_C407-Pad1_ Net-_C407-Pad2_ 10n opt\nR411 Net-_R406-Pad2_ Net-_C407-Pad1_ 5k6\nR406 Net-_C406-Pad2_ Net-_R406-Pad2_ 5k6\nR428 Net-_R428-Pad1_ Net-_C406-Pad2_ 27k\nD417 Net-_C407-Pad1_ Net-_D416-Pad1_ LL4148\nD416 Net-_D416-Pad1_ Net-_C407-Pad1_ LL4148\nR426 Net-_C407-Pad1_ Net-_D416-Pad1_ 56k\nR433 Net-_D416-Pad1_ Net-_R430-Pad1_ 5k6\nR430 Net-_R430-Pad1_ Net-_C408-Pad1_ 56k\n.end\n"
    },
    {
        "filename": "860.cir",
        "prompt": "Generate a circuit with a pulsed voltage source driving a series RL circuit. The voltage source, V1, should output a pulse from 0V to 5V for 0.5ms, hold at 5V for 50ms, then return to 0V over 0.5ms, and repeat with a period of 100ms. The series RL circuit consists of a 10 Ohm resistor (R1) and a 100mH inductor (L1). The output, 'out', is taken across the resistor. Simulate the circuit for 100ms with a maximum timestep of 5us.",
        "content": ".title KiCad schematic\nV1 ip GND pwl(0 0 0.5m 5 50m 5 50.5m 0 100m 0)\nR1 out ip 10\nL1 out GND 100m\n.tran 5m 100m\n.end\n"
    },
    {
        "filename": "1365.cir",
        "prompt": "Design a circuit with an LM2904 op-amp configured as a voltage follower, providing a buffered output (/V_out) connected to a potentiometer (RV1) for adjustable voltage division. The input to the op-amp is driven by a voltage divider consisting of resistors R3 and a base-emitter junction of a bipolar transistor (Q1 - BP103BF). A diode (D1 - LED) and resistor (R1) form a current limiting path for an LED connected to the +5V supply. A second diode (D2 - CQY99) and resistor (R2) provide a voltage reference. A connector (J1) provides access to +5V, GND, +5P, and the buffered output /V_out. Resistor R4 provides a ground reference for the potentiometer. All components are connected to a +5V power supply and ground.",
        "content": ".title KiCad schematic\nU1 /V_out Net-_R4-Pad1_ Net-_Q1-Pad1_ GND +5V LM2904\nRV1 NC_01 Net-_R4-Pad1_ +5V R_POT\nR4 Net-_R4-Pad1_ GND R\nR3 +5V Net-_Q1-Pad1_ R\nQ1 Net-_Q1-Pad1_ GND BP103BF\nR2 +5V Net-_D2-Pad2_ R\nD2 GND Net-_D2-Pad2_ CQY99\nR1 +5P Net-_D1-Pad2_ R\nD1 GND Net-_D1-Pad2_ LED\nJ1 +5V GND +5P /V_out Conn_01x04\n.end\n"
    },
    {
        "filename": "965.cir",
        "prompt": "Design a circuit featuring an ESP-12 module powered by a 5V to 3.3V voltage regulator (AZ1117-3.3). The circuit includes input/output connectors (J1 and J2) for interfacing with external components. J1 provides 5V, 3.3V, RST, and several GPIO pins. J2 provides several GPIO pins and ground connections. Decoupling capacitors (C1, C2, C3) stabilize the power supplies. Pull-up resistors (R1, R2, R3, R4, R5) are used on the RST and GPIO0 pins. Pushbuttons (SW1 and SW2) are connected to RST and GPIO0, respectively, to provide manual control or reset functionality. All resistors are small value, and capacitors are also small value.",
        "content": ".title KiCad schematic\nU2 RST Net-_J1-Pad9_ Net-_R2-Pad1_ Net-_J1-Pad7_ Net-_J1-Pad6_ Net-_J1-Pad5_ Net-_J1-Pad4_ +3V3 GND Net-_R5-Pad2_ Net-_R4-Pad2_ GPIO0 Net-_J2-Pad4_ Net-_J2-Pad3_ Net-_J2-Pad2_ Net-_J2-Pad1_ ESP-12\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ NC_01 NC_02 NC_03 GND GND GND Conn_01x10\nJ1 +5V +3V3 +3V3 Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ NC_04 Net-_J1-Pad9_ RST Conn_01x10\nU1 GND +3V3 +5V AZ1117-3.3\nC1 +5V GND C_Small\nC2 +3V3 GND C_Small\nC3 +3V3 GND C_Small\nR3 +3V3 GPIO0 R_Small\nR4 +3V3 Net-_R4-Pad2_ R_Small\nR5 GND Net-_R5-Pad2_ R_Small\nR2 Net-_R2-Pad1_ +3V3 R_Small\nR1 RST +3V3 R_Small\nSW1 RST +3V3 SW_Push\nSW2 GPIO0 +3V3 SW_Push\n.end\n"
    },
    {
        "filename": "1719.cir",
        "prompt": "Design a circuit with a 3.3V power supply featuring two I2C sensors: a BMP280 and a LSM9DS1. Include decoupling capacitors (0.1uF, 0.01uF, 4.7uF, 10uF) connected to the 3.3V rail and ground. Implement pull-up resistors (4.7k) for both I2C SDA and SCL lines connected to the 3.3V supply. Add pull-up resistors (10k) for the LSM9DS1's SDA and SCL lines also connected to 3.3V. Include a 100k resistor connected to the BMP280's SDA line and 3.3V. Ensure proper grounding for all components.",
        "content": ".title KiCad schematic\nU4 +3V3 CC_SCL0 +3V3 CC_SDA0 Net-_R16-Pad2_ Net-_R16-Pad2_ Net-_R14-Pad2_ Net-_R14-Pad2_ NC_01 NC_02 NC_03 NC_04 NC_05 GND GND GND GND GND GND GND Net-_C29-Pad1_ +3V3 +3V3 Net-_C30-Pad1_ LSM9DS1\nC30 Net-_C30-Pad1_ GND 0.1uF\nC29 Net-_C29-Pad1_ GND 0.01uF\nR14 +3V3 Net-_R14-Pad2_ 10k\nR16 +3V3 Net-_R16-Pad2_ 10k\nC34 +3V3 GND 10uF\nC33 +3V3 GND 0.1uF\nC31 +3V3 GND 0.1uF\nC36 +3V3 GND 0.1uF\nC35 +3V3 GND 4.7uF\nR19 Net-_R19-Pad1_ +3V3 100K\nR11 +3V3 CC_SCL0 4.7k\nR12 +3V3 CC_SDA0 4.7k\nU6 GND Net-_R19-Pad1_ CC_SDA0 CC_SCL0 GND +3V3 GND +3V3 BMP280\n.end\n"
    },
    {
        "filename": "1481.cir",
        "prompt": "Create a circuit with five identical 16-bit parallel data ports, each connected to a +5V power supply and ground. Each port has read, write, and reset control lines, and eight data lines (D0-D7) along with eight address lines (A0-A7). Each port also includes a diode connected to a /~WAIT signal and a net labeled Net-_D[number]-Pad1_. Each port is connected to a 2x16 connector. Include decoupling capacitors (100nF and a generic capacitor 'C') between +5V and ground for each port.",
        "content": ".title KiCad schematic\nJ1101 +5V +5V +5V +5V /~READ NC_01 /~WRITE /~RESET /A0 /D0 /A1 /D1 /A2 /D2 /A3 /D3 /A4 /D4 /A5 /D5 /A6 /D6 NC_02 /D7 NC_03 Net-_D1101-Pad1_ GNDD GNDD GNDD GNDD GNDD GNDD Conn_02x16_Odd_Even\nC1101 GNDD +5V C\nC1102 GNDD +5V 100n\nD1101 Net-_D1101-Pad1_ /~WAIT D\nJ1102 +5V +5V +5V +5V /~READ NC_04 /~WRITE /~RESET /A0 /D0 /A1 /D1 /A2 /D2 /A3 /D3 /A4 /D4 /A5 /D5 /A6 /D6 NC_05 /D7 NC_06 Net-_D1102-Pad1_ GNDD GNDD GNDD GNDD GNDD GNDD Conn_02x16_Odd_Even\nC1103 GNDD +5V C\nC1104 GNDD +5V 100n\nD1102 Net-_D1102-Pad1_ /~WAIT D\nJ1103 +5V +5V +5V +5V /~READ NC_07 /~WRITE /~RESET /A0 /D0 /A1 /D1 /A2 /D2 /A3 /D3 /A4 /D4 /A5 /D5 /A6 /D6 NC_08 /D7 NC_09 Net-_D1103-Pad1_ GNDD GNDD GNDD GNDD GNDD GNDD Conn_02x16_Odd_Even\nC1105 GNDD +5V C\nC1107 GNDD +5V 100n\nD1103 Net-_D1103-Pad1_ /~WAIT D\nJ1104 +5V +5V +5V +5V /~READ NC_10 /~WRITE /~RESET /A0 /D0 /A1 /D1 /A2 /D2 /A3 /D3 /A4 /D4 /A5 /D5 /A6 /D6 NC_11 /D7 NC_12 Net-_D1104-Pad1_ GNDD GNDD GNDD GNDD GNDD GNDD Conn_02x16_Odd_Even\nC1108 GNDD +5V C\nC1109 GNDD +5V 100n\nD1104 Net-_D1104-Pad1_ /~WAIT D\nJ1105 +5V +5V +5V +5V /~READ NC_13 /~WRITE /~RESET /A0 /D0 /A1 /D1 /A2 /D2 /A3 /D3 /A4 /D4 /A5 /D5 /A6 /D6 NC_14 /D7 NC_15 Net-_D1105-Pad1_ GNDD GNDD GNDD GNDD GNDD GNDD Conn_02x16_Odd_Even\nC1110 GNDD +5V C\nC1111 GNDD +5V 100n\nD1105 Net-_D1105-Pad1_ /~WAIT D\n.end\n"
    },
    {
        "filename": "123.cir",
        "prompt": "Design a microcontroller-based circuit with a real-time clock (DS3231M) and a battery backup system. The circuit includes power filtering with multiple 1uF capacitors to QGND, a boost converter (inductor L1, capacitors C1, C2, C3, C4) to generate a stable VDC supply from a 3V battery (BT1, BT2), and a charging circuit for the battery using a 2N7000 MOSFET (Q1) controlled by a RESE signal. A PN2222A transistor (Q2) is used for an unknown purpose. The microcontroller (ATmega328P-AU) communicates via I2C (SDA, SCL) with the RTC and has pins for BUSY, RES, DC, CS, SDI, and SCLK. A push button (SW1) provides input to the microcontroller. Pull-up resistors (R3, R4, R6, R5) are used for I2C and RESE signals. Schottky diodes (D1, D2, D3) are used in the boost converter circuit. The circuit is connected to a 24-pin FPC connector (J1) with various signals including NC, QGND, and control lines.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 NC_01 GDR RESE Net-_C7-Pad1_ Net-_C10-Pad1_ NC_02 NC_03 QGND BUSY RES DC CS SCLK SDI VDC VDC QGND Net-_C8-Pad1_ Net-_C11-Pad1_ Net-_C5-Pad1_ PREVGH Net-_C9-Pad1_ PREVGL Net-_C6-Pad1_ FPC24\nC7 Net-_C7-Pad1_ QGND 1uF/50V\nC10 Net-_C10-Pad1_ QGND 1uF/50V\nC4 VDC QGND 1uF/50V\nC8 Net-_C8-Pad1_ QGND 1uF/50V\nC11 Net-_C11-Pad1_ QGND 1uF/50V\nC5 Net-_C5-Pad1_ QGND 1uF/50V\nC9 Net-_C9-Pad1_ QGND 1uF/50V\nC12 PREVGL QGND 1uF/50V\nC6 Net-_C6-Pad1_ QGND 1uF/50V\nL1 VDC Net-_C2-Pad2_ 10uH 1A\nC1 VDC QGND 4.7uF/50V\nR1 GDR QGND R_US\nR2 RESE QGND R_US\nD1 Net-_C2-Pad1_ PREVGL MBR0530\nD2 QGND Net-_C2-Pad1_ MBR0530\nD3 PREVGH Net-_C2-Pad2_ MBR0530\nC3 PREVGH QGND 4.7uF/50V\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 4.7uF/50V\nU2 NC_04 VDC NC_05 NC_06 GND GND GND GND GND GND GND GND GND Batt SDA SCL DS3231M\nBT2 Batt GND Cell Battery 3V\nBT1 VDC GND Battery 3V\nQ1 RESE GDR Net-_C2-Pad2_ 2N7000\nQ2 QGND Net-_Q2-Pad2_ GND PN2222A\nU1 Net-_R5-Pad2_ NC_07 GND VDC GND VDC NC_08 NC_09 NC_10 NC_11 BUSY RES DC CS SDI NC_12 SCLK VDC NC_13 VDC GND NC_14 NC_15 Net-_Q2-Pad2_ NC_16 NC_17 SDA SCL NC_18 NC_19 NC_20 NC_21 ATmega328P-AU\nR3 SCL VDC R\nR4 SDA VDC R\nR6 VDC RESE R\nSW1 Net-_R5-Pad2_ VDC Switch_SW_Push\nR5 GND Net-_R5-Pad2_ R\n.end\n"
    },
    {
        "filename": "1104.cir",
        "prompt": "Design a microcontroller-based system featuring a STM32F4DISCOVERY board powered by a 12V input regulated down to 5V (using LM7805) and 3.3V (using LP2950-3.3). The system includes a power connector, a 3.3V output connector, and connectors for high-side and low-side signals (likely driving actuators). It incorporates a joystick with two analog axes and a button, a current sensor, a battery voltage monitoring circuit, and an LCD interface (RS, EN, D4-D7). Three LEDs with current-limiting resistors are included as status indicators. UART1 and UART2 are available for communication. A potentiometer provides a variable voltage output. Several general-purpose extension pins (EXT_0-EXT_7) are provided via connectors. Include decoupling capacitors for the voltage regulators.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 /5V /P_AH_OUT /P_AH /P_BH_OUT /P_BH /P_CH_OUT /P_CH /GND /P_AL /P_AL_OUT /P_BL /P_BL_OUT NC_01 /P_CL /P_CL_OUT NC_02 CD4050BE\nTB1 /GND /GND Net-_TB1-PadP1_3_ Net-_TB1-PadP1_3_ /GND NC_03 NC_04 /JoystickADC1 NC_05 /JoystickADC2 NC_06 /JoystickButton /EXT_1 /EXT_0 NC_07 /EXT_2 NC_08 /CURRENT_SENSOR NC_09 /ADC_BATTERY NC_10 /READ_BATTERY /GND NC_11 /LcdRS /EXT_5 /LcdEN /EXT_6 /LcdD4 /EXT_7 /LcdD5 NC_12 /LcdD6 NC_13 /LcdD7 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 Net-_D1-Pad2_ NC_21 Net-_D2-Pad2_ NC_22 Net-_D3-Pad2_ /GND /GND /GND /GND /5V /5V /3V /3V NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 /P_CH NC_36 Net-_TB1-PadP1_3_ NC_37 /P_BH NC_38 /P_AH NC_39 NC_40 NC_41 NC_42 NC_43 /P_CL NC_44 /P_BL NC_45 /P_AL /UART1_TX /UART2_RX NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 /EXT_3 NC_52 /EXT_4 NC_53 /GND /GND STM32F4DISCOVERY\nU2 /12V /GND /5V LM7805_TO220\nJ1 /12V /GND Power connector\nC1 /12V /GND CP\nC2 /5V /GND C\nU3 /3V3 /GND /5V LP2950-3.3_TO92\nC4 /3V3 /GND C4\nJ4 /GND /5V /V0 /LcdRS /GND /LcdEN /GND /GND /GND /GND /LcdD4 /LcdD5 /LcdD6 /LcdD7 /5V /GND LCD interface\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nR1 /GND Net-_D1-Pad1_ R\nR2 /GND Net-_D2-Pad1_ R\nR3 /GND Net-_D3-Pad1_ R\nJ2 /P_AH_OUT /P_BH_OUT /P_CH_OUT High side connector\nJ5 /P_AL_OUT /P_BL_OUT /P_CL_OUT Low side connector\nJ6 /3V3 /GND 3v3_out\nRV1 /5V /V0 /GND R_POT\nJ7 /GND /3V /JoystickADC1 /JoystickADC2 /JoystickButton Joystick connector\nC3 /5V /GND C3\nJ9 NC_54 /UART2_RX /UART1_TX NC_55 NC_56 /GND UART module\nR4 /3V /JoystickButton R\nJ10 /EXT_0 /EXT_1 /EXT_2 Low side connector\nJ3 /CURRENT_SENSOR /ADC_BATTERY /READ_BATTERY Sensors connector\nJ8 /EXT_5 /EXT_6 /EXT_7 Output pins\nJ11 /GND /EXT_4 /EXT_3 Output pins\n.end\n"
    },
    {
        "filename": "1496.cir",
        "prompt": "Design a circuit with two operational amplifiers (OPA333xxD) configured as non-inverting amplifiers. Each amplifier has an input resistor network consisting of three resistors (R244, R246, R250 for the first amplifier and R245, R247, R251 for the second). Each amplifier also has feedback capacitors (C102 and C104 for the first, C103 and C105 for the second) forming an active filter stage. The input to the first amplifier is provided through a connector (J36) and the output of the second amplifier is provided through another connector (J37). Include bypass capacitors (C98, C99, C106, C107, C108, C109, C100, C101) for power supply decoupling and noise reduction. The circuit should have clearly defined input and output connectors.",
        "content": ".title KiCad schematic\nC98 NC_01 Net-_C100-Pad2_ C\nC100 NC_02 Net-_C100-Pad2_ C\nC99 Net-_C101-Pad1_ NC_03 C\nC101 Net-_C101-Pad1_ NC_04 C\nJ36 Net-_C100-Pad2_ NC_05 Net-_C102-Pad2_ Net-_C103-Pad2_ NC_06 Net-_C101-Pad1_ InConnector\nJ37 Net-_C106-Pad2_ NC_07 Net-_C104-Pad1_ Net-_C105-Pad1_ NC_08 Net-_C107-Pad1_ OutConnector\nU21 NC_09 Net-_R244-Pad1_ Net-_C102-Pad1_ NC_10 NC_11 Net-_C104-Pad2_ NC_12 NC_13 OPA333xxD\nR248 NC_14 Net-_C102-Pad1_ R\nR246 Net-_C102-Pad2_ Net-_C104-Pad1_ R\nR244 Net-_R244-Pad1_ Net-_C102-Pad2_ R\nC104 Net-_C104-Pad1_ Net-_C104-Pad2_ C\nC102 Net-_C102-Pad1_ Net-_C102-Pad2_ C\nR250 Net-_R244-Pad1_ Net-_C104-Pad2_ R\nU22 NC_15 Net-_R245-Pad1_ Net-_C103-Pad1_ NC_16 NC_17 Net-_C105-Pad2_ NC_18 NC_19 OPA333xxD\nR249 NC_20 Net-_C103-Pad1_ R\nR247 Net-_C103-Pad2_ Net-_C105-Pad1_ R\nR245 Net-_R245-Pad1_ Net-_C103-Pad2_ R\nC105 Net-_C105-Pad1_ Net-_C105-Pad2_ C\nC103 Net-_C103-Pad1_ Net-_C103-Pad2_ C\nR251 Net-_R245-Pad1_ Net-_C105-Pad2_ R\nC106 NC_21 Net-_C106-Pad2_ C\nC108 NC_22 Net-_C106-Pad2_ C\nC107 Net-_C107-Pad1_ NC_23 C\nC109 Net-_C107-Pad1_ NC_24 C\n.end\n"
    },
    {
        "filename": "311.cir",
        "prompt": "Design a circuit with two parallel signal paths, each featuring a low-pass filter followed by an output resistor. The first path (L_IN_FIL to L_OUT) and second path (R_IN_FIL to R_OUT) both utilize a 270 Ohm series resistor and a 47uF capacitor to ground for filtering. Each output resistor (L_OUT and R_OUT) is 1.8kOhm to ground. Both filter inputs are biased with 470 Ohm resistors to ground and have 100 Ohm resistors (L_IN_UNF and R_IN_UNF) providing unfiltered input signals. A 3.3V regulator (MIC5219-3.3BM5) provides power, with a 2.2uF and 100nF decoupling capacitor. A hex buffer (NC7WZ16) is used to potentially buffer or invert the unfiltered inputs before the filters, with one buffer used for each signal path. Include test points for all key signals (+3V3, GND, L_OUT, R_OUT, L_IN_FIL, R_IN_FIL, L_IN_UNF, R_IN_UNF, VCC). Add 33nF capacitors to ground in parallel with the 47uF filter capacitors and 470pF capacitor to ground after the regulator. Include 150 Ohm resistors to ground in parallel with the 47uF filter capacitors.\n\n\n\n",
        "content": ".title KiCad schematic\nR3 Net-_C1-Pad1_ GND 150R\nC1 Net-_C1-Pad1_ L_OUT 47uF\nC2 Net-_C2-Pad1_ R_OUT 47uF\nR4 GND Net-_C2-Pad1_ 150R\nC3 Net-_C1-Pad1_ GND 33nF\nC4 GND Net-_C2-Pad1_ 33nF\nR5 L_IN_FIL Net-_C1-Pad1_ 270R\nR6 R_IN_FIL Net-_C2-Pad1_ 270R\nU2 Net-_R10-Pad2_ GND Net-_R7-Pad2_ L_IN_FIL +3V3 R_IN_FIL NC7WZ16\nR1 L_OUT GND 1.8K\nR2 GND R_OUT 1.8K\nR9 L_IN_UNF Net-_R7-Pad2_ 100R\nR10 R_IN_UNF Net-_R10-Pad2_ 100R\nR7 GND Net-_R7-Pad2_ 470R\nR8 GND Net-_R10-Pad2_ 470R\nU1 VCC GND VCC Net-_C5-Pad1_ +3V3 MIC5219-3.3BM5\nC5 Net-_C5-Pad1_ GND 470pF\nC6 +3V3 GND 2.2uF\nTP1 L_OUT L_OUT\nTP3 R_OUT R_OUT\nTP4 L_IN_FIL LIN_FIL\nTP6 R_IN_FIL RIN_FIL\nTP7 L_IN_UNF LIN_RAW\nTP9 R_IN_UNF RIN_RAW\nTP10 +3V3 3V3\nTP11 GND GND\nTP5 GND GND\nTP2 GND GND\nTP8 GND GND\nTP12 VCC VIN\nC7 +3V3 GND 100nF\n.end\n"
    },
    {
        "filename": "869.cir",
        "prompt": "Create a simple circuit with a two-pin connector and a push button switch connected between the connector pins. The switch should connect the two connector pins when pressed.",
        "content": ".title KiCad schematic\nSW1 Net-_J1-Pad2_ Net-_J1-Pad1_ SW_Push\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Conn_01x02_Female\n.end\n"
    },
    {
        "filename": "1272.cir",
        "prompt": "Design a complex analog synthesizer module, likely a reverb or delay effect, utilizing multiple TL072 op-amps in various configurations (inverting, non-inverting, potentially as integrators or summing amplifiers). The circuit features adjustable decay time controlled by a potentiometer (RV302), and a tune control (RV301). It incorporates several BJT transistors (MMBT2222A and MMBT2907A) for signal processing, potentially as voltage-controlled amplifiers or switches. Diodes (1N1007, 1N4148) are used for clipping, protection, or signal routing. Capacitors (ranging from 10n to 10u) and resistors (ranging from 4.7k to 820k) form timing networks, filters, and gain stages. The circuit is powered by +/-12V rails and includes decoupling capacitors (100n). It has multiple input and output jacks (InAccent, InGate, OutTom, NoiseIn) and potentiometers for level adjustment. Include test points for key signals (Coupling). The design should incorporate a power connector (Doepfer_Power_10pin) and utilize a mix of through-hole components. The overall architecture suggests a modular synthesizer design with emphasis on analog signal manipulation.",
        "content": ".title KiCad schematic\nU302 Net-_C310-Pad2_ Net-_C310-Pad1_ Net-_R327-Pad2_ +12V Net-_R341-Pad1_ Net-_R347-Pad2_ Net-_R334-Pad1_ -12V TL072\nU301 Net-_C307-Pad2_ Net-_C308-Pad1_ Net-_R324-Pad1_ +12V GND Net-_R311-Pad1_ Net-_R311-Pad2_ -12V TL072\nRV302 NC_01 Net-_R311-Pad2_ Net-_R309-Pad1_ 1M Decay\nRV301 Net-_D309-Pad1_ Net-_R308-Pad1_ GND 500R Tune\nC302 GND -12V 100n\nC305 +12V GND 100n\nC306 +12V GND 100n\nC303 GND -12V 100n\nD301 -12V GND 1N1007\nD302 GND +12V 1N1007\nH301 2,5mm\nH302 2,5mm\nH304 2,2mm\nH303 2,2mm\nSW301 NC_02 Net-_C307-Pad1_ Net-_C308-Pad2_ GND Net-_R324-Pad2_ NC_03 Con/Tom\nP301 -12V -12V GND GND NC_04 NC_05 GND GND +12V +12V Doepfer_Power_10pin\nRV304 GND Net-_R328-Pad2_ Net-_C316-Pad1_ 100k A Reverb\nQ303 Net-_Q303-Pad1_ GND Net-_Q303-Pad3_ MMBT2222A\nR314 Net-_Q302-Pad3_ InAccent2 4k7\nR312 InAccent2 +12V 100k\nR345 GND InGate2 100k\nC315 InGate2 Net-_C315-Pad2_ 10n\nR341 Net-_R341-Pad1_ Net-_C315-Pad2_ 47k\nR346 GND Net-_R341-Pad1_ 100k\nR347 +12V Net-_R347-Pad2_ 100k\nR348 Net-_R347-Pad2_ GND 100k\nR315 Net-_Q301-Pad1_ Net-_Q302-Pad3_ 4k7\nR313 Net-_Q301-Pad1_ +12V 100k\nQ302 Net-_Q302-Pad1_ Net-_Q302-Pad2_ Net-_Q302-Pad3_ MMBT2222A\nQ301 Net-_Q301-Pad1_ /PNP_E +12V MMBT2222A\nR322 GND /PNP_E 4k7\nR329 GND Net-_Q302-Pad2_ 4k7\nR321 Net-_Q302-Pad2_ +12V 10k\nR320 Net-_Q303-Pad3_ Net-_Q302-Pad1_ 15k\nR331 Net-_Q303-Pad1_ GND 10k\nR334 Net-_R334-Pad1_ Net-_Q303-Pad1_ 22k\nR335 Net-_Q305-Pad1_ Net-_R334-Pad1_ 22k\nR340 GND Net-_Q305-Pad1_ 10k\nQ305 Net-_Q305-Pad1_ GND Net-_Q305-Pad3_ MMBT2222A\nR330 Net-_Q305-Pad3_ /PNP_B 10k\nR323 /PNP_B /PNP_E 4k7\nQ304 /PNP_B /PNP_E /Coupling MMBT2907A\nR332 GND /Coupling 4k7\nR333 Net-_D312-Pad2_ /Coupling 4k7\nD312 Net-_C317-Pad1_ Net-_D312-Pad2_ 1N4148\nC317 Net-_C317-Pad1_ GND 33n\nR342 Net-_C317-Pad1_ Net-_C314-Pad2_ 2M2\nR343 Net-_C314-Pad2_ Net-_Q306-Pad1_ 33k\nQ306 Net-_Q306-Pad1_ GND Net-_C313-Pad2_ MMBT2222A\nR336 Net-_C313-Pad2_ +12V 4k7\nC313 Net-_C313-Pad1_ Net-_C313-Pad2_ 33n\nC312 Net-_C312-Pad1_ /Coupling 2n7\nD311 Net-_C312-Pad1_ GND 1N4148\nR326 Net-_R324-Pad1_ Net-_C312-Pad1_ 22k\nR324 Net-_R324-Pad1_ Net-_R324-Pad2_ 2k5\nR325 Net-_R324-Pad1_ GND 6k8\nR310 Net-_C307-Pad2_ Net-_C308-Pad1_ 820k\nC308 Net-_C308-Pad1_ Net-_C308-Pad2_ 27n\nC309 Net-_C308-Pad2_ Net-_C307-Pad2_ 12n\nR317 Net-_C307-Pad2_ Net-_R311-Pad1_ 33k\nR311 Net-_R311-Pad1_ Net-_R311-Pad2_ 33k\nR309 Net-_R309-Pad1_ Net-_C308-Pad2_ 470k\nD309 Net-_D309-Pad1_ Net-_C308-Pad2_ 1N4148\nD310 Net-_C308-Pad2_ Net-_D309-Pad1_ 1N4148\nC307 Net-_C307-Pad1_ Net-_C307-Pad2_ 27n\nR308 Net-_R308-Pad1_ Net-_C308-Pad2_ 1k\nR318 Net-_R311-Pad2_ Net-_C311-Pad1_ 100k\nC311 Net-_C311-Pad1_ Net-_C310-Pad1_ 39n\nR327 GND Net-_R327-Pad2_ 4k7\nR316 Net-_C310-Pad2_ Net-_C310-Pad1_ 470k\nC310 Net-_C310-Pad1_ Net-_C310-Pad2_ 1n\nR344 GND Net-_C313-Pad1_ 22k\nR339 Net-_C313-Pad1_ Net-_C316-Pad1_ 22k\nC316 Net-_C316-Pad1_ GND 15n\nR328 Net-_C311-Pad1_ Net-_R328-Pad2_ 100k\nR319 Net-_C310-Pad2_ OutTom2 1k\nR302 Net-_J302-PadT_ InAccent2 1K\nR304 InAccent2 GND OPEN\nR305 Net-_J303-PadT_ InGate2 1K\nR306 InGate2 GND OPEN\nJ303 GND Net-_J303-PadT_ GND In Gate\nJ304 GND Net-_J304-PadT_ Out Tom\nJ302 GND Net-_J302-PadT_ GND In_Accent\nR307 Net-_J304-PadT_ OutTom2 0R\nRV303 Net-_C310-Pad1_ Net-_C310-Pad2_ NC_06 100k A Level\nC314 Net-_C314-Pad1_ Net-_C314-Pad2_ 47n\nR337 GND Net-_C314-Pad1_ 3k3\nR338 Net-_C314-Pad1_ NoiseIn2 33k\nD313 Net-_C315-Pad2_ GND 1N4148\nTP301 /Coupling Coupling\nC301 GND -12V 10u\nC304 +12V GND 10u\nR301 Net-_J301-PadT_ NoiseIn2 1K\nR303 NoiseIn2 GND OPEN\nD303 NoiseIn2 Net-_D303-Pad2_ Zener\nJ301 GND Net-_J301-PadT_ GND Noise_In\nD306 GND Net-_D303-Pad2_ Zener\nD304 InAccent2 Net-_D304-Pad2_ Zener\nD307 InGate2 Net-_D307-Pad2_ Zener\nD308 GND Net-_D307-Pad2_ Zener\nD305 GND Net-_D304-Pad2_ Zener\n.end\n"
    },
    {
        "filename": "75.cir",
        "prompt": "Design a circuit featuring an ATmega328P microcontroller connected to a 5V power supply through a connector (J1). The microcontroller has multiple digital I/O pins connected to a 6-pin header (J3) and a 4-pin header (J2). Two LEDs (D1 and D2) are connected to microcontroller output pins via current-limiting resistors (R1 and R2, respectively). A third resistor (R3) connects the 5V supply to one of the microcontroller's pins. The circuit should include appropriate connections for power and ground.",
        "content": ".title KiCad schematic\nR3 Net-_J3-Pad3_ Net-_J1-Pad1_ R\nJ1 Net-_J1-Pad1_ Net-_D1-Pad1_ 5V Sup\nJ3 Net-_J1-Pad1_ Net-_D1-Pad1_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Conn_01x06\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J1-Pad1_ Net-_D1-Pad1_ Conn_01x04\nR2 Net-_R2-Pad1_ Net-_D2-Pad2_ R\nD2 Net-_D1-Pad1_ Net-_D2-Pad2_ LED\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR1 Net-_R1-Pad1_ Net-_D1-Pad2_ R\nU1 Net-_J3-Pad3_ NC_01 NC_02 Net-_J2-Pad2_ Net-_J2-Pad1_ Net-_R1-Pad1_ Net-_J1-Pad1_ Net-_D1-Pad1_ Net-_R2-Pad1_ NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Net-_J1-Pad1_ NC_10 Net-_D1-Pad1_ NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 ATMEGA328P-PU\n.end\n"
    },
    {
        "filename": "621.cir",
        "prompt": "Create a circuit using a 74HC109 dual JK flip-flop integrated circuit. All inputs and outputs should be left unconnected (NC - No Connection). The schematic title is \"KiCad schematic\".",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 74HC109\n.end\n"
    },
    {
        "filename": "283.cir",
        "prompt": "Design a voltage-controlled oscillator (VCO) and waveform generator circuit. The core of the VCO utilizes an AS3340 function generator IC, providing outputs for pulse, sawtooth, triangle waves, and PWM control. Include soft-sync and hard-sync inputs for synchronization. Implement voltage control via a linear FM (LINFM) input. Utilize TL072 op-amps for output buffering and signal conditioning, specifically for the sawtooth and triangle wave outputs. Include a -5V, +5V, +12V, and -12V power supply, with a 79L05 regulator generating +5V from -12V. Provide connectors for VCO outputs (pulse, sawtooth, triangle, VOct), sync inputs (soft, hard), PWM control, and LINFM input. Include appropriate filtering and biasing resistors/capacitors for stable operation and waveform shaping. Add decoupling capacitors for power supply lines.",
        "content": ".title KiCad schematic\nU1 Net-_R11-Pad1_ Net-_R12-Pad1_ -5V PULSOUT PWMCTL HARDSYNC Net-_RV3-Pad1_ SAWOUT SOFTSYNC TRIOUT Net-_C5-Pad1_ GND LINFM Net-_R13-Pad1_ Net-_R10-Pad1_ +12V AS3340\nR11 Net-_R11-Pad1_ Net-_R11-Pad2_ 24k\nRV5 Net-_R11-Pad2_ -5V -5V 10k\nR12 Net-_R12-Pad1_ -5V 5.6k\nC6 SOFTSYNC Net-_C6-Pad2_ 1n\nR15 GND PULSOUT 51k\nC5 Net-_C5-Pad1_ GND 1n\nR13 Net-_R13-Pad1_ GND 1k8\nU2 Net-_R21-Pad1_ Net-_R16-Pad1_ TRIOUT -12V Net-_R20-Pad1_ Net-_R19-Pad1_ Net-_R22-Pad1_ +12V TL072\nR20 Net-_R20-Pad1_ SAWOUT 10k\nR19 Net-_R19-Pad1_ +12V 20k\nR22 Net-_R22-Pad1_ Net-_R19-Pad1_ 10k\nR26 Net-_R26-Pad1_ Net-_R22-Pad1_ 1k5\nR29 GND Net-_R26-Pad1_ 3k\nR18 Net-_R18-Pad1_ +12V 10k\nR23 Net-_R23-Pad1_ Net-_R18-Pad1_ 10k\nR25 Net-_R25-Pad1_ Net-_R23-Pad1_ 3k\nR28 GND Net-_R25-Pad1_ 1k8\nR6 Net-_R10-Pad1_ Net-_J4-PadT_ 100k\nR31 Net-_J8-PadT_ Net-_R25-Pad1_ 0?\nR32 Net-_J9-PadT_ Net-_R26-Pad1_ 0?\nR30 Net-_J7-PadT_ Net-_R24-Pad1_ 0?\nR27 GND Net-_R24-Pad1_ 3k\nR24 Net-_R24-Pad1_ Net-_R21-Pad1_ 1k5\nR21 Net-_R21-Pad1_ Net-_R16-Pad1_ 15k\nR16 Net-_R16-Pad1_ +12V 30k\nR17 GND Net-_R16-Pad1_ 10k\nJ6 -12V -12V GND GND GND GND GND GND +12V +12V +5V +5V CV CV GATE GATE Conn_02x08_Odd_Even\nD1 HARDSYNC Net-_C2-Pad1_ 1N914\nD2 Net-_C3-Pad1_ HARDSYNC 1N914\nR4 Net-_C2-Pad1_ -12V 10k\nR5 GND Net-_C3-Pad1_ 10k\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 1n\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 1n\nRV1 Net-_J10-PadT_ PWMCTL GND 100k\nR1 GND PWMCTL 150k\nR2 +5V PWMCTL 100k\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.1u\nR3 LINFM Net-_C1-Pad1_ 1M\nC4 GND Net-_C4-Pad2_ 10n\nR10 Net-_R10-Pad1_ Net-_C4-Pad2_ 470\nRV2 +12V Net-_R10-Pad1_ Net-_R8-Pad2_ 10k\nRV4 +12V Net-_R10-Pad1_ Net-_R9-Pad2_ 100k\nR8 GND Net-_R8-Pad2_ 47k\nR9 GND Net-_R9-Pad2_ 1.5M\nR7 Net-_R10-Pad1_ +12V 220k\nJ1 GND Net-_C1-Pad2_ GND LinFM\nJ2 GND Net-_C2-Pad2_ GND Hard Sync +\nJ3 GND Net-_C3-Pad2_ GND Hard Sync -\nJ8 GND Net-_J8-PadT_ NC_01 Square Wave Output\nJ9 GND Net-_J9-PadT_ NC_02 Saw Wave Output\nJ7 GND Net-_J7-PadT_ NC_03 Triangular Wave Output\nJ5 GND Net-_C6-Pad2_ GND Soft Sync Input\nJ10 GND Net-_J10-PadT_ +5V PWMControl\nU3 -12V PULSOUT Net-_R18-Pad1_ Net-_R23-Pad1_ +12V TL072\nC7 +12V -12V 0.1u\nC8 +12V -12V 0.1u\nJ4 GND Net-_J4-PadT_ NC_04 VOct\nR33 Net-_R33-Pad1_ Net-_R10-Pad1_ 1M\nR14 LINFM +12V 1.5M\nU4 GND -12V -5V L79L05_SOT89\nC10 GND -12V 1u\nC9 -5V GND 1u\nRV3 Net-_RV3-Pad1_ Net-_R33-Pad1_ GND 20k\nR34 LINFM Net-_C11-Pad2_ 470\nC11 GND Net-_C11-Pad2_ 10n\nC12 +12V GND 0.1u\nR35 PULSOUT PWMCTL 1M\n.end\n"
    },
    {
        "filename": "1895.cir",
        "prompt": "Design a dual-channel audio amplifier circuit with the following features: two input channels (Input1, Input2) each with a 22nF coupling capacitor and 10 Ohm series resistor, followed by 680uF decoupling capacitors. Both channels feed into a TDA1521A amplifier IC. The amplifier has power supply decoupling with 680uF and 100nF capacitors. A separate +12V regulated power supply, based on an LT1071, provides power to an indicator circuit consisting of a red and green LED with current limiting resistors (2200R and a 5000R trim pot respectively) and a 1N5822 diode for reverse polarity protection. The +12V supply includes 1000uF and 100uF decoupling capacitors, a 10uH and 100uH inductor for filtering, and 1000R and 1uF resistors/capacitors for stability. A heatsink (Aavid-5342B) is included for thermal management. The circuit also includes 220nF capacitors on the input side. A 100uF capacitor is present between the amplifier and ground.\n\n\n\n",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 220nF\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 220nF\nC7 /amplifier/+Vp GND 680\u03bcF\nC8 /amplifier/+Vp GND 100nF\nJ3 Net-_C3-Pad2_ GND Output1\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 680\u03bcF\nC4 Net-_C3-Pad1_ Net-_C4-Pad2_ 22nF\nR1 Net-_C4-Pad2_ GND 10R\nJ4 Net-_C6-Pad2_ GND Output2\nC6 Net-_C5-Pad2_ Net-_C6-Pad2_ 680\u03bcF\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 22nF\nR2 Net-_C5-Pad1_ GND 10R\nJ1 Net-_C2-Pad1_ GND Net-_C1-Pad1_ Input\nJ5 GND /amplifier/+Vp Power\nC9 Net-_C9-Pad1_ GND 100\u03bcF\nU1 Net-_C1-Pad2_ Net-_C9-Pad1_ Net-_C9-Pad1_ Net-_C3-Pad1_ GND Net-_C5-Pad2_ /amplifier/+Vp Net-_C9-Pad1_ Net-_C2-Pad2_ TDA1521A\nU11 Net-_R11-Pad1_ Net-_RV11-Pad2_ GND Net-_D11-Pad2_ +12V LT1071\nJ11 GND /amplifier/+Vp Power out\nC13 Net-_C13-Pad1_ GND 1000\u03bcF\nRV11 GND Net-_RV11-Pad2_ Net-_D13-Pad1_ 5000RTRIM\nD11 Net-_C13-Pad1_ Net-_D11-Pad2_ 1N5822\nL11 +12V Net-_D11-Pad2_ 100\u03bcH\nC11 +12V GND 100\u03bcF\nR11 Net-_R11-Pad1_ Net-_C12-Pad1_ 1000R\nC12 Net-_C12-Pad1_ GND 1\u03bcF\nJ12 GND +12V Power in\nL12 Net-_C13-Pad1_ /amplifier/+Vp 10\u03bcH\nC15 /amplifier/+Vp GND 100nF\nC14 /amplifier/+Vp GND 100\u03bcF\nD13 Net-_D13-Pad1_ /amplifier/+Vp Green\nD12 Net-_D12-Pad1_ +12V Red\nR12 Net-_D12-Pad1_ GND 2200R\nHS11 GND Aavid-5342B\n.end\n"
    },
    {
        "filename": "923.cir",
        "prompt": "Create a circuit with two identical 64K x 8 static RAM chips (LY62256PL-55LLI) connected in a parallel configuration to increase memory width to 16 bits. Both chips share the same address lines (A0-A13), data lines (D0-D7), read enable (~RD), and no-connect pins (NC_01-NC_08). Each chip has its own A14, A12, A7, A6, A5, A4, A3, A2, A1, A0, D0-D7, A10, ~RD, A11, A9, A8, A13, and NC pins.",
        "content": ".title KiCad schematic\nU1 A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 NC_01 D3 D4 D5 D6 D7 NC_02 A10 ~RD A11 A9 A8 A13 NC_03 NC_04 LY62256PL-55LLI\nU2 A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 NC_05 D3 D4 D5 D6 D7 NC_06 A10 ~RD A11 A9 A8 A13 NC_07 NC_08 LY62256PL-55LLI\n.end\n"
    },
    {
        "filename": "1581.cir",
        "prompt": "Create a circuit with a pulsed voltage source connected to a series RC circuit. The voltage source (V1) should output a pulse from 0V to 5V with a pulse width of 10ms, a rise/fall time of 1us, and a period of 20ms. The resistor (R1) should be 1k\u03a9 and the capacitor (C1) should be 10\u03bcF. The circuit should be grounded.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 10u\nR1 Net-_C1-Pad2_ 0 1k\nV1 Net-_C1-Pad1_ 0 pulse(0 5 10m 1u 1u 10m 20m)\n.end\n"
    },
    {
        "filename": "1100.cir",
        "prompt": "Design a circuit featuring a dual power supply (+12V and -12V) regulated down to +5V, an ATmega328 microcontroller with a 16MHz crystal oscillator, and an operational amplifier (TL072) configured to output a gate signal. Include input/output connectors (DIN-5, 1x10 header, and two single-pin connectors labeled \"CV Note\" and \"Gate Out\"). The +5V rail should power the microcontroller and a simple LED indicator circuit driven by the gate signal through a 2N3904 transistor. Implement filtering capacitors on both power rails. Include protection diodes for the +/-12V supplies. The microcontroller should have pull-up resistors on its input pins. The gate output should also have a 1M resistor to ground.\n\n\n\n",
        "content": ".title KiCad schematic\nU4 Net-_R3-Pad2_ Net-_R2-Pad1_ NC_01 NC_02 NC_03 NC_04 +5V GND Net-_C5-Pad2_ Net-_C6-Pad1_ NC_05 NC_06 NC_07 NC_08 1VpO GATE_OUT NC_09 NC_10 NC_11 +5V NC_12 GND NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 ATmega328-PU\nJ1 NC_19 Net-_J1-Pad2_ NC_20 Net-_J1-Pad4_ NC_21 DIN-5\nR1 Net-_R1-Pad1_ Net-_J1-Pad2_ 220\nU3 Net-_R1-Pad1_ Net-_J1-Pad4_ NC_22 GND Net-_R2-Pad1_ NC_23 4N35\nY1 Net-_C5-Pad2_ Net-_C6-Pad1_ 16 MHz Crystal\nC6 Net-_C6-Pad1_ GND 22pF\nC5 GND Net-_C5-Pad2_ 22pF\nR3 +5V Net-_R3-Pad2_ 10K\nJ5 Net-_D2-Pad1_ Net-_D2-Pad1_ GND GND GND GND GND GND Net-_D1-Pad2_ Net-_D1-Pad2_ Conn_01x10\nD1 +12V Net-_D1-Pad2_ 1N4148\nD2 Net-_D2-Pad1_ -12V 1N4148\nU2 +12V GND +5V LM7805_TO220\nR2 Net-_R2-Pad1_ +5V 1k\nC1 +12V GND 10uF\nC4 +5V GND 10uF\nU1 Net-_R8-Pad1_ Net-_R8-Pad1_ Net-_C10-Pad2_ -12V GATE_OUT Net-_R9-Pad1_ Net-_R9-Pad1_ +12V TL072\nC2 GND +12V 0.1uF\nC7 +12V GND 10uF\nC8 GND -12V 10uF\nC3 -12V GND 0.1uF\nR4 1VpO Net-_C10-Pad2_ 5.1k\nC10 GND Net-_C10-Pad2_ 0.47uF\nJ4 GND Net-_J4-PadT_ NC_24 CV Note\nJ3 GND Net-_J3-PadT_ NC_25 Gate Out\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nQ1 GND Net-_Q1-Pad2_ Net-_D3-Pad1_ 2N3904\nR7 +5V Net-_D3-Pad2_ 1K\nR6 GATE_OUT Net-_Q1-Pad2_ 1K\nC9 GND Net-_C10-Pad2_ 0.47uF\nR5 GND GATE_OUT 1M\nR9 Net-_R9-Pad1_ Net-_J3-PadT_ 1K\nR8 Net-_R8-Pad1_ Net-_J4-PadT_ 1K\n.end\n"
    },
    {
        "filename": "1637.cir",
        "prompt": "Design a simple voltage follower circuit using an LM318J operational amplifier. The input is connected to pin 3 of the LM318J, with the non-inverting input grounded. The output is taken from pin 6. A capacitor (C2) is placed at the output for filtering. The power supply is +15V. Include input and output connectors, and a capacitor (C1) for power supply decoupling. A second capacitor (C401) is unconnected.",
        "content": ".title KiCad schematic\nC1 +15V GND C\nJ1 GND Net-_J1-Pad2_ Conn_01x02\nJ2 GND +15V Conn_01x02\nJ3 /subsheet/OUT GND Screw_Terminal_01x02\nU101 NC_01 NC_02 NC_03 /subsheet/IN Net-_J1-Pad2_ GND NC_04 NC_05 NC_06 /subsheet/IN +15V NC_07 NC_08 NC_09 LM318J\nC2 /subsheet/OUT GND C\nR1 /subsheet/OUT /subsheet/IN R\nC401 NC_10 NC_11 C\n.end\n"
    },
    {
        "filename": "776.cir",
        "prompt": "Design a circuit featuring a 3.3V power supply (MIC5219-3.3) with decoupling capacitors (2.2uF and 100nF), a temperature sensor (DS18B20) connected to a microcontroller (ESP-07S) via a 4.7k resistor, and an I2C communication interface (SDA/SCL) for both a GY-521 module and the ESP-07S. Include a TP4056 charging module for a battery, controlled by a SPDT switch (SW1/SW2) for selecting between USB power and battery power. Add a LoRa module (LoRa_Ra-02) connected to the ESP-07S via SPI, and a programmable interface (J1/J2) with a SPDT switch (SW1/SW2) for programming the ESP-07S. Incorporate a reset circuit for the ESP-07S with a Schottky diode and pull-up resistors, an enable pin with a pull-down resistor, and an LED indicator with a current-limiting resistor. Include a push button (SW3) connected to the ESP-07S enable pin and additional decoupling capacitors (10uF and 100nF) for stability. Use 10k pull-down resistors for NSS and a 4.7k resistor for the LED.",
        "content": ".title KiCad schematic\nU2 VCC GND /SCL /SDA NC_01 NC_02 NC_03 NC_04 GY-521\nU1 VCC GND VCC Net-_C2-Pad1_ +3V3 MIC5219-3.3\nC2 Net-_C2-Pad1_ GND 470p\nC3 +3V3 GND 2.2uf\nC1 VCC GND 2.2uf\nR2 +3V3 /Temp 4.7k\nR1 VCC Net-_R1-Pad2_ 47K\nU4 GND /Temp VCC DS18B20\nU3 NC_05 GND Net-_SW1-Pad3_ NC_06 NC_07 NC_08 TP4056-shield-6PIN\nR3 Net-_R1-Pad2_ GND 10K\nU6 Net-_C6-Pad1_ Net-_R1-Pad2_ /EN /RES /SCK /MISO /MOSI +3V3 GND /NSS /SCL /SDA /LED /Temp Net-_J2-Pad3_ Net-_J2-Pad2_ ESP-07S\nD1 /RES Net-_C6-Pad1_ Schottky\nR4 /EN +3V3 10K\nR5 +3V3 Net-_C6-Pad1_ 10K\nR6 GND /NSS 10K\nC5 +3V3 GND 10uf\nC4 +3V3 GND 100n\nJ1 /SDA GND PROG\nU5 GND GND +3V3 /RES NC_09 NC_10 NC_11 NC_12 GND NC_13 NC_14 /SCK /MISO /MOSI /NSS GND LoRa_Ra-02\nJ2 GND Net-_J2-Pad2_ Net-_J2-Pad3_ /VCC_PROG PROG_con\nSW1 /VCC_PROG VCC Net-_SW1-Pad3_ SW_SPDT\nSW2 /VCC_PROG VCC Net-_SW1-Pad3_ SW_SPDT\nSW3 Net-_C6-Pad1_ GND SW_Push\nC6 Net-_C6-Pad1_ GND 100n\nD2 /LED Net-_D2-Pad2_ LED\nR7 +3V3 Net-_D2-Pad2_ 4.7k\nC7 VCC GND 100n\n.end\n"
    },
    {
        "filename": "1370.cir",
        "prompt": "Design a microcontroller-based system featuring an ATSAMD51P20A microcontroller, a W25Q64JVSSIM flash memory chip, an SD card interface, a JTAG debugging port, a USB interface, and an RGB LED. The system should include crystal oscillator circuitry, decoupling capacitors, pull-up resistors for certain pins, and LEDs for status indication (TX, RX, D13). Include a connector for the SD card and a connector for the JTAG/SWD interface. The RGB LED should be driven by a WS2812B chip. Include a USB connector for data transfer.",
        "content": ".title KiCad schematic\nIC2 Net-_C7-Pad2_ Net-_C5-Pad2_ NC_01 NC_02 GND SD_CD NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 Net-_IC2-Pad13_ GND SD_CD Net-_IC2-Pad16_ NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 GND SD_CD NC_17 NC_18 NC_19 NC_20 GND SD_CD FLASH_IO0 FLASH_IO1 FLASH_IO2 FLASH_IO3 SD_CD GND FLASH_SCK FLASH_CS NC_21 NC_22 NC_23 NC_24 GND SD_CD NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 GND SD_CD NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 GND SD_CD NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 GND SD_CD NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 GND SD_CD NC_62 NC_63 D- D+ GND SD_CD NC_64 NC_65 NC_66 NC_67 SD_MOSI SD_SCK SD_CS SD_MISO GND SD_CD RGBLED Net-_IC2-Pad109_ Net-_IC2-Pad110_ Net-_IC2-Pad111_ Net-_IC2-Pad112_ Net-_IC2-Pad113_ Net-_C21-Pad1_ Net-_C3-Pad1_ GND Net-_IC2-Pad117_ SD_CD NC_68 SWDIO SWO SD_CD TXLED RXLED NC_69 D13 NC_70 NC_71 ATSAMD51P20A-AF\nL1 Net-_C3-Pad1_ Net-_IC2-Pad117_ L\nC6 Net-_C3-Pad1_ GND C\nC4 Net-_C3-Pad1_ GND CP\nC3 Net-_C3-Pad1_ GND CP\nC13 SD_CD GND C\nC14 SD_CD GND C\nC15 SD_CD GND C\nC16 SD_CD GND C\nC17 SD_CD GND C\nC8 SD_CD GND C\nC9 SD_CD GND C\nC10 SD_CD GND C\nC11 SD_CD GND C\nC12 SD_CD GND C\nC18 SD_CD GND C\nC19 SD_CD GND C\nC20 SD_CD GND C\nC21 Net-_C21-Pad1_ GND C\nR10 SD_CD Net-_C21-Pad1_ R\nY1 Net-_C5-Pad2_ Net-_C7-Pad2_ Crystal\nC5 GND Net-_C5-Pad2_ C\nC7 GND Net-_C7-Pad2_ C\nR6 GND Net-_IC2-Pad112_ R\nR7 GND Net-_IC2-Pad111_ R\nR8 GND Net-_IC2-Pad110_ R\nR9 GND Net-_IC2-Pad109_ R\nR5 GND Net-_IC2-Pad13_ R\nR4 GND Net-_IC2-Pad16_ R\nD6 Net-_D6-Pad1_ SD_CD LED\nR11 Net-_D6-Pad1_ RXLED R\nD7 Net-_D7-Pad1_ SD_CD LED\nR12 Net-_D7-Pad1_ TXLED R\nD8 Net-_D8-Pad1_ SD_CD LED\nR13 Net-_D8-Pad1_ GND R\nD9 Net-_D9-Pad1_ D13 LED\nR14 Net-_D9-Pad1_ GND R\nJ2 SD_CD SWDIO GND SWDCLK GND SWO NC_72 NC_73 NC_74 NC_75 Conn_ARM_JTAG_SWD_10\nR1 SWDCLK SD_CD R\nIC1 FLASH_CS FLASH_IO1 FLASH_IO2 GND FLASH_IO0 FLASH_SCK FLASH_IO3 Net-_C2-Pad1_ W25Q64JVSSIM_TR\nC2 Net-_C2-Pad1_ GND C\nJ1 NC_76 SD_CS SD_MOSI SD_CD SD_SCK GND SD_MISO NC_77 GND GND GND SD_CD GND DM3CS-SF\nC1 SD_CD GND C\nD2 SD_CD Net-_D2-Pad2_ GND RGBLED WS2812B\nD3 SD_CD Net-_D3-Pad2_ GND Net-_D2-Pad2_ WS2812B\nD4 SD_CD Net-_D4-Pad2_ GND Net-_D3-Pad2_ WS2812B\nD5 SD_CD NC_78 GND Net-_D4-Pad2_ WS2812B\nD1 GND D+ D- SD_CD PRTR5V0U2X\nJ3 NC_79 D+ D- GND 5787834-1\nR2 SD_CD Net-_IC2-Pad113_ R\nR3 Net-_IC2-Pad113_ GND R\n.end\n"
    },
    {
        "filename": "967.cir",
        "prompt": "Design a microcontroller-based circuit with a STM32G030F6P6 microcontroller for data communication and control. The circuit includes a 5V to 3.3V voltage regulator (LM1085-5.0 and AP2112K-3.3) to power both the microcontroller and supporting logic. A level shifter (SN74LVC1T45DBVR) is used to interface between the 5V and 3.3V domains. Six buffer ICs (74LVC1G125) are used to buffer data signals (CH1_DATA, CH2_DATA, CH3_DATA) and their respective transmit/receive enable signals (CH1_TX_EN, CH1_RX_EN, CH2_TX_EN, CH2_RX_EN, CH3_TX_EN, CH3_RX_EN). A common data line (COM_DATA) is used with the buffers. The circuit features I2C communication (SCL, SDA) with pull-up resistors. A reset button (SW1) is connected to the NRST pin of the STM32. Connectors (J1-J6) provide access to the microcontroller's pins and power rails. Include decoupling capacitors (10uF, 1uF, 0.1uF, 4.7uF) for power supply stability. A Schottky diode (DF01S) is used for reverse polarity protection. Mounting holes (H1, H2) are included for physical mounting. An EEPROM (MB85RC256) is connected via I2C.\n\n\n\n",
        "content": ".title KiCad schematic\nH1 GND MountingHole_Pad\nH2 GND MountingHole_Pad\nU2 SCL SDA NC_01 3.3V GND NRST CH1_DATA CH2_DATA CH3_DATA NC_02 CH3_RX_EN CH3_TX_EN CH2_RX_EN CH2_TX_EN Net-_U1-Pad4_ CH1_RX_EN CH1_TX_EN SWDIO SWCLK COM_DATA STM32G030F6P6\nR3 3.3V NRST R_US\nSW1 GND NRST SW_Push\nR1 3.3V SCL R_US\nR2 3.3V SDA R_US\nU1 5V GND LED_OUT Net-_U1-Pad4_ GND 3.3V SN74LVC1T45DBVR\nJ1 3.3V GND NRST SWDIO SWCLK Conn_01x05\nJ3 PRI_HI PRI_LO Conn_01x02\nJ4 PRI_HI PRI_LO Conn_01x02\nJ2 PRI_HI PRI_LO Conn_01x02\nJ5 CH1_DATA CH2_DATA CH3_DATA Conn_01x03\nJ6 LED_OUT GND 5V Conn_01x03\nU3 CH1_TX_EN COM_DATA GND CH1_DATA 3.3V 74LVC1G125\nU4 CH1_RX_EN CH1_DATA GND COM_DATA 3.3V 74LVC1G125\nU5 CH2_TX_EN COM_DATA GND CH2_DATA 3.3V 74LVC1G125\nU6 CH2_RX_EN CH2_DATA GND COM_DATA 3.3V 74LVC1G125\nU7 CH3_TX_EN COM_DATA GND CH3_DATA 3.3V 74LVC1G125\nU8 CH3_RX_EN CH3_DATA GND COM_DATA 3.3V 74LVC1G125\nU9 3.3V 3.3V 3.3V GND SDA SCL GND 3.3V MB85RC256\nC1 +VDC GND 10u\nC2 +VDC GND 1u\nC3 +VDC GND 0.1u\nU11 5V GND 5V NC_03 3.3V AP2112K-3.3\nC4 5V GND 0.1u\nC5 3.3V GND 1u\nU10 GND 5V +VDC LM1085-5.0\nC6 3.3V GND 4.7u\nCR1 +VDC GND PRI_LO PRI_HI DF01S\n.end\n"
    },
    {
        "filename": "647.cir",
        "prompt": "Design a buck converter circuit using a TPS563200 regulator. The input voltage is 12V, connected via a connector J1 and a 10uF capacitor C2 to ground. The output voltage should be approximately 5V, achieved with a 4.7uH inductor L1 and output capacitors C3 (0.1uF) and C4 (0.1uF) to ground. A feedback network consisting of resistors R1 (54.9k) and R2 (10k) sets the output voltage, with C5 (0.1uF) providing additional filtering on the feedback path. Include necessary ground connections.",
        "content": ".title KiCad schematic\nU1 GND Net-_L1-Pad1_ /12VIN Net-_C4-Pad2_ NC_01 Net-_C3-Pad2_ TPS563200\nJ1 GND /12VIN Conn_01x02_Female\nL1 Net-_L1-Pad1_ /5VO 4.7uH\nC3 /5VO Net-_C3-Pad2_ 0.1uF\nR1 /5VO Net-_C4-Pad2_ 54.9k\nR2 Net-_C4-Pad2_ GND 10k\nC4 /5VO Net-_C4-Pad2_ 0.1uF\nC5 Net-_C4-Pad2_ GND 0.1uF\nC2 /12VIN GND 10uF\nC1 /12VIN GND C\n.end\n"
    },
    {
        "filename": "239.cir",
        "prompt": "Design a circuit featuring an ESP32-WROOM microcontroller (U1) communicating with an RFM98W-433S2 LoRa module (U2). The ESP32 is powered by a 3.3V regulator (U3) and includes decoupling capacitors (C1, C2, C3). A push button (SW1) is connected to an ESP32 input. An RGB LED (D1, R1) is connected to an ESP32 output. The circuit includes connectors (J1, J2, J3) for external connections, including RX/TX for serial communication and a connector for the RGB LED signal. An antenna (AE1) is connected to the LoRa module. The ESP32 and LoRa module share common connections for SPI communication (MOSI, MISO, SCK, NSS, RESET) and digital I/O (DIOx).\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 GND VCC IO13=RX IO14=TX Conn_01x04_Female\nC1 VCC GND 10uF\nC2 +3V3 GND 10uF\nAE1 Net-_AE1-Pad1_ Net-_AE1-Pad2_ Antenna_Dipole\nSW1 GND IO0=SW1 SW_Push\nC3 +3V3 GND 100uF\nU2 GND IO4=MISO IO12=MOSI IO27=SCK IO26=NSS IO25=RESET IO34=DIO5 GND Net-_AE1-Pad1_ Net-_AE1-Pad2_ IO21=DIO3 IO19=DIO4 +3V3 IO5=DIO0 IO17=DIO1 IO16=DIO2 RFM98W-433S2\nU1 GND +3V3 +3V3 NC_01 NC_02 IO34=DIO5 NC_03 NC_04 NC_05 IO25=RESET IO26=NSS IO27=SCK IO14=TX IO12=MOSI GND IO13=RX NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 IO15=A NC_12 IO0=SW1 IO4=MISO IO16=DIO2 IO17=DIO1 IO5=DIO0 IO18=LED_RGB IO19=DIO4 NC_13 IO21=DIO3 RX0 TX0 NC_14 NC_15 GND GND ESP32-WROOM\nU3 GND +3V3 VCC AMS1117-3.3\nJ2 GND +3V3 TX0 RX0 Conn_01x04_Female\nJ3 IO15=A Conn_01x01_Female\nD1 /LED_VDD NC_16 GND IO18=LED_RGB WS2812B\nR1 +3V3 /LED_VDD 75\n.end\n"
    },
    {
        "filename": "1259.cir",
        "prompt": "Create a circuit with four unconnected components (U1, U2, U3, U4) each connected to a hole. Also include a voltage regulator (U5) that takes +5V input and outputs +3.3V. The regulator has numerous unconnected pins, and is connected to +5V, +3.3V, GND, IOREF, VIN, and two pins labeled /A4 and /A5. Finally, connect GND to multiple points and label a pin as ARDUINO-101-SHIELD.",
        "content": ".title KiCad schematic\nU1 NC_01 HOLE\nU2 NC_02 HOLE\nU3 NC_03 HOLE\nU4 NC_04 HOLE\nU5 +5V +3V3 NC_05 NC_06 NC_07 NC_08 /A4 /A5 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 GND GND GND IOREF NC_24 NC_25 /A5 /A4 VIN ARDUINO-101-SHIELD\n.end\n"
    },
    {
        "filename": "9.cir",
        "prompt": "Create a circuit with a 26-pin header (J1) connected to four servo motors (M1-M4). Specifically, pins 11, 35, 12, and 36 of the header are each connected to a separate servo motor (M1, M3, M4, and M2 respectively). The remaining header pins are either not connected (NC_xx) or connected to ground (Net-_J1-PadXX_ where XX is an even number). The circuit is intended to interface with a Raspberry Pi, as indicated by the \"Raspberry_Pi_2_3\" label.",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 Net-_J1-Pad11_ Net-_J1-Pad12_ NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 Net-_J1-Pad35_ Net-_J1-Pad36_ NC_33 NC_34 NC_35 NC_36 Raspberry_Pi_2_3\nM3 Net-_J1-Pad11_ NC_37 NC_38 Motor_Servo\nM2 Net-_J1-Pad36_ NC_39 NC_40 Motor_Servo\nM4 Net-_J1-Pad12_ NC_41 NC_42 Motor_Servo\nM1 Net-_J1-Pad35_ NC_43 NC_44 Motor_Servo\n.end\n"
    },
    {
        "filename": "1422.cir",
        "prompt": "Create a circuit that uses a single-channel level shifter to translate a +3.3V logic signal to a +5V logic signal. The level shifter (U11) has inputs for +3.3V and GND for power, a non-connected input (NC_01), a non-connected input (NC_02), a +5V power connection, and an output connected through a resistor (R33) to +3.3V. Capacitors (C17 and C18) provide decoupling for the +3.3V and +5V power rails, respectively, connecting them to GND.",
        "content": ".title KiCad schematic\nC17 +3V3 GND CAP_0603\nC18 GND +5V CAP_0603\nR33 Net-_R33-Pad1_ +3V3 RES_0603\nU11 +3V3 GND NC_01 NC_02 Net-_R33-Pad1_ +5V Level_Shifter_single\n.end\n"
    },
    {
        "filename": "817.cir",
        "prompt": "Design a microcontroller-based system with dual power rails (+24V and +5V) for embedded applications. The system includes a boost converter (LTM8022/8023) to generate the +5V rail from the +24V input, protected by a fuse. It features an ATSAMD51P20A microcontroller with a crystal oscillator for timing, and a W25Q64JVSSIM_TR flash memory chip for data storage, communicating via SPI. The system incorporates SD card functionality via SPI, with level shifting and protection diodes. It also includes RGB LEDs (WS2812B) controlled by the microcontroller, and a JTAG/SWD debugging interface. Overvoltage protection is provided by Zener diodes on both +5V and +24V rails. Include decoupling capacitors on both power rails and the SD card interface. The system also has a USB interface with D+ and D- lines.",
        "content": ".title KiCad schematic\nQ1 Net-_D1-Pad2_ Net-_F1-Pad1_ +24V Q_PMOS_GDS\nR1 Net-_D1-Pad2_ GND R\nD1 +24V Net-_D1-Pad2_ D_Zener\nU1 +5V +5V +5V GND GND +24V +24V +5V +5V +5V GND GND +24V +24V +5V +5V +5V GND GND +24V +24V +5V +5V +5V GND GND GND GND GND GND GND Net-_U1-Pad5F_ Net-_U1-Pad5F_ GND GND GND GND GND GND GND NC_01 GND GND GND GND GND NC_02 Net-_R3-Pad2_ Net-_R2-Pad2_ LTM8022or8023\nR2 GND Net-_R2-Pad2_ R\nR3 GND Net-_R3-Pad2_ R\nC4 +5V GND C\nC3 +5V GND CP\nC2 +24V GND CP\nC1 +24V GND C\nU2 SD_CD SD_CD SD_CD GND GND +24V +24V SD_CD SD_CD SD_CD GND GND +24V +24V SD_CD SD_CD SD_CD GND GND +24V +24V SD_CD SD_CD SD_CD GND GND GND GND GND GND GND Net-_U2-Pad5F_ Net-_U2-Pad5F_ GND GND GND GND GND GND GND NC_03 GND GND GND GND GND NC_04 Net-_R5-Pad2_ Net-_R4-Pad2_ LTM8022or8023\nR4 GND Net-_R4-Pad2_ R\nR5 GND Net-_R5-Pad2_ R\nC8 SD_CD GND C\nC7 SD_CD GND CP\nC6 +24V GND CP\nC5 +24V GND C\nF1 Net-_F1-Pad1_ +BATT Fuse\nD2 +24V GND D_Zener\nD3 +24V GND D_Zener\nD4 +5V GND D_Zener\nD5 +5V GND D_Zener\nD6 SD_CD GND D_Zener\nD7 SD_CD GND D_Zener\nIC2 Net-_C15-Pad2_ Net-_C13-Pad2_ NC_05 NC_06 GND SD_CD NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 Net-_IC2-Pad13_ GND SD_CD Net-_IC2-Pad16_ NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 GND SD_CD NC_21 NC_22 NC_23 NC_24 GND SD_CD FLASH_IO0 FLASH_IO1 FLASH_IO2 FLASH_IO3 SD_CD GND FLASH_SCK FLASH_CS NC_25 NC_26 NC_27 NC_28 GND SD_CD NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 GND SD_CD NC_35 D10 D11 D12 D13 NC_36 NC_37 NC_38 NC_39 GND SD_CD NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 GND SD_CD NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 D32 GND SD_CD D32 NC_61 D- D+ GND SD_CD D10 D11 NC_62 NC_63 SD_MOSI SD_SCK SD_CS SD_MISO GND SD_CD RGBLED Net-_IC2-Pad109_ Net-_IC2-Pad110_ Net-_IC2-Pad111_ Net-_IC2-Pad112_ Net-_IC2-Pad113_ Net-_C29-Pad1_ Net-_C11-Pad1_ GND Net-_IC2-Pad117_ SD_CD NC_64 SWDIO SWO SD_CD TXLED RXLED D12 D13 NC_65 NC_66 ATSAMD51P20A-AF\nL1 Net-_C11-Pad1_ Net-_IC2-Pad117_ L\nC14 Net-_C11-Pad1_ GND C\nC12 Net-_C11-Pad1_ GND CP\nC11 Net-_C11-Pad1_ GND CP\nC21 SD_CD GND C\nC22 SD_CD GND C\nC23 SD_CD GND C\nC24 SD_CD GND C\nC25 SD_CD GND C\nC16 SD_CD GND C\nC17 SD_CD GND C\nC18 SD_CD GND C\nC19 SD_CD GND C\nC20 SD_CD GND C\nC26 SD_CD GND C\nC27 SD_CD GND C\nC28 SD_CD GND C\nC29 Net-_C29-Pad1_ GND C\nR15 SD_CD Net-_C29-Pad1_ R\nY1 Net-_C13-Pad2_ Net-_C15-Pad2_ Crystal\nC13 GND Net-_C13-Pad2_ C\nC15 GND Net-_C15-Pad2_ C\nR11 GND Net-_IC2-Pad112_ R\nR12 GND Net-_IC2-Pad111_ R\nR13 GND Net-_IC2-Pad110_ R\nR14 GND Net-_IC2-Pad109_ R\nR10 GND Net-_IC2-Pad13_ R\nR9 GND Net-_IC2-Pad16_ R\nD13 Net-_D13-Pad1_ SD_CD LED\nR16 Net-_D13-Pad1_ RXLED R\nD14 Net-_D14-Pad1_ SD_CD LED\nR17 Net-_D14-Pad1_ TXLED R\nD15 Net-_D15-Pad1_ SD_CD LED\nR18 Net-_D15-Pad1_ GND R\nD16 Net-_D16-Pad1_ D13 LED\nR19 Net-_D16-Pad1_ GND R\nJ2 SD_CD SWDIO GND SWDCLK GND SWO NC_67 NC_68 NC_69 NC_70 Conn_ARM_JTAG_SWD_10\nR6 SWDCLK SD_CD R\nIC1 FLASH_CS FLASH_IO1 FLASH_IO2 GND FLASH_IO0 FLASH_SCK FLASH_IO3 Net-_C10-Pad1_ W25Q64JVSSIM_TR\nC10 Net-_C10-Pad1_ GND C\nJ1 NC_71 SD_CS SD_MOSI SD_CD SD_SCK GND SD_MISO NC_72 GND GND GND SD_CD GND DM3CS-SF\nC9 SD_CD GND C\nD9 SD_CD Net-_D10-Pad4_ GND RGBLED WS2812B\nD10 SD_CD Net-_D10-Pad2_ GND Net-_D10-Pad4_ WS2812B\nD11 SD_CD Net-_D11-Pad2_ GND Net-_D10-Pad2_ WS2812B\nD12 SD_CD NC_73 GND Net-_D11-Pad2_ WS2812B\nD8 GND D+ D- SD_CD PRTR5V0U2X\nJ3 NC_74 D+ D- GND 5787834-1\nR7 SD_CD Net-_IC2-Pad113_ R\nR8 Net-_IC2-Pad113_ GND R\n.end\n"
    },
    {
        "filename": "119.cir",
        "prompt": "Create a circuit with three LM741 operational amplifiers configured as voltage followers. The first op-amp (U1) has its non-inverting input connected to a common node shared by seven light-dependent resistors (LDRs - R1-R8) and its inverting input connected to a potentiometer (RV1) and the same common node. The second op-amp (U2) has its inverting input connected to the common node of the LDRs, its non-inverting input tied to a negative voltage supply (-VCC), and its output connected to a 10k resistor (R10). The third op-amp (U3) has its inverting input connected to one side of R10, its non-inverting input tied to a negative voltage supply (-VCC), and its output connected to a 10k resistor (R11). A 1k resistor (R9) connects the output of U2 to the common node of the LDRs. A positive voltage supply (+3.7V) and ground are provided via connectors (J3). A dual voltage supply connector (J1) provides VCC and -VCC. A single-pin connector (J2) is connected to the output of the second 10k resistor (R11). All LDRs have the same value (LDR03). The potentiometer (RV1) is adjustable and connected between +3.7V and ground.\n\n\n\n",
        "content": ".title KiCad schematic\nR2 Net-_R1-Pad1_ Net-_R1-Pad2_ LDR03\nR3 Net-_R1-Pad1_ Net-_R1-Pad2_ LDR03\nR4 Net-_R1-Pad1_ Net-_R1-Pad2_ LDR03\nR5 Net-_R1-Pad1_ Net-_R1-Pad2_ LDR03\nR6 Net-_R1-Pad1_ Net-_R1-Pad2_ LDR03\nR7 Net-_R1-Pad1_ Net-_R1-Pad2_ LDR03\nR8 Net-_R1-Pad1_ Net-_R1-Pad2_ LDR03\nU2 NC_01 Net-_R1-Pad1_ GND -VCC NC_02 Net-_R10-Pad2_ VCC NC_03 LM741\nR9 Net-_R10-Pad2_ Net-_R1-Pad1_ 1K\nJ1 VCC -VCC Conn_01x02_Female\nU1 NC_04 Net-_R1-Pad2_ Net-_RV1-Pad2_ -VCC NC_05 Net-_R1-Pad2_ VCC NC_06 LM741\nRV1 +3.7V Net-_RV1-Pad2_ GND R_POT\nU3 NC_07 Net-_R10-Pad1_ GND -VCC NC_08 Net-_J2-Pad1_ VCC NC_09 LM741\nR10 Net-_R10-Pad1_ Net-_R10-Pad2_ 10k\nR11 Net-_J2-Pad1_ Net-_R10-Pad1_ 10k\nJ2 Net-_J2-Pad1_ Conn_01x01_Female\nJ3 GND +3.7V Conn_01x02_Female\nR1 Net-_R1-Pad1_ Net-_R1-Pad2_ LDR03\n.end\n"
    },
    {
        "filename": "1043.cir",
        "prompt": "Design a two-stage vacuum tube amplifier circuit utilizing two KT88 power tubes in a push-pull configuration and two ECC83/ECC82 preamp tubes for voltage amplification. The circuit should include a high-voltage power supply (+450V), bias voltages (-60V, +240V, -120V, +300V), and AC/DC input connections (6.3V AC, DC bias). Implement appropriate coupling and bypass capacitors (ranging from 33pF to 10\u00b5F) and resistors for biasing and load impedance. Include a variable resistor (20k) for bias adjustment and a potentiometer (500R) for input signal control. Incorporate a rectifier diode (1N4001) and a relay for power control. Include connections for a transformer (Trafo) and a network filter (NF_In). The circuit should also feature a ground reference and connections for a speaker (Relais). Utilize current limiting resistors (4.7R/6W) for tube heaters.",
        "content": ".title KiCad schematic\nT1 Net-_P4-Pad2_ Net-_J4-Pad1_ Net-_R10-Pad1_ Net-_C1-Pad2_ Net-_P4-Pad1_ Bias_1 KT88\nT2 Net-_P4-Pad2_ Net-_J4-Pad5_ Net-_R13-Pad1_ Net-_C11-Pad1_ Net-_P4-Pad1_ Bias_2 KT88\nU2 Net-_C10-Pad2_ Net-_C12-Pad1_ Net-_R11-Pad1_ Net-_P6-Pad1_ Net-_P6-Pad1_ Net-_C3-Pad2_ Net-_C7-Pad2_ Net-_R11-Pad1_ Net-_P6-Pad2_ ECC83\nU1 Net-_C11-Pad2_ Net-_C10-Pad1_ Net-_R12-Pad1_ Net-_P6-Pad1_ Net-_P6-Pad1_ Net-_C2-Pad2_ Net-_C3-Pad1_ Net-_R12-Pad1_ Net-_P6-Pad2_ ECC82\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 100nF / 400V\nRV2 Net-_R3-Pad1_ +240V Net-_R18-Pad2_ 20k\nR11 Net-_R11-Pad1_ -120V 68k\nR12 Net-_R12-Pad1_ -120V 27k/1W\nR1 GND Net-_C3-Pad1_ 1M\nC10 Net-_C10-Pad1_ Net-_C10-Pad2_ 100nF / 400V\nR22 GND Net-_C10-Pad1_ 1M\nC6 Net-_C6-Pad1_ Net-_C3-Pad2_ 33pF / 500V\nR19 Net-_C10-Pad2_ Net-_C6-Pad1_ 47k\nR18 Net-_C10-Pad2_ Net-_R18-Pad2_ 100k\nR3 Net-_R3-Pad1_ Net-_C3-Pad2_ 82k\nR16 Net-_C11-Pad2_ +300V 68k/1W\nR4 +300V Net-_C2-Pad2_ 68k/1W\nC11 Net-_C11-Pad1_ Net-_C11-Pad2_ 100nF/400V\nC4 Net-_C1-Pad2_ Net-_C2-Pad2_ 100nF/400V\nR20 Bias_2 GND 4R7/6W\nR5 GND Bias_1 4R7/6W\nC2 Net-_C1-Pad2_ Net-_C2-Pad2_ 100nF/400V\nC8 Net-_C11-Pad1_ Net-_C11-Pad2_ 100nF/400V\nR2 Net-_C14-Pad1_ Net-_C1-Pad2_ 220k\nR21 Net-_C11-Pad1_ Net-_C15-Pad1_ 220k\nR7 -60V Net-_C14-Pad1_ 1M\nP4 Net-_P4-Pad1_ Net-_P4-Pad2_ 6V3_AC\nP6 Net-_P6-Pad1_ Net-_P6-Pad2_ 6V3_DC\nR15 Net-_C12-Pad1_ GND 470R\nR6 GND Net-_C7-Pad2_ 470k\nP5 GND Net-_C12-Pad2_ Trafo_GK\nRV5 Net-_C12-Pad2_ Net-_C12-Pad1_ Net-_C12-Pad1_ 20k\nC12 Net-_C12-Pad1_ Net-_C12-Pad2_ 100pF / 500V\nR23 Net-_C12-Pad2_ GND 100R/6W\nR10 Net-_R10-Pad1_ Net-_J4-Pad4_ 100R/6W\nR13 Net-_R13-Pad1_ Net-_J4-Pad6_ 100R/6W\nC1 Bias_1 Net-_C1-Pad2_ 68pF / 500V\nC13 Bias_2 Net-_C11-Pad1_ 68pF / 500V\nR17 Net-_C15-Pad1_ -60V 1M\nC5 Net-_C14-Pad1_ Net-_C1-Pad2_ 68pF / 500V\nC9 Net-_C11-Pad1_ Net-_C15-Pad1_ 68pF / 500V\nRV3 Net-_P4-Pad2_ GND Net-_P4-Pad1_ 500R\nR9 Net-_J3-Pad1_ Net-_C7-Pad1_ 220R\nC7 Net-_C7-Pad1_ Net-_C7-Pad2_ 100nF\nP7 +450V GND VSup1\nP8 Bias_1 UG_1 -60V GND UG_2 Bias_2 Bias\nR8 Net-_C14-Pad1_ UG_1 10k\nR14 Net-_C15-Pad1_ UG_2 10k\nC14 Net-_C14-Pad1_ GND 10\u00b5F / 100V\nC15 Net-_C15-Pad1_ GND 10\u00b5F / 100V\nK1 Net-_D1-Pad1_ Net-_D1-Pad2_ GND Net-_C7-Pad1_ NC_01 G6E\nJ1 -60V -120V GND +240V GND +300V HV In\nJ3 Net-_J3-Pad1_ GND NF_In\nJ2 Net-_D1-Pad1_ Net-_D1-Pad2_ Relais\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ 1N4001\nJ4 Net-_J4-Pad1_ GND +450V Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ Trafo\n.end\n"
    },
    {
        "filename": "366.cir",
        "prompt": "Design a circuit featuring a TL7705B op-amp configured as a comparator with hysteresis for power-on reset and non-maskable interrupt (NMI) functionality. Include a 74HC74 D-flip-flop triggered by the NMI signal, a 16MHz crystal oscillator, and a power supply section with overcurrent protection. The circuit should have a manual reset switch, a panic switch connected to the NMI, and filtering capacitors for noise reduction. Include mounting holes and a power input connector. Utilize a 5V and VCC power rails, with appropriate decoupling capacitors. A status LED should indicate power status. Implement a SPDT switch for power control.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_C2-Pad1_ Net-_R1-Pad2_ Net-_R2-Pad1_ GND /~RES /RES VCC VCC TL7705B\nR1 VCC Net-_R1-Pad2_ 22k\nR3 /RES GND 3.3k\nR2 Net-_R2-Pad1_ Net-_C1-Pad1_ 470\nSW1 GND Net-_R1-Pad2_ RESET\nC1 Net-_C1-Pad1_ GND 15uF\nC2 Net-_C2-Pad1_ GND 0.1uF\nSW2 GND /~NMI PANIC\nQ1 /~NMI VCC GND DS1813\nX1 NC_01 GND Net-_U2-Pad3_ VCC 16MHz\nU2 VCC Net-_U2-Pad2_ Net-_U2-Pad3_ VCC NC_02 Net-_U2-Pad2_ GND NC_03 NC_04 GND GND GND GND VCC 74HC74\nJ1 /POWER_IN GND GND NC_05 POWER_IN\nF2 /POWER_IN Net-_C4-Pad1_ 1A\nF1 VCC +5V 200mA\nR4 VCC Net-_D1-Pad2_ 470\nD1 GND Net-_D1-Pad2_ LED\nC3 +5V GND 100uF\nC4 Net-_C4-Pad1_ GND 100uF\nSW3 Net-_C4-Pad1_ VCC NC_06 SPDT\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nH5 MountingHole\nH6 MountingHole\nC8 VCC GND 0.1uF\nRN1 /~RES NC_07 NC_08 NC_09 VCC NC_10 /~NMI NC_11 NC_12 VCC 3.3k\n.end\n"
    },
    {
        "filename": "198.cir",
        "prompt": "Design a circuit featuring a microcontroller (MCIMX6Y2DVM) with both USB device and USB host capabilities, utilizing a USB PHY (TPD3S014) for host functionality. Include filtering capacitors for the USB power rails (PP_USB) and data lines. Implement a USB Micro-B connector (USB-MICROB) for the device connection and a 5-pin USB header (USB-HEADER-5PIN) for the host connection. Also, include a wireless module (RTL8188EUS) connected to the USB data lines and a connector (CONN-2) for potential external connections. Ensure appropriate decoupling capacitors are present for both USB ports and the wireless module. A zero-ohm resistor should connect the USB host and power rails.",
        "content": ".title KiCad schematic\nU201 Net-_C504-Pad1_ PP_USB /USB2_DM /USB1_DM PP_USB /USB2_DP /USB1_DP NC_01 MCIMX6Y2DVM\nC504 Net-_C504-Pad1_ COM 0.22u\nC505 Net-_C504-Pad1_ COM 10u\nC503 PP_USB COM 1u\nC502 PP_USB COM 1u\nJ501 PP_USB_DEVICE /USB1_DM /USB1_DP NC_02 COM COM USB-MICROB\nJ502 /PP_USB_HOST /USB1_DP /USB1_DM COM COM USB-HEADER-5PIN\nU501 PP_USB COM PP_USB /PP_USB_HOST /USB1_DM /USB1_DP TPD3S014\nC507 /PP_USB_HOST COM 120u\nC506 PP_USB COM 0.22u\nR501 PP_USB /PP_USB_HOST 0\nM501 PP_WLAN Net-_J503-Pad1_ COM /USB2_DM /USB2_DP RTL8188EUS\nC508 PP_WLAN COM 22u\nJ503 Net-_J503-Pad1_ COM CONN-2\nC501 PP_USB_DEVICE COM 10u\n.end\n"
    },
    {
        "filename": "570.cir",
        "prompt": "Design an analog circuit that functions as an ADSR (Attack, Decay, Sustain, Release) envelope generator. The circuit should utilize a 555 timer configured in astable and monostable modes, along with operational amplifiers (TL072) for signal conditioning and buffering. The ADSR parameters (Attack, Decay, Sustain, and Release times) should be adjustable via potentiometers. The circuit requires dual power supplies (+12V and -12V) and includes input and output protection diodes (1N1007, 1N4148). The output should be a voltage signal representing the envelope, and the trigger input should be gated by a switch. Include decoupling capacitors for power supply stability and utilize transistors (SI2302, MMBT3904) for switching and level shifting. The circuit should be suitable for interfacing with modular synthesizer systems, utilizing a Doepfer power connector. The ADSR output should be buffered and connected to an output jack. The trigger input should be gated and connected to an input jack.",
        "content": ".title KiCad schematic\nC4 GND +12V 100n\nC2 GND +12V 1u\nC5 GND -12V 100n\nC3 GND -12V 1u\nD1 +12V GND 1N1007\nD2 GND -12V 1N1007\nJ2 GND ADSR_out ADSR\nJ1 Net-_J1-PadS_ Net-_J1-PadT_ Net-_J1-PadS_ ADSRGate\nU302 GND 555_Trig 555_Out 555_RST Net-_C6-Pad1_ 555_Threshold 555_Dis +12V TLC555\nC6 Net-_C6-Pad1_ GND 10n\nR8 Net-_J1-PadT_ ADSRGate 47k\nD3 +12V ADSRGate 1N1007\nD4 ADSRGate GND 1N1007\nRV1 Net-_R11-Pad2_ Net-_RV1-Pad2_ Net-_Q301-Pad3_ 10k Sust\nR5 +12V Net-_Q302-Pad1_ 22k\nR7 +12V 555_RST 22k\nR6 Net-_Q302-Pad2_ GND 10R\nR4 Net-_Q303-Pad1_ ADSRGate 1M\nR3 Net-_Q303-Pad1_ Net-_R3-Pad2_ 47k\nR1 GND ADSRGate 1M2\nR2 +12V Net-_R2-Pad2_ 10k\nSW302 Net-_R3-Pad2_ Net-_R2-Pad2_ Gate\nC1 Net-_C1-Pad1_ 555_RST 10n\nR9 Net-_C1-Pad1_ GND 22k\nR10 +12V 555_Trig 22k\nQ301 555_RST 555_Dis Net-_Q301-Pad3_ SI2302\nR11 +12V Net-_R11-Pad2_ 4k7\nU301 Net-_D6-Pad1_ Net-_D6-Pad1_ Net-_RV1-Pad2_ -12V Net-_C8-Pad2_ 555_Threshold 555_Threshold +12V TL072\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ 1N4148\nRV302 Net-_D6-Pad2_ Net-_R306-Pad2_ Net-_R13-Pad2_ 1M Decay\nR306 Net-_D6-Pad2_ Net-_R306-Pad2_ 0R\nR307 Net-_R13-Pad2_ Net-_R306-Pad2_ Open / 300K if lin pot\nRV304 Net-_D5-Pad2_ Net-_R315-Pad2_ Net-_R12-Pad2_ 1M Release\nR315 Net-_D5-Pad2_ Net-_R315-Pad2_ 0R\nR316 Net-_R12-Pad2_ Net-_R315-Pad2_ Open / 300K if lin pot\nRV301 Net-_R14-Pad1_ Net-_R301-Pad2_ 555_Out 1M Attack\nR301 Net-_R14-Pad1_ Net-_R301-Pad2_ 0R\nR302 555_Out Net-_R301-Pad2_ Open / 300K if lin pot\nR13 Net-_C8-Pad2_ Net-_R13-Pad2_ 100R\nSW301 Net-_R15-Pad2_ Net-_D7-Pad2_ NC_01 Net-_C8-Pad2_ Net-_C8-Pad2_ Net-_C7-Pad2_ SW_DPDT_x2\nC7 GND Net-_C7-Pad2_ 10u_N/A\nC8 GND Net-_C8-Pad2_ 1u\nR15 Net-_R14-Pad1_ Net-_R15-Pad2_ 120R_N/A\nR14 Net-_R14-Pad1_ Net-_D7-Pad2_ 680R\nD7 Net-_C8-Pad2_ Net-_D7-Pad2_ 1N4148\nR12 Net-_C8-Pad2_ Net-_R12-Pad2_ 100R\nD5 555_RST Net-_D5-Pad2_ 1N4148\nR16 ADSR_out 555_Threshold 1k\nQ303 Net-_Q303-Pad1_ Net-_Q302-Pad2_ Net-_Q302-Pad1_ MMBT3904\nQ302 Net-_Q302-Pad1_ Net-_Q302-Pad2_ 555_RST MMBT3904\nQ304 Net-_C1-Pad1_ GND 555_Trig MMBT3904\nP301 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\n.end\n"
    },
    {
        "filename": "953.cir",
        "prompt": "Design a 3.3V microcontroller-based circuit featuring an STM32F103C8T6 microcontroller for serial communication and basic input/output. Include a 3.3V LDO regulator (MIC5219-3.3) providing power to the microcontroller and peripherals. Implement a crystal oscillator (8MHz) for the microcontroller's clock. Provide connections for a serial communication interface (TX/RX) via a 4-pin connector (Conn_01x04_Female). Include a second 4-pin connector for SWD debugging (SWCLK/SWDIO). Add decoupling capacitors (470pF, 2.2uF, and multiple 100nF) for stable power supply. Incorporate a push button (SW_Push) connected to a microcontroller input. Include an LED with a current limiting resistor connected to a microcontroller output. Include a second STM32F103C8T6 microcontroller (E22-X00M22S) connected to the first microcontroller via various GPIO pins for potential expansion or communication. Ensure appropriate grounding throughout the circuit.",
        "content": ".title KiCad schematic\nU1 VCC GND VCC Net-_C1-Pad1_ +3V3 MIC5219-3.3\nJ1 GND VCC PA10=RX PA9=TX Conn_01x04_Female\nJ2 GND SWCLK SWDIO +3V3 Conn_01x04_Female\nC1 Net-_C1-Pad1_ GND 470p\nC2 +3V3 GND 2.2u\nC3 +3V3 GND 100n\nC4 +3V3 GND 100n\nC5 +3V3 GND 100n\nC6 +3V3 GND 100n\nY1 Net-_U2-Pad5_ GND Net-_U2-Pad6_ 8Mhz\nU2 +3V3 NC_01 NC_02 NC_03 Net-_U2-Pad5_ Net-_U2-Pad6_ +3V3 GND +3V3 NC_04 NC_05 NC_06 NC_07 PA4=NSS PA5=SCK PA6=MISO PA7=MOSI PB0=NRESET PB1=BUSY NC_08 PB10=DIO1 PB11=LED GND +3V3 NC_09 NC_10 NC_11 NC_12 NC_13 PA9=TX PA10=RX Net-_SW1-Pad1_ NC_14 SWDIO GND +3V3 SWCLK NC_15 NC_16 PB4=RX_EN PB5=TX_EN PB6=DIO2 NC_17 GND NC_18 NC_19 GND +3V3 STM32F103C8Tx\nD1 GND Net-_D1-Pad2_ LED\nR1 PB11=LED Net-_D1-Pad2_ R\nSW1 Net-_SW1-Pad1_ GND SW_Push\nU3 GND GND GND GND GND PB4=RX_EN PB5=TX_EN PB6=DIO2 +3V3 GND GND GND PB10=DIO1 PB1=BUSY PB0=NRESET PA6=MISO PA7=MOSI PA5=SCK PA4=NSS GND NC_20 GND E22-X00M22S\n.end\n"
    },
    {
        "filename": "473.cir",
        "prompt": "Design a circuit featuring an ATmega2560 microcontroller with an AVR-ISP-6 programming header (MISO, SCK, MOSI, RESET, +5V, GND) and an FTDI header for serial communication (TXD0, RXD0, DTR, +5V, GND, GND). Include a crystal oscillator (Y1) connected with capacitors (C1, C2) to the microcontroller's oscillator pins. Implement a power supply with +5V and GND connections. Add decoupling capacitors (C3, C4, C5, C7, C8, C9, C10) for power stability. Include a reset circuit with a pull-up resistor (R5) and a capacitor (C6) connected to the DTR pin of the FTDI header. Incorporate a status LED (D1) with a current-limiting resistor (R4). Add pull-up resistors (R1, R2, R3) for the SPI communication lines (SCK, MOSI, MISO). Include a voltage regulator (D2 - LM4040DBZ-3) with associated resistor (R6) and capacitor (C9) for a stable voltage supply.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 NC_01 RXD0 TXD0 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 +5V GND NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 SCK MOSI MISO NC_16 NC_17 NC_18 Net-_R4-Pad2_ NC_19 NC_20 NC_21 RESET +5V GND Net-_C1-Pad1_ Net-_C2-Pad1_ NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 +5V GND NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 +5V GND NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 +5V GND Net-_C9-Pad1_ NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 ATMEGA2560-16AUR\nY1 Net-_C1-Pad1_ Net-_C2-Pad1_ Crystal\nC1 Net-_C1-Pad1_ GND C\nC2 Net-_C2-Pad1_ GND C\nR4 Net-_D1-Pad2_ Net-_R4-Pad2_ R\nD1 GND Net-_D1-Pad2_ LED\nR5 +5V RESET R\nC3 +5V GND C\nC4 +5V GND C\nC5 +5V GND C\nC7 +5V GND C\nC8 +5V GND C\nC9 Net-_C9-Pad1_ GND C\nC10 RESET GND C\nD2 Net-_C9-Pad1_ GND LM4040DBZ-3\nR6 +5V Net-_C9-Pad1_ R\nJ1 MISO +5V SCK MOSI RESET GND AVR-ISP-6\nJ2 DTR TXD0 RXD0 +5V GND GND FTDI_Header\nC6 RESET DTR C\nR1 SCK NC_81 R\nR2 MOSI NC_82 R\nR3 MISO NC_83 R\n.end\n"
    },
    {
        "filename": "1362.cir",
        "prompt": "Design a circuit with two operational amplifier stages (OPA333xxD) configured as non-inverting amplifiers. The first stage (U14) takes an input from connector J24 (pin 3) through a resistor network (R153, R156, R161, R159, R162) and provides an output to the input of the second stage (U15). The second stage (U15) takes its input from the first stage and provides an output to connector J25 (pin 4) through a resistor network (R154, R158, R163, R160, R164, R157). Both connectors J24 and J25 also have ground connections (pins 4). Include input and output decoupling capacitors (C57, C58, C59, C60, C61, C62, C63, C64) connected to ground. Use generic connector symbols (InConnector, OutConnector) for J24 and J25.",
        "content": ".title KiCad schematic\nC57 NC_01 Net-_C57-Pad2_ C\nC59 NC_02 Net-_C57-Pad2_ C\nC58 Net-_C58-Pad1_ NC_03 C\nC60 Net-_C58-Pad1_ NC_04 C\nJ24 Net-_C57-Pad2_ NC_05 Net-_J24-Pad3_ Net-_J24-Pad4_ NC_06 Net-_C58-Pad1_ InConnector\nJ25 Net-_C61-Pad2_ NC_07 Net-_J25-Pad3_ Net-_J25-Pad4_ NC_08 Net-_C62-Pad1_ OutConnector\nU14 NC_09 Net-_R161-Pad1_ Net-_R156-Pad2_ NC_10 NC_11 Net-_J25-Pad3_ NC_12 NC_13 OPA333xxD\nR161 Net-_R161-Pad1_ Net-_J25-Pad3_ R\nR159 NC_14 Net-_R156-Pad2_ R\nR155 Net-_R153-Pad2_ Net-_J25-Pad3_ R\nR156 Net-_R153-Pad2_ Net-_R156-Pad2_ R\nR153 Net-_J24-Pad3_ Net-_R153-Pad2_ R\nR162 NC_15 Net-_R161-Pad1_ R\nU15 NC_16 Net-_R163-Pad1_ Net-_R158-Pad2_ NC_17 NC_18 Net-_J25-Pad4_ NC_19 NC_20 OPA333xxD\nR163 Net-_R163-Pad1_ Net-_J25-Pad4_ R\nR160 NC_21 Net-_R158-Pad2_ R\nR157 Net-_R154-Pad2_ Net-_J25-Pad4_ R\nR158 Net-_R154-Pad2_ Net-_R158-Pad2_ R\nR154 Net-_J24-Pad4_ Net-_R154-Pad2_ R\nR164 NC_22 Net-_R163-Pad1_ R\nC61 NC_23 Net-_C61-Pad2_ C\nC63 NC_24 Net-_C61-Pad2_ C\nC62 Net-_C62-Pad1_ NC_25 C\nC64 Net-_C62-Pad1_ NC_26 C\n.end\n"
    },
    {
        "filename": "453.cir",
        "prompt": "Create a circuit with four identical channels, each consisting of an op-amp (TL074) configured as a voltage follower, driving an LED with a current-limiting resistor (1k\u03a9). Each channel has a 10m\u03a9 input resistor to ground. Each channel has three 51\u03a9 resistors connected to separate connectors (PJ301M-12) labeled NC_01 through NC_12. Each channel also has a 100nF and a 1.7uF capacitor connected to the op-amp's input and ground. A common ground connection is present. There is a header (PIN_HEADER_2x5) connected to ground. There are four LEDs (LED) connected to the output of each op-amp.",
        "content": ".title KiCad schematic\nU1 Net-_R5-Pad1_ Net-_R5-Pad1_ Net-_J1-Pad3_ Net-_C1-Pad1_ Net-_J1-Pad3_ Net-_R6-Pad1_ Net-_R6-Pad1_ Net-_R7-Pad1_ Net-_R7-Pad1_ Net-_J1-Pad3_ Net-_C2-Pad2_ Net-_J1-Pad3_ Net-_D1-Pad2_ Net-_D1-Pad1_ TL074\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR1 Net-_J1-Pad3_ GND 10m\nJ1 GND GND Net-_J1-Pad3_ PJ301M-12\nR3 GND Net-_D1-Pad2_ 1k\nR5 Net-_R5-Pad1_ Net-_J3-Pad3_ 51\nR6 Net-_R6-Pad1_ Net-_J4-Pad3_ 51\nR7 Net-_R7-Pad1_ Net-_J5-Pad3_ 51\nJ3 GND NC_01 Net-_J3-Pad3_ PJ301M-12\nJ4 GND NC_02 Net-_J4-Pad3_ PJ301M-12\nJ5 GND NC_03 Net-_J5-Pad3_ PJ301M-12\nH1 Net-_D5-Pad2_ Net-_D5-Pad2_ GND GND GND GND GND GND Net-_D6-Pad1_ Net-_D6-Pad1_ PIN_HEADER_2x5\nD5 Net-_C1-Pad1_ Net-_D5-Pad2_ D\nD6 Net-_D6-Pad1_ Net-_C2-Pad2_ D\nC5 Net-_C1-Pad1_ GND 100n\nC3 Net-_C1-Pad1_ GND 100n\nC1 Net-_C1-Pad1_ GND 100n\nC7 Net-_C1-Pad1_ GND 1.7u\nC6 GND Net-_C2-Pad2_ 100n\nC4 GND Net-_C2-Pad2_ 100n\nC2 GND Net-_C2-Pad2_ 100n\nC8 GND Net-_C2-Pad2_ 1.7u\nU2 Net-_R8-Pad1_ Net-_R8-Pad1_ Net-_J2-Pad1_ Net-_C1-Pad1_ Net-_J2-Pad1_ Net-_R9-Pad1_ Net-_R9-Pad1_ Net-_R10-Pad1_ Net-_R10-Pad1_ Net-_J2-Pad1_ Net-_C2-Pad2_ Net-_J2-Pad1_ Net-_D2-Pad2_ Net-_D2-Pad1_ TL074\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nR2 Net-_J2-Pad1_ GND 10m\nJ2 Net-_J2-Pad1_ GND GND PJ301M-12\nR4 GND Net-_D2-Pad2_ 1k\nR8 Net-_R8-Pad1_ Net-_J6-Pad3_ 51\nR9 Net-_R9-Pad1_ Net-_J7-Pad3_ 51\nR10 Net-_R10-Pad1_ Net-_J8-Pad3_ 51\nJ6 GND NC_04 Net-_J6-Pad3_ PJ301M-12\nJ7 GND NC_05 Net-_J7-Pad3_ PJ301M-12\nJ8 GND NC_06 Net-_J8-Pad3_ PJ301M-12\nU3 Net-_R15-Pad1_ Net-_R15-Pad1_ Net-_J9-Pad3_ Net-_C1-Pad1_ Net-_J9-Pad3_ Net-_R16-Pad1_ Net-_R16-Pad1_ Net-_R17-Pad1_ Net-_R17-Pad1_ Net-_J9-Pad3_ Net-_C2-Pad2_ Net-_J9-Pad3_ Net-_D3-Pad2_ Net-_D3-Pad1_ TL074\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nR11 Net-_J9-Pad3_ GND 10m\nJ9 GND GND Net-_J9-Pad3_ PJ301M-12\nR13 GND Net-_D3-Pad2_ 1k\nR15 Net-_R15-Pad1_ Net-_J11-Pad3_ 51\nR16 Net-_R16-Pad1_ Net-_J12-Pad3_ 51\nR17 Net-_R17-Pad1_ Net-_J13-Pad3_ 51\nJ11 GND NC_07 Net-_J11-Pad3_ PJ301M-12\nJ12 GND NC_08 Net-_J12-Pad3_ PJ301M-12\nJ13 GND NC_09 Net-_J13-Pad3_ PJ301M-12\nU4 Net-_R18-Pad1_ Net-_R18-Pad1_ Net-_J10-Pad3_ Net-_C1-Pad1_ Net-_J10-Pad3_ Net-_R19-Pad1_ Net-_R19-Pad1_ Net-_R20-Pad1_ Net-_R20-Pad1_ Net-_J10-Pad3_ Net-_C2-Pad2_ Net-_J10-Pad3_ Net-_D4-Pad2_ Net-_D4-Pad1_ TL074\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nR12 Net-_J10-Pad3_ GND 10m\nJ10 GND GND Net-_J10-Pad3_ PJ301M-12\nR14 GND Net-_D4-Pad2_ 1k\nR18 Net-_R18-Pad1_ Net-_J14-Pad3_ 51\nR19 Net-_R19-Pad1_ Net-_J15-Pad3_ 51\nR20 Net-_R20-Pad1_ Net-_J16-Pad3_ 51\nJ14 GND NC_10 Net-_J14-Pad3_ PJ301M-12\nJ15 GND NC_11 Net-_J15-Pad3_ PJ301M-12\nJ16 GND NC_12 Net-_J16-Pad3_ PJ301M-12\n.end\n"
    },
    {
        "filename": "1111.cir",
        "prompt": "Create a circuit with six identical channels, each consisting of a boost converter (IS31LT3360), a 47uH inductor, a 1uF capacitor, a 0.22 Ohm resistor, and a chain of ten LEDs in series connected to the output of the boost converter. Each channel also has a 100uF input capacitor and a 0.1uF output capacitor. Each channel has a 100 Ohm resistor connected to an adjustable LED control signal (/ADJ_LED). A PMEG4010EGWX diode is connected between the VCC rail and the input of each boost converter. Include a thermistor (/NTC) connected to a 3.3V rail and a connector (J1) with various connections including /ADJ_LED, GND, VCC, /NTC, a 12V fan connection, and other NC pins. Also include a connector (J2) for the 12V fan. Finally, include a VCC rail and a GND rail.",
        "content": ".title KiCad schematic\nU1 Net-_D1-Pad2_ GND Net-_R8-Pad1_ Net-_C3-Pad1_ VCC IS31LT3360\nL1 Net-_D1-Pad2_ Net-_C3-Pad2_ 47uH\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 1uF\nC2 VCC GND 0.1uF\nR1 Net-_C3-Pad1_ VCC 0.22\nD3 Net-_D3-Pad1_ Net-_C3-Pad1_ LED\nD4 Net-_D4-Pad1_ Net-_D3-Pad1_ LED\nD5 Net-_D5-Pad1_ Net-_D4-Pad1_ LED\nD6 Net-_D6-Pad1_ Net-_D5-Pad1_ LED\nD7 Net-_D7-Pad1_ Net-_D6-Pad1_ LED\nD8 Net-_D8-Pad1_ Net-_D7-Pad1_ LED\nD9 Net-_D10-Pad2_ Net-_D8-Pad1_ LED\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ LED\nD11 Net-_D11-Pad1_ Net-_D10-Pad1_ LED\nD12 Net-_C3-Pad2_ Net-_D11-Pad1_ LED\nC1 VCC GND 100uF\nTH1 /NTC /3.3V Thermistor_NTC\nJ1 NC_01 /ADJ_LED GND VCC /NTC NC_02 /12V_Fan /3.3V NC_03 NC_04 5055780871\nJ2 /12V_Fan GND NC_05 NC_06 505578-0271\nR8 Net-_R8-Pad1_ /ADJ_LED 100\nR15 VCC VCC 0\nD1 VCC Net-_D1-Pad2_ PMEG4010EGWX\nU2 Net-_D2-Pad2_ GND Net-_R10-Pad1_ Net-_C6-Pad1_ VCC IS31LT3360\nL2 Net-_D2-Pad2_ Net-_C6-Pad2_ 47uH\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 1uF\nC5 VCC GND 0.1uF\nR3 Net-_C6-Pad1_ VCC 0.22\nD13 Net-_D13-Pad1_ Net-_C6-Pad1_ LED\nD14 Net-_D14-Pad1_ Net-_D13-Pad1_ LED\nD15 Net-_D15-Pad1_ Net-_D14-Pad1_ LED\nD16 Net-_D16-Pad1_ Net-_D15-Pad1_ LED\nD17 Net-_D17-Pad1_ Net-_D16-Pad1_ LED\nD18 Net-_D18-Pad1_ Net-_D17-Pad1_ LED\nD19 Net-_D19-Pad1_ Net-_D18-Pad1_ LED\nD20 Net-_D20-Pad1_ Net-_D19-Pad1_ LED\nD21 Net-_D21-Pad1_ Net-_D20-Pad1_ LED\nD22 Net-_C6-Pad2_ Net-_D21-Pad1_ LED\nC4 VCC GND 100uF\nD2 VCC Net-_D2-Pad2_ PMEG4010EGWX\nR10 Net-_R10-Pad1_ /ADJ_LED 100\nU3 Net-_D23-Pad2_ GND Net-_R11-Pad1_ Net-_C9-Pad1_ VCC IS31LT3360\nL3 Net-_D23-Pad2_ Net-_C9-Pad2_ 47uH\nC9 Net-_C9-Pad1_ Net-_C9-Pad2_ 1uF\nC8 VCC GND 0.1uF\nR4 Net-_C9-Pad1_ VCC 0.22\nD24 Net-_D24-Pad1_ Net-_C9-Pad1_ LED\nD25 Net-_D25-Pad1_ Net-_D24-Pad1_ LED\nD26 Net-_D26-Pad1_ Net-_D25-Pad1_ LED\nD27 Net-_D27-Pad1_ Net-_D26-Pad1_ LED\nD28 Net-_D28-Pad1_ Net-_D27-Pad1_ LED\nD29 Net-_D29-Pad1_ Net-_D28-Pad1_ LED\nD30 Net-_D30-Pad1_ Net-_D29-Pad1_ LED\nD31 Net-_D31-Pad1_ Net-_D30-Pad1_ LED\nD32 Net-_D32-Pad1_ Net-_D31-Pad1_ LED\nD33 Net-_C9-Pad2_ Net-_D32-Pad1_ LED\nC7 VCC GND 100uF\nD23 VCC Net-_D23-Pad2_ PMEG4010EGWX\nR11 Net-_R11-Pad1_ /ADJ_LED 100\nU4 Net-_D34-Pad2_ GND Net-_R12-Pad1_ Net-_C12-Pad1_ VCC IS31LT3360\nL4 Net-_D34-Pad2_ Net-_C12-Pad2_ 47uH\nC12 Net-_C12-Pad1_ Net-_C12-Pad2_ 1uF\nC11 VCC GND 0.1uF\nR5 Net-_C12-Pad1_ VCC 0.22\nD35 Net-_D35-Pad1_ Net-_C12-Pad1_ LED\nD36 Net-_D36-Pad1_ Net-_D35-Pad1_ LED\nD37 Net-_D37-Pad1_ Net-_D36-Pad1_ LED\nD38 Net-_D38-Pad1_ Net-_D37-Pad1_ LED\nD39 Net-_D39-Pad1_ Net-_D38-Pad1_ LED\nD40 Net-_D40-Pad1_ Net-_D39-Pad1_ LED\nD41 Net-_D41-Pad1_ Net-_D40-Pad1_ LED\nD42 Net-_D42-Pad1_ Net-_D41-Pad1_ LED\nD43 Net-_D43-Pad1_ Net-_D42-Pad1_ LED\nD44 Net-_C12-Pad2_ Net-_D43-Pad1_ LED\nC10 VCC GND 100uF\nD34 VCC Net-_D34-Pad2_ PMEG4010EGWX\nR12 Net-_R12-Pad1_ /ADJ_LED 100\nU5 Net-_D45-Pad2_ GND Net-_R13-Pad1_ Net-_C15-Pad1_ VCC IS31LT3360\nL5 Net-_D45-Pad2_ Net-_C15-Pad2_ 47uH\nC15 Net-_C15-Pad1_ Net-_C15-Pad2_ 1uF\nC14 VCC GND 0.1uF\nR6 Net-_C15-Pad1_ VCC 0.22\nD46 Net-_D46-Pad1_ Net-_C15-Pad1_ LED\nD47 Net-_D47-Pad1_ Net-_D46-Pad1_ LED\nD48 Net-_D48-Pad1_ Net-_D47-Pad1_ LED\nD49 Net-_D49-Pad1_ Net-_D48-Pad1_ LED\nD50 Net-_D50-Pad1_ Net-_D49-Pad1_ LED\nD51 Net-_D51-Pad1_ Net-_D50-Pad1_ LED\nD52 Net-_D52-Pad1_ Net-_D51-Pad1_ LED\nD53 Net-_D53-Pad1_ Net-_D52-Pad1_ LED\nD54 Net-_D54-Pad1_ Net-_D53-Pad1_ LED\nD55 Net-_C15-Pad2_ Net-_D54-Pad1_ LED\nC13 VCC GND 100uF\nD45 VCC Net-_D45-Pad2_ PMEG4010EGWX\nR13 Net-_R13-Pad1_ /ADJ_LED 100\nU6 Net-_D56-Pad2_ GND Net-_R14-Pad1_ Net-_C18-Pad1_ VCC IS31LT3360\nL6 Net-_D56-Pad2_ Net-_C18-Pad2_ 47uH\nC18 Net-_C18-Pad1_ Net-_C18-Pad2_ 1uF\nC17 VCC GND 0.1uF\nR7 Net-_C18-Pad1_ VCC 0.22\nD57 Net-_D57-Pad1_ Net-_C18-Pad1_ LED\nD58 Net-_D58-Pad1_ Net-_D57-Pad1_ LED\nD59 Net-_D59-Pad1_ Net-_D58-Pad1_ LED\nD60 Net-_D60-Pad1_ Net-_D59-Pad1_ LED\nD61 Net-_D61-Pad1_ Net-_D60-Pad1_ LED\nD62 Net-_D62-Pad1_ Net-_D61-Pad1_ LED\nD63 Net-_D63-Pad1_ Net-_D62-Pad1_ LED\nD64 Net-_D64-Pad1_ Net-_D63-Pad1_ LED\nD65 Net-_D65-Pad1_ Net-_D64-Pad1_ LED\nD66 Net-_C18-Pad2_ Net-_D65-Pad1_ LED\nC16 VCC GND 100uF\nD56 VCC Net-_D56-Pad2_ PMEG4010EGWX\nR14 Net-_R14-Pad1_ /ADJ_LED 100\n.end\n"
    },
    {
        "filename": "1902.cir",
        "prompt": "Design a circuit with two independent, buffered current sources. Each current source consists of an operational amplifier (OPA333xxD and ADA4807-2ARM) configured as a current follower, with feedback resistors defining the output current. Each current source has an input connector (InConnector) with associated input capacitors (C5, C7, C13, C15, C6, C8, C14, C16) for filtering. Each current source has an output connector (OutConnector) and associated output resistors (R20, R17, R18, R19, R6, R7, R8, R9, R15, R12, R13, R14, R11, R16) for current setting and limiting. The circuit should be designed for low-current applications.",
        "content": ".title KiCad schematic\nC5 NC_01 Net-_C5-Pad2_ C\nC7 NC_02 Net-_C5-Pad2_ C\nC6 Net-_C6-Pad1_ NC_03 C\nC8 Net-_C6-Pad1_ NC_04 C\nJ4 Net-_C5-Pad2_ NC_05 Net-_J4-Pad3_ Net-_J4-Pad3_ NC_06 Net-_C6-Pad1_ InConnector\nJ5 NC_07 NC_08 Net-_J5-Pad3_ Net-_J5-Pad3_ NC_09 NC_10 OutConnector\nU2 NC_11 Net-_R10-Pad1_ NC_12 NC_13 NC_14 Net-_J5-Pad3_ NC_15 NC_16 OPA333xxD\nR10 Net-_R10-Pad1_ Net-_J5-Pad3_ R\nR7 NC_17 Net-_R6-Pad2_ R\nR8 Net-_R6-Pad2_ Net-_J5-Pad3_ R\nR9 Net-_R6-Pad2_ Net-_R10-Pad1_ R\nR6 Net-_J4-Pad3_ Net-_R6-Pad2_ R\nC13 NC_18 Net-_C13-Pad2_ C\nC15 NC_19 Net-_C13-Pad2_ C\nC14 Net-_C14-Pad1_ NC_20 C\nC16 Net-_C14-Pad1_ NC_21 C\nJ8 Net-_C13-Pad2_ NC_22 Net-_J8-Pad3_ Net-_J8-Pad3_ NC_23 Net-_C14-Pad1_ InConnector\nJ9 NC_24 NC_25 Net-_J9-Pad3_ Net-_J9-Pad3_ NC_26 NC_27 OutConnector\nR15 Net-_R14-Pad2_ Net-_R13-Pad2_ R\nR12 NC_28 Net-_R11-Pad2_ R\nR13 Net-_R11-Pad2_ Net-_R13-Pad2_ R\nR14 Net-_R11-Pad2_ Net-_R14-Pad2_ R\nR11 Net-_J8-Pad3_ Net-_R11-Pad2_ R\nU3 Net-_R13-Pad2_ Net-_R14-Pad2_ NC_29 NC_30 NC_31 Net-_R19-Pad2_ Net-_J9-Pad3_ NC_32 ADA4807-2ARM\nR20 Net-_R19-Pad2_ Net-_J9-Pad3_ R\nR17 NC_33 Net-_R16-Pad2_ R\nR18 Net-_R16-Pad2_ Net-_J9-Pad3_ R\nR19 Net-_R16-Pad2_ Net-_R19-Pad2_ R\nR16 Net-_R13-Pad2_ Net-_R16-Pad2_ R\n.end\n"
    },
    {
        "filename": "1771.cir",
        "prompt": "Create a circuit with the following functionality: A microcontroller (TTGO_T18_2.1) controls a string of WS2812B RGB LEDs (D2, D4, D6, D7, D8, D9, D10, D11, D3, D5) connected in series. The data line for the LEDs is routed through diodes and potentially a level shifter (though the level shifter appears unconnected). The microcontroller also interfaces with a MCP23017 I/O expander (U2) for additional GPIO pins. A single NMOS transistor (Q1) is used as a switch, controlled by a GPIO pin (GPIO19) from the microcontroller, and connected to a phototransistor (D1) with a pull-up resistor (R5). Several resistors (R1-R4, R6-R9) are used as pull-ups or pull-downs, and connectors (J1, J2) provide external connections. Decoupling capacitors (C2-C11) are used for power supply filtering. The circuit operates on +5V and +3.3V power rails.",
        "content": ".title KiCad schematic\nD1 Net-_D1-Pad1_ +5V SFH4550\nU1 Net-_R7-Pad2_ GNDREF Net-_C1-Pad1_ TSOP45xx\nR9 +3V3 Net-_C1-Pad1_ R_US\nC1 Net-_C1-Pad1_ GNDREF C\nR7 GPIO19 Net-_R7-Pad2_ 0K\nR5 Net-_Q1-Pad2_ Net-_D1-Pad1_ 0K\nQ1 GNDREF Net-_Q1-Pad2_ Net-_Q1-Pad3_ Q_NMOS_SDG\nR6 Net-_Q1-Pad3_ NC_01 0K\nR8 GNDREF Net-_Q1-Pad3_ 0K\nU2 Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ /GPIOx GNDREF NC_02 NC_03 NC_04 NC_05 Net-_R3-Pad1_ Net-_R2-Pad1_ Net-_R1-Pad1_ Net-_R4-Pad1_ NC_06 NC_07 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ NC_08 MCP23017_ML\nR1 Net-_R1-Pad1_ GNDREF 0K\nR2 Net-_R2-Pad1_ GNDREF 0K\nR3 Net-_R3-Pad1_ GNDREF 0K\nR4 Net-_R4-Pad1_ /GPIOx 0K\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Conn_02x04_Counter_Clockwise\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Conn_02x04_Counter_Clockwise\nU3 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 GPIO19 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 TTGO_T18_2.1\nD2 5V_L Net-_D2-Pad2_ 5V_L NC_48 WS2812B\nD4 5V_L Net-_D4-Pad2_ 5V_L Net-_D2-Pad2_ WS2812B\nD6 5V_L Net-_D6-Pad2_ 5V_L Net-_D4-Pad2_ WS2812B\nD7 5V_L Net-_D7-Pad2_ 5V_L Net-_D6-Pad2_ WS2812B\nD8 5V_L Net-_D8-Pad2_ 5V_L Net-_D7-Pad2_ WS2812B\nD9 5V_L Net-_D10-Pad4_ 5V_L Net-_D8-Pad2_ WS2812B\nD10 5V_L Net-_D10-Pad2_ 5V_L Net-_D10-Pad4_ WS2812B\nD11 5V_L /LED/DOUT..LINK 5V_L Net-_D10-Pad2_ WS2812B\nD3 5V_L Net-_D3-Pad2_ GNDL /LED/DOUT..LINK WS2812B\nD5 5V_L NC_49 GNDL Net-_D3-Pad2_ WS2812B\nC3 GNDL 5V_L C_Small\nC5 GNDL 5V_L C_Small\nC4 5V_L GNDL C_Small\nC2 5V_L 5V_L C_Small\nC6 5V_L GNDL C_Small\nC7 5V_L GNDL C_Small\nC8 5V_L GNDL C_Small\nC9 5V_L GNDL C_Small\nC10 5V_L GNDL C_Small\nC11 5V_L GNDL C_Small\n.end\n"
    },
    {
        "filename": "1470.cir",
        "prompt": "Create a microcontroller-based system featuring a STM32F407VG microcontroller and a PIC24FJ64GB004 microcontroller, with multiple communication interfaces including CAN, USART, SPI, I2C, and USB. Include a MAX3051 CAN transceiver, a MCP2221A USB-to-serial converter, and a 25LC010A EEPROM. The system should have multiple power rails (+3.3V, +5V, +12V) with voltage regulation and protection diodes. Incorporate several pushbuttons for input, LEDs for output status indication, and connectors for external communication and debugging (Pickit3, serial ports, CAN bus). Include a real-time clock (RTC) and a speaker output. The design should also include encoder inputs and analog-to-digital converter (ADC) inputs. Add emergency check functionality and I/O ports for 3.3V and 5V signals.",
        "content": ".title KiCad schematic\nIC1 NC_01 /USART2_TX /USART2_RX NC_02 NC_03 GND Net-_C1-Pad1_ /D+ /D- +3.3V NC_04 NC_05 NC_06 Net-_IC1-Pad14_ Net-_IC1-Pad15_ GND +3.3V /MCLR NC_07 NC_08 /PGED1 /PGEC1 NC_09 NC_10 NC_11 NC_12 NC_13 +3.3V GND NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 GND +3.3V NC_23 +5V NC_24 NC_25 PIC24FJ64GB004\nP2 +5V /D- /D+ GND NC_26 SERIAL5_SBDBT\nR2 Net-_D1-Pad2_ Net-_IC1-Pad14_ 510\nR3 Net-_D2-Pad2_ Net-_IC1-Pad15_ 510\nD1 +5V Net-_D1-Pad2_ DATE\nD2 +5V Net-_D2-Pad2_ COMM\nC1 Net-_C1-Pad1_ GND 1u\nR1 /MCLR +3.3V 10k\nC2 GND +3.3V 0.1u\nC3 GND +3.3V 0.1u\nC4 GND +3.3V 0.1u\nP1 /MCLR +5V GND /PGED1 /PGEC1 NC_27 PICKit3\nU1 /PE2 /PE3 /PE4 /TIM9_CH1 /TIM9_CH2 +3.3V /PC13 /PC14 /PC15 GND +3.3V /OSC_IN /OSC_OUT /NRST /ADC12_IN10 /ADC12_IN11 /SPI2_MISO /SPI2_MOSI +3.3V GND +3.3V +3.3V /TIM5_CH1 /TIM5_CH2 /ADC12_IN2 /ADC12_IN3 GND +3.3V /ADC12_IN4 /ADC12_IN5 /ADC12_IN6 /TIM8_CH1 /ADC12_IN14 /ADC12_IN15 /TIM8_CH2 /ADC12_IN9 /PB2 /PE7 /PE8 /TIM1_CH1 /PE10 /TIM1_CH2 /PE12 /TIM1_CH3 /TIM1_CH4 /PE15 /SPI2_SCK /PB11 Net-_C26-Pad1_ +3.3V /CAN2_RX /CAN2_TX /TIM12_CH1 /TIM12_CH2 /USART3_TX /USART3_RX /PD10 /PD11 /TIM4_CH1 /TIM4_CH2 /PD14 /PD15 /USART6_TX /USART6_RX /TIM8_CH3 /TIM8_CH4 /PA8 /USART1_TX /USART1_RX /CAN1_RX /CAN1_TX /SWDIO Net-_C27-Pad1_ GND +3.3V /SWCLK /TIM2_CH1 /USART4_TX /USART4_RX /UART5_TX /PD0 /PD1 /UART5_RX /PD3 /PD4 /USART2_TX /USART2_RX /PD7 /TIM2_CH2 /TIM3_CH1 /TIM3_CH2 /I2C1_SCL /I2C1_SDA Net-_R25-Pad1_ /TIM10_CH1 /TIM11_CH1 /PE0 /PE1 GND +3.3V STM32F407VG\nU2 GND +3.3V +5V AZ1086H\nC6 +5V GND 22u\nC7 +3.3V GND 10u\nC5 /12V_TO_5V GND 0.1u\nU5 /CAN1_TX GND +3.3V /CAN1_RX NC_28 /CAN0_L /CAN0_H Net-_R38-Pad2_ MAX3051\nU6 /CAN2_TX GND +3.3V /CAN2_RX NC_29 /CAN1_L /CAN1_H Net-_R39-Pad2_ MAX3051\nR38 GND Net-_R38-Pad2_ R_JP\nR39 GND Net-_R39-Pad2_ R_JP\nC20 GND +3.3V 0.1u\nC21 GND +3.3V 0.1u\nJP1 /CAN0_L Net-_JP1-Pad2_ CAN0_JP\nR40 /CAN0_H Net-_JP1-Pad2_ 120\nJP2 Net-_JP2-Pad1_ /CAN1_L CAN1_JP\nR41 Net-_JP2-Pad1_ /CAN1_H 120\nP11 GND CAN0_BUS_Vdd /CAN0_H /CAN0_L CAN0\nC22 GND CAN0_BUS_Vdd 1u\nP12 GND CAN1_BUS_Vdd /CAN1_H /CAN1_L CAN1\nC23 GND CAN1_BUS_Vdd 1u\nP10 GND /XA_5V 5V\nP5 /BUS_5V /D-_USB /D+_USB NC_30 GND NC_31 SERIAL1\nQ1 /XA_5V Net-_D13-Pad2_ /5V P_FET\nD12 /XA_5V /5V DIODE\nD13 /BUS_5V Net-_D13-Pad2_ DIODE\nR33 /XA_5V GND 10k\nR25 Net-_R25-Pad1_ GND 10k\nP8 GND +5V /UART5_TX /UART5_RX SERIAL4\nP9 GND +5V /USART4_TX /USART4_RX SERIAL3\nC16 GND +5V 0.1u\nC17 GND +5V 0.1u\nU3 +3.3V /GP0 /GP1 Net-_R12-Pad1_ /USART3_TX /USART3_RX /GP2 NC_32 NC_33 NC_34 +3.3V /D-_USB /D+_USB GND MCP2221A\nR12 Net-_R12-Pad1_ +3.3V 10k\nC10 +3.3V GND 0.1u\nR22 Net-_D3-Pad2_ /GP0 330\nR23 Net-_D4-Pad2_ /GP1 330\nR24 Net-_D5-Pad2_ /GP2 330\nD3 +3.3V Net-_D3-Pad2_ SERIAL1_RX\nD4 +3.3V Net-_D4-Pad2_ SERIAL1_TX\nD5 +3.3V Net-_D5-Pad2_ SERIAL1_ACTIVE\nP3 GND +5V Net-_P3-Pad3_ Net-_P3-Pad4_ ENC1\nC8 GND +5V 0.1u\nR4 Net-_P3-Pad3_ /TIM2_CH2 100\nR5 Net-_P3-Pad4_ /TIM2_CH1 100\nR10 Net-_P3-Pad3_ +3.3V 1k\nR8 Net-_P3-Pad4_ +3.3V 1k\nP6 GND +5V Net-_P6-Pad3_ Net-_P6-Pad4_ ENC3\nC14 GND +5V 0.1u\nR13 Net-_P6-Pad3_ /TIM5_CH2 100\nR14 Net-_P6-Pad4_ /TIM5_CH1 100\nR20 Net-_P6-Pad3_ +3.3V 1k\nR18 Net-_P6-Pad4_ +3.3V 1k\nP4 GND +5V Net-_P4-Pad3_ Net-_P4-Pad4_ ENC2\nC9 GND +5V 0.1u\nR6 Net-_P4-Pad3_ /TIM3_CH2 100\nR7 Net-_P4-Pad4_ /TIM3_CH1 100\nR11 Net-_P4-Pad3_ +3.3V 1k\nR9 Net-_P4-Pad4_ +3.3V 1k\nP7 GND +5V Net-_P7-Pad3_ Net-_P7-Pad4_ ENC0\nC15 GND +5V 0.1u\nR15 Net-_P7-Pad3_ /TIM4_CH2 100\nR16 Net-_P7-Pad4_ /TIM4_CH1 100\nR21 Net-_P7-Pad3_ +3.3V 1k\nR19 Net-_P7-Pad4_ +3.3V 1k\nX1 /OSC_OUT /OSC_IN 8MHz\nC11 /OSC_OUT GND 22p\nC13 /OSC_IN GND 22p\nLED1 /NRST GND Net-_LED1-Pad3_ GND RESET\nC12 /NRST GND 0.1u\nR17 /PE12 Net-_LED1-Pad3_ 330\nC18 Net-_C18-Pad1_ Net-_C18-Pad2_ 0.1u\nC19 Net-_C19-Pad1_ GND 1u\nU4 Net-_C18-Pad2_ GND /FB Net-_C19-Pad1_ Net-_C19-Pad1_ Net-_C18-Pad1_ AP3211\nL1 Net-_C18-Pad1_ Net-_D15-Pad1_ 22uH\nR35 Net-_D15-Pad1_ /FB 50k\nR36 /FB GND 10k\nD14 GND Net-_C18-Pad1_ DIODE\nD15 Net-_D15-Pad1_ /12V_TO_5V DIODE\nSW1 +5C Net-_R34-Pad2_ Net-_R32-Pad1_ POWER_ON\nQ2 Net-_Q2-Pad1_ +5C +5V P_FET\nR34 Net-_Q2-Pad1_ Net-_R34-Pad2_ 10\nR32 Net-_R32-Pad1_ GND 10k\nQ3 /5V Net-_D17-Pad2_ +5C P_FET\nD17 NC_35 Net-_D17-Pad2_ DIODE\nR37 /5V GND 10k\nD16 /5V +5C DIODE\nR26 GND Net-_D6-Pad2_ 510\nD6 /XA_5V Net-_D6-Pad2_ SELF_5V\nR27 Net-_D7-Pad1_ /BUS_5V 510\nD7 Net-_D7-Pad1_ GND BUS_5V\nR28 Net-_D8-Pad1_ /12V_TO_5V 510\nD8 Net-_D8-Pad1_ GND 12V_to_5V\nR29 Net-_D9-Pad1_ +5C 510\nD9 Net-_D9-Pad1_ GND SW_5V\nR30 Net-_D10-Pad1_ +5V 510\nD10 Net-_D10-Pad1_ GND USE_5V\nR31 Net-_D11-Pad1_ +3.3V 330\nD11 Net-_D11-Pad1_ GND 3.3V\nP15 GND +5V /USART6_TX /USART6_RX SERIAL2\nP16 GND +5V /USART1_TX /USART1_RX SERIAL0\nC24 GND +5V 0.1u\nC25 GND +5V 0.1u\nU7 NC_36 Net-_C29-Pad1_ Net-_C30-Pad1_ Net-_C30-Pad2_ +3.3V GND /I2C1_SDA /I2C1_SCL +3.3V +3.3V Net-_Q4-Pad3_ AQM1602_BL\nQ4 Net-_Q4-Pad1_ Net-_Q4-Pad2_ Net-_Q4-Pad3_ NPN\nR43 Net-_Q4-Pad2_ GND 120\nR42 Net-_Q4-Pad1_ /PE10 10\nC27 Net-_C27-Pad1_ GND 2.2u\nC26 Net-_C26-Pad1_ GND 2.2u\nP17 GND +12V 12V\nC28 GND +3.3V 0.1u\nC30 Net-_C30-Pad1_ Net-_C30-Pad2_ 1u\nSW2 GND /PD3 SW1\nR45 +3.3V /PD3 10k\nD19 /PD10 Net-_D19-Pad2_ LED\nR49 Net-_D19-Pad2_ GND 330\nU8 /TIM8_CH4 /TIM8_CH3 /TIM12_CH2 Net-_R48-Pad2_ Net-_R47-Pad2_ Net-_R46-Pad2_ OSTBABS4C2B\nR46 GND Net-_R46-Pad2_ 330\nR47 GND Net-_R47-Pad2_ 330\nR48 GND Net-_R48-Pad2_ 330\nP14 GND CAN1_BUS_Vdd /CAN1_H /CAN1_L CAN1\nP13 GND CAN0_BUS_Vdd /CAN0_H /CAN0_L CAN0\nP24 /TIM1_CH4 /TIM1_CH3 /TIM1_CH2 /TIM1_CH1 /TIM8_CH2 /TIM8_CH1 /TIM9_CH2 /TIM9_CH1 /TIM11_CH1 /TIM10_CH1 PWM\nP26 +5V GND +5V GND +5V GND +5V GND +5V GND +5V GND +5V GND +5V GND +5V GND +5V GND PWM_batt\nSP1 +3.3V Net-_D20-Pad1_ SPEAKER\nQ5 Net-_Q5-Pad1_ Net-_Q5-Pad2_ Net-_D20-Pad1_ NPN\nR53 Net-_Q5-Pad2_ GND 120\nR51 Net-_Q5-Pad1_ /TIM12_CH1 10\nD20 Net-_D20-Pad1_ +3.3V DIODE\nR44 Net-_D18-Pad1_ +12V 1.2k\nD18 Net-_D18-Pad1_ GND 12V\nP23 /ADC12_IN9 /ADC12_IN15 /ADC12_IN14 /ADC12_IN6 /ADC12_IN5 /ADC12_IN4 /ADC12_IN3 /ADC12_IN2 /ADC12_IN11 /ADC12_IN10 A/D\nP25 +3.3V GND +3.3V GND +3.3V GND +3.3V GND +3.3V GND +3.3V GND +3.3V GND +3.3V GND +3.3V GND +3.3V GND A/D_batt\nC29 Net-_C29-Pad1_ +3.3V 1u\nR52 +3.3V /I2C1_SCL 10k\nR50 +3.3V /I2C1_SDA 10k\nP18 GND Net-_JP3-Pad2_ /SWCLK /SWDIO /NRST SWD\nJP3 +3.3V Net-_JP3-Pad2_ SWD_3.3V_JP\nU11 LOGO\nU10 LOGO\nU9 LOGO\nSW3 GND /PD1 SW0\nR54 +3.3V /PD1 10k\nSW4 GND /PD4 SW2\nR55 +3.3V /PD4 10k\nSW5 GND /PD7 SW3\nR56 +3.3V /PD7 10k\nD21 /PD11 Net-_D21-Pad2_ LED\nD22 /PD14 Net-_D22-Pad2_ LED\nD23 /PA8 Net-_D23-Pad2_ LED\nR57 Net-_D21-Pad2_ GND 330\nR58 Net-_D22-Pad2_ GND 330\nR59 Net-_D23-Pad2_ GND 330\nC34 GND +3.3V 1u\nC33 GND +3.3V 0.1u\nC35 GND +3.3V 4.7u\nC36 GND +3.3V 0.1u\nC37 GND +3.3V 0.1u\nC38 GND +3.3V 0.1u\nC39 GND +3.3V 0.1u\nC40 GND +3.3V 0.1u\nU12 /PE8 Net-_R62-Pad1_ /PE7 GND Net-_R64-Pad2_ Net-_R63-Pad2_ /PB2 +3.3V 25LC010A\nC41 GND +3.3V 0.1u\nD24 /PD15 Net-_D24-Pad2_ LED\nD25 /PD0 Net-_D25-Pad2_ LED\nR60 Net-_D24-Pad2_ GND 330\nR61 Net-_D25-Pad2_ GND 330\nR62 Net-_R62-Pad1_ /SPI2_MISO 10\nR63 /SPI2_SCK Net-_R63-Pad2_ 10\nR64 /SPI2_MOSI Net-_R64-Pad2_ 10\nP27 GND XA4_12V Net-_D26-Pad2_ /PB11 EMERGENCY_CHECK\nC42 GND XA4_12V 0.1u\nD26 /PE15 Net-_D26-Pad2_ DIODE\nD27 /PB11 +3.3V DIODE\nD28 GND /PB11 DIODE\nP28 /PC15 /PC14 /PC13 /PE4 I/O_3.3V\nP29 /PE3 /PE2 /PE1 /PE0 I/O_5V\nP30 +3.3V GND +3.3V GND +3.3V GND +3.3V GND I/O_3.3V_batt\nP31 +5V GND +5V GND +5V GND +5V GND I/O_5V_batt\nU13 LOGO\nD29 +12V Net-_C19-Pad1_ DIODE\nD38 CAN0_BUS_Vdd /CAN0_BUS_12V DIODE\nR67 Net-_D36-Pad1_ /CAN0_BUS_12V 1.2k\nD36 Net-_D36-Pad1_ GND CAN0_BUS\nD39 CAN1_BUS_Vdd /CAN1_BUS_12V DIODE\nD37 Net-_D37-Pad1_ GND CAN1_BUS\nR68 Net-_D37-Pad1_ /CAN1_BUS_12V 1.2k\nD30 /XA4-12V +12V DIODE\nR66 Net-_D35-Pad1_ /XA4-12V 1.2k\nD32 XA4_12V /XA4-12V DIODE\nD35 Net-_D35-Pad1_ GND XA4_12V\nQ6 /XA4-12V Net-_D31-Pad2_ +12V P_FET\nD31 /CAN_BUS_12V Net-_D31-Pad2_ DIODE\nR65 /XA4-12V GND 10k\nD34 /CAN1_BUS_12V /CAN_BUS_12V DIODE\nD33 /CAN0_BUS_12V /CAN_BUS_12V DIODE\n.end\n"
    },
    {
        "filename": "1849.cir",
        "prompt": "Design a circuit with a 5V power supply (/P5V_HAT) and ground (/GND). Include a DMG2305UX transistor (Q1) connected to /P5V_HAT. Also include a DMMT5401 transistor (Q2) with all its inputs tied together and connected to the output of Q1 and /P5V_HAT. Finally, incorporate a CAT24C32 EEPROM (U2) with its serial data (/ID_SD_EEPROM) and clock (/ID_SC_EEPROM) lines connected to the EEPROM's respective pins, and the remaining pins connected to ground or left unconnected. Include a 40-pin header (40HAT) and numerous no-connect pins (NC_01 through NC_31).",
        "content": ".title KiCad schematic\nJ3 NC_01 /P5V_HAT NC_02 /P5V_HAT NC_03 /GND NC_04 NC_05 /GND NC_06 NC_07 NC_08 NC_09 /GND NC_10 NC_11 NC_12 NC_13 NC_14 /GND NC_15 NC_16 NC_17 NC_18 /GND NC_19 /ID_SD_EEPROM /ID_SC_EEPROM NC_20 /GND NC_21 NC_22 NC_23 /GND NC_24 NC_25 NC_26 NC_27 /GND NC_28 40HAT\nQ1 Net-_Q1-Pad1_ /P5V_HAT /P5V DMG2305UX\nQ2 Net-_Q2-Pad1_ Net-_Q2-Pad1_ Net-_Q2-Pad1_ Net-_Q1-Pad1_ /P5V_HAT /P5V DMMT5401\nU2 Net-_U2-Pad1_ Net-_U2-Pad1_ Net-_U2-Pad1_ NC_29 /ID_SD_EEPROM /ID_SC_EEPROM NC_30 NC_31 CAT24C32\n.end\n"
    },
    {
        "filename": "1888.cir",
        "prompt": "Design a microcontroller-based circuit featuring a DSPIC30F4013 microcontroller with associated power supply, programming interface, and indicator LEDs. The circuit includes a 7.3728 MHz crystal oscillator for clock generation, decoupling capacitors, a reset circuit with a push button and pull-up resistor, I2C communication lines (/SCL, /SDA) with pull-up resistors, UART communication lines (/U2TX, /U2RX), and six LEDs connected to digital output pins via current-limiting resistors. A 6-pin connector (P2) provides access to the digital output pins, a 4-pin connector (P4) provides access to I2C and power, and a 4-pin connector (P5) provides access to UART and power. An RJ12 connector (J1) provides a programming interface with /PGC and /PGD pins. A 2-pin connector (P3) provides access to ground and a reset signal. Include a colonette connector (K1-K4) for additional connections. The circuit is powered by a +5V supply.",
        "content": ".title KiCad schematic\nR11 Net-_D7-Pad1_ Net-_P2-Pad6_ 1k\nD7 Net-_D7-Pad1_ GND LED\nD6 Net-_D6-Pad1_ GND LED\nR10 Net-_D6-Pad1_ Net-_P2-Pad5_ 1k\nR8 Net-_D4-Pad1_ Net-_P2-Pad3_ 1k\nD4 Net-_D4-Pad1_ GND LED\nD5 Net-_D5-Pad1_ GND LED\nR9 Net-_D5-Pad1_ Net-_P2-Pad4_ 1k\nR7 Net-_D3-Pad1_ Net-_P2-Pad2_ 1k\nD3 Net-_D3-Pad1_ GND LED\nD2 Net-_D2-Pad1_ GND LED\nR6 Net-_D2-Pad1_ Net-_P2-Pad1_ 1k\nK4 NC_01 COLONETTE\nK2 NC_02 COLONETTE\nK3 NC_03 COLONETTE\nK1 NC_04 COLONETTE\nC7 +5VD GND 47U\nP3 GND Net-_P3-Pad2_ CONN_2\nP8 Net-_P8-Pad1_ /SCL CAVALIER\nP7 Net-_P7-Pad1_ /SDA CAVALIER\nR5 Net-_P8-Pad1_ +5VD 2.1k\nR4 Net-_P7-Pad1_ +5VD 2.1k\nR3 /RST Net-_P3-Pad2_ 15\nP6 GND /U2TX +5VD /U2RX CONN_4\nD1 +5VD Net-_D1-Pad2_ LED\nR2 Net-_D1-Pad2_ GND 1.5k\nP2 Net-_P2-Pad1_ Net-_P2-Pad2_ Net-_P2-Pad3_ Net-_P2-Pad4_ Net-_P2-Pad5_ Net-_P2-Pad6_ CONN_6\nC4 +5VD GND 6n8\nC3 +5VD GND 6n8\nC2 +5VD GND 6n8\nC1 +5VD GND 6n8\nSW1 GND Net-_P3-Pad2_ SW_PUSH_SMALL\nC6 Net-_C6-Pad1_ GND 22p\nC5 Net-_C5-Pad1_ GND 22p\nX1 Net-_C5-Pad1_ Net-_C6-Pad1_ 7.3728Mhz\nJ1 /RST +5VD GND /PGD /PGC NC_05 NC_06 NC_07 RJ12\nR1 +5VD Net-_P3-Pad2_ 10k\nP4 GND +5VD /SCL /SDA CONN_4\nP5 GND /U1ATX +5VD /U1ARX CONN_4\nU1 Net-_P3-Pad2_ Net-_P2-Pad1_ Net-_P2-Pad2_ Net-_P2-Pad3_ Net-_P2-Pad4_ Net-_P2-Pad5_ Net-_P2-Pad6_ /PGC /PGD NC_08 +5VD GND Net-_C6-Pad1_ Net-_C5-Pad1_ /U1ATX /U1ARX NC_09 NC_10 NC_11 GND +5VD NC_12 NC_13 NC_14 /SCL /SDA /U2TX /U2RX NC_15 NC_16 GND +5VD NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 GND +5VD DSPIC30F4013\n.end\n"
    },
    {
        "filename": "107.cir",
        "prompt": "Create a schematic for a microcontroller-based system featuring an STM32F405 microcontroller, a battery management system with an 18650 battery and LM2596 buck converter, a 5x7 LED matrix driven by APA102 LEDs, IR remote control functionality using IR204A transmitters and TSOP77 receivers, USB connectivity, and various push buttons and switches for control and programming. The system should include power regulation (3.3V and 5V), decoupling capacitors, pull-up resistors, and a crystal oscillator for the microcontroller. Include connections for debugging (SWD) and reset. The LED matrix should be connected to multiple GPIO pins of the STM32F405. The battery system should include fuses and a battery enable pin. The IR receivers and transmitters should be connected to separate GPIO pins. Include connections for a MPU6000 accelerometer/gyroscope.",
        "content": ".title KiCad schematic\nB_SHIFT_2 Net-_BLD1-Pad1_ Net-_BCLK1-Pad1_ NC_01 NC_02 NC_03 NC_04 NC_05 GND Net-_BDATA1-Pad1_ Net-_B_SHIFT_1-Pad9_ Net-_B_SHIFT_2-Pad11_ Net-_B_SELECT1-Pad2_ NC_06 NC_07 GND +3V3 74LS165\nB_L1 +3V3 Net-_B_L1-Pad2_ SW_Push\nB_L2 +3V3 Net-_B_L2-Pad2_ SW_Push\nB_L3 +3V3 Net-_B_L3-Pad2_ SW_Push\nB_L4 +3V3 Net-_B_L4-Pad2_ SW_Push\nB_R1 +3V3 Net-_B_R1-Pad2_ SW_Push\nB_R2 +3V3 Net-_B_R2-Pad2_ SW_Push\nB_R3 +3V3 Net-_B_R3-Pad2_ SW_Push\nB_R4 +3V3 Net-_B_R4-Pad2_ SW_Push\nB_START1 +3V3 Net-_B_SHIFT_2-Pad11_ SW_Push\nB_SELECT1 +3V3 Net-_B_SELECT1-Pad2_ SW_Push\nR4 GND Net-_B_L1-Pad2_ 10k\nR5 GND Net-_B_L2-Pad2_ 10k\nR6 GND Net-_B_L3-Pad2_ 10k\nR7 GND Net-_B_L4-Pad2_ 10k\nR8 GND Net-_B_R1-Pad2_ 10k\nR9 GND Net-_B_R2-Pad2_ 10k\nR10 GND Net-_B_R3-Pad2_ 10k\nR11 GND Net-_B_R4-Pad2_ 10k\nR12 GND Net-_B_SHIFT_2-Pad11_ 10k\nR13 GND Net-_B_SELECT1-Pad2_ 10k\nSTM32F405 NC_08 NC_09 NC_10 NC_11 Net-_C24-Pad2_ Net-_C25-Pad1_ Net-_NRST1-Pad1_ Net-_PC0-Pad1_ Net-_PC1-Pad1_ Net-_PC2-Pad1_ Net-_PC3-Pad1_ GND +3V3 NC_12 BATT-BUCK-ENABLE MPU6000-INT Net-_BCLK1-Pad1_ GND +3V3 MPU6000-CS MPU6000-SCLK MPU6000-MISO MPU6000-MOSI Net-_PC4-Pad1_ Net-_PC5-Pad1_ Net-_BDATA1-Pad1_ Net-_C2-Pad1_ GND IR-TX-R IR-RX-R Net-_C26-Pad1_ +3V3 NC_13 LED-CKI NC_14 LED-SDI Net-_PC6-Pad1_ Net-_PC7-Pad1_ Net-_PC8-Pad1_ NC_15 NC_16 USB-VBUS USB-ID USB-DM USB-DP Net-_STM32F405-Pad46_ Net-_C27-Pad1_ +3V3 Net-_STM32F405-Pad49_ LED-POWER-ENABLE IR-TX-F IR-RX-F NC_17 NC_18 NC_19 NC_20 Net-_BLD1-Pad1_ IR-TX-L IR-RX-L Net-_BT0-Pad1_ NC_21 NC_22 GND +3V3 STM32F405RGTx\nC25 Net-_C25-Pad1_ GND 22pF\nC24 GND Net-_C24-Pad2_ 22pF\nC27 Net-_C27-Pad1_ GND 2u2\nC26 Net-_C26-Pad1_ GND 2u2\nC31 GND +3V3 0.1pF\nC30 GND +3V3 0.1pF\nC28 +3V3 GND 0.1pF\nC29 +3V3 GND 0.1pF\nR15 +3V3 Net-_NRST1-Pad1_ 10k\nSW_RESET1 GND Net-_NRST1-Pad1_ SW_SPST\nR14 Net-_BT0-Pad1_ GND 10k\nSW_BOOT0 +3V3 Net-_BT0-Pad1_ SW_SPST\nSWDCLK1 Net-_STM32F405-Pad49_ PGM-SWDCLK\nSWDIO1 Net-_STM32F405-Pad46_ PGM-SWDIO\nPGND1 GND PGM-GND\nNRST1 Net-_NRST1-Pad1_ NRST\nBT0 Net-_BT0-Pad1_ BOOT0\nC32 GND +3V3 0.1pF\nBLD1 Net-_BLD1-Pad1_ BTN-LD\nBCLK1 Net-_BCLK1-Pad1_ BTN-CLK\nBDATA1 Net-_BDATA1-Pad1_ BTN-DATA\nBGND2 GND BTN-GND\nY1 Net-_C24-Pad2_ Net-_C25-Pad1_ Crystal\nB_SHIFT_1 Net-_BLD1-Pad1_ Net-_BCLK1-Pad1_ Net-_B_R1-Pad2_ Net-_B_R2-Pad2_ Net-_B_R3-Pad2_ Net-_B_R4-Pad2_ NC_23 GND Net-_B_SHIFT_1-Pad9_ NC_24 Net-_B_L1-Pad2_ Net-_B_L2-Pad2_ Net-_B_L3-Pad2_ Net-_B_L4-Pad2_ GND +3V3 74LS165\nPC0 Net-_PC0-Pad1_ PC0\nPC1 Net-_PC1-Pad1_ PC1\nPC2 Net-_PC2-Pad1_ PC2\nPC3 Net-_PC3-Pad1_ PC3\nPC4 Net-_PC4-Pad1_ PC4\nPC5 Net-_PC5-Pad1_ PC5\nPC6 Net-_PC6-Pad1_ PC6\nPC7 Net-_PC7-Pad1_ PC7\nPC8 Net-_PC8-Pad1_ PC8\nIRTXF1 IR-TX-F IRTXF\nIRRXF1 IR-RX-F IRRXF\nVBAT-DIV1 GND Net-_C2-Pad1_ +BATT 5k-10k\nC2 Net-_C2-Pad1_ GND 0.1uF\nBATT-BUCK1 +BATT Net-_BATT-BUCK-INDUC1-Pad2_ GND +5V BATT-BUCK-ENABLE LM2596S-5\nSW_PWRON1 GND BATT-BUCK-ENABLE SW_SPST\nBATT-BUCK-INDUC1 +5V Net-_BATT-BUCK-INDUC1-Pad2_ 44uH\nBATT-BUCK-COUT1 +5V GND 220uF\nBATT-BUCK-CIN1 +BATT GND 100uF\nBATT-BUCK-PULLUP1 +BATT BATT-BUCK-ENABLE 10k\nJBBEN1 BATT-BUCK-ENABLE GND BUCK-EN\nBBEN1 BATT-BUCK-ENABLE BUCK-EN\nBIN1 +BATT BT-IN\nBGND1 GND BT-GND\nREG_3V3 +5V GND +3V3 GND TC1262-33VDB\nR17 +3V3 Net-_PWR_3V3-Pad1_ 470R\nPWR_3V3 Net-_PWR_3V3-Pad1_ GND LED\nC33 +5V GND 4u7\nC34 +3V3 GND 4u7\nBATT-BUCK-SCHOTT1 GND Net-_BATT-BUCK-INDUC1-Pad2_ D_Schottky\nR20 +5V Net-_PWR_5V1-Pad1_ 470R\nPWR_5V1 Net-_PWR_5V1-Pad1_ GND LED\nMPU6000 GND NC_25 NC_26 MPU6000-CS MPU6000-MISO Net-_C37-Pad2_ NC_27 MPU6000-INT +3V3 GND Net-_C38-Pad1_ MPU6000-SCLK MPU6000-MOSI MPU-6000\nC37 GND Net-_C37-Pad2_ 0.1uF\nC38 Net-_C38-Pad1_ GND 10nF\nC36 +3V3 GND 10nF\nMCS1 MPU6000-CS M-CS\nMSCLK1 MPU6000-SCLK M-SCLK\nMMISO1 MPU6000-MISO M-MISO\nMMOSI1 MPU6000-MOSI M-MOSI\nMINT1 MPU6000-INT M-INT1\nF405_USB1 USB-VBUS Net-_F405_USB1-Pad2_ Net-_F405_USB1-Pad3_ Net-_F405_USB1-Pad4_ GND NC_28 USB_OTG\nR18 USB-DP Net-_F405_USB1-Pad3_ 22\nR19 USB-DM Net-_F405_USB1-Pad2_ 22\nC35 USB-VBUS GND 4U7\nUID1 Net-_F405_USB1-Pad4_ USB-ID\nJUID1 USB-ID Net-_F405_USB1-Pad4_ USB-ID\nJUVCC1 +5V USB-VBUS USB-VCC\nD1 Net-_D1-Pad1_ LED-SDI LED-CKI GND VCC Net-_D1-Pad6_ APA102\nD25 Net-_D25-Pad1_ Net-_D1-Pad1_ Net-_D1-Pad6_ GND VCC Net-_D25-Pad6_ APA102\nD49 Net-_D49-Pad1_ Net-_D25-Pad1_ Net-_D25-Pad6_ GND VCC Net-_D49-Pad6_ APA102\nD73 Net-_D73-Pad1_ Net-_D49-Pad1_ Net-_D49-Pad6_ GND VCC Net-_D73-Pad6_ APA102\nD97 Net-_D121-Pad2_ Net-_D73-Pad1_ Net-_D73-Pad6_ GND VCC Net-_D121-Pad3_ APA102\nD121 Net-_D121-Pad1_ Net-_D121-Pad2_ Net-_D121-Pad3_ GND VCC Net-_D121-Pad6_ APA102\nD145 Net-_D145-Pad1_ Net-_D121-Pad1_ Net-_D121-Pad6_ GND VCC Net-_D145-Pad6_ APA102\nD169 Net-_D169-Pad1_ Net-_D145-Pad1_ Net-_D145-Pad6_ GND VCC Net-_D169-Pad6_ APA102\nD193 Net-_D193-Pad1_ Net-_D169-Pad1_ Net-_D169-Pad6_ GND VCC Net-_D193-Pad6_ APA102\nD217 Net-_D217-Pad1_ Net-_D193-Pad1_ Net-_D193-Pad6_ GND VCC Net-_D217-Pad6_ APA102\nD241 Net-_D241-Pad1_ Net-_D217-Pad1_ Net-_D217-Pad6_ GND VCC Net-_D241-Pad6_ APA102\nD265 Net-_D265-Pad1_ Net-_D241-Pad1_ Net-_D241-Pad6_ GND VCC Net-_D265-Pad6_ APA102\nD289 Net-_D289-Pad1_ Net-_D265-Pad1_ Net-_D265-Pad6_ GND VCC Net-_D289-Pad6_ APA102\nD313 Net-_D313-Pad1_ Net-_D289-Pad1_ Net-_D289-Pad6_ GND VCC Net-_D313-Pad6_ APA102\nD337 Net-_D337-Pad1_ Net-_D313-Pad1_ Net-_D313-Pad6_ GND VCC Net-_D337-Pad6_ APA102\nD361 Net-_D361-Pad1_ Net-_D337-Pad1_ Net-_D337-Pad6_ GND VCC Net-_D361-Pad6_ APA102\nD385 Net-_D385-Pad1_ Net-_D361-Pad1_ Net-_D361-Pad6_ GND VCC Net-_D385-Pad6_ APA102\nD409 Net-_D409-Pad1_ Net-_D385-Pad1_ Net-_D385-Pad6_ GND VCC Net-_D409-Pad6_ APA102\nD433 Net-_D433-Pad1_ Net-_D409-Pad1_ Net-_D409-Pad6_ GND VCC Net-_D433-Pad6_ APA102\nD457 Net-_D457-Pad1_ Net-_D433-Pad1_ Net-_D433-Pad6_ GND VCC Net-_D457-Pad6_ APA102\nD481 Net-_D481-Pad1_ Net-_D457-Pad1_ Net-_D457-Pad6_ GND VCC Net-_D481-Pad6_ APA102\nD505 Net-_D505-Pad1_ Net-_D481-Pad1_ Net-_D481-Pad6_ GND VCC Net-_D505-Pad6_ APA102\nD529 Net-_D529-Pad1_ Net-_D505-Pad1_ Net-_D505-Pad6_ GND VCC Net-_D529-Pad6_ APA102\nD553 Net-_D2-Pad2_ Net-_D529-Pad1_ Net-_D529-Pad6_ GND VCC Net-_D2-Pad3_ APA102\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ Net-_D2-Pad3_ GND VCC Net-_D2-Pad6_ APA102\nD26 Net-_D26-Pad1_ Net-_D2-Pad1_ Net-_D2-Pad6_ GND VCC Net-_D26-Pad6_ APA102\nD50 Net-_D50-Pad1_ Net-_D26-Pad1_ Net-_D26-Pad6_ GND VCC Net-_D50-Pad6_ APA102\nD74 Net-_D74-Pad1_ Net-_D50-Pad1_ Net-_D50-Pad6_ GND VCC Net-_D74-Pad6_ APA102\nD98 Net-_D122-Pad2_ Net-_D74-Pad1_ Net-_D74-Pad6_ GND VCC Net-_D122-Pad3_ APA102\nD122 Net-_D122-Pad1_ Net-_D122-Pad2_ Net-_D122-Pad3_ GND VCC Net-_D122-Pad6_ APA102\nD146 Net-_D146-Pad1_ Net-_D122-Pad1_ Net-_D122-Pad6_ GND VCC Net-_D146-Pad6_ APA102\nD170 Net-_D170-Pad1_ Net-_D146-Pad1_ Net-_D146-Pad6_ GND VCC Net-_D170-Pad6_ APA102\nD194 Net-_D194-Pad1_ Net-_D170-Pad1_ Net-_D170-Pad6_ GND VCC Net-_D194-Pad6_ APA102\nD218 Net-_D218-Pad1_ Net-_D194-Pad1_ Net-_D194-Pad6_ GND VCC Net-_D218-Pad6_ APA102\nD242 Net-_D242-Pad1_ Net-_D218-Pad1_ Net-_D218-Pad6_ GND VCC Net-_D242-Pad6_ APA102\nD266 Net-_D266-Pad1_ Net-_D242-Pad1_ Net-_D242-Pad6_ GND VCC Net-_D266-Pad6_ APA102\nD290 Net-_D290-Pad1_ Net-_D266-Pad1_ Net-_D266-Pad6_ GND VCC Net-_D290-Pad6_ APA102\nD314 Net-_D314-Pad1_ Net-_D290-Pad1_ Net-_D290-Pad6_ GND VCC Net-_D314-Pad6_ APA102\nD338 Net-_D338-Pad1_ Net-_D314-Pad1_ Net-_D314-Pad6_ GND VCC Net-_D338-Pad6_ APA102\nD362 Net-_D362-Pad1_ Net-_D338-Pad1_ Net-_D338-Pad6_ GND VCC Net-_D362-Pad6_ APA102\nD386 Net-_D386-Pad1_ Net-_D362-Pad1_ Net-_D362-Pad6_ GND VCC Net-_D386-Pad6_ APA102\nD410 Net-_D410-Pad1_ Net-_D386-Pad1_ Net-_D386-Pad6_ GND VCC Net-_D410-Pad6_ APA102\nD434 Net-_D434-Pad1_ Net-_D410-Pad1_ Net-_D410-Pad6_ GND VCC Net-_D434-Pad6_ APA102\nD458 Net-_D458-Pad1_ Net-_D434-Pad1_ Net-_D434-Pad6_ GND VCC Net-_D458-Pad6_ APA102\nD482 Net-_D482-Pad1_ Net-_D458-Pad1_ Net-_D458-Pad6_ GND VCC Net-_D482-Pad6_ APA102\nD506 Net-_D506-Pad1_ Net-_D482-Pad1_ Net-_D482-Pad6_ GND VCC Net-_D506-Pad6_ APA102\nD530 Net-_D530-Pad1_ Net-_D506-Pad1_ Net-_D506-Pad6_ GND VCC Net-_D530-Pad6_ APA102\nD554 Net-_D3-Pad2_ Net-_D530-Pad1_ Net-_D530-Pad6_ GND VCC Net-_D3-Pad3_ APA102\nD3 Net-_D27-Pad2_ Net-_D3-Pad2_ Net-_D3-Pad3_ GND VCC Net-_D27-Pad3_ APA102\nD27 Net-_D27-Pad1_ Net-_D27-Pad2_ Net-_D27-Pad3_ GND VCC Net-_D27-Pad6_ APA102\nD51 Net-_D51-Pad1_ Net-_D27-Pad1_ Net-_D27-Pad6_ GND VCC Net-_D51-Pad6_ APA102\nD75 Net-_D75-Pad1_ Net-_D51-Pad1_ Net-_D51-Pad6_ GND VCC Net-_D75-Pad6_ APA102\nD99 Net-_D123-Pad2_ Net-_D75-Pad1_ Net-_D75-Pad6_ GND VCC Net-_D123-Pad3_ APA102\nD123 Net-_D123-Pad1_ Net-_D123-Pad2_ Net-_D123-Pad3_ GND VCC Net-_D123-Pad6_ APA102\nD147 Net-_D147-Pad1_ Net-_D123-Pad1_ Net-_D123-Pad6_ GND VCC Net-_D147-Pad6_ APA102\nD171 Net-_D171-Pad1_ Net-_D147-Pad1_ Net-_D147-Pad6_ GND VCC Net-_D171-Pad6_ APA102\nD195 Net-_D195-Pad1_ Net-_D171-Pad1_ Net-_D171-Pad6_ GND VCC Net-_D195-Pad6_ APA102\nD219 Net-_D219-Pad1_ Net-_D195-Pad1_ Net-_D195-Pad6_ GND VCC Net-_D219-Pad6_ APA102\nD243 Net-_D243-Pad1_ Net-_D219-Pad1_ Net-_D219-Pad6_ GND VCC Net-_D243-Pad6_ APA102\nD267 Net-_D267-Pad1_ Net-_D243-Pad1_ Net-_D243-Pad6_ GND VCC Net-_D267-Pad6_ APA102\nD291 Net-_D291-Pad1_ Net-_D267-Pad1_ Net-_D267-Pad6_ GND VCC Net-_D291-Pad6_ APA102\nD315 Net-_D315-Pad1_ Net-_D291-Pad1_ Net-_D291-Pad6_ GND VCC Net-_D315-Pad6_ APA102\nD339 Net-_D339-Pad1_ Net-_D315-Pad1_ Net-_D315-Pad6_ GND VCC Net-_D339-Pad6_ APA102\nD363 Net-_D363-Pad1_ Net-_D339-Pad1_ Net-_D339-Pad6_ GND VCC Net-_D363-Pad6_ APA102\nD387 Net-_D387-Pad1_ Net-_D363-Pad1_ Net-_D363-Pad6_ GND VCC Net-_D387-Pad6_ APA102\nD411 Net-_D411-Pad1_ Net-_D387-Pad1_ Net-_D387-Pad6_ GND VCC Net-_D411-Pad6_ APA102\nD435 Net-_D435-Pad1_ Net-_D411-Pad1_ Net-_D411-Pad6_ GND VCC Net-_D435-Pad6_ APA102\nD459 Net-_D459-Pad1_ Net-_D435-Pad1_ Net-_D435-Pad6_ GND VCC Net-_D459-Pad6_ APA102\nD483 Net-_D483-Pad1_ Net-_D459-Pad1_ Net-_D459-Pad6_ GND VCC Net-_D483-Pad6_ APA102\nD507 Net-_D507-Pad1_ Net-_D483-Pad1_ Net-_D483-Pad6_ GND VCC Net-_D507-Pad6_ APA102\nD531 Net-_D531-Pad1_ Net-_D507-Pad1_ Net-_D507-Pad6_ GND VCC Net-_D531-Pad6_ APA102\nD555 Net-_D4-Pad2_ Net-_D531-Pad1_ Net-_D531-Pad6_ GND VCC Net-_D4-Pad3_ APA102\nD4 Net-_D28-Pad2_ Net-_D4-Pad2_ Net-_D4-Pad3_ GND VCC Net-_D28-Pad3_ APA102\nD28 Net-_D28-Pad1_ Net-_D28-Pad2_ Net-_D28-Pad3_ GND VCC Net-_D28-Pad6_ APA102\nD52 Net-_D52-Pad1_ Net-_D28-Pad1_ Net-_D28-Pad6_ GND VCC Net-_D52-Pad6_ APA102\nD76 Net-_D100-Pad2_ Net-_D52-Pad1_ Net-_D52-Pad6_ GND VCC Net-_D100-Pad3_ APA102\nD100 Net-_D100-Pad1_ Net-_D100-Pad2_ Net-_D100-Pad3_ GND VCC Net-_D100-Pad6_ APA102\nD124 Net-_D124-Pad1_ Net-_D100-Pad1_ Net-_D100-Pad6_ GND VCC Net-_D124-Pad6_ APA102\nD148 Net-_D148-Pad1_ Net-_D124-Pad1_ Net-_D124-Pad6_ GND VCC Net-_D148-Pad6_ APA102\nD172 Net-_D172-Pad1_ Net-_D148-Pad1_ Net-_D148-Pad6_ GND VCC Net-_D172-Pad6_ APA102\nD196 Net-_D196-Pad1_ Net-_D172-Pad1_ Net-_D172-Pad6_ GND VCC Net-_D196-Pad6_ APA102\nD220 Net-_D220-Pad1_ Net-_D196-Pad1_ Net-_D196-Pad6_ GND VCC Net-_D220-Pad6_ APA102\nD244 Net-_D244-Pad1_ Net-_D220-Pad1_ Net-_D220-Pad6_ GND VCC Net-_D244-Pad6_ APA102\nD268 Net-_D268-Pad1_ Net-_D244-Pad1_ Net-_D244-Pad6_ GND VCC Net-_D268-Pad6_ APA102\nD292 Net-_D292-Pad1_ Net-_D268-Pad1_ Net-_D268-Pad6_ GND VCC Net-_D292-Pad6_ APA102\nD316 Net-_D316-Pad1_ Net-_D292-Pad1_ Net-_D292-Pad6_ GND VCC Net-_D316-Pad6_ APA102\nD340 Net-_D340-Pad1_ Net-_D316-Pad1_ Net-_D316-Pad6_ GND VCC Net-_D340-Pad6_ APA102\nD364 Net-_D364-Pad1_ Net-_D340-Pad1_ Net-_D340-Pad6_ GND VCC Net-_D364-Pad6_ APA102\nD388 Net-_D388-Pad1_ Net-_D364-Pad1_ Net-_D364-Pad6_ GND VCC Net-_D388-Pad6_ APA102\nD412 Net-_D412-Pad1_ Net-_D388-Pad1_ Net-_D388-Pad6_ GND VCC Net-_D412-Pad6_ APA102\nD436 Net-_D436-Pad1_ Net-_D412-Pad1_ Net-_D412-Pad6_ GND VCC Net-_D436-Pad6_ APA102\nD460 Net-_D460-Pad1_ Net-_D436-Pad1_ Net-_D436-Pad6_ GND VCC Net-_D460-Pad6_ APA102\nD484 Net-_D484-Pad1_ Net-_D460-Pad1_ Net-_D460-Pad6_ GND VCC Net-_D484-Pad6_ APA102\nD508 Net-_D508-Pad1_ Net-_D484-Pad1_ Net-_D484-Pad6_ GND VCC Net-_D508-Pad6_ APA102\nD532 Net-_D532-Pad1_ Net-_D508-Pad1_ Net-_D508-Pad6_ GND VCC Net-_D532-Pad6_ APA102\nD556 Net-_D5-Pad2_ Net-_D532-Pad1_ Net-_D532-Pad6_ GND VCC Net-_D5-Pad3_ APA102\nD5 Net-_D29-Pad2_ Net-_D5-Pad2_ Net-_D5-Pad3_ GND VCC Net-_D29-Pad3_ APA102\nD29 Net-_D29-Pad1_ Net-_D29-Pad2_ Net-_D29-Pad3_ GND VCC Net-_D29-Pad6_ APA102\nD53 Net-_D53-Pad1_ Net-_D29-Pad1_ Net-_D29-Pad6_ GND VCC Net-_D53-Pad6_ APA102\nD77 Net-_D101-Pad2_ Net-_D53-Pad1_ Net-_D53-Pad6_ GND VCC Net-_D101-Pad3_ APA102\nD101 Net-_D101-Pad1_ Net-_D101-Pad2_ Net-_D101-Pad3_ GND VCC Net-_D101-Pad6_ APA102\nD125 Net-_D125-Pad1_ Net-_D101-Pad1_ Net-_D101-Pad6_ GND VCC Net-_D125-Pad6_ APA102\nD149 Net-_D149-Pad1_ Net-_D125-Pad1_ Net-_D125-Pad6_ GND VCC Net-_D149-Pad6_ APA102\nD173 Net-_D173-Pad1_ Net-_D149-Pad1_ Net-_D149-Pad6_ GND VCC Net-_D173-Pad6_ APA102\nD197 Net-_D197-Pad1_ Net-_D173-Pad1_ Net-_D173-Pad6_ GND VCC Net-_D197-Pad6_ APA102\nD221 Net-_D221-Pad1_ Net-_D197-Pad1_ Net-_D197-Pad6_ GND VCC Net-_D221-Pad6_ APA102\nD245 Net-_D245-Pad1_ Net-_D221-Pad1_ Net-_D221-Pad6_ GND VCC Net-_D245-Pad6_ APA102\nD269 Net-_D269-Pad1_ Net-_D245-Pad1_ Net-_D245-Pad6_ GND VCC Net-_D269-Pad6_ APA102\nD293 Net-_D293-Pad1_ Net-_D269-Pad1_ Net-_D269-Pad6_ GND VCC Net-_D293-Pad6_ APA102\nD317 Net-_D317-Pad1_ Net-_D293-Pad1_ Net-_D293-Pad6_ GND VCC Net-_D317-Pad6_ APA102\nD341 Net-_D341-Pad1_ Net-_D317-Pad1_ Net-_D317-Pad6_ GND VCC Net-_D341-Pad6_ APA102\nD365 Net-_D365-Pad1_ Net-_D341-Pad1_ Net-_D341-Pad6_ GND VCC Net-_D365-Pad6_ APA102\nD389 Net-_D389-Pad1_ Net-_D365-Pad1_ Net-_D365-Pad6_ GND VCC Net-_D389-Pad6_ APA102\nD413 Net-_D413-Pad1_ Net-_D389-Pad1_ Net-_D389-Pad6_ GND VCC Net-_D413-Pad6_ APA102\nD437 Net-_D437-Pad1_ Net-_D413-Pad1_ Net-_D413-Pad6_ GND VCC Net-_D437-Pad6_ APA102\nD461 Net-_D461-Pad1_ Net-_D437-Pad1_ Net-_D437-Pad6_ GND VCC Net-_D461-Pad6_ APA102\nD485 Net-_D485-Pad1_ Net-_D461-Pad1_ Net-_D461-Pad6_ GND VCC Net-_D485-Pad6_ APA102\nD509 Net-_D509-Pad1_ Net-_D485-Pad1_ Net-_D485-Pad6_ GND VCC Net-_D509-Pad6_ APA102\nD533 Net-_D533-Pad1_ Net-_D509-Pad1_ Net-_D509-Pad6_ GND VCC Net-_D533-Pad6_ APA102\nD557 Net-_D557-Pad1_ Net-_D533-Pad1_ Net-_D533-Pad6_ GND VCC Net-_D557-Pad6_ APA102\nD6 Net-_D30-Pad2_ Net-_D557-Pad1_ Net-_D557-Pad6_ GND VCC Net-_D30-Pad3_ APA102\nD30 Net-_D30-Pad1_ Net-_D30-Pad2_ Net-_D30-Pad3_ GND VCC Net-_D30-Pad6_ APA102\nD54 Net-_D54-Pad1_ Net-_D30-Pad1_ Net-_D30-Pad6_ GND VCC Net-_D54-Pad6_ APA102\nD78 Net-_D102-Pad2_ Net-_D54-Pad1_ Net-_D54-Pad6_ GND VCC Net-_D102-Pad3_ APA102\nD102 Net-_D102-Pad1_ Net-_D102-Pad2_ Net-_D102-Pad3_ GND VCC Net-_D102-Pad6_ APA102\nD126 Net-_D126-Pad1_ Net-_D102-Pad1_ Net-_D102-Pad6_ GND VCC Net-_D126-Pad6_ APA102\nD150 Net-_D150-Pad1_ Net-_D126-Pad1_ Net-_D126-Pad6_ GND VCC Net-_D150-Pad6_ APA102\nD174 Net-_D174-Pad1_ Net-_D150-Pad1_ Net-_D150-Pad6_ GND VCC Net-_D174-Pad6_ APA102\nD198 Net-_D198-Pad1_ Net-_D174-Pad1_ Net-_D174-Pad6_ GND VCC Net-_D198-Pad6_ APA102\nD222 Net-_D222-Pad1_ Net-_D198-Pad1_ Net-_D198-Pad6_ GND VCC Net-_D222-Pad6_ APA102\nD246 Net-_D246-Pad1_ Net-_D222-Pad1_ Net-_D222-Pad6_ GND VCC Net-_D246-Pad6_ APA102\nD270 Net-_D270-Pad1_ Net-_D246-Pad1_ Net-_D246-Pad6_ GND VCC Net-_D270-Pad6_ APA102\nD294 Net-_D294-Pad1_ Net-_D270-Pad1_ Net-_D270-Pad6_ GND VCC Net-_D294-Pad6_ APA102\nD318 Net-_D318-Pad1_ Net-_D294-Pad1_ Net-_D294-Pad6_ GND VCC Net-_D318-Pad6_ APA102\nD342 Net-_D342-Pad1_ Net-_D318-Pad1_ Net-_D318-Pad6_ GND VCC Net-_D342-Pad6_ APA102\nD366 Net-_D366-Pad1_ Net-_D342-Pad1_ Net-_D342-Pad6_ GND VCC Net-_D366-Pad6_ APA102\nD390 Net-_D390-Pad1_ Net-_D366-Pad1_ Net-_D366-Pad6_ GND VCC Net-_D390-Pad6_ APA102\nD414 Net-_D414-Pad1_ Net-_D390-Pad1_ Net-_D390-Pad6_ GND VCC Net-_D414-Pad6_ APA102\nD438 Net-_D438-Pad1_ Net-_D414-Pad1_ Net-_D414-Pad6_ GND VCC Net-_D438-Pad6_ APA102\nD462 Net-_D462-Pad1_ Net-_D438-Pad1_ Net-_D438-Pad6_ GND VCC Net-_D462-Pad6_ APA102\nD486 Net-_D486-Pad1_ Net-_D462-Pad1_ Net-_D462-Pad6_ GND VCC Net-_D486-Pad6_ APA102\nD510 Net-_D510-Pad1_ Net-_D486-Pad1_ Net-_D486-Pad6_ GND VCC Net-_D510-Pad6_ APA102\nD534 Net-_D534-Pad1_ Net-_D510-Pad1_ Net-_D510-Pad6_ GND VCC Net-_D534-Pad6_ APA102\nD558 Net-_D558-Pad1_ Net-_D534-Pad1_ Net-_D534-Pad6_ GND VCC Net-_D558-Pad6_ APA102\nD7 Net-_D31-Pad2_ Net-_D558-Pad1_ Net-_D558-Pad6_ GND VCC Net-_D31-Pad3_ APA102\nD31 Net-_D31-Pad1_ Net-_D31-Pad2_ Net-_D31-Pad3_ GND VCC Net-_D31-Pad6_ APA102\nD55 Net-_D55-Pad1_ Net-_D31-Pad1_ Net-_D31-Pad6_ GND VCC Net-_D55-Pad6_ APA102\nD79 Net-_D103-Pad2_ Net-_D55-Pad1_ Net-_D55-Pad6_ GND VCC Net-_D103-Pad3_ APA102\nD103 Net-_D103-Pad1_ Net-_D103-Pad2_ Net-_D103-Pad3_ GND VCC Net-_D103-Pad6_ APA102\nD127 Net-_D127-Pad1_ Net-_D103-Pad1_ Net-_D103-Pad6_ GND VCC Net-_D127-Pad6_ APA102\nD151 Net-_D151-Pad1_ Net-_D127-Pad1_ Net-_D127-Pad6_ GND VCC Net-_D151-Pad6_ APA102\nD175 Net-_D175-Pad1_ Net-_D151-Pad1_ Net-_D151-Pad6_ GND VCC Net-_D175-Pad6_ APA102\nD199 Net-_D199-Pad1_ Net-_D175-Pad1_ Net-_D175-Pad6_ GND VCC Net-_D199-Pad6_ APA102\nD223 Net-_D223-Pad1_ Net-_D199-Pad1_ Net-_D199-Pad6_ GND VCC Net-_D223-Pad6_ APA102\nD247 Net-_D247-Pad1_ Net-_D223-Pad1_ Net-_D223-Pad6_ GND VCC Net-_D247-Pad6_ APA102\nD271 Net-_D271-Pad1_ Net-_D247-Pad1_ Net-_D247-Pad6_ GND VCC Net-_D271-Pad6_ APA102\nD295 Net-_D295-Pad1_ Net-_D271-Pad1_ Net-_D271-Pad6_ GND VCC Net-_D295-Pad6_ APA102\nD319 Net-_D319-Pad1_ Net-_D295-Pad1_ Net-_D295-Pad6_ GND VCC Net-_D319-Pad6_ APA102\nD343 Net-_D343-Pad1_ Net-_D319-Pad1_ Net-_D319-Pad6_ GND VCC Net-_D343-Pad6_ APA102\nD367 Net-_D367-Pad1_ Net-_D343-Pad1_ Net-_D343-Pad6_ GND VCC Net-_D367-Pad6_ APA102\nD391 Net-_D391-Pad1_ Net-_D367-Pad1_ Net-_D367-Pad6_ GND VCC Net-_D391-Pad6_ APA102\nD415 Net-_D415-Pad1_ Net-_D391-Pad1_ Net-_D391-Pad6_ GND VCC Net-_D415-Pad6_ APA102\nD439 Net-_D439-Pad1_ Net-_D415-Pad1_ Net-_D415-Pad6_ GND VCC Net-_D439-Pad6_ APA102\nD463 Net-_D463-Pad1_ Net-_D439-Pad1_ Net-_D439-Pad6_ GND VCC Net-_D463-Pad6_ APA102\nD487 Net-_D487-Pad1_ Net-_D463-Pad1_ Net-_D463-Pad6_ GND VCC Net-_D487-Pad6_ APA102\nD511 Net-_D511-Pad1_ Net-_D487-Pad1_ Net-_D487-Pad6_ GND VCC Net-_D511-Pad6_ APA102\nD535 Net-_D535-Pad1_ Net-_D511-Pad1_ Net-_D511-Pad6_ GND VCC Net-_D535-Pad6_ APA102\nD559 Net-_D559-Pad1_ Net-_D535-Pad1_ Net-_D535-Pad6_ GND VCC Net-_D559-Pad6_ APA102\nD8 Net-_D32-Pad2_ Net-_D559-Pad1_ Net-_D559-Pad6_ GND VCC Net-_D32-Pad3_ APA102\nD32 Net-_D32-Pad1_ Net-_D32-Pad2_ Net-_D32-Pad3_ GND VCC Net-_D32-Pad6_ APA102\nD56 Net-_D56-Pad1_ Net-_D32-Pad1_ Net-_D32-Pad6_ GND VCC Net-_D56-Pad6_ APA102\nD80 Net-_D104-Pad2_ Net-_D56-Pad1_ Net-_D56-Pad6_ GND VCC Net-_D104-Pad3_ APA102\nD104 Net-_D104-Pad1_ Net-_D104-Pad2_ Net-_D104-Pad3_ GND VCC Net-_D104-Pad6_ APA102\nD128 Net-_D128-Pad1_ Net-_D104-Pad1_ Net-_D104-Pad6_ GND VCC Net-_D128-Pad6_ APA102\nD152 Net-_D152-Pad1_ Net-_D128-Pad1_ Net-_D128-Pad6_ GND VCC Net-_D152-Pad6_ APA102\nD176 Net-_D176-Pad1_ Net-_D152-Pad1_ Net-_D152-Pad6_ GND VCC Net-_D176-Pad6_ APA102\nD200 Net-_D200-Pad1_ Net-_D176-Pad1_ Net-_D176-Pad6_ GND VCC Net-_D200-Pad6_ APA102\nD224 Net-_D224-Pad1_ Net-_D200-Pad1_ Net-_D200-Pad6_ GND VCC Net-_D224-Pad6_ APA102\nD248 Net-_D248-Pad1_ Net-_D224-Pad1_ Net-_D224-Pad6_ GND VCC Net-_D248-Pad6_ APA102\nD272 Net-_D272-Pad1_ Net-_D248-Pad1_ Net-_D248-Pad6_ GND VCC Net-_D272-Pad6_ APA102\nD296 Net-_D296-Pad1_ Net-_D272-Pad1_ Net-_D272-Pad6_ GND VCC Net-_D296-Pad6_ APA102\nD320 Net-_D320-Pad1_ Net-_D296-Pad1_ Net-_D296-Pad6_ GND VCC Net-_D320-Pad6_ APA102\nD344 Net-_D344-Pad1_ Net-_D320-Pad1_ Net-_D320-Pad6_ GND VCC Net-_D344-Pad6_ APA102\nD368 Net-_D368-Pad1_ Net-_D344-Pad1_ Net-_D344-Pad6_ GND VCC Net-_D368-Pad6_ APA102\nD392 Net-_D392-Pad1_ Net-_D368-Pad1_ Net-_D368-Pad6_ GND VCC Net-_D392-Pad6_ APA102\nD416 Net-_D416-Pad1_ Net-_D392-Pad1_ Net-_D392-Pad6_ GND VCC Net-_D416-Pad6_ APA102\nD440 Net-_D440-Pad1_ Net-_D416-Pad1_ Net-_D416-Pad6_ GND VCC Net-_D440-Pad6_ APA102\nD464 Net-_D464-Pad1_ Net-_D440-Pad1_ Net-_D440-Pad6_ GND VCC Net-_D464-Pad6_ APA102\nD488 Net-_D488-Pad1_ Net-_D464-Pad1_ Net-_D464-Pad6_ GND VCC Net-_D488-Pad6_ APA102\nD512 Net-_D512-Pad1_ Net-_D488-Pad1_ Net-_D488-Pad6_ GND VCC Net-_D512-Pad6_ APA102\nD536 Net-_D536-Pad1_ Net-_D512-Pad1_ Net-_D512-Pad6_ GND VCC Net-_D536-Pad6_ APA102\nD560 Net-_D560-Pad1_ Net-_D536-Pad1_ Net-_D536-Pad6_ GND VCC Net-_D560-Pad6_ APA102\nD9 Net-_D33-Pad2_ Net-_D560-Pad1_ Net-_D560-Pad6_ GND VCC Net-_D33-Pad3_ APA102\nD33 Net-_D33-Pad1_ Net-_D33-Pad2_ Net-_D33-Pad3_ GND VCC Net-_D33-Pad6_ APA102\nD57 Net-_D57-Pad1_ Net-_D33-Pad1_ Net-_D33-Pad6_ GND VCC Net-_D57-Pad6_ APA102\nD81 Net-_D105-Pad2_ Net-_D57-Pad1_ Net-_D57-Pad6_ GND VCC Net-_D105-Pad3_ APA102\nD105 Net-_D105-Pad1_ Net-_D105-Pad2_ Net-_D105-Pad3_ GND VCC Net-_D105-Pad6_ APA102\nD129 Net-_D129-Pad1_ Net-_D105-Pad1_ Net-_D105-Pad6_ GND VCC Net-_D129-Pad6_ APA102\nD153 Net-_D153-Pad1_ Net-_D129-Pad1_ Net-_D129-Pad6_ GND VCC Net-_D153-Pad6_ APA102\nD177 Net-_D177-Pad1_ Net-_D153-Pad1_ Net-_D153-Pad6_ GND VCC Net-_D177-Pad6_ APA102\nD201 Net-_D201-Pad1_ Net-_D177-Pad1_ Net-_D177-Pad6_ GND VCC Net-_D201-Pad6_ APA102\nD225 Net-_D225-Pad1_ Net-_D201-Pad1_ Net-_D201-Pad6_ GND VCC Net-_D225-Pad6_ APA102\nD249 Net-_D249-Pad1_ Net-_D225-Pad1_ Net-_D225-Pad6_ GND VCC Net-_D249-Pad6_ APA102\nD273 Net-_D273-Pad1_ Net-_D249-Pad1_ Net-_D249-Pad6_ GND VCC Net-_D273-Pad6_ APA102\nD297 Net-_D297-Pad1_ Net-_D273-Pad1_ Net-_D273-Pad6_ GND VCC Net-_D297-Pad6_ APA102\nD321 Net-_D321-Pad1_ Net-_D297-Pad1_ Net-_D297-Pad6_ GND VCC Net-_D321-Pad6_ APA102\nD345 Net-_D345-Pad1_ Net-_D321-Pad1_ Net-_D321-Pad6_ GND VCC Net-_D345-Pad6_ APA102\nD369 Net-_D369-Pad1_ Net-_D345-Pad1_ Net-_D345-Pad6_ GND VCC Net-_D369-Pad6_ APA102\nD393 Net-_D393-Pad1_ Net-_D369-Pad1_ Net-_D369-Pad6_ GND VCC Net-_D393-Pad6_ APA102\nD417 Net-_D417-Pad1_ Net-_D393-Pad1_ Net-_D393-Pad6_ GND VCC Net-_D417-Pad6_ APA102\nD441 Net-_D441-Pad1_ Net-_D417-Pad1_ Net-_D417-Pad6_ GND VCC Net-_D441-Pad6_ APA102\nD465 Net-_D465-Pad1_ Net-_D441-Pad1_ Net-_D441-Pad6_ GND VCC Net-_D465-Pad6_ APA102\nD489 Net-_D489-Pad1_ Net-_D465-Pad1_ Net-_D465-Pad6_ GND VCC Net-_D489-Pad6_ APA102\nD513 Net-_D513-Pad1_ Net-_D489-Pad1_ Net-_D489-Pad6_ GND VCC Net-_D513-Pad6_ APA102\nD537 Net-_D537-Pad1_ Net-_D513-Pad1_ Net-_D513-Pad6_ GND VCC Net-_D537-Pad6_ APA102\nD561 Net-_D10-Pad2_ Net-_D537-Pad1_ Net-_D537-Pad6_ GND VCC Net-_D10-Pad3_ APA102\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ Net-_D10-Pad3_ GND VCC Net-_D10-Pad6_ APA102\nD34 Net-_D34-Pad1_ Net-_D10-Pad1_ Net-_D10-Pad6_ GND VCC Net-_D34-Pad6_ APA102\nD58 Net-_D58-Pad1_ Net-_D34-Pad1_ Net-_D34-Pad6_ GND VCC Net-_D58-Pad6_ APA102\nD82 Net-_D106-Pad2_ Net-_D58-Pad1_ Net-_D58-Pad6_ GND VCC Net-_D106-Pad3_ APA102\nD106 Net-_D106-Pad1_ Net-_D106-Pad2_ Net-_D106-Pad3_ GND VCC Net-_D106-Pad6_ APA102\nD130 Net-_D130-Pad1_ Net-_D106-Pad1_ Net-_D106-Pad6_ GND VCC Net-_D130-Pad6_ APA102\nD154 Net-_D154-Pad1_ Net-_D130-Pad1_ Net-_D130-Pad6_ GND VCC Net-_D154-Pad6_ APA102\nD178 Net-_D178-Pad1_ Net-_D154-Pad1_ Net-_D154-Pad6_ GND VCC Net-_D178-Pad6_ APA102\nD202 Net-_D202-Pad1_ Net-_D178-Pad1_ Net-_D178-Pad6_ GND VCC Net-_D202-Pad6_ APA102\nD226 Net-_D226-Pad1_ Net-_D202-Pad1_ Net-_D202-Pad6_ GND VCC Net-_D226-Pad6_ APA102\nD250 Net-_D250-Pad1_ Net-_D226-Pad1_ Net-_D226-Pad6_ GND VCC Net-_D250-Pad6_ APA102\nD274 Net-_D274-Pad1_ Net-_D250-Pad1_ Net-_D250-Pad6_ GND VCC Net-_D274-Pad6_ APA102\nD298 Net-_D298-Pad1_ Net-_D274-Pad1_ Net-_D274-Pad6_ GND VCC Net-_D298-Pad6_ APA102\nD322 Net-_D322-Pad1_ Net-_D298-Pad1_ Net-_D298-Pad6_ GND VCC Net-_D322-Pad6_ APA102\nD346 Net-_D346-Pad1_ Net-_D322-Pad1_ Net-_D322-Pad6_ GND VCC Net-_D346-Pad6_ APA102\nD370 Net-_D370-Pad1_ Net-_D346-Pad1_ Net-_D346-Pad6_ GND VCC Net-_D370-Pad6_ APA102\nD394 Net-_D394-Pad1_ Net-_D370-Pad1_ Net-_D370-Pad6_ GND VCC Net-_D394-Pad6_ APA102\nD418 Net-_D418-Pad1_ Net-_D394-Pad1_ Net-_D394-Pad6_ GND VCC Net-_D418-Pad6_ APA102\nD442 Net-_D442-Pad1_ Net-_D418-Pad1_ Net-_D418-Pad6_ GND VCC Net-_D442-Pad6_ APA102\nD466 Net-_D466-Pad1_ Net-_D442-Pad1_ Net-_D442-Pad6_ GND VCC Net-_D466-Pad6_ APA102\nD490 Net-_D490-Pad1_ Net-_D466-Pad1_ Net-_D466-Pad6_ GND VCC Net-_D490-Pad6_ APA102\nD514 Net-_D514-Pad1_ Net-_D490-Pad1_ Net-_D490-Pad6_ GND VCC Net-_D514-Pad6_ APA102\nD538 Net-_D538-Pad1_ Net-_D514-Pad1_ Net-_D514-Pad6_ GND VCC Net-_D538-Pad6_ APA102\nD562 Net-_D11-Pad2_ Net-_D538-Pad1_ Net-_D538-Pad6_ GND VCC Net-_D11-Pad3_ APA102\nD11 Net-_D11-Pad1_ Net-_D11-Pad2_ Net-_D11-Pad3_ GND VCC Net-_D11-Pad6_ APA102\nD35 Net-_D35-Pad1_ Net-_D11-Pad1_ Net-_D11-Pad6_ GND VCC Net-_D35-Pad6_ APA102\nD59 Net-_D59-Pad1_ Net-_D35-Pad1_ Net-_D35-Pad6_ GND VCC Net-_D59-Pad6_ APA102\nD83 Net-_D107-Pad2_ Net-_D59-Pad1_ Net-_D59-Pad6_ GND VCC Net-_D107-Pad3_ APA102\nD107 Net-_D107-Pad1_ Net-_D107-Pad2_ Net-_D107-Pad3_ GND VCC Net-_D107-Pad6_ APA102\nD131 Net-_D131-Pad1_ Net-_D107-Pad1_ Net-_D107-Pad6_ GND VCC Net-_D131-Pad6_ APA102\nD155 Net-_D155-Pad1_ Net-_D131-Pad1_ Net-_D131-Pad6_ GND VCC Net-_D155-Pad6_ APA102\nD179 Net-_D179-Pad1_ Net-_D155-Pad1_ Net-_D155-Pad6_ GND VCC Net-_D179-Pad6_ APA102\nD203 Net-_D203-Pad1_ Net-_D179-Pad1_ Net-_D179-Pad6_ GND VCC Net-_D203-Pad6_ APA102\nD227 Net-_D227-Pad1_ Net-_D203-Pad1_ Net-_D203-Pad6_ GND VCC Net-_D227-Pad6_ APA102\nD251 Net-_D251-Pad1_ Net-_D227-Pad1_ Net-_D227-Pad6_ GND VCC Net-_D251-Pad6_ APA102\nD275 Net-_D275-Pad1_ Net-_D251-Pad1_ Net-_D251-Pad6_ GND VCC Net-_D275-Pad6_ APA102\nD299 Net-_D299-Pad1_ Net-_D275-Pad1_ Net-_D275-Pad6_ GND VCC Net-_D299-Pad6_ APA102\nD323 Net-_D323-Pad1_ Net-_D299-Pad1_ Net-_D299-Pad6_ GND VCC Net-_D323-Pad6_ APA102\nD347 Net-_D347-Pad1_ Net-_D323-Pad1_ Net-_D323-Pad6_ GND VCC Net-_D347-Pad6_ APA102\nD371 Net-_D371-Pad1_ Net-_D347-Pad1_ Net-_D347-Pad6_ GND VCC Net-_D371-Pad6_ APA102\nD395 Net-_D395-Pad1_ Net-_D371-Pad1_ Net-_D371-Pad6_ GND VCC Net-_D395-Pad6_ APA102\nD419 Net-_D419-Pad1_ Net-_D395-Pad1_ Net-_D395-Pad6_ GND VCC Net-_D419-Pad6_ APA102\nD443 Net-_D443-Pad1_ Net-_D419-Pad1_ Net-_D419-Pad6_ GND VCC Net-_D443-Pad6_ APA102\nD467 Net-_D467-Pad1_ Net-_D443-Pad1_ Net-_D443-Pad6_ GND VCC Net-_D467-Pad6_ APA102\nD491 Net-_D491-Pad1_ Net-_D467-Pad1_ Net-_D467-Pad6_ GND VCC Net-_D491-Pad6_ APA102\nD515 Net-_D515-Pad1_ Net-_D491-Pad1_ Net-_D491-Pad6_ GND VCC Net-_D515-Pad6_ APA102\nD539 Net-_D539-Pad1_ Net-_D515-Pad1_ Net-_D515-Pad6_ GND VCC Net-_D539-Pad6_ APA102\nD563 Net-_D12-Pad2_ Net-_D539-Pad1_ Net-_D539-Pad6_ GND VCC Net-_D12-Pad3_ APA102\nD12 Net-_D12-Pad1_ Net-_D12-Pad2_ Net-_D12-Pad3_ GND VCC Net-_D12-Pad6_ APA102\nD36 Net-_D36-Pad1_ Net-_D12-Pad1_ Net-_D12-Pad6_ GND VCC Net-_D36-Pad6_ APA102\nD60 Net-_D60-Pad1_ Net-_D36-Pad1_ Net-_D36-Pad6_ GND VCC Net-_D60-Pad6_ APA102\nD84 Net-_D108-Pad2_ Net-_D60-Pad1_ Net-_D60-Pad6_ GND VCC Net-_D108-Pad3_ APA102\nD108 Net-_D108-Pad1_ Net-_D108-Pad2_ Net-_D108-Pad3_ GND VCC Net-_D108-Pad6_ APA102\nD132 Net-_D132-Pad1_ Net-_D108-Pad1_ Net-_D108-Pad6_ GND VCC Net-_D132-Pad6_ APA102\nD156 Net-_D156-Pad1_ Net-_D132-Pad1_ Net-_D132-Pad6_ GND VCC Net-_D156-Pad6_ APA102\nD180 Net-_D180-Pad1_ Net-_D156-Pad1_ Net-_D156-Pad6_ GND VCC Net-_D180-Pad6_ APA102\nD204 Net-_D204-Pad1_ Net-_D180-Pad1_ Net-_D180-Pad6_ GND VCC Net-_D204-Pad6_ APA102\nD228 Net-_D228-Pad1_ Net-_D204-Pad1_ Net-_D204-Pad6_ GND VCC Net-_D228-Pad6_ APA102\nD252 Net-_D252-Pad1_ Net-_D228-Pad1_ Net-_D228-Pad6_ GND VCC Net-_D252-Pad6_ APA102\nD276 Net-_D276-Pad1_ Net-_D252-Pad1_ Net-_D252-Pad6_ GND VCC Net-_D276-Pad6_ APA102\nD300 Net-_D300-Pad1_ Net-_D276-Pad1_ Net-_D276-Pad6_ GND VCC Net-_D300-Pad6_ APA102\nD324 Net-_D324-Pad1_ Net-_D300-Pad1_ Net-_D300-Pad6_ GND VCC Net-_D324-Pad6_ APA102\nD348 Net-_D348-Pad1_ Net-_D324-Pad1_ Net-_D324-Pad6_ GND VCC Net-_D348-Pad6_ APA102\nD372 Net-_D372-Pad1_ Net-_D348-Pad1_ Net-_D348-Pad6_ GND VCC Net-_D372-Pad6_ APA102\nD396 Net-_D396-Pad1_ Net-_D372-Pad1_ Net-_D372-Pad6_ GND VCC Net-_D396-Pad6_ APA102\nD420 Net-_D420-Pad1_ Net-_D396-Pad1_ Net-_D396-Pad6_ GND VCC Net-_D420-Pad6_ APA102\nD444 Net-_D444-Pad1_ Net-_D420-Pad1_ Net-_D420-Pad6_ GND VCC Net-_D444-Pad6_ APA102\nD468 Net-_D468-Pad1_ Net-_D444-Pad1_ Net-_D444-Pad6_ GND VCC Net-_D468-Pad6_ APA102\nD492 Net-_D492-Pad1_ Net-_D468-Pad1_ Net-_D468-Pad6_ GND VCC Net-_D492-Pad6_ APA102\nD516 Net-_D516-Pad1_ Net-_D492-Pad1_ Net-_D492-Pad6_ GND VCC Net-_D516-Pad6_ APA102\nD540 Net-_D540-Pad1_ Net-_D516-Pad1_ Net-_D516-Pad6_ GND VCC Net-_D540-Pad6_ APA102\nD564 Net-_D13-Pad2_ Net-_D540-Pad1_ Net-_D540-Pad6_ GND VCC Net-_D13-Pad3_ APA102\nD13 Net-_D13-Pad1_ Net-_D13-Pad2_ Net-_D13-Pad3_ GND VCC Net-_D13-Pad6_ APA102\nD37 Net-_D37-Pad1_ Net-_D13-Pad1_ Net-_D13-Pad6_ GND VCC Net-_D37-Pad6_ APA102\nD61 Net-_D61-Pad1_ Net-_D37-Pad1_ Net-_D37-Pad6_ GND VCC Net-_D61-Pad6_ APA102\nD85 Net-_D109-Pad2_ Net-_D61-Pad1_ Net-_D61-Pad6_ GND VCC Net-_D109-Pad3_ APA102\nD109 Net-_D109-Pad1_ Net-_D109-Pad2_ Net-_D109-Pad3_ GND VCC Net-_D109-Pad6_ APA102\nD133 Net-_D133-Pad1_ Net-_D109-Pad1_ Net-_D109-Pad6_ GND VCC Net-_D133-Pad6_ APA102\nD157 Net-_D157-Pad1_ Net-_D133-Pad1_ Net-_D133-Pad6_ GND VCC Net-_D157-Pad6_ APA102\nD181 Net-_D181-Pad1_ Net-_D157-Pad1_ Net-_D157-Pad6_ GND VCC Net-_D181-Pad6_ APA102\nD205 Net-_D205-Pad1_ Net-_D181-Pad1_ Net-_D181-Pad6_ GND VCC Net-_D205-Pad6_ APA102\nD229 Net-_D229-Pad1_ Net-_D205-Pad1_ Net-_D205-Pad6_ GND VCC Net-_D229-Pad6_ APA102\nD253 Net-_D253-Pad1_ Net-_D229-Pad1_ Net-_D229-Pad6_ GND VCC Net-_D253-Pad6_ APA102\nD277 Net-_D277-Pad1_ Net-_D253-Pad1_ Net-_D253-Pad6_ GND VCC Net-_D277-Pad6_ APA102\nD301 Net-_D301-Pad1_ Net-_D277-Pad1_ Net-_D277-Pad6_ GND VCC Net-_D301-Pad6_ APA102\nD325 Net-_D325-Pad1_ Net-_D301-Pad1_ Net-_D301-Pad6_ GND VCC Net-_D325-Pad6_ APA102\nD349 Net-_D349-Pad1_ Net-_D325-Pad1_ Net-_D325-Pad6_ GND VCC Net-_D349-Pad6_ APA102\nD373 Net-_D373-Pad1_ Net-_D349-Pad1_ Net-_D349-Pad6_ GND VCC Net-_D373-Pad6_ APA102\nD397 Net-_D397-Pad1_ Net-_D373-Pad1_ Net-_D373-Pad6_ GND VCC Net-_D397-Pad6_ APA102\nD421 Net-_D421-Pad1_ Net-_D397-Pad1_ Net-_D397-Pad6_ GND VCC Net-_D421-Pad6_ APA102\nD445 Net-_D445-Pad1_ Net-_D421-Pad1_ Net-_D421-Pad6_ GND VCC Net-_D445-Pad6_ APA102\nD469 Net-_D469-Pad1_ Net-_D445-Pad1_ Net-_D445-Pad6_ GND VCC Net-_D469-Pad6_ APA102\nD493 Net-_D493-Pad1_ Net-_D469-Pad1_ Net-_D469-Pad6_ GND VCC Net-_D493-Pad6_ APA102\nD517 Net-_D517-Pad1_ Net-_D493-Pad1_ Net-_D493-Pad6_ GND VCC Net-_D517-Pad6_ APA102\nD541 Net-_D541-Pad1_ Net-_D517-Pad1_ Net-_D517-Pad6_ GND VCC Net-_D541-Pad6_ APA102\nD565 Net-_D14-Pad2_ Net-_D541-Pad1_ Net-_D541-Pad6_ GND VCC Net-_D14-Pad3_ APA102\nD14 Net-_D14-Pad1_ Net-_D14-Pad2_ Net-_D14-Pad3_ GND VCC Net-_D14-Pad6_ APA102\nD38 Net-_D38-Pad1_ Net-_D14-Pad1_ Net-_D14-Pad6_ GND VCC Net-_D38-Pad6_ APA102\nD62 Net-_D62-Pad1_ Net-_D38-Pad1_ Net-_D38-Pad6_ GND VCC Net-_D62-Pad6_ APA102\nD86 Net-_D110-Pad2_ Net-_D62-Pad1_ Net-_D62-Pad6_ GND VCC Net-_D110-Pad3_ APA102\nD110 Net-_D110-Pad1_ Net-_D110-Pad2_ Net-_D110-Pad3_ GND VCC Net-_D110-Pad6_ APA102\nD134 Net-_D134-Pad1_ Net-_D110-Pad1_ Net-_D110-Pad6_ GND VCC Net-_D134-Pad6_ APA102\nD158 Net-_D158-Pad1_ Net-_D134-Pad1_ Net-_D134-Pad6_ GND VCC Net-_D158-Pad6_ APA102\nD182 Net-_D182-Pad1_ Net-_D158-Pad1_ Net-_D158-Pad6_ GND VCC Net-_D182-Pad6_ APA102\nD206 Net-_D206-Pad1_ Net-_D182-Pad1_ Net-_D182-Pad6_ GND VCC Net-_D206-Pad6_ APA102\nD230 Net-_D230-Pad1_ Net-_D206-Pad1_ Net-_D206-Pad6_ GND VCC Net-_D230-Pad6_ APA102\nD254 Net-_D254-Pad1_ Net-_D230-Pad1_ Net-_D230-Pad6_ GND VCC Net-_D254-Pad6_ APA102\nD278 Net-_D278-Pad1_ Net-_D254-Pad1_ Net-_D254-Pad6_ GND VCC Net-_D278-Pad6_ APA102\nD302 Net-_D302-Pad1_ Net-_D278-Pad1_ Net-_D278-Pad6_ GND VCC Net-_D302-Pad6_ APA102\nD326 Net-_D326-Pad1_ Net-_D302-Pad1_ Net-_D302-Pad6_ GND VCC Net-_D326-Pad6_ APA102\nD350 Net-_D350-Pad1_ Net-_D326-Pad1_ Net-_D326-Pad6_ GND VCC Net-_D350-Pad6_ APA102\nD374 Net-_D374-Pad1_ Net-_D350-Pad1_ Net-_D350-Pad6_ GND VCC Net-_D374-Pad6_ APA102\nD398 Net-_D398-Pad1_ Net-_D374-Pad1_ Net-_D374-Pad6_ GND VCC Net-_D398-Pad6_ APA102\nD422 Net-_D422-Pad1_ Net-_D398-Pad1_ Net-_D398-Pad6_ GND VCC Net-_D422-Pad6_ APA102\nD446 Net-_D446-Pad1_ Net-_D422-Pad1_ Net-_D422-Pad6_ GND VCC Net-_D446-Pad6_ APA102\nD470 Net-_D470-Pad1_ Net-_D446-Pad1_ Net-_D446-Pad6_ GND VCC Net-_D470-Pad6_ APA102\nD494 Net-_D494-Pad1_ Net-_D470-Pad1_ Net-_D470-Pad6_ GND VCC Net-_D494-Pad6_ APA102\nD518 Net-_D518-Pad1_ Net-_D494-Pad1_ Net-_D494-Pad6_ GND VCC Net-_D518-Pad6_ APA102\nD542 Net-_D542-Pad1_ Net-_D518-Pad1_ Net-_D518-Pad6_ GND VCC Net-_D542-Pad6_ APA102\nD566 Net-_D15-Pad2_ Net-_D542-Pad1_ Net-_D542-Pad6_ GND VCC Net-_D15-Pad3_ APA102\nD15 Net-_D15-Pad1_ Net-_D15-Pad2_ Net-_D15-Pad3_ GND VCC Net-_D15-Pad6_ APA102\nD39 Net-_D39-Pad1_ Net-_D15-Pad1_ Net-_D15-Pad6_ GND VCC Net-_D39-Pad6_ APA102\nD63 Net-_D63-Pad1_ Net-_D39-Pad1_ Net-_D39-Pad6_ GND VCC Net-_D63-Pad6_ APA102\nD87 Net-_D111-Pad2_ Net-_D63-Pad1_ Net-_D63-Pad6_ GND VCC Net-_D111-Pad3_ APA102\nD111 Net-_D111-Pad1_ Net-_D111-Pad2_ Net-_D111-Pad3_ GND VCC Net-_D111-Pad6_ APA102\nD135 Net-_D135-Pad1_ Net-_D111-Pad1_ Net-_D111-Pad6_ GND VCC Net-_D135-Pad6_ APA102\nD159 Net-_D159-Pad1_ Net-_D135-Pad1_ Net-_D135-Pad6_ GND VCC Net-_D159-Pad6_ APA102\nD183 Net-_D183-Pad1_ Net-_D159-Pad1_ Net-_D159-Pad6_ GND VCC Net-_D183-Pad6_ APA102\nD207 Net-_D207-Pad1_ Net-_D183-Pad1_ Net-_D183-Pad6_ GND VCC Net-_D207-Pad6_ APA102\nD231 Net-_D231-Pad1_ Net-_D207-Pad1_ Net-_D207-Pad6_ GND VCC Net-_D231-Pad6_ APA102\nD255 Net-_D255-Pad1_ Net-_D231-Pad1_ Net-_D231-Pad6_ GND VCC Net-_D255-Pad6_ APA102\nD279 Net-_D279-Pad1_ Net-_D255-Pad1_ Net-_D255-Pad6_ GND VCC Net-_D279-Pad6_ APA102\nD303 Net-_D303-Pad1_ Net-_D279-Pad1_ Net-_D279-Pad6_ GND VCC Net-_D303-Pad6_ APA102\nD327 Net-_D327-Pad1_ Net-_D303-Pad1_ Net-_D303-Pad6_ GND VCC Net-_D327-Pad6_ APA102\nD351 Net-_D351-Pad1_ Net-_D327-Pad1_ Net-_D327-Pad6_ GND VCC Net-_D351-Pad6_ APA102\nD375 Net-_D375-Pad1_ Net-_D351-Pad1_ Net-_D351-Pad6_ GND VCC Net-_D375-Pad6_ APA102\nD399 Net-_D399-Pad1_ Net-_D375-Pad1_ Net-_D375-Pad6_ GND VCC Net-_D399-Pad6_ APA102\nD423 Net-_D423-Pad1_ Net-_D399-Pad1_ Net-_D399-Pad6_ GND VCC Net-_D423-Pad6_ APA102\nD447 Net-_D447-Pad1_ Net-_D423-Pad1_ Net-_D423-Pad6_ GND VCC Net-_D447-Pad6_ APA102\nD471 Net-_D471-Pad1_ Net-_D447-Pad1_ Net-_D447-Pad6_ GND VCC Net-_D471-Pad6_ APA102\nD495 Net-_D495-Pad1_ Net-_D471-Pad1_ Net-_D471-Pad6_ GND VCC Net-_D495-Pad6_ APA102\nD519 Net-_D519-Pad1_ Net-_D495-Pad1_ Net-_D495-Pad6_ GND VCC Net-_D519-Pad6_ APA102\nD543 Net-_D543-Pad1_ Net-_D519-Pad1_ Net-_D519-Pad6_ GND VCC Net-_D543-Pad6_ APA102\nD567 Net-_D16-Pad2_ Net-_D543-Pad1_ Net-_D543-Pad6_ GND VCC Net-_D16-Pad3_ APA102\nD16 Net-_D16-Pad1_ Net-_D16-Pad2_ Net-_D16-Pad3_ GND VCC Net-_D16-Pad6_ APA102\nD40 Net-_D40-Pad1_ Net-_D16-Pad1_ Net-_D16-Pad6_ GND VCC Net-_D40-Pad6_ APA102\nD64 Net-_D64-Pad1_ Net-_D40-Pad1_ Net-_D40-Pad6_ GND VCC Net-_D64-Pad6_ APA102\nD88 Net-_D112-Pad2_ Net-_D64-Pad1_ Net-_D64-Pad6_ GND VCC Net-_D112-Pad3_ APA102\nD112 Net-_D112-Pad1_ Net-_D112-Pad2_ Net-_D112-Pad3_ GND VCC Net-_D112-Pad6_ APA102\nD136 Net-_D136-Pad1_ Net-_D112-Pad1_ Net-_D112-Pad6_ GND VCC Net-_D136-Pad6_ APA102\nD160 Net-_D160-Pad1_ Net-_D136-Pad1_ Net-_D136-Pad6_ GND VCC Net-_D160-Pad6_ APA102\nD184 Net-_D184-Pad1_ Net-_D160-Pad1_ Net-_D160-Pad6_ GND VCC Net-_D184-Pad6_ APA102\nD208 Net-_D208-Pad1_ Net-_D184-Pad1_ Net-_D184-Pad6_ GND VCC Net-_D208-Pad6_ APA102\nD232 Net-_D232-Pad1_ Net-_D208-Pad1_ Net-_D208-Pad6_ GND VCC Net-_D232-Pad6_ APA102\nD256 Net-_D256-Pad1_ Net-_D232-Pad1_ Net-_D232-Pad6_ GND VCC Net-_D256-Pad6_ APA102\nD280 Net-_D280-Pad1_ Net-_D256-Pad1_ Net-_D256-Pad6_ GND VCC Net-_D280-Pad6_ APA102\nD304 Net-_D304-Pad1_ Net-_D280-Pad1_ Net-_D280-Pad6_ GND VCC Net-_D304-Pad6_ APA102\nD328 Net-_D328-Pad1_ Net-_D304-Pad1_ Net-_D304-Pad6_ GND VCC Net-_D328-Pad6_ APA102\nD352 Net-_D352-Pad1_ Net-_D328-Pad1_ Net-_D328-Pad6_ GND VCC Net-_D352-Pad6_ APA102\nD376 Net-_D376-Pad1_ Net-_D352-Pad1_ Net-_D352-Pad6_ GND VCC Net-_D376-Pad6_ APA102\nD400 Net-_D400-Pad1_ Net-_D376-Pad1_ Net-_D376-Pad6_ GND VCC Net-_D400-Pad6_ APA102\nD424 Net-_D424-Pad1_ Net-_D400-Pad1_ Net-_D400-Pad6_ GND VCC Net-_D424-Pad6_ APA102\nD448 Net-_D448-Pad1_ Net-_D424-Pad1_ Net-_D424-Pad6_ GND VCC Net-_D448-Pad6_ APA102\nD472 Net-_D472-Pad1_ Net-_D448-Pad1_ Net-_D448-Pad6_ GND VCC Net-_D472-Pad6_ APA102\nD496 Net-_D496-Pad1_ Net-_D472-Pad1_ Net-_D472-Pad6_ GND VCC Net-_D496-Pad6_ APA102\nD520 Net-_D520-Pad1_ Net-_D496-Pad1_ Net-_D496-Pad6_ GND VCC Net-_D520-Pad6_ APA102\nD544 Net-_D544-Pad1_ Net-_D520-Pad1_ Net-_D520-Pad6_ GND VCC Net-_D544-Pad6_ APA102\nD568 Net-_D17-Pad2_ Net-_D544-Pad1_ Net-_D544-Pad6_ GND VCC Net-_D17-Pad3_ APA102\nD17 Net-_D17-Pad1_ Net-_D17-Pad2_ Net-_D17-Pad3_ GND VCC Net-_D17-Pad6_ APA102\nD41 Net-_D41-Pad1_ Net-_D17-Pad1_ Net-_D17-Pad6_ GND VCC Net-_D41-Pad6_ APA102\nD65 Net-_D65-Pad1_ Net-_D41-Pad1_ Net-_D41-Pad6_ GND VCC Net-_D65-Pad6_ APA102\nD89 Net-_D113-Pad2_ Net-_D65-Pad1_ Net-_D65-Pad6_ GND VCC Net-_D113-Pad3_ APA102\nD113 Net-_D113-Pad1_ Net-_D113-Pad2_ Net-_D113-Pad3_ GND VCC Net-_D113-Pad6_ APA102\nD137 Net-_D137-Pad1_ Net-_D113-Pad1_ Net-_D113-Pad6_ GND VCC Net-_D137-Pad6_ APA102\nD161 Net-_D161-Pad1_ Net-_D137-Pad1_ Net-_D137-Pad6_ GND VCC Net-_D161-Pad6_ APA102\nD185 Net-_D185-Pad1_ Net-_D161-Pad1_ Net-_D161-Pad6_ GND VCC Net-_D185-Pad6_ APA102\nD209 Net-_D209-Pad1_ Net-_D185-Pad1_ Net-_D185-Pad6_ GND VCC Net-_D209-Pad6_ APA102\nD233 Net-_D233-Pad1_ Net-_D209-Pad1_ Net-_D209-Pad6_ GND VCC Net-_D233-Pad6_ APA102\nD257 Net-_D257-Pad1_ Net-_D233-Pad1_ Net-_D233-Pad6_ GND VCC Net-_D257-Pad6_ APA102\nD281 Net-_D281-Pad1_ Net-_D257-Pad1_ Net-_D257-Pad6_ GND VCC Net-_D281-Pad6_ APA102\nD305 Net-_D305-Pad1_ Net-_D281-Pad1_ Net-_D281-Pad6_ GND VCC Net-_D305-Pad6_ APA102\nD329 Net-_D329-Pad1_ Net-_D305-Pad1_ Net-_D305-Pad6_ GND VCC Net-_D329-Pad6_ APA102\nD353 Net-_D353-Pad1_ Net-_D329-Pad1_ Net-_D329-Pad6_ GND VCC Net-_D353-Pad6_ APA102\nD377 Net-_D377-Pad1_ Net-_D353-Pad1_ Net-_D353-Pad6_ GND VCC Net-_D377-Pad6_ APA102\nD401 Net-_D401-Pad1_ Net-_D377-Pad1_ Net-_D377-Pad6_ GND VCC Net-_D401-Pad6_ APA102\nD425 Net-_D425-Pad1_ Net-_D401-Pad1_ Net-_D401-Pad6_ GND VCC Net-_D425-Pad6_ APA102\nD449 Net-_D449-Pad1_ Net-_D425-Pad1_ Net-_D425-Pad6_ GND VCC Net-_D449-Pad6_ APA102\nD473 Net-_D473-Pad1_ Net-_D449-Pad1_ Net-_D449-Pad6_ GND VCC Net-_D473-Pad6_ APA102\nD497 Net-_D497-Pad1_ Net-_D473-Pad1_ Net-_D473-Pad6_ GND VCC Net-_D497-Pad6_ APA102\nD521 Net-_D521-Pad1_ Net-_D497-Pad1_ Net-_D497-Pad6_ GND VCC Net-_D521-Pad6_ APA102\nD545 Net-_D545-Pad1_ Net-_D521-Pad1_ Net-_D521-Pad6_ GND VCC Net-_D545-Pad6_ APA102\nD569 Net-_D18-Pad2_ Net-_D545-Pad1_ Net-_D545-Pad6_ GND VCC Net-_D18-Pad3_ APA102\nD18 Net-_D18-Pad1_ Net-_D18-Pad2_ Net-_D18-Pad3_ GND VCC Net-_D18-Pad6_ APA102\nD42 Net-_D42-Pad1_ Net-_D18-Pad1_ Net-_D18-Pad6_ GND VCC Net-_D42-Pad6_ APA102\nD66 Net-_D66-Pad1_ Net-_D42-Pad1_ Net-_D42-Pad6_ GND VCC Net-_D66-Pad6_ APA102\nD90 Net-_D114-Pad2_ Net-_D66-Pad1_ Net-_D66-Pad6_ GND VCC Net-_D114-Pad3_ APA102\nD114 Net-_D114-Pad1_ Net-_D114-Pad2_ Net-_D114-Pad3_ GND VCC Net-_D114-Pad6_ APA102\nD138 Net-_D138-Pad1_ Net-_D114-Pad1_ Net-_D114-Pad6_ GND VCC Net-_D138-Pad6_ APA102\nD162 Net-_D162-Pad1_ Net-_D138-Pad1_ Net-_D138-Pad6_ GND VCC Net-_D162-Pad6_ APA102\nD186 Net-_D186-Pad1_ Net-_D162-Pad1_ Net-_D162-Pad6_ GND VCC Net-_D186-Pad6_ APA102\nD210 Net-_D210-Pad1_ Net-_D186-Pad1_ Net-_D186-Pad6_ GND VCC Net-_D210-Pad6_ APA102\nD234 Net-_D234-Pad1_ Net-_D210-Pad1_ Net-_D210-Pad6_ GND VCC Net-_D234-Pad6_ APA102\nD258 Net-_D258-Pad1_ Net-_D234-Pad1_ Net-_D234-Pad6_ GND VCC Net-_D258-Pad6_ APA102\nD282 Net-_D282-Pad1_ Net-_D258-Pad1_ Net-_D258-Pad6_ GND VCC Net-_D282-Pad6_ APA102\nD306 Net-_D306-Pad1_ Net-_D282-Pad1_ Net-_D282-Pad6_ GND VCC Net-_D306-Pad6_ APA102\nD330 Net-_D330-Pad1_ Net-_D306-Pad1_ Net-_D306-Pad6_ GND VCC Net-_D330-Pad6_ APA102\nD354 Net-_D354-Pad1_ Net-_D330-Pad1_ Net-_D330-Pad6_ GND VCC Net-_D354-Pad6_ APA102\nD378 Net-_D378-Pad1_ Net-_D354-Pad1_ Net-_D354-Pad6_ GND VCC Net-_D378-Pad6_ APA102\nD402 Net-_D402-Pad1_ Net-_D378-Pad1_ Net-_D378-Pad6_ GND VCC Net-_D402-Pad6_ APA102\nD426 Net-_D426-Pad1_ Net-_D402-Pad1_ Net-_D402-Pad6_ GND VCC Net-_D426-Pad6_ APA102\nD450 Net-_D450-Pad1_ Net-_D426-Pad1_ Net-_D426-Pad6_ GND VCC Net-_D450-Pad6_ APA102\nD474 Net-_D474-Pad1_ Net-_D450-Pad1_ Net-_D450-Pad6_ GND VCC Net-_D474-Pad6_ APA102\nD498 Net-_D498-Pad1_ Net-_D474-Pad1_ Net-_D474-Pad6_ GND VCC Net-_D498-Pad6_ APA102\nD522 Net-_D522-Pad1_ Net-_D498-Pad1_ Net-_D498-Pad6_ GND VCC Net-_D522-Pad6_ APA102\nD546 Net-_D546-Pad1_ Net-_D522-Pad1_ Net-_D522-Pad6_ GND VCC Net-_D546-Pad6_ APA102\nD570 Net-_D19-Pad2_ Net-_D546-Pad1_ Net-_D546-Pad6_ GND VCC Net-_D19-Pad3_ APA102\nD19 Net-_D19-Pad1_ Net-_D19-Pad2_ Net-_D19-Pad3_ GND VCC Net-_D19-Pad6_ APA102\nD43 Net-_D43-Pad1_ Net-_D19-Pad1_ Net-_D19-Pad6_ GND VCC Net-_D43-Pad6_ APA102\nD67 Net-_D67-Pad1_ Net-_D43-Pad1_ Net-_D43-Pad6_ GND VCC Net-_D67-Pad6_ APA102\nD91 Net-_D115-Pad2_ Net-_D67-Pad1_ Net-_D67-Pad6_ GND VCC Net-_D115-Pad3_ APA102\nD115 Net-_D115-Pad1_ Net-_D115-Pad2_ Net-_D115-Pad3_ GND VCC Net-_D115-Pad6_ APA102\nD139 Net-_D139-Pad1_ Net-_D115-Pad1_ Net-_D115-Pad6_ GND VCC Net-_D139-Pad6_ APA102\nD163 Net-_D163-Pad1_ Net-_D139-Pad1_ Net-_D139-Pad6_ GND VCC Net-_D163-Pad6_ APA102\nD187 Net-_D187-Pad1_ Net-_D163-Pad1_ Net-_D163-Pad6_ GND VCC Net-_D187-Pad6_ APA102\nD211 Net-_D211-Pad1_ Net-_D187-Pad1_ Net-_D187-Pad6_ GND VCC Net-_D211-Pad6_ APA102\nD235 Net-_D235-Pad1_ Net-_D211-Pad1_ Net-_D211-Pad6_ GND VCC Net-_D235-Pad6_ APA102\nD259 Net-_D259-Pad1_ Net-_D235-Pad1_ Net-_D235-Pad6_ GND VCC Net-_D259-Pad6_ APA102\nD283 Net-_D283-Pad1_ Net-_D259-Pad1_ Net-_D259-Pad6_ GND VCC Net-_D283-Pad6_ APA102\nD307 Net-_D307-Pad1_ Net-_D283-Pad1_ Net-_D283-Pad6_ GND VCC Net-_D307-Pad6_ APA102\nD331 Net-_D331-Pad1_ Net-_D307-Pad1_ Net-_D307-Pad6_ GND VCC Net-_D331-Pad6_ APA102\nD355 Net-_D355-Pad1_ Net-_D331-Pad1_ Net-_D331-Pad6_ GND VCC Net-_D355-Pad6_ APA102\nD379 Net-_D379-Pad1_ Net-_D355-Pad1_ Net-_D355-Pad6_ GND VCC Net-_D379-Pad6_ APA102\nD403 Net-_D403-Pad1_ Net-_D379-Pad1_ Net-_D379-Pad6_ GND VCC Net-_D403-Pad6_ APA102\nD427 Net-_D427-Pad1_ Net-_D403-Pad1_ Net-_D403-Pad6_ GND VCC Net-_D427-Pad6_ APA102\nD451 Net-_D451-Pad1_ Net-_D427-Pad1_ Net-_D427-Pad6_ GND VCC Net-_D451-Pad6_ APA102\nD475 Net-_D475-Pad1_ Net-_D451-Pad1_ Net-_D451-Pad6_ GND VCC Net-_D475-Pad6_ APA102\nD499 Net-_D499-Pad1_ Net-_D475-Pad1_ Net-_D475-Pad6_ GND VCC Net-_D499-Pad6_ APA102\nD523 Net-_D523-Pad1_ Net-_D499-Pad1_ Net-_D499-Pad6_ GND VCC Net-_D523-Pad6_ APA102\nD547 Net-_D547-Pad1_ Net-_D523-Pad1_ Net-_D523-Pad6_ GND VCC Net-_D547-Pad6_ APA102\nD571 Net-_D20-Pad2_ Net-_D547-Pad1_ Net-_D547-Pad6_ GND VCC Net-_D20-Pad3_ APA102\nD20 Net-_D20-Pad1_ Net-_D20-Pad2_ Net-_D20-Pad3_ GND VCC Net-_D20-Pad6_ APA102\nD44 Net-_D44-Pad1_ Net-_D20-Pad1_ Net-_D20-Pad6_ GND VCC Net-_D44-Pad6_ APA102\nD68 Net-_D68-Pad1_ Net-_D44-Pad1_ Net-_D44-Pad6_ GND VCC Net-_D68-Pad6_ APA102\nD92 Net-_D116-Pad2_ Net-_D68-Pad1_ Net-_D68-Pad6_ GND VCC Net-_D116-Pad3_ APA102\nD116 Net-_D116-Pad1_ Net-_D116-Pad2_ Net-_D116-Pad3_ GND VCC Net-_D116-Pad6_ APA102\nD140 Net-_D140-Pad1_ Net-_D116-Pad1_ Net-_D116-Pad6_ GND VCC Net-_D140-Pad6_ APA102\nD164 Net-_D164-Pad1_ Net-_D140-Pad1_ Net-_D140-Pad6_ GND VCC Net-_D164-Pad6_ APA102\nD188 Net-_D188-Pad1_ Net-_D164-Pad1_ Net-_D164-Pad6_ GND VCC Net-_D188-Pad6_ APA102\nD212 Net-_D212-Pad1_ Net-_D188-Pad1_ Net-_D188-Pad6_ GND VCC Net-_D212-Pad6_ APA102\nD236 Net-_D236-Pad1_ Net-_D212-Pad1_ Net-_D212-Pad6_ GND VCC Net-_D236-Pad6_ APA102\nD260 Net-_D260-Pad1_ Net-_D236-Pad1_ Net-_D236-Pad6_ GND VCC Net-_D260-Pad6_ APA102\nD284 Net-_D284-Pad1_ Net-_D260-Pad1_ Net-_D260-Pad6_ GND VCC Net-_D284-Pad6_ APA102\nD308 Net-_D308-Pad1_ Net-_D284-Pad1_ Net-_D284-Pad6_ GND VCC Net-_D308-Pad6_ APA102\nD332 Net-_D332-Pad1_ Net-_D308-Pad1_ Net-_D308-Pad6_ GND VCC Net-_D332-Pad6_ APA102\nD356 Net-_D356-Pad1_ Net-_D332-Pad1_ Net-_D332-Pad6_ GND VCC Net-_D356-Pad6_ APA102\nD380 Net-_D380-Pad1_ Net-_D356-Pad1_ Net-_D356-Pad6_ GND VCC Net-_D380-Pad6_ APA102\nD404 Net-_D404-Pad1_ Net-_D380-Pad1_ Net-_D380-Pad6_ GND VCC Net-_D404-Pad6_ APA102\nD428 Net-_D428-Pad1_ Net-_D404-Pad1_ Net-_D404-Pad6_ GND VCC Net-_D428-Pad6_ APA102\nD452 Net-_D452-Pad1_ Net-_D428-Pad1_ Net-_D428-Pad6_ GND VCC Net-_D452-Pad6_ APA102\nD476 Net-_D476-Pad1_ Net-_D452-Pad1_ Net-_D452-Pad6_ GND VCC Net-_D476-Pad6_ APA102\nD500 Net-_D500-Pad1_ Net-_D476-Pad1_ Net-_D476-Pad6_ GND VCC Net-_D500-Pad6_ APA102\nD524 Net-_D524-Pad1_ Net-_D500-Pad1_ Net-_D500-Pad6_ GND VCC Net-_D524-Pad6_ APA102\nD548 Net-_D548-Pad1_ Net-_D524-Pad1_ Net-_D524-Pad6_ GND VCC Net-_D548-Pad6_ APA102\nD572 Net-_D21-Pad2_ Net-_D548-Pad1_ Net-_D548-Pad6_ GND VCC Net-_D21-Pad3_ APA102\nD21 Net-_D21-Pad1_ Net-_D21-Pad2_ Net-_D21-Pad3_ GND VCC Net-_D21-Pad6_ APA102\nD45 Net-_D45-Pad1_ Net-_D21-Pad1_ Net-_D21-Pad6_ GND VCC Net-_D45-Pad6_ APA102\nD69 Net-_D69-Pad1_ Net-_D45-Pad1_ Net-_D45-Pad6_ GND VCC Net-_D69-Pad6_ APA102\nD93 Net-_D117-Pad2_ Net-_D69-Pad1_ Net-_D69-Pad6_ GND VCC Net-_D117-Pad3_ APA102\nD117 Net-_D117-Pad1_ Net-_D117-Pad2_ Net-_D117-Pad3_ GND VCC Net-_D117-Pad6_ APA102\nD141 Net-_D141-Pad1_ Net-_D117-Pad1_ Net-_D117-Pad6_ GND VCC Net-_D141-Pad6_ APA102\nD165 Net-_D165-Pad1_ Net-_D141-Pad1_ Net-_D141-Pad6_ GND VCC Net-_D165-Pad6_ APA102\nD189 Net-_D189-Pad1_ Net-_D165-Pad1_ Net-_D165-Pad6_ GND VCC Net-_D189-Pad6_ APA102\nD213 Net-_D213-Pad1_ Net-_D189-Pad1_ Net-_D189-Pad6_ GND VCC Net-_D213-Pad6_ APA102\nD237 Net-_D237-Pad1_ Net-_D213-Pad1_ Net-_D213-Pad6_ GND VCC Net-_D237-Pad6_ APA102\nD261 Net-_D261-Pad1_ Net-_D237-Pad1_ Net-_D237-Pad6_ GND VCC Net-_D261-Pad6_ APA102\nD285 Net-_D285-Pad1_ Net-_D261-Pad1_ Net-_D261-Pad6_ GND VCC Net-_D285-Pad6_ APA102\nD309 Net-_D309-Pad1_ Net-_D285-Pad1_ Net-_D285-Pad6_ GND VCC Net-_D309-Pad6_ APA102\nD333 Net-_D333-Pad1_ Net-_D309-Pad1_ Net-_D309-Pad6_ GND VCC Net-_D333-Pad6_ APA102\nD357 Net-_D357-Pad1_ Net-_D333-Pad1_ Net-_D333-Pad6_ GND VCC Net-_D357-Pad6_ APA102\nD381 Net-_D381-Pad1_ Net-_D357-Pad1_ Net-_D357-Pad6_ GND VCC Net-_D381-Pad6_ APA102\nD405 Net-_D405-Pad1_ Net-_D381-Pad1_ Net-_D381-Pad6_ GND VCC Net-_D405-Pad6_ APA102\nD429 Net-_D429-Pad1_ Net-_D405-Pad1_ Net-_D405-Pad6_ GND VCC Net-_D429-Pad6_ APA102\nD453 Net-_D453-Pad1_ Net-_D429-Pad1_ Net-_D429-Pad6_ GND VCC Net-_D453-Pad6_ APA102\nD477 Net-_D477-Pad1_ Net-_D453-Pad1_ Net-_D453-Pad6_ GND VCC Net-_D477-Pad6_ APA102\nD501 Net-_D501-Pad1_ Net-_D477-Pad1_ Net-_D477-Pad6_ GND VCC Net-_D501-Pad6_ APA102\nD525 Net-_D525-Pad1_ Net-_D501-Pad1_ Net-_D501-Pad6_ GND VCC Net-_D525-Pad6_ APA102\nD549 Net-_D549-Pad1_ Net-_D525-Pad1_ Net-_D525-Pad6_ GND VCC Net-_D549-Pad6_ APA102\nD573 Net-_D22-Pad2_ Net-_D549-Pad1_ Net-_D549-Pad6_ GND VCC Net-_D22-Pad3_ APA102\nD22 Net-_D22-Pad1_ Net-_D22-Pad2_ Net-_D22-Pad3_ GND VCC Net-_D22-Pad6_ APA102\nD46 Net-_D46-Pad1_ Net-_D22-Pad1_ Net-_D22-Pad6_ GND VCC Net-_D46-Pad6_ APA102\nD70 Net-_D70-Pad1_ Net-_D46-Pad1_ Net-_D46-Pad6_ GND VCC Net-_D70-Pad6_ APA102\nD94 Net-_D118-Pad2_ Net-_D70-Pad1_ Net-_D70-Pad6_ GND VCC Net-_D118-Pad3_ APA102\nD118 Net-_D118-Pad1_ Net-_D118-Pad2_ Net-_D118-Pad3_ GND VCC Net-_D118-Pad6_ APA102\nD142 Net-_D142-Pad1_ Net-_D118-Pad1_ Net-_D118-Pad6_ GND VCC Net-_D142-Pad6_ APA102\nD166 Net-_D166-Pad1_ Net-_D142-Pad1_ Net-_D142-Pad6_ GND VCC Net-_D166-Pad6_ APA102\nD190 Net-_D190-Pad1_ Net-_D166-Pad1_ Net-_D166-Pad6_ GND VCC Net-_D190-Pad6_ APA102\nD214 Net-_D214-Pad1_ Net-_D190-Pad1_ Net-_D190-Pad6_ GND VCC Net-_D214-Pad6_ APA102\nD238 Net-_D238-Pad1_ Net-_D214-Pad1_ Net-_D214-Pad6_ GND VCC Net-_D238-Pad6_ APA102\nD262 Net-_D262-Pad1_ Net-_D238-Pad1_ Net-_D238-Pad6_ GND VCC Net-_D262-Pad6_ APA102\nD286 Net-_D286-Pad1_ Net-_D262-Pad1_ Net-_D262-Pad6_ GND VCC Net-_D286-Pad6_ APA102\nD310 Net-_D310-Pad1_ Net-_D286-Pad1_ Net-_D286-Pad6_ GND VCC Net-_D310-Pad6_ APA102\nD334 Net-_D334-Pad1_ Net-_D310-Pad1_ Net-_D310-Pad6_ GND VCC Net-_D334-Pad6_ APA102\nD358 Net-_D358-Pad1_ Net-_D334-Pad1_ Net-_D334-Pad6_ GND VCC Net-_D358-Pad6_ APA102\nD382 Net-_D382-Pad1_ Net-_D358-Pad1_ Net-_D358-Pad6_ GND VCC Net-_D382-Pad6_ APA102\nD406 Net-_D406-Pad1_ Net-_D382-Pad1_ Net-_D382-Pad6_ GND VCC Net-_D406-Pad6_ APA102\nD430 Net-_D430-Pad1_ Net-_D406-Pad1_ Net-_D406-Pad6_ GND VCC Net-_D430-Pad6_ APA102\nD454 Net-_D454-Pad1_ Net-_D430-Pad1_ Net-_D430-Pad6_ GND VCC Net-_D454-Pad6_ APA102\nD478 Net-_D478-Pad1_ Net-_D454-Pad1_ Net-_D454-Pad6_ GND VCC Net-_D478-Pad6_ APA102\nD502 Net-_D502-Pad1_ Net-_D478-Pad1_ Net-_D478-Pad6_ GND VCC Net-_D502-Pad6_ APA102\nD526 Net-_D526-Pad1_ Net-_D502-Pad1_ Net-_D502-Pad6_ GND VCC Net-_D526-Pad6_ APA102\nD550 Net-_D550-Pad1_ Net-_D526-Pad1_ Net-_D526-Pad6_ GND VCC Net-_D550-Pad6_ APA102\nD574 Net-_D23-Pad2_ Net-_D550-Pad1_ Net-_D550-Pad6_ GND VCC Net-_D23-Pad3_ APA102\nD23 Net-_D23-Pad1_ Net-_D23-Pad2_ Net-_D23-Pad3_ GND VCC Net-_D23-Pad6_ APA102\nD47 Net-_D47-Pad1_ Net-_D23-Pad1_ Net-_D23-Pad6_ GND VCC Net-_D47-Pad6_ APA102\nD71 Net-_D71-Pad1_ Net-_D47-Pad1_ Net-_D47-Pad6_ GND VCC Net-_D71-Pad6_ APA102\nD95 Net-_D119-Pad2_ Net-_D71-Pad1_ Net-_D71-Pad6_ GND VCC Net-_D119-Pad3_ APA102\nD119 Net-_D119-Pad1_ Net-_D119-Pad2_ Net-_D119-Pad3_ GND VCC Net-_D119-Pad6_ APA102\nD143 Net-_D143-Pad1_ Net-_D119-Pad1_ Net-_D119-Pad6_ GND VCC Net-_D143-Pad6_ APA102\nD167 Net-_D167-Pad1_ Net-_D143-Pad1_ Net-_D143-Pad6_ GND VCC Net-_D167-Pad6_ APA102\nD191 Net-_D191-Pad1_ Net-_D167-Pad1_ Net-_D167-Pad6_ GND VCC Net-_D191-Pad6_ APA102\nD215 Net-_D215-Pad1_ Net-_D191-Pad1_ Net-_D191-Pad6_ GND VCC Net-_D215-Pad6_ APA102\nD239 Net-_D239-Pad1_ Net-_D215-Pad1_ Net-_D215-Pad6_ GND VCC Net-_D239-Pad6_ APA102\nD263 Net-_D263-Pad1_ Net-_D239-Pad1_ Net-_D239-Pad6_ GND VCC Net-_D263-Pad6_ APA102\nD287 Net-_D287-Pad1_ Net-_D263-Pad1_ Net-_D263-Pad6_ GND VCC Net-_D287-Pad6_ APA102\nD311 Net-_D311-Pad1_ Net-_D287-Pad1_ Net-_D287-Pad6_ GND VCC Net-_D311-Pad6_ APA102\nD335 Net-_D335-Pad1_ Net-_D311-Pad1_ Net-_D311-Pad6_ GND VCC Net-_D335-Pad6_ APA102\nD359 Net-_D359-Pad1_ Net-_D335-Pad1_ Net-_D335-Pad6_ GND VCC Net-_D359-Pad6_ APA102\nD383 Net-_D383-Pad1_ Net-_D359-Pad1_ Net-_D359-Pad6_ GND VCC Net-_D383-Pad6_ APA102\nD407 Net-_D407-Pad1_ Net-_D383-Pad1_ Net-_D383-Pad6_ GND VCC Net-_D407-Pad6_ APA102\nD431 Net-_D431-Pad1_ Net-_D407-Pad1_ Net-_D407-Pad6_ GND VCC Net-_D431-Pad6_ APA102\nD455 Net-_D455-Pad1_ Net-_D431-Pad1_ Net-_D431-Pad6_ GND VCC Net-_D455-Pad6_ APA102\nD479 Net-_D479-Pad1_ Net-_D455-Pad1_ Net-_D455-Pad6_ GND VCC Net-_D479-Pad6_ APA102\nD503 Net-_D503-Pad1_ Net-_D479-Pad1_ Net-_D479-Pad6_ GND VCC Net-_D503-Pad6_ APA102\nD527 Net-_D527-Pad1_ Net-_D503-Pad1_ Net-_D503-Pad6_ GND VCC Net-_D527-Pad6_ APA102\nD551 Net-_D551-Pad1_ Net-_D527-Pad1_ Net-_D527-Pad6_ GND VCC Net-_D551-Pad6_ APA102\nD575 Net-_D24-Pad2_ Net-_D551-Pad1_ Net-_D551-Pad6_ GND VCC Net-_D24-Pad3_ APA102\nD24 Net-_D24-Pad1_ Net-_D24-Pad2_ Net-_D24-Pad3_ GND VCC Net-_D24-Pad6_ APA102\nD48 Net-_D48-Pad1_ Net-_D24-Pad1_ Net-_D24-Pad6_ GND VCC Net-_D48-Pad6_ APA102\nD72 Net-_D72-Pad1_ Net-_D48-Pad1_ Net-_D48-Pad6_ GND VCC Net-_D72-Pad6_ APA102\nD96 Net-_D120-Pad2_ Net-_D72-Pad1_ Net-_D72-Pad6_ GND VCC Net-_D120-Pad3_ APA102\nD120 Net-_D120-Pad1_ Net-_D120-Pad2_ Net-_D120-Pad3_ GND VCC Net-_D120-Pad6_ APA102\nD144 Net-_D144-Pad1_ Net-_D120-Pad1_ Net-_D120-Pad6_ GND VCC Net-_D144-Pad6_ APA102\nD168 Net-_D168-Pad1_ Net-_D144-Pad1_ Net-_D144-Pad6_ GND VCC Net-_D168-Pad6_ APA102\nD192 Net-_D192-Pad1_ Net-_D168-Pad1_ Net-_D168-Pad6_ GND VCC Net-_D192-Pad6_ APA102\nD216 Net-_D216-Pad1_ Net-_D192-Pad1_ Net-_D192-Pad6_ GND VCC Net-_D216-Pad6_ APA102\nD240 Net-_D240-Pad1_ Net-_D216-Pad1_ Net-_D216-Pad6_ GND VCC Net-_D240-Pad6_ APA102\nD264 Net-_D264-Pad1_ Net-_D240-Pad1_ Net-_D240-Pad6_ GND VCC Net-_D264-Pad6_ APA102\nD288 Net-_D288-Pad1_ Net-_D264-Pad1_ Net-_D264-Pad6_ GND VCC Net-_D288-Pad6_ APA102\nD312 Net-_D312-Pad1_ Net-_D288-Pad1_ Net-_D288-Pad6_ GND VCC Net-_D312-Pad6_ APA102\nD336 Net-_D336-Pad1_ Net-_D312-Pad1_ Net-_D312-Pad6_ GND VCC Net-_D336-Pad6_ APA102\nD360 Net-_D360-Pad1_ Net-_D336-Pad1_ Net-_D336-Pad6_ GND VCC Net-_D360-Pad6_ APA102\nD384 Net-_D384-Pad1_ Net-_D360-Pad1_ Net-_D360-Pad6_ GND VCC Net-_D384-Pad6_ APA102\nD408 Net-_D408-Pad1_ Net-_D384-Pad1_ Net-_D384-Pad6_ GND VCC Net-_D408-Pad6_ APA102\nD432 Net-_D432-Pad1_ Net-_D408-Pad1_ Net-_D408-Pad6_ GND VCC Net-_D432-Pad6_ APA102\nD456 Net-_D456-Pad1_ Net-_D432-Pad1_ Net-_D432-Pad6_ GND VCC Net-_D456-Pad6_ APA102\nD480 Net-_D480-Pad1_ Net-_D456-Pad1_ Net-_D456-Pad6_ GND VCC Net-_D480-Pad6_ APA102\nD504 Net-_D504-Pad1_ Net-_D480-Pad1_ Net-_D480-Pad6_ GND VCC Net-_D504-Pad6_ APA102\nD528 Net-_D528-Pad1_ Net-_D504-Pad1_ Net-_D504-Pad6_ GND VCC Net-_D528-Pad6_ APA102\nD552 Net-_D552-Pad1_ Net-_D528-Pad1_ Net-_D528-Pad6_ GND VCC Net-_D552-Pad6_ APA102\nD576 NC_29 Net-_D552-Pad1_ Net-_D552-Pad6_ GND VCC NC_30 APA102\nC1 VCC GND 1uF\nC4 VCC GND 1uF\nC9 VCC GND 1uF\nC12 VCC GND 1uF\nC13 VCC GND 1uF\nC14 VCC GND 1uF\nC20 VCC GND 1uF\nC22 VCC GND 1uF\nLCKI1 LED-CKI LED-CKI\nLSDI1 LED-SDI LED-SDI\nLGND1 GND LED-GND\nLVCC1 VCC LED-VCC\nLEN1 LED-POWER-ENABLE LED-EN\nQ1 LED-POWER-ENABLE +5V VCC IRLB8721PBF\nR21 LED-POWER-ENABLE GND 10k\nJLPWR1 VCC +5V LED-PWR\nJLEN1 LED-POWER-ENABLE +3V3 LED-EN\nR22 VCC Net-_PWR_DISPLAY1-Pad1_ 470R\nPWR_DISPLAY1 Net-_PWR_DISPLAY1-Pad1_ GND LED\nBATT-B-FUSE1 Net-_BATT-B-FUSE1-Pad1_ +BATT Polyfuse\nBATT-A-FUSE1 Net-_BATT-A-FUSE1-Pad1_ Net-_BATT-A-FUSE1-Pad2_ Polyfuse\nBATT-B1 Net-_BATT-B-FUSE1-Pad1_ Net-_BATT-A-FUSE1-Pad1_ 18650\nBATT-A1 Net-_BATT-A-FUSE1-Pad2_ GND 18650\nPWR_BATT1 Net-_PWR_BATT1-Pad1_ GND LED\nR16 +BATT Net-_PWR_BATT1-Pad1_ 470R\nIR_TX_F1 IR-TX-F Net-_IR_TX_F1-Pad2_ IR204A\nIR_RX_L2 IR-TX-L Net-_IR_RX_L1-Pad2_ IR204A\nIR_RX_R2 IR-TX-R Net-_IR_RX_R1-Pad2_ IR204A\nR1 GND Net-_IR_TX_F1-Pad2_ 100R\nR3 GND Net-_IR_RX_L1-Pad2_ 100R\nR2 GND Net-_IR_RX_R1-Pad2_ 100R\nR23 Net-_C3-Pad1_ +3V3 100\nR24 Net-_C5-Pad1_ +3V3 100\nR25 Net-_C6-Pad1_ +3V3 100\nIR-F1 GND Net-_C3-Pad1_ IR-RX-F GND TSOP77\nIR-L1 GND Net-_C5-Pad1_ IR-RX-L GND TSOP77\nIR-R1 GND Net-_C6-Pad1_ IR-RX-R GND TSOP77\nC6 Net-_C6-Pad1_ GND 0.1uF\nC5 Net-_C5-Pad1_ GND 0.1uF\nC3 Net-_C3-Pad1_ GND 0.1uF\nIR_RX_L1 IR-TX-L Net-_IR_RX_L1-Pad2_ IR204A\nIR_TX_F2 IR-TX-F Net-_IR_TX_F1-Pad2_ IR204A\nIR_RX_R1 IR-TX-R Net-_IR_RX_R1-Pad2_ IR204A\n.end\n"
    },
    {
        "filename": "511.cir",
        "prompt": "Design a dual-rail power supply circuit providing both +12V and -12V outputs from a single input, utilizing LM317 and LM337 adjustable voltage regulators. Include input filtering with capacitors C1, C2, C3, C6, C7, C9, and C10. Implement output voltage trimming with potentiometers RV1 and RV2. Protect the regulators with diodes D1, D3, D4, and D5. Incorporate a bridge rectifier (KBU4A - D2) and a transformer (T1) for AC-DC conversion and voltage scaling. Add bypass capacitors C4, C5, and C8 for noise reduction. Include current limiting resistors R1, R2, R3, R4, R5, and R6.",
        "content": ".title KiCad schematic\nC8 Net-_C6-Pad2_ GND CP1_Small\nC4 Net-_C2-Pad1_ GND CP1\nRV2 Net-_R6-Pad2_ Net-_R6-Pad2_ GND R_POT_TRIM_US\nU2 Net-_C10-Pad1_ Net-_C6-Pad2_ -12V LM337_SOT223\nT1 Net-_D2-Pad3_ GND Net-_D2-Pad2_ NC_01 NC_02 Transformer_SP_1S\nC5 Net-_C2-Pad1_ GND CP1\nC6 GND Net-_C6-Pad2_ CP1\nC7 GND Net-_C6-Pad2_ CP1\nD3 -12V Net-_C6-Pad2_ D_ALT\nD5 Net-_C10-Pad1_ -12V D_ALT\nR6 Net-_C10-Pad1_ Net-_R6-Pad2_ R_US\nR4 -12V Net-_C10-Pad1_ R_US\nC9 -12V GND CP1_Small\nR5 -12V GND R_US\nC10 Net-_C10-Pad1_ GND CP1_Small\nC2 Net-_C2-Pad1_ GND CP1_Small\nRV1 Net-_R1-Pad2_ Net-_R1-Pad2_ GND R_POT_TRIM_US\nD4 +12V Net-_C2-Pad1_ D_ALT\nD1 Net-_C1-Pad1_ +12V D_ALT\nR1 Net-_C1-Pad1_ Net-_R1-Pad2_ R_US\nR2 +12V Net-_C1-Pad1_ R_US\nC3 +12V GND CP1_Small\nR3 +12V GND R_US\nC1 Net-_C1-Pad1_ GND CP1_Small\nU1 Net-_C1-Pad1_ +12V Net-_C2-Pad1_ LM317_3PinPackage\nD2 Net-_C2-Pad1_ Net-_D2-Pad2_ Net-_D2-Pad3_ Net-_C6-Pad2_ KBU4A\n.end\n"
    },
    {
        "filename": "1861.cir",
        "prompt": "Design an ESP32-based circuit with power supply decoupling, a programmable enable pin, and a user-programmable flash mode selection. The circuit includes two 18-pin headers (J1 and J2) for sensor and communication interfaces respectively. J1 connects to a sensor with power (3V3, SENSOR_VP, SENSOR_VN), digital I/O (IO34-IO13, SD2, SD3, CMD), and clock (CLK). J2 provides connections for a serial communication interface (TXD0, RXD0) and additional digital I/O (IO23-IO0, SD1, SD0, CLK). A push button (SW1) controls the ESP32's enable pin (EN) and a second push button (SW2) controls the ESP32's IO0 pin, used for flash mode selection. Include 22uF and 0.1uF decoupling capacitors for 3V3 and EN/IO0 respectively. Use an ESP32-WROOM-32 module.",
        "content": ".title KiCad schematic\nJ1 GND 3V3 EN SENSOR_VP SENSOR_VN IO34 IO35 IO32 IO33 IO25 IO26 IO27 IO14 IO12 IO13 SD2 SD3 CMD Conn_01x18\nJ2 GND IO23 IO22 TXD0 RXD0 IO21 IO19 IO18 IO5 IO17 IO16 IO4 IO0 IO2 IO15 SD1 SD0 CLK Conn_01x18\nU1 GND 3V3 EN SENSOR_VP SENSOR_VN IO34 IO35 IO32 IO33 IO25 IO26 IO27 IO14 IO12 GND IO13 SD2 SD3 CMD CLK SD0 SD1 IO15 IO2 IO0 IO4 IO16 IO17 IO5 IO18 IO19 GND IO21 RXD0 TXD0 IO22 IO23 GND GND ESP32-WROOM-32\nC1 3V3 GND 22uF\nC2 3V3 GND 22uF\nSW1 GND EN SW_Push\nC3 EN GND 0.1uF\nSW2 GND IO0 SW_Push\nC4 IO0 GND 0.1uF\n.end\n"
    },
    {
        "filename": "241.cir",
        "prompt": "Create a dual-rail power supply circuit providing +15V and -15V outputs, with reverse polarity protection, input filtering, and output voltage regulation. The input accepts a DC voltage source (likely around +/-15V). Include overvoltage protection using Zener diodes and Schottky diodes. Implement adjustable voltage outputs using LM317 and LM337 regulators, with associated heatsinks. Utilize decoupling capacitors (various values: 330n, 33u, 3n3, 10u, 470u, 1500u) for both rails. Include ferrite-core coupled inductors for additional filtering. Incorporate current limiting and switching elements (BC847, IRLML0030, IRLML9301, TIP120, TIP125) for control and protection. Provide test points for monitoring voltages at key locations. Include screw terminals for input and output connections, and mounting holes for physical support. Add potentiometers for fine-tuning the output voltages. Include LEDs with current limiting resistors to indicate power supply status.",
        "content": ".title KiCad schematic\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nJ2 /15V/-15V gesiebt/VDC+ GND /15V/-15V gesiebt/VDC- Screw_Terminal_01x03\nJ3 /15V/-15V gesiebt/+15V_aus GND /15V/-15V gesiebt/-15V_aus Screw_Terminal_01x03\nJ1 /Verpolschutz und Filterung/V-2 /Verpolschutz und Filterung/V+2 /Verpolschutz und Filterung/V-1 /Verpolschutz und Filterung/V+1 Screw_Terminal_01x04\nR3 Net-_D1-Pad1_ Net-_D1-Pad2_ 150k\nTP1 Net-_D1-Pad1_ TestPoint\nTP7 GND TestPoint\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ BZX84Cxx\nD3 Net-_D1-Pad1_ /Verpolschutz und Filterung/V-1 1.5KExxCA\nD5 Net-_D5-Pad1_ /15V/-15V gesiebt/VDC+ LED\nR5 /15V/-15V gesiebt/VDC+ Net-_Q3-Pad3_ 4k7\nR7 Net-_Q3-Pad1_ GND 100\nQ5 Net-_Q3-Pad3_ Net-_Q3-Pad1_ Net-_J4-Pad2_ BC847\nQ3 Net-_Q3-Pad1_ GND Net-_Q3-Pad3_ BC847\nJ4 Net-_D5-Pad1_ Net-_J4-Pad2_ Conn_01x02_Male\nL3 /15V/-15V gesiebt/VDC+ Net-_C1-Pad1_ 100u\nTP2 Net-_D2-Pad2_ TestPoint\nTP8 /15V/-15V gesiebt/VDC+ TestPoint\nL6 /15V/-15V gesiebt/VDC- Net-_C2-Pad2_ 100u\nD4 /Verpolschutz und Filterung/V+2 Net-_D2-Pad2_ 1.5KExxCA\nR2 /Verpolschutz und Filterung/V+2 Net-_D2-Pad1_ 100k\nR4 Net-_D2-Pad1_ Net-_D2-Pad2_ 150k\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ BZX84Cxx\nQ2 Net-_D2-Pad1_ Net-_D2-Pad2_ /Verpolschutz und Filterung/V-2 IRLML0030\nQ1 Net-_D1-Pad2_ Net-_D1-Pad1_ /Verpolschutz und Filterung/V+1 IRLML9301\nR1 Net-_D1-Pad2_ /Verpolschutz und Filterung/V-1 100k\nD6 Net-_D6-Pad1_ GND LED\nR6 GND Net-_Q4-Pad3_ 4k7\nR8 Net-_Q4-Pad1_ /15V/-15V gesiebt/VDC- 100\nQ6 Net-_Q4-Pad3_ Net-_Q4-Pad1_ Net-_J5-Pad2_ BC847\nQ4 Net-_Q4-Pad1_ /15V/-15V gesiebt/VDC- Net-_Q4-Pad3_ BC847\nJ5 Net-_D6-Pad1_ Net-_J5-Pad2_ Conn_01x02_Male\nTP9 /15V/-15V gesiebt/VDC- TestPoint\nC3 Net-_C1-Pad1_ Net-_C1-Pad2_ 330n\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 33u\nC5 Net-_C1-Pad1_ Net-_C1-Pad2_ 3n3\nC9 /15V/-15V gesiebt/VDC+ GND 330n\nC7 /15V/-15V gesiebt/VDC+ GND 33u\nC11 /15V/-15V gesiebt/VDC+ GND 3n3\nC4 Net-_C2-Pad1_ Net-_C2-Pad2_ 330n\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 33u\nC6 Net-_C2-Pad1_ Net-_C2-Pad2_ 3n3\nC10 GND /15V/-15V gesiebt/VDC- 330n\nC8 GND /15V/-15V gesiebt/VDC- 33u\nC12 GND /15V/-15V gesiebt/VDC- 3n3\nL4 GND Net-_C1-Pad2_ 100u\nL5 GND Net-_C2-Pad1_ 100u\nTP3 Net-_C1-Pad1_ TestPoint\nTP6 Net-_C2-Pad2_ TestPoint\nTP4 Net-_C1-Pad2_ TestPoint\nTP5 Net-_C2-Pad1_ TestPoint\nL2 Net-_D2-Pad2_ Net-_C2-Pad2_ Net-_C2-Pad1_ /Verpolschutz und Filterung/V+2 L_Core_Ferrite_Coupled_1243\nL1 /Verpolschutz und Filterung/V-1 Net-_C1-Pad2_ Net-_C1-Pad1_ Net-_D1-Pad1_ L_Core_Ferrite_Coupled_1243\nR13 /15V/-15V gesiebt/+15V_aus Net-_C25-Pad1_ 240\nR14 Net-_C26-Pad2_ /15V/-15V gesiebt/-15V_aus 240\nC25 Net-_C25-Pad1_ GND 10u\nC26 GND Net-_C26-Pad2_ 10u\nHS3 Heatsink\nRV1 GND GND Net-_C25-Pad1_ 5k\nRV2 GND GND Net-_C26-Pad2_ 5k\nHS4 Heatsink\nD11 /15V/-15V gesiebt/+15V_aus GND 1N5408\nD12 GND /15V/-15V gesiebt/-15V_aus 1N5408\nD7 Net-_C19-Pad1_ /15V/-15V gesiebt/+15V_aus MRA4003T3G\nD8 /15V/-15V gesiebt/-15V_aus Net-_C20-Pad2_ MRA4003T3G\nTP13 /15V/-15V gesiebt/+15V_aus TestPoint\nTP14 /15V/-15V gesiebt/-15V_aus TestPoint\nU2 Net-_C26-Pad2_ Net-_C20-Pad2_ /15V/-15V gesiebt/-15V_aus LM337_TO220\nU1 Net-_C25-Pad1_ /15V/-15V gesiebt/+15V_aus Net-_C19-Pad1_ LM317_TO-220\nTP12 GND TestPoint\nD9 /15V/-15V gesiebt/+15V_aus Net-_C25-Pad1_ MRA4003T3G\nD10 Net-_C26-Pad2_ /15V/-15V gesiebt/-15V_aus MRA4003T3G\nR9 Net-_C13-Pad1_ /15V/-15V gesiebt/VDC+ 220\nHS1 Heatsink\nQ7 Net-_C13-Pad1_ /15V/-15V gesiebt/VDC+ Net-_C19-Pad1_ TIP120\nQ8 Net-_C14-Pad2_ /15V/-15V gesiebt/VDC- Net-_C20-Pad2_ TIP125\nR10 Net-_C14-Pad2_ /15V/-15V gesiebt/VDC- 220\nC17 Net-_C13-Pad1_ GND 47n\nC15 Net-_C13-Pad1_ GND 4u7\nC13 Net-_C13-Pad1_ GND 470u\nTP10 Net-_C19-Pad1_ TestPoint\nTP11 Net-_C20-Pad2_ TestPoint\nHS2 Heatsink\nC31 /15V/-15V gesiebt/+15V_aus GND 150n\nC29 /15V/-15V gesiebt/+15V_aus GND 15u\nC32 GND /15V/-15V gesiebt/-15V_aus 150n\nC30 GND /15V/-15V gesiebt/-15V_aus 15u\nC21 Net-_C19-Pad1_ GND 3u3\nC23 Net-_C19-Pad1_ GND 33n\nC19 Net-_C19-Pad1_ GND 100u\nC22 GND Net-_C20-Pad2_ 3u3\nC24 GND Net-_C20-Pad2_ 33n\nC20 GND Net-_C20-Pad2_ 100u\nR11 Net-_C13-Pad1_ GND 1Meg\nR12 GND Net-_C14-Pad2_ 1Meg\nC18 GND Net-_C14-Pad2_ 47n\nC16 GND Net-_C14-Pad2_ 4u7\nC14 GND Net-_C14-Pad2_ 470u\nC27 /15V/-15V gesiebt/+15V_aus GND 1500u\nC28 GND /15V/-15V gesiebt/-15V_aus 1500u\n.end\n"
    },
    {
        "filename": "1310.cir",
        "prompt": "Create a simple circuit with a 100nF capacitor (C1) in series with a 100k\u03a9 resistor (R1) connected to the anode of a 1N4148 diode (D2). The cathode of D2 is connected to a net. A red LED (D1) is connected in parallel with the capacitor C1. One side of the LED is connected to the same net as the anode of D2, and the other side is connected to the same net as the capacitor's other terminal. Include a connector (K1) connected to the cathode of D2.",
        "content": ".title KiCad schematic\nK1 Net-_C1-Pad2_ NC_01 Net-_D2-Pad1_ CONN_3\nD1 Net-_C1-Pad1_ Net-_C1-Pad2_ LED ROJO\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ 1N4148\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 100n\nR1 Net-_C1-Pad1_ Net-_D2-Pad2_ 100K\n.end\n"
    },
    {
        "filename": "1444.cir",
        "prompt": "Design a circuit with a 12V supply that features four selectable resistors (1k, 2k, 4.7k, and 10k) connected to a common node via jumpers. This node also connects to the input of a TCRT5000 reflective optical sensor. The sensor's output is connected to a voltage divider network consisting of a 1k resistor and a variable resistor (10k). A second voltage divider, using 10k and 100k resistors, and a third using 1Meg and 100k resistors, are also present, all referencing the same common node as the TCRT5000 input. Jumpers allow for bypassing these additional voltage dividers. The variable resistor is connected between the TCRT5000 output and ground.",
        "content": ".title KiCad schematic\nRs1 Net-_Js11-Pad2_ Net-_Rs1-Pad2_ 1k\nRs2 Net-_Js12-Pad2_ Net-_Rs1-Pad2_ 2k\nRs3 Net-_Js13-Pad2_ Net-_Rs1-Pad2_ 4k7\nRs4 Net-_Js14-Pad2_ Net-_Rs1-Pad2_ 10k\nJs11 +12V Net-_Js11-Pad2_ Jumper_NC_Small\nJs12 +12V Net-_Js12-Pad2_ Jumper_NC_Small\nJs13 +12V Net-_Js13-Pad2_ Jumper_NC_Small\nJs14 +12V Net-_Js14-Pad2_ Jumper_NC_Small\nU1 Net-_Rs1-Pad2_ GND Net-_Rdr1-Pad2_ GND TCRT5000\nRVdr1 Net-_Jdr1-Pad1_ Net-_RVdr1-Pad2_ Net-_RVdr1-Pad2_ 10k\nRdr1 Net-_RVdr1-Pad2_ Net-_Rdr1-Pad2_ 1k\nJdr1 Net-_Jdr1-Pad1_ +12V Jumper_NC_Small\nJdr3 Net-_Jdr3-Pad1_ +12V Jumper_NC_Small\nJdr2 Net-_Jdr2-Pad1_ +12V Jumper_NC_Small\nRdr3 Net-_RVdr3-Pad2_ Net-_Rdr1-Pad2_ 100k\nRdr2 Net-_RVdr2-Pad2_ Net-_Rdr1-Pad2_ 10k\nRVdr3 Net-_Jdr3-Pad1_ Net-_RVdr3-Pad2_ Net-_RVdr3-Pad2_ 1Meg\nRVdr2 Net-_Jdr2-Pad1_ Net-_RVdr2-Pad2_ Net-_RVdr2-Pad2_ 100k\n.end\n"
    },
    {
        "filename": "34.cir",
        "prompt": "Create a circuit using two 74HC4075 quad bilateral switches. Both ICs (U1 and U2) are powered by VCC and grounded. U1's inputs (NC_06 through NC_14) are not connected to anything except VCC and GND. U1's outputs (Net-_U1-Pad6_, Net-_U1-Pad9_, Net-_U1-Pad10_) are connected to U2's inputs (Net-_U1-Pad6_, Net-_U1-Pad9_, Net-_U1-Pad10_ respectively). U2's outputs (NC_01 through NC_05, and Net-_U2-Pad12_) are not connected to anything except VCC and GND. U2's common pins (NC_01, NC_02, NC_03, NC_04, NC_05) are all connected to Net-_U2-Pad11_. Net-_U2-Pad11_ is connected to GND. Net-_U2-Pad12_ is connected to VCC.",
        "content": ".title KiCad schematic\nU2 Net-_U1-Pad6_ Net-_U1-Pad10_ NC_01 NC_02 NC_03 Net-_U2-Pad11_ GND Net-_U1-Pad9_ Net-_U2-Pad12_ NC_04 Net-_U2-Pad11_ Net-_U2-Pad12_ NC_05 VCC 74HC4075\nU1 NC_06 NC_07 NC_08 NC_09 NC_10 Net-_U1-Pad6_ GND NC_11 Net-_U1-Pad9_ Net-_U1-Pad10_ NC_12 NC_13 NC_14 VCC 74HC4075\n.end\n"
    },
    {
        "filename": "174.cir",
        "prompt": "Create a circuit with four WS2812B RGB LEDs connected in a chain, driven by a single data input (IN) and providing a data output (OUT). The data input is connected to the first LED's data input. Each subsequent LED's data input is connected to the previous LED's data output. All LEDs share a common ground and power connection, represented by connections to the first LED. The output of the last LED is the overall data output (OUT). Use diodes to represent the WS2812B LEDs.",
        "content": ".title KiCad schematic\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ Net-_D1-Pad3_ Net-_D1-Pad4_ WS2812B\nD2 Net-_D1-Pad1_ Net-_D2-Pad2_ Net-_D1-Pad3_ Net-_D1-Pad2_ WS2812B\nD3 Net-_D1-Pad1_ Net-_D3-Pad2_ Net-_D1-Pad3_ Net-_D2-Pad2_ WS2812B\nD4 Net-_D1-Pad1_ Net-_D4-Pad2_ Net-_D1-Pad3_ Net-_D3-Pad2_ WS2812B\nJ1 Net-_D1-Pad3_ Net-_D1-Pad4_ Net-_D1-Pad1_ IN\nJ2 Net-_D1-Pad3_ Net-_D4-Pad2_ Net-_D1-Pad1_ OUT\n.end\n"
    },
    {
        "filename": "184.cir",
        "prompt": "Create a circuit consisting of an ATmega168PA microcontroller (U1) connected to a 16-segment display (U2) through sixteen current-limiting resistors (R1-R16). Each resistor connects a single output pin of the microcontroller to a corresponding segment input of the display. The microcontroller's pins are connected to the resistors' input side, and the resistors' output side connects to the 16-segment display. Some microcontroller pins are not connected (NC_01 - NC_28). The resistors are connected to ground (~).",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 Net-_U1-Pad21_ Net-_U1-Pad4_ Net-_U1-Pad21_ Net-_U1-Pad4_ NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 Net-_U1-Pad21_ NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 ATmega168PA-AU\nU2 Net-_R1-Pad2_ Net-_R2-Pad2_ Net-_R3-Pad2_ Net-_R4-Pad2_ Net-_R5-Pad2_ Net-_R6-Pad2_ Net-_R7-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad2_ Net-_R10-Pad2_ NC_28 Net-_R11-Pad2_ Net-_R12-Pad2_ Net-_R13-Pad2_ Net-_R14-Pad2_ Net-_R15-Pad2_ Net-_R16-Pad2_ Net-_R17-Pad2_ 16_Segment\nR1 NC_29 Net-_R1-Pad2_ ~\nR2 NC_30 Net-_R2-Pad2_ ~\nR3 NC_31 Net-_R3-Pad2_ ~\nR4 NC_32 Net-_R4-Pad2_ ~\nR5 NC_33 Net-_R5-Pad2_ ~\nR6 NC_34 Net-_R6-Pad2_ ~\nR7 NC_35 Net-_R7-Pad2_ ~\nR8 NC_36 Net-_R8-Pad2_ ~\nR9 NC_37 Net-_R9-Pad2_ ~\nR17 NC_38 Net-_R17-Pad2_ ~\nR16 NC_39 Net-_R16-Pad2_ ~\nR15 NC_40 Net-_R15-Pad2_ ~\nR14 NC_41 Net-_R14-Pad2_ ~\nR13 NC_42 Net-_R13-Pad2_ ~\nR12 NC_43 Net-_R12-Pad2_ ~\nR11 NC_44 Net-_R11-Pad2_ ~\nR10 NC_45 Net-_R10-Pad2_ ~\n.end\n"
    },
    {
        "filename": "1153.cir",
        "prompt": "Design a circuit with a 555 timer configured as a voltage follower/buffer, heavily decoupled with multiple capacitors of varying values (1nF, 10nF, 100nF, 1uF, 10uF, 1000uF) on both the positive supply (555_V+) and negative supply (555_V-/ -12V). Include a comparator (LM393) connected to the positive supply. Add a connector (J16) to the positive supply and a set of mounting holes (H1-H4). The circuit should operate from a +5V supply (implied by 555_V+) and a -12V supply.\n\n\n\n",
        "content": ".title KiCad schematic\nU6 555_V+ -12V TL074\nC3 555_V+ 555_V- 1n\nC6 555_V+ 555_V- 100n\nC8 555_V+ 555_V- 10u\nU1 555_V- 555_V+ LM393\nJ16 555_V+ Net-_C1-Pad2_ Conn_01x02_Male\nC1 555_V+ Net-_C1-Pad2_ 1000u\nC4 555_V+ Net-_C1-Pad2_ 10u\nC10 555_V+ Net-_C1-Pad2_ 1n\nC9 555_V+ Net-_C1-Pad2_ 100n\nC7 555_V+ 555_V- 1u\nC5 555_V+ 555_V- 10n\nC2 555_V+ 555_V- 100p\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nC60 555_V+ 555_V- 100n\nC58 555_V+ 555_V- 1n\nC62 555_V+ 555_V- 10u\nC61 555_V- -12V 100n\nC59 555_V- -12V 1n\nC63 555_V- -12V 10u\n.end\n"
    },
    {
        "filename": "835.cir",
        "prompt": "Design a circuit featuring a GL850G USB hub controller, powered by both +5V and +3.3V supplies. Include crystal oscillators for clock signals, decoupling capacitors for power rails, a pull-up resistor network for data lines, and a 1x4 connector for USB data/power output. Add test points for key signals including USB data lines (D+ and D- for each port), ground, +3.3V, and +5V. The circuit should have two crystal oscillators (Y1 and Y2) connected between the same two nodes. Include capacitors C6 and C7 connected to the crystal oscillator nodes. Include a resistor network (RN1) connected to +3.3V and +5V.",
        "content": ".title KiCad schematic\nC4 +5V GND C\nC3 +5V GND C\nR4 GND Net-_R4-Pad2_ 680R\nY1 Net-_C7-Pad2_ Net-_C6-Pad1_ Crystal\nC6 Net-_C6-Pad1_ GND C_Small\nC7 GND Net-_C7-Pad2_ C_Small\nRN1 Net-_RN1-Pad1_ +3V3 +3V3 +3V3 +3V3 Net-_RN1-Pad6_ Net-_RN1-Pad7_ +5V R_Pack04\nU2 +3V3 U2- U2+ Net-_R4-Pad2_ +3V3 Net-_C6-Pad1_ Net-_C7-Pad2_ U3- U3+ +3V3 U4- U4+ Net-_RN1-Pad1_ GND GND +3V3 Net-_RN1-Pad7_ Net-_RN1-Pad6_ Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad4_ +5V +3V3 U0- U0+ U1- U1+ GL850G\nC8 +3V3 GND C\nY2 Net-_C7-Pad2_ Net-_C6-Pad1_ Crystal\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Conn_01x04\nTP1 U0- TEST\nTP2 U0+ TEST\nTP3 GND TEST\nTP4 U1- TEST\nTP5 U1+ TEST\nTP6 GND TEST\nTP7 U2- TEST\nTP8 U2+ TEST\nTP9 GND TEST\nTP10 U3- TEST\nTP11 U3+ TEST\nTP12 GND TEST\nTP13 U4- TEST\nTP14 U4+ TEST\nTP15 GND TEST\nTP16 +5V TEST\n.end\n"
    },
    {
        "filename": "370.cir",
        "prompt": "Generate a circuit with a sinusoidal voltage source (1V AC amplitude, DC offset of 0V) driving a series combination of a 10k\u03a9 resistor and a 1k\u03a9 resistor connected to a node. This node is also connected to a 1\u00b5F capacitor to ground and a 100nF capacitor to ground. Perform an AC analysis sweeping from 1 Hz to 100 kHz with 10 points per decade.",
        "content": ".title KiCad schematic\nVs1 IN 0 dc 0 ac 1\nR1 Net-_C1-Pad1_ IN 10k\nR2 Our Net-_C1-Pad1_ 1k\nC1 Net-_C1-Pad1_ 0 1u\nC2 Our 0 100n\n.ac dec 10 1 100k \n.end\n"
    },
    {
        "filename": "1231.cir",
        "prompt": "Generate a circuit with a single operational amplifier (MCP6404) configured as a voltage follower. The input is labeled \"Net-_PD501-Pad2_\" and is connected to pin 3 of the op-amp. The output is labeled \"NC_01\" and is connected to pin 1 of the op-amp. Power is supplied with VGND as ground and \"NC_02\" as the positive supply voltage, connected to pins 7 and 8 of the op-amp respectively. \"NC_03\" is not connected. The circuit also includes a passive component \"PD501\" connected between \"VGND\" and \"Net-_PD501-Pad2_\".",
        "content": ".title KiCad schematic\nU201 NC_01 NC_02 VGND Net-_PD501-Pad2_ NC_03 MCP6404\nPD501 VGND Net-_PD501-Pad2_ VBPW34SR\n.end\n"
    },
    {
        "filename": "1083.cir",
        "prompt": "Create a simple circuit with a SKM61 power switch controlled by a PPS pin, connected to a 3.3V power supply. The circuit includes a 6-pin connector (CONN_01X06) with pins for PPS control, ground, 3.3V power, battery voltage (VBAT), receive data (RXD), and transmit data (TXD). The SKM61's input is connected to PPS, and its output provides the switched 3.3V to VBAT. All grounds are connected together.",
        "content": ".title KiCad schematic\nU1 TXD RXD VBAT +3V3 GND PPS GND GND GND GND GND GND GND SKM61\nP1 PPS GND +3V3 VBAT RXD TXD CONN_01X06\n.end\n"
    },
    {
        "filename": "1653.cir",
        "prompt": "Design a circuit featuring two independent, nearly identical boost converters, each controlled by an NPN transistor (BC847PN-7-F) acting as a switch. Each boost converter includes an inductor (COIL_F+ and COIL_T+ represent the inductor connections), a diode (implied by the transistor configuration), and input/output capacitors (C1 and C2 for input, and implied output capacitors through the transistor connections). The input voltage is PWR_IN+ and PWR_IN-.  Each converter has a voltage divider network (R1, R3, R4 and R2, R5, R6) providing feedback to an operational amplifier (MCP6H02-E/SN) configured as a comparator to control the base of the respective NPN transistor. Variable resistors (RV3 and RV4) are included in the feedback network to allow adjustment of the output voltage. Current limiting resistors (R9, R10, R11, R12) are present on the transistor bases. Inductor current sensing resistors (R13 and R14) are included. Test points (TP1, TP2, TP3, TP4) are provided for monitoring key signals. The circuit is powered from a 16V supply.",
        "content": ".title KiCad schematic\nC1 /PWR_IN+ NC_01 100n 16V X5R\nR4 Net-_R1-Pad2_ NC_02 10k 1%\nR3 /PWR_IN+ Net-_R1-Pad2_ 10k 1%\nR1 /COIL_F- Net-_R1-Pad2_ 10k 1%\nR7 /COIL_F+ Net-_Q3-Pad2_ 10k\nR9 NC_03 Net-_Q3-Pad6_ 1R\nR10 Net-_Q3-Pad3_ NC_04 1R\nR13 NC_05 /COIL_F- 10R\nTP1 Net-_R1-Pad2_ TP\nTP3 Net-_Q3-Pad2_ TP\nQ3 /COIL_F+ Net-_Q3-Pad2_ Net-_Q3-Pad3_ /COIL_F+ Net-_Q3-Pad2_ Net-_Q3-Pad6_ BC847PN-7-F\nRV3 /PWR_IN+ Net-_R1-Pad2_ NC_06 20k\nC2 /PWR_IN- NC_07 100n 16V X5R\nR6 Net-_R2-Pad2_ NC_08 10k 1%\nR5 /PWR_IN+ Net-_R2-Pad2_ 10k 1%\nR2 /COIL_T- Net-_R2-Pad2_ 10k 1%\nR8 /COIL_T+ Net-_Q4-Pad2_ 10k\nR11 NC_09 Net-_Q4-Pad6_ 1R\nR12 Net-_Q4-Pad3_ NC_10 1R\nR14 NC_11 /COIL_T- 10R\nTP2 Net-_R2-Pad2_ TP\nTP4 Net-_Q4-Pad2_ TP\nQ4 /COIL_T+ Net-_Q4-Pad2_ Net-_Q4-Pad3_ /COIL_T+ Net-_Q4-Pad2_ Net-_Q4-Pad6_ BC847PN-7-F\nRV4 /PWR_IN+ Net-_R2-Pad2_ NC_12 20k\nU14 Net-_Q3-Pad2_ Net-_R1-Pad2_ NC_13 /PWR_IN- NC_14 Net-_R2-Pad2_ Net-_Q4-Pad2_ /PWR_IN+ MCP6H02-E/SN\n.end\n"
    },
    {
        "filename": "1008.cir",
        "prompt": "Create a circuit with a 12V input, a 9V regulated output, and decoupling capacitors. Use an LM7809 voltage regulator. Include a 0.1uF capacitor between 12V and ground, and a 0.1uF capacitor between 9V and ground.",
        "content": ".title KiCad schematic\nU3 /12V /GND /9V LM7809\nC7 /12V /GND 0,1uF\nC8 /9V /GND 0,1uF\n.end\n"
    },
    {
        "filename": "1056.cir",
        "prompt": "Create a circuit with a ProMicro microcontroller interfaced to a 5x6 matrix of pushbuttons, each with an associated diode. Include pull-up resistors for the I2C SDA and SCL lines, connected to VCC. Provide connectors for I2C communication and an LED indicator. Incorporate a rotary encoder with two quadrature outputs (ENCA, ENCB) and a reset switch. Also include a connector for an OLED display, utilizing I2C communication. The button matrix is arranged with rows 0-4 and columns 0-5, with diodes connecting each button to its corresponding row. Include mounting holes. The rotary encoder is connected to the ProMicro via digital pins, and the reset switch connects to the reset pin. A jumper is included for the I2C data line.",
        "content": ".title KiCad schematic\nU1 LED DATA GND GND SDA SCL SW32A row0 row1 row2 row3 row4 col5 col4 col3 col2 col1 col0 ENCB ENCA VCC RESET GND NC_01 ProMicro\nSW28 col4 Net-_D28-Pad2_ SW_PUSH\nSW1 col5 Net-_D1-Pad2_ SW_PUSH\nD1 row0 Net-_D1-Pad2_ D\nSW2 col4 Net-_D2-Pad2_ SW_PUSH\nD2 row0 Net-_D2-Pad2_ D\nSW3 col3 Net-_D3-Pad2_ SW_PUSH\nD3 row0 Net-_D3-Pad2_ D\nSW4 col2 Net-_D4-Pad2_ SW_PUSH\nD4 row0 Net-_D4-Pad2_ D\nSW5 col1 Net-_D5-Pad2_ SW_PUSH\nD5 row0 Net-_D5-Pad2_ D\nSW6 col0 Net-_D6-Pad2_ SW_PUSH\nD6 row0 Net-_D6-Pad2_ D\nSW9 col4 Net-_D9-Pad2_ SW_PUSH\nSW10 col3 Net-_D10-Pad2_ SW_PUSH\nSW11 col2 Net-_D11-Pad2_ SW_PUSH\nSW12 col1 Net-_D12-Pad2_ SW_PUSH\nSW13 col0 Net-_D13-Pad2_ SW_PUSH\nSW8 col5 Net-_D8-Pad2_ SW_PUSH\nD8 row1 Net-_D8-Pad2_ D\nD9 row1 Net-_D9-Pad2_ D\nD10 row1 Net-_D10-Pad2_ D\nD11 row1 Net-_D11-Pad2_ D\nD12 row1 Net-_D12-Pad2_ D\nD13 row1 Net-_D13-Pad2_ D\nSW15 col5 Net-_D15-Pad2_ SW_PUSH\nSW16 col4 Net-_D16-Pad2_ SW_PUSH\nSW17 col3 Net-_D17-Pad2_ SW_PUSH\nSW18 col2 Net-_D18-Pad2_ SW_PUSH\nSW19 col1 Net-_D19-Pad2_ SW_PUSH\nSW20 col0 Net-_D20-Pad2_ SW_PUSH\nD15 row2 Net-_D15-Pad2_ D\nD16 row2 Net-_D16-Pad2_ D\nD17 row2 Net-_D17-Pad2_ D\nD18 row2 Net-_D18-Pad2_ D\nD19 row2 Net-_D19-Pad2_ D\nD20 row2 Net-_D20-Pad2_ D\nSW24 col3 Net-_D24-Pad2_ SW_PUSH\nSW25 col2 Net-_D25-Pad2_ SW_PUSH\nSW26 col1 Net-_D26-Pad2_ SW_PUSH\nSW27 col0 Net-_D27-Pad2_ SW_PUSH\nSW23 col4 Net-_D23-Pad2_ SW_PUSH\nSW22 col5 Net-_D22-Pad2_ SW_PUSH\nD22 row3 Net-_D22-Pad2_ D\nD23 row3 Net-_D23-Pad2_ D\nD24 row3 Net-_D24-Pad2_ D\nD25 row3 Net-_D25-Pad2_ D\nD26 row3 Net-_D26-Pad2_ D\nD27 row3 Net-_D27-Pad2_ D\nSW29 col3 Net-_D29-Pad2_ SW_PUSH\nSW30 col2 Net-_D30-Pad2_ SW_PUSH\nSW31 col1 Net-_D31-Pad2_ SW_PUSH\nD28 row4 Net-_D28-Pad2_ D\nD29 row4 Net-_D29-Pad2_ D\nD30 row4 Net-_D30-Pad2_ D\nD31 row4 Net-_D31-Pad2_ D\nR1 VCC SDA R\nR2 VCC SCL R\nJ2 VCC GND /i2c_d /i2c_c 4PIN\nJ1 VCC LED GND LED\nTH1 HOLE\nTH2 HOLE\nTH4 HOLE\nTH5 HOLE\nTH6 HOLE\nTH7 HOLE\nTH3 HOLE\nRSW1 GND RESET SW_RST\nP1 /i2c_c i2c_pin\nP2 /i2c_d i2c_pin\nW1 DATA /i2c_d jumper\nJ3 SDA SCL VCC GND OLED\nSW32 ENCA ENCB GND SW32A SW32B Rotary_Encoder_Switch\nSW0 SW32A Net-_D0-Pad2_ SW_PUSH\nD0 row0 Net-_D0-Pad2_ D\nSW7 SW32A Net-_D7-Pad2_ SW_PUSH\nD7 row1 Net-_D7-Pad2_ D\nSW14 SW32A Net-_D14-Pad2_ SW_PUSH\nD14 row2 Net-_D14-Pad2_ D\nSW21 SW32A Net-_D21-Pad2_ SW_PUSH\nD21 row3 Net-_D21-Pad2_ D\nD32 row4 SW32B D\n.end\n"
    },
    {
        "filename": "1198.cir",
        "prompt": "Create a schematic for a 5x4 matrix keypad with push buttons arranged in rows and columns. The keypad has 20 buttons in total. Each button is connected to a unique row and column. The rows are labeled ROW0, ROW1, ROW2, ROW3, and ROW4. The columns are labeled COL0 through COL21. Each button press connects a row to a column. Include a microcontroller (ATXMEGA-A4U-EPAD) with pins for reading the row and column states. Include a USB Type-C connector for power and data. Include power supply components (MIC550X regulator, capacitors) and resistors for pull-up/down functionality. Include pins for programming and reset (/PDI, /RST). Include unconnected pins (NC_01, NC_02, NC_03, NC_04, NC_05, NC_06, NC_07, NC_08, NC_09, NC_10).",
        "content": ".title KiCad schematic\nSW1 Net-_D1-Pad2_ /COL0 SW_PUSH\nD1 /ROW0 Net-_D1-Pad2_ D\nSW2 Net-_D2-Pad2_ /COL1 SW_PUSH\nD2 /ROW0 Net-_D2-Pad2_ D\nSW3 Net-_D3-Pad2_ /COL2 SW_PUSH\nD3 /ROW0 Net-_D3-Pad2_ D\nSW4 Net-_D4-Pad2_ /COL3 SW_PUSH\nD4 /ROW0 Net-_D4-Pad2_ D\nSW5 Net-_D5-Pad2_ /COL4 SW_PUSH\nD5 /ROW0 Net-_D5-Pad2_ D\nSW6 Net-_D6-Pad2_ /COL5 SW_PUSH\nD6 /ROW0 Net-_D6-Pad2_ D\nSW7 Net-_D7-Pad2_ /COL6 SW_PUSH\nD7 /ROW0 Net-_D7-Pad2_ D\nSW8 Net-_D8-Pad2_ /COL7 SW_PUSH\nD8 /ROW0 Net-_D8-Pad2_ D\nSW9 Net-_D9-Pad2_ /COL8 SW_PUSH\nD9 /ROW0 Net-_D9-Pad2_ D\nSW10 Net-_D10-Pad2_ /COL9 SW_PUSH\nD10 /ROW0 Net-_D10-Pad2_ D\nSW11 Net-_D11-Pad2_ /COL10 SW_PUSH\nD11 /ROW0 Net-_D11-Pad2_ D\nSW12 Net-_D12-Pad2_ /COL11 SW_PUSH\nD12 /ROW0 Net-_D12-Pad2_ D\nSW13 Net-_D13-Pad2_ /COL12 SW_PUSH\nD13 /ROW0 Net-_D13-Pad2_ D\nSW14 Net-_D14-Pad2_ /COL13 SW_PUSH\nD14 /ROW0 Net-_D14-Pad2_ D\nSW15 Net-_D15-Pad2_ /COL14 SW_PUSH\nD15 /ROW0 Net-_D15-Pad2_ D\nSW16 Net-_D16-Pad2_ /COL15 SW_PUSH\nD16 /ROW0 Net-_D16-Pad2_ D\nSW17 Net-_D17-Pad2_ /COL16 SW_PUSH\nD17 /ROW0 Net-_D17-Pad2_ D\nSW18 Net-_D18-Pad2_ /COL17 SW_PUSH\nD18 /ROW0 Net-_D18-Pad2_ D\nSW21 Net-_D19-Pad2_ /COL0 SW_PUSH\nD19 /ROW1 Net-_D19-Pad2_ D\nSW22 Net-_D20-Pad2_ /COL1 SW_PUSH\nD20 /ROW1 Net-_D20-Pad2_ D\nSW23 Net-_D21-Pad2_ /COL2 SW_PUSH\nD21 /ROW1 Net-_D21-Pad2_ D\nSW24 Net-_D22-Pad2_ /COL3 SW_PUSH\nD22 /ROW1 Net-_D22-Pad2_ D\nSW25 Net-_D23-Pad2_ /COL4 SW_PUSH\nD23 /ROW1 Net-_D23-Pad2_ D\nSW26 Net-_D24-Pad2_ /COL5 SW_PUSH\nD24 /ROW1 Net-_D24-Pad2_ D\nSW27 Net-_D25-Pad2_ /COL6 SW_PUSH\nD25 /ROW1 Net-_D25-Pad2_ D\nSW28 Net-_D26-Pad2_ /COL7 SW_PUSH\nD26 /ROW1 Net-_D26-Pad2_ D\nSW29 Net-_D27-Pad2_ /COL8 SW_PUSH\nD27 /ROW1 Net-_D27-Pad2_ D\nSW30 Net-_D28-Pad2_ /COL9 SW_PUSH\nD28 /ROW1 Net-_D28-Pad2_ D\nSW31 Net-_D29-Pad2_ /COL10 SW_PUSH\nD29 /ROW1 Net-_D29-Pad2_ D\nSW32 Net-_D30-Pad2_ /COL11 SW_PUSH\nD30 /ROW1 Net-_D30-Pad2_ D\nSW33 Net-_D31-Pad2_ /COL12 SW_PUSH\nD31 /ROW1 Net-_D31-Pad2_ D\nSW34 Net-_D32-Pad2_ /COL14 SW_PUSH\nD32 /ROW1 Net-_D32-Pad2_ D\nSW35 Net-_D33-Pad2_ /COL15 SW_PUSH\nD33 /ROW1 Net-_D33-Pad2_ D\nSW36 Net-_D34-Pad2_ /COL16 SW_PUSH\nD34 /ROW1 Net-_D34-Pad2_ D\nSW38 Net-_D36-Pad2_ /COL0 SW_PUSH\nD36 /ROW2 Net-_D36-Pad2_ D\nSW39 Net-_D37-Pad2_ /COL1 SW_PUSH\nD37 /ROW2 Net-_D37-Pad2_ D\nSW40 Net-_D38-Pad2_ /COL2 SW_PUSH\nD38 /ROW2 Net-_D38-Pad2_ D\nSW41 Net-_D39-Pad2_ /COL3 SW_PUSH\nD39 /ROW2 Net-_D39-Pad2_ D\nSW42 Net-_D40-Pad2_ /COL4 SW_PUSH\nD40 /ROW2 Net-_D40-Pad2_ D\nSW43 Net-_D41-Pad2_ /COL5 SW_PUSH\nD41 /ROW2 Net-_D41-Pad2_ D\nSW44 Net-_D42-Pad2_ /COL6 SW_PUSH\nD42 /ROW2 Net-_D42-Pad2_ D\nSW45 Net-_D43-Pad2_ /COL7 SW_PUSH\nD43 /ROW2 Net-_D43-Pad2_ D\nSW46 Net-_D44-Pad2_ /COL8 SW_PUSH\nD44 /ROW2 Net-_D44-Pad2_ D\nSW47 Net-_D45-Pad2_ /COL9 SW_PUSH\nD45 /ROW2 Net-_D45-Pad2_ D\nSW48 Net-_D46-Pad2_ /COL10 SW_PUSH\nD46 /ROW2 Net-_D46-Pad2_ D\nSW49 Net-_D47-Pad2_ /COL11 SW_PUSH\nD47 /ROW2 Net-_D47-Pad2_ D\nSW50 Net-_D48-Pad2_ /COL12 SW_PUSH\nD48 /ROW2 Net-_D48-Pad2_ D\nSW51 Net-_D49-Pad2_ /COL14 SW_PUSH\nD49 /ROW2 Net-_D49-Pad2_ D\nSW52 Net-_D50-Pad2_ /COL16 SW_PUSH\nD50 /ROW2 Net-_D50-Pad2_ D\nSW54 Net-_D52-Pad2_ /COL0 SW_PUSH\nD52 /ROW3 Net-_D52-Pad2_ D\nSW55 Net-_D53-Pad2_ /COL1 SW_PUSH\nD53 /ROW3 Net-_D53-Pad2_ D\nSW56 Net-_D54-Pad2_ /COL2 SW_PUSH\nD54 /ROW3 Net-_D54-Pad2_ D\nSW57 Net-_D55-Pad2_ /COL3 SW_PUSH\nD55 /ROW3 Net-_D55-Pad2_ D\nSW58 Net-_D56-Pad2_ /COL4 SW_PUSH\nD56 /ROW3 Net-_D56-Pad2_ D\nSW59 Net-_D57-Pad2_ /COL5 SW_PUSH\nD57 /ROW3 Net-_D57-Pad2_ D\nSW60 Net-_D58-Pad2_ /COL6 SW_PUSH\nD58 /ROW3 Net-_D58-Pad2_ D\nSW61 Net-_D59-Pad2_ /COL7 SW_PUSH\nD59 /ROW3 Net-_D59-Pad2_ D\nSW62 Net-_D60-Pad2_ /COL8 SW_PUSH\nD60 /ROW3 Net-_D60-Pad2_ D\nSW63 Net-_D61-Pad2_ /COL9 SW_PUSH\nD61 /ROW3 Net-_D61-Pad2_ D\nSW64 Net-_D62-Pad2_ /COL10 SW_PUSH\nD62 /ROW3 Net-_D62-Pad2_ D\nSW65 Net-_D63-Pad2_ /COL11 SW_PUSH\nD63 /ROW3 Net-_D63-Pad2_ D\nSW66 Net-_D64-Pad2_ /COL12 SW_PUSH\nD64 /ROW3 Net-_D64-Pad2_ D\nSW67 Net-_D65-Pad2_ /COL15 SW_PUSH\nD65 /ROW3 Net-_D65-Pad2_ D\nSW68 Net-_D66-Pad2_ /COL16 SW_PUSH\nD66 /ROW3 Net-_D66-Pad2_ D\nSW70 Net-_D68-Pad2_ /COL0 SW_PUSH\nD68 /ROW4 Net-_D68-Pad2_ D\nSW71 Net-_D69-Pad2_ /COL1 SW_PUSH\nD69 /ROW4 Net-_D69-Pad2_ D\nSW72 Net-_D70-Pad2_ /COL2 SW_PUSH\nD70 /ROW4 Net-_D70-Pad2_ D\nSW73 Net-_D71-Pad2_ /COL3 SW_PUSH\nD71 /ROW4 Net-_D71-Pad2_ D\nSW74 Net-_D72-Pad2_ /COL4 SW_PUSH\nD72 /ROW4 Net-_D72-Pad2_ D\nSW75 Net-_D73-Pad2_ /COL5 SW_PUSH\nD73 /ROW4 Net-_D73-Pad2_ D\nSW76 Net-_D74-Pad2_ /COL7 SW_PUSH\nD74 /ROW4 Net-_D74-Pad2_ D\nSW77 Net-_D75-Pad2_ /COL8 SW_PUSH\nD75 /ROW4 Net-_D75-Pad2_ D\nSW78 Net-_D76-Pad2_ /COL10 SW_PUSH\nD76 /ROW4 Net-_D76-Pad2_ D\nSW79 Net-_D77-Pad2_ /COL12 SW_PUSH\nD77 /ROW4 Net-_D77-Pad2_ D\nSW80 Net-_D78-Pad2_ /COL15 SW_PUSH\nD78 /ROW4 Net-_D78-Pad2_ D\nSW81 Net-_D79-Pad2_ /COL16 SW_PUSH\nD79 /ROW4 Net-_D79-Pad2_ D\nU2 /COL0 /COL1 /COL2 /COL3 /COL4 /COL5 /COL6 GND VCC /COL7 /COL8 /COL9 /COL10 /COL11 /COL12 /COL14 /COL15 GND VCC /COL16 /COL17 /COL18 /COL19 /COL20 /COL21 Net-_J1-PadA7_ Net-_J1-PadA6_ NC_01 NC_02 GND VCC NC_03 NC_04 /PDI /RST /ROW4 /ROW3 GND VCC NC_05 /ROW2 /ROW0 /ROW1 /COL13 GND ATXMEGA-A4U-EPAD\nJ1 GND +5V Net-_J1-PadA5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_06 +5V GND GND +5V Net-_J1-PadB5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_07 +5V GND GND USB_Type_C_2.0_Receptacle\nU1 +5V GND +5V NC_08 VCC MIC550X\nP1 /PDI VCC NC_09 NC_10 /RST GND TC2030-IDC\nR1 Net-_J1-PadB5_ GND 5.1\nR2 Net-_J1-PadA5_ GND 5.1\nC1 VCC GND 10uf\nC2 VCC GND 0.4uf\nSW19 Net-_D17-Pad2_ /COL16 SW_PUSH\nSW20 Net-_D16-Pad2_ /COL15 SW_PUSH\nSW83 Net-_D74-Pad2_ /COL7 SW_PUSH\nSW84 Net-_D75-Pad2_ /COL8 SW_PUSH\nD80 /ROW4 Net-_D80-Pad2_ D\nSW82 Net-_D80-Pad2_ /COL17 SW_PUSH\nD67 /ROW3 Net-_D67-Pad2_ D\nSW69 Net-_D67-Pad2_ /COL17 SW_PUSH\nD51 /ROW2 Net-_D51-Pad2_ D\nSW53 Net-_D51-Pad2_ /COL17 SW_PUSH\nD35 /ROW1 Net-_D35-Pad2_ D\nSW37 Net-_D35-Pad2_ /COL17 SW_PUSH\nSW85 Net-_D81-Pad2_ /COL18 SW_PUSH\nD81 /ROW0 Net-_D81-Pad2_ D\nSW86 Net-_D82-Pad2_ /COL19 SW_PUSH\nD82 /ROW0 Net-_D82-Pad2_ D\nSW87 Net-_D83-Pad2_ /COL20 SW_PUSH\nD83 /ROW0 Net-_D83-Pad2_ D\nSW88 Net-_D84-Pad2_ /COL21 SW_PUSH\nD84 /ROW0 Net-_D84-Pad2_ D\nSW89 Net-_D85-Pad2_ /COL18 SW_PUSH\nD85 /ROW1 Net-_D85-Pad2_ D\nSW90 Net-_D86-Pad2_ /COL19 SW_PUSH\nD86 /ROW1 Net-_D86-Pad2_ D\nSW91 Net-_D87-Pad2_ /COL20 SW_PUSH\nD87 /ROW1 Net-_D87-Pad2_ D\nSW92 Net-_D88-Pad2_ /COL21 SW_PUSH\nD88 /ROW1 Net-_D88-Pad2_ D\nSW94 Net-_D89-Pad2_ /COL18 SW_PUSH\nD89 /ROW2 Net-_D89-Pad2_ D\nSW95 Net-_D90-Pad2_ /COL19 SW_PUSH\nD90 /ROW2 Net-_D90-Pad2_ D\nSW96 Net-_D91-Pad2_ /COL20 SW_PUSH\nD91 /ROW2 Net-_D91-Pad2_ D\nSW97 Net-_D92-Pad2_ /COL21 SW_PUSH\nD92 /ROW2 Net-_D92-Pad2_ D\nSW98 Net-_D93-Pad2_ /COL18 SW_PUSH\nD93 /ROW3 Net-_D93-Pad2_ D\nSW99 Net-_D94-Pad2_ /COL19 SW_PUSH\nD94 /ROW3 Net-_D94-Pad2_ D\nSW100 Net-_D95-Pad2_ /COL20 SW_PUSH\nD95 /ROW3 Net-_D95-Pad2_ D\nSW101 Net-_D96-Pad2_ /COL21 SW_PUSH\nD96 /ROW3 Net-_D96-Pad2_ D\nSW103 Net-_D97-Pad2_ /COL18 SW_PUSH\nD97 /ROW4 Net-_D97-Pad2_ D\nSW104 Net-_D98-Pad2_ /COL19 SW_PUSH\nD98 /ROW4 Net-_D98-Pad2_ D\nSW105 Net-_D99-Pad2_ /COL20 SW_PUSH\nD99 /ROW4 Net-_D99-Pad2_ D\nSW106 Net-_D100-Pad2_ /COL21 SW_PUSH\nD100 /ROW4 Net-_D100-Pad2_ D\nSW93 Net-_D92-Pad2_ /COL21 SW_PUSH\nSW102 Net-_D100-Pad2_ /COL21 SW_PUSH\nSW107 Net-_D97-Pad2_ /COL18 SW_PUSH\n.end\n"
    },
    {
        "filename": "1336.cir",
        "prompt": "Create a circuit consisting of a 5V DC voltage source connected to a series combination of a 200k resistor, a 10nF capacitor, and a 0.5mH inductor. The output is taken across the inductor. A common-emitter amplifier is formed using two FZT1049A transistors, with the output of the RC-LC network driving the base of the first transistor (Q1). The collector of Q1 is connected to the output, and the emitter is connected to ground through a 50k resistor. The base of the second transistor (Q2) is also connected to the output, and its collector is connected to the base of Q1. Simulate the circuit for 30ms with a timestep of 0.25us.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/kicad-source-mirror-master/demos/simulation/laser_driver/fzt1049a.lib\"\nV1 Net-_C1-Pad1_ GND dc 5\nR1 Net-_C1-Pad1_ out 200k\nC1 Net-_C1-Pad1_ out 10n\nL1 Net-_C1-Pad1_ out 0.5m\nR2 Net-_Q1-Pad3_ GND 50k\nQ1 Net-_C1-Pad1_ out Net-_Q1-Pad3_ FZT1049A\nQ2 out Net-_C1-Pad1_ Net-_Q1-Pad3_ FZT1049A\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "1170.cir",
        "prompt": "Create a circuit with a battery connected to a single-pole double-throw (SPDT) switch. The battery has two terminals, and the switch has three terminals: a common terminal and two selectable output terminals.",
        "content": ".title KiCad schematic\nBT1 NC_01 NC_02 Battery_Cell\nSW1 NC_03 NC_04 NC_05 SW_SPDT\n.end\n"
    },
    {
        "filename": "1851.cir",
        "prompt": "Design a microcontroller-based system featuring a STM32F413RHTx microcontroller for firmware development and debugging. The system should include USB-C connectivity for both power and data transfer, utilizing a USB_C receptacle. A CP2102N-A01 USB-to-UART bridge facilitates serial communication via USART2. A bootloader interface is provided. The system incorporates a reset circuit with a manual reset switch. Power is supplied via USB (+5V) and regulated to +3.3V for the microcontroller and peripherals. Decoupling capacitors are extensively used on the +3.3V rail. A JTAG/SWD interface is available for debugging, with dedicated pins for SWCLK and SWDIO. Include pull-up/pull-down resistors as needed for proper operation, particularly for the reset line and USB data lines. The USB data lines are protected with ESD diodes. A crystal oscillator circuit is implemented using an 8MHz crystal with appropriate loading capacitors.",
        "content": ".title KiCad schematic\nC5 Net-_C5-Pad1_ GND 2.2u\nC3 Net-_C3-Pad1_ GND 6p\nC4 Net-_C4-Pad1_ GND 6p\nY1 Net-_C4-Pad1_ Net-_C3-Pad1_ 8M\nC8 +3V3 GND 0.1u\nC10 +3V3 GND 0.1u\nC12 +3V3 GND 0.1u\nC13 +3V3 GND 0.1u\nC14 +3V3 GND 0.1u\nC15 +3V3 GND 4.7u\nC6 +3V3 GND 0.1u\nC7 +3V3 GND 0.1u\nC9 +3V3 GND 1u\nC11 /NRST GND 0.1u\nSW1 /NRST GND Reset\nJ3 +3V3 /SWCLK /SWDIO GND SWD\nJ2 +3V3 Net-_J2-Pad2_ GND Bootloader\nU1 NC_01 NC_02 GND /D+ /D- +3V3 +3V3 Net-_R1-Pad1_ Net-_R2-Pad2_ NC_03 NC_04 GND NC_05 NC_06 /USART2_RTS /USART2_CTS /USART2_TX /USART2_RX NC_07 NC_08 GND CP2102N-A01-GQFN20\nR2 +3V3 Net-_R2-Pad2_ 1k\nC2 +3V3 GND 4.7u\nC1 +3V3 GND 0.1u\nR3 GND Net-_R1-Pad1_ 47.5k\nR1 Net-_R1-Pad1_ +5V 22.k\nJ1 GND +5V Net-_J1-PadA5_ /D+ /D- NC_09 +5V GND GND +5V Net-_J1-PadB5_ /D+ /D- NC_10 +5V GND GND USB_C_Receptacle_USB2.0\nD1 GND /D+ /D- +5V SP0503BAHT\nR4 Net-_J1-PadB5_ GND 5.1k\nR5 Net-_J1-PadA5_ GND 5.1k\nU2 +3V3 NC_11 NC_12 NC_13 Net-_C3-Pad1_ Net-_C4-Pad1_ /NRST NC_14 NC_15 NC_16 NC_17 GND +3V3 /USART2_CTS /USART2_RTS /USART2_TX /USART2_RX GND +3V3 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 Net-_C5-Pad1_ GND +3V3 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 /SWDIO GND +3V3 /SWCLK NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 Net-_J2-Pad2_ NC_51 NC_52 GND +3V3 STM32F413RHTx\n.end\n"
    },
    {
        "filename": "281.cir",
        "prompt": "Create a circuit with a 6N137 optocoupler (U1) controlled by input pins on a 2x2 connector (J1). The optocoupler is powered by VCC and GND. A jumper (JP1) allows for direct connection to VCC, bypassing the optocoupler. Resistors (R1, R2, R3) are used as pull-up/current limiting resistors. A 1x3 connector (J2) provides VCC and GND connections.",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_J1-Pad2_ Net-_J1-Pad4_ NC_02 GND Net-_J2-Pad2_ Net-_JP1-Pad2_ VCC 6N137\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Conn_02x02_Odd_Even\nR3 VCC Net-_J2-Pad2_ R_Small\nJ2 VCC Net-_J2-Pad2_ GND Conn_01x03\nJP1 VCC Net-_JP1-Pad2_ Jumper_NO_Small\nR1 Net-_J1-Pad1_ Net-_J1-Pad2_ R_Small\nR2 Net-_J1-Pad4_ Net-_J1-Pad3_ R_Small\n.end\n"
    },
    {
        "filename": "1268.cir",
        "prompt": "Design a circuit with a primary function of providing a regulated adjustable positive voltage output (Ua_aus) from a +15V input, incorporating overcurrent and reverse voltage protection. The circuit should include a voltage reference (ADR421ARMZ), an adjustable voltage regulator (LM317_TO-220), and associated filtering and protection components (diodes MRA4003T3G, 1N5818, LEDs, capacitors ranging from 10nF to 1500uF, and resistors ranging from 1R2 to 100k). Include transistor-based switching (BC850, BC860, BD139, BC847) for potential control or buffering, and test points for key voltages. The circuit should also have input and output connectors (Conn_01x02_Male, Conn_01x03_Male) and mounting holes. A negative voltage rail (-2V5) is present and utilized within the circuit.",
        "content": ".title KiCad schematic\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nR4 Net-_C4-Pad1_ Net-_Q1-Pad1_ 1k\nR10 Net-_C10-Pad1_ Net-_Q2-Pad3_ 33\nR6 Net-_Q2-Pad1_ Net-_Q1-Pad3_ 10k\nR5 Net-_Q2-Pad1_ Net-_J1-Pad2_ 15k\nR1 -2V5 Net-_Q1-Pad3_ 7k4\nJ1 /+15V_ein Net-_J1-Pad2_ Conn_01x02_Male\nR12 Net-_C10-Pad1_ /Ua_aus 220\nR13 Net-_Q3-Pad2_ /Ua_aus 10\nC3 NC_01 -2V5 100n\nQ3 NC_02 Net-_Q3-Pad2_ Net-_Q3-Pad3_ BD139\nHS1 Heatsink\nC10 Net-_C10-Pad1_ -2V5 10u\nJ2 -2V5 -2V5 Net-_C10-Pad1_ Conn_01x03_Male\nQ2 Net-_Q2-Pad1_ -2V5 Net-_Q2-Pad3_ BC850\nQ1 Net-_Q1-Pad1_ /+15V_ein Net-_Q1-Pad3_ BC860\nJ3 Net-_D4-Pad1_ Net-_J3-Pad2_ Conn_01x02_Male\nC5 Net-_C4-Pad1_ NC_03 3u3\nC7 Net-_C4-Pad1_ NC_04 330n\nC4 Net-_C4-Pad1_ NC_05 330u\nD3 /Ua_aus NC_06 1N5818\nR15 NC_07 Net-_Q4-Pad1_ 100\nR14 /Ua_aus Net-_Q4-Pad3_ 4k7\nD4 Net-_D4-Pad1_ /Ua_aus LED\nQ5 Net-_Q4-Pad3_ Net-_Q4-Pad1_ Net-_J3-Pad2_ BC847\nQ4 Net-_Q4-Pad1_ NC_08 Net-_Q4-Pad3_ BC847\nD1 /+15V_ein /Ua_aus MRA4003T3G\nD2 /Ua_aus Net-_C10-Pad1_ MRA4003T3G\nU3 Net-_C10-Pad1_ /Ua_aus Net-_C4-Pad1_ LM317_TO-220\nTP8 /Ua_aus TestPoint\nTP2 -2V5 TestPoint\nTP5 Net-_C4-Pad1_ TestPoint\nTP7 Net-_C10-Pad1_ TestPoint\nTP3 /+15V_ein TestPoint\nTP1 Net-_J1-Pad2_ TestPoint\nR7 Net-_J1-Pad2_ Net-_Q3-Pad3_ 1k\nR3 /+15V_ein Net-_C4-Pad1_ 1R2\nU1 NC_09 /+15V_ein NC_10 /GND NC_11 Net-_R8-Pad2_ NC_12 NC_13 ADR421ARMZ\nR8 Net-_R11-Pad2_ Net-_R8-Pad2_ 10k\nR11 -2V5 Net-_R11-Pad2_ 10k\nR9 NC_14 Net-_R9-Pad2_ 5k\nC11 V+ /GND 1u\nC8 V+ /GND 10n\nC9 /GND V- 10n\nC2 /+15V_ein /GND 100n\nC1 /+15V_ein /GND 1u\nC6 -2V5 NC_15 10n\nC12 /GND V- 1u\nTP6 -2V5 TestPoint\nTP4 Net-_R8-Pad2_ TestPoint\nU2 NC_16 Net-_R11-Pad2_ Net-_R9-Pad2_ V- NC_17 -2V5 V+ NC_18 OP07\nC15 /Ua_aus NC_19 150n\nC14 /Ua_aus NC_20 15u\nC13 /Ua_aus NC_21 1500u\nR2 /+15V_ein Net-_C4-Pad1_ 1R2\n.end\n"
    },
    {
        "filename": "786.cir",
        "prompt": "Design a circuit with an input connector (J1) and an output connector (J3). The input signal is fed through resistors R1 and R3, and R4 to the positive input of an operational amplifier (U1 - OPA333xxD). The negative input of the op-amp is connected to the output (J3). Capacitors C1, C3 are in parallel connected to the input, and capacitors C2, C4 are in parallel connected to the output. An external input connector (J2) provides additional input signals through resistors R3 and R4. Include appropriate resistors (R2, R5) for biasing and connection to the connectors.",
        "content": ".title KiCad schematic\nR5 Net-_J3-Pad3_ Net-_R1-Pad1_ R\nR2 Net-_R1-Pad1_ Net-_J1-Pad4_ R\nC1 NC_01 Net-_C1-Pad2_ C\nC3 NC_02 Net-_C1-Pad2_ C\nC2 Net-_C2-Pad1_ NC_03 C\nC4 Net-_C2-Pad1_ NC_04 C\nR1 Net-_R1-Pad1_ Net-_J1-Pad3_ R\nJ1 Net-_C1-Pad2_ NC_05 Net-_J1-Pad3_ Net-_J1-Pad4_ NC_06 Net-_C2-Pad1_ InConnector\nJ3 NC_07 NC_08 Net-_J3-Pad3_ Net-_J3-Pad3_ NC_09 NC_10 OutConnector\nU1 NC_11 Net-_R1-Pad1_ NC_12 NC_13 NC_14 Net-_J3-Pad3_ NC_15 NC_16 OPA333xxD\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad2_ Net-_J2-Pad4_ Ext_Input\nR3 Net-_J2-Pad4_ Net-_R1-Pad1_ R\nR4 Net-_J2-Pad1_ Net-_R1-Pad1_ R\n.end\n"
    },
    {
        "filename": "151.cir",
        "prompt": "Create a SPICE netlist representing an ATmega328P microcontroller with all 28 pins exposed as net labels: NC_01 through NC_28. The component designator is IC1.",
        "content": ".title KiCad schematic\nIC1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 ATMEGA328-P\n.end\n"
    },
    {
        "filename": "277.cir",
        "prompt": "Design a microcontroller-based system with multiple power rails (+3.3V, +24V, and battery voltage +BATT) featuring USB communication, I2C communication, and a vacuum fluorescent display (VFD) interface. The system includes a USB-to-serial converter (FT231XS), a boost converter (MP3120) for generating +3.3V from the battery, a buck converter (MCP1663) for generating +3.3V from +24V, and a motor driver (DRV8837C) controlled by the microcontroller. The VFD interface utilizes multiple shift registers (TBD62783A, MCP23017) to drive the display segments. Include protection circuitry with Schottky diode, filtering capacitors, and level shifting with MOSFETs. Incorporate reset and enable lines with pull-up resistors and switches. Include a battery charging circuit with a battery indicator. The microcontroller is an ESP32-WROOM.",
        "content": ".title KiCad schematic\nU5 Net-_D1-Pad2_ GND Net-_R10-Pad2_ Net-_R9-Pad2_ +3V3 MCP1663\nD1 +24V Net-_D1-Pad2_ D_Schottky 40V 1A\nL2 Net-_D1-Pad2_ +3V3 10uH\nR10 +24V Net-_R10-Pad2_ 1.05M\nR11 Net-_R10-Pad2_ GND 56k\nC16 +24V GND 4.7uF\nC17 +24V GND 4.7uF\nC12 +3V3 GND 4.7uF\nC11 +3V3 GND 4.7uF\nU3 Net-_L1-Pad1_ GND Net-_R7-Pad2_ +BATT +3V3 +BATT MP3120\nC5 +BATT GND 4.7uF\nC2 +BATT GND 4.7uF\nR7 +3V3 Net-_R7-Pad2_ 1M\nR8 Net-_R7-Pad2_ GND 640k\nC14 +3V3 GND 4.7uF\nC15 +3V3 GND 4.7uF\nU6 GND +3V3 ENABLE NC_01 NC_02 Net-_R18-Pad2_ B_2 NC_03 NC_04 NC_05 B_1 NC_06 NC_07 NC_08 GND NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 EN_24V IO0 NC_17 NC_18 HEAT_INT2 HEAT_INT1 HEAT_nSleep NC_19 NC_20 /VFD IO/SDA RXD0 TXD0 /VFD IO/SCK IO_RESET GND GND ESP32-WROOM\nU4 DTR RTS Net-_C10-Pad1_ TXD0 NC_21 GND NC_22 NC_23 NC_24 NC_25 Net-_R3-Pad1_ Net-_R4-Pad1_ Net-_C10-Pad1_ Net-_C10-Pad1_ VBUS GND NC_26 NC_27 NC_28 RXD0 FT231XS\nC13 +3V3 GND 1uF\nL1 Net-_L1-Pad1_ +BATT 10uH\nJ1 VBUS Net-_C4-Pad1_ Net-_C3-Pad1_ NC_29 GND GND USB_B_Micro\nR3 Net-_R3-Pad1_ Net-_C3-Pad1_ 27\nR4 Net-_R4-Pad1_ Net-_C4-Pad1_ 27\nC10 Net-_C10-Pad1_ GND 100nF\nC4 Net-_C4-Pad1_ GND 47pF\nC3 Net-_C3-Pad1_ GND 47pF\nC9 VBUS GND 100nF\nC8 VBUS GND 4.7uF\nQ1 RTS Net-_Q1-Pad2_ IO0 DTR Net-_Q1-Pad5_ ENABLE MBT3904DW1\nR13 Net-_Q1-Pad2_ DTR 10k\nR12 RTS Net-_Q1-Pad5_ 10k\nR16 +3V3 ENABLE 10k\nSW3 GND ENABLE B_RES\nC18 ENABLE GND 100nF\nR17 +3V3 IO0 10k\nSW4 GND IO0 B_0\nC1 VBUS GND 4.7uF\nC6 +3V3 GND 4.7uF\nC7 Net-_C7-Pad1_ GND 470pF\nBT1 +BATT GND AA BK-92\nR9 EN_24V Net-_R9-Pad2_ 10k\nU2 +3V3 Net-_R1-Pad2_ Net-_R2-Pad2_ GND HEAT_INT2 HEAT_INT1 Net-_R6-Pad2_ +3V3 GND DRV8837C\nR1 /VFD IO/HEAT1 Net-_R1-Pad2_ 0R\nR2 /VFD IO/HEAT2 Net-_R2-Pad2_ 0R\nR6 HEAT_nSleep Net-_R6-Pad2_ 10k\nSW1 GND B_1 B1\nSW2 GND B_2 B2\nR14 +3V3 B_1 10k\nR15 +3V3 B_2 10k\nU1 VBUS GND VBUS Net-_C7-Pad1_ +3V3 MIC5219-3.3YM5\nJ2 GND /VFD IO/SDA /VFD IO/SCK +3V3 I2C_Con\nC19 +3V3 GND 10uF\nR18 +BATT Net-_R18-Pad2_ 10k\nR19 Net-_R18-Pad2_ GND 10k\nU10 /VFD IO/HEAT1 /VFD IO/HSS_08 /VFD IO/HSS_07 /VFD IO/HSS_06 /VFD IO/HSS_05 /VFD IO/HSS_04 /VFD IO/HSS_03 /VFD IO/HSS_02 /VFD IO/HSS_01 /VFD IO/HSS_14 /VFD IO/HSS_13 /VFD IO/HSS_12 /VFD IO/HSS_11 /VFD IO/HSS_10 /VFD IO/HSS_09 /VFD IO/HEAT2 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 IVL2-7_5\nU8 /VFD IO/GPB7 /VFD IO/GPB6 /VFD IO/GPB5 /VFD IO/GPB4 /VFD IO/GPB3 /VFD IO/GPB2 /VFD IO/GPB1 /VFD IO/GPB0 +24V GND /VFD IO/HSS_08 /VFD IO/HSS_07 /VFD IO/HSS_06 /VFD IO/HSS_05 /VFD IO/HSS_04 /VFD IO/HSS_03 /VFD IO/HSS_02 /VFD IO/HSS_01 TBD62783A\nU9 /VFD IO/GPA5 /VFD IO/GPA4 /VFD IO/GPA3 /VFD IO/GPA2 /VFD IO/GPA1 /VFD IO/GPA0 NC_37 NC_38 +24V GND NC_39 NC_40 /VFD IO/HSS_14 /VFD IO/HSS_13 /VFD IO/HSS_12 /VFD IO/HSS_11 /VFD IO/HSS_10 /VFD IO/HSS_09 TBD62783A\nU7 /VFD IO/GPB0 /VFD IO/GPB1 /VFD IO/GPB2 /VFD IO/GPB3 /VFD IO/GPB4 /VFD IO/GPB5 /VFD IO/GPB6 /VFD IO/GPB7 +3V3 GND NC_41 /VFD IO/SCK /VFD IO/SDA NC_42 GND GND GND IO_RESET NC_43 NC_44 /VFD IO/GPA0 /VFD IO/GPA1 /VFD IO/GPA2 /VFD IO/GPA3 /VFD IO/GPA4 /VFD IO/GPA5 NC_45 NC_46 MCP23017_SS\nR5 +3V3 IO_RESET 10k\n.end\n"
    },
    {
        "filename": "415.cir",
        "prompt": "Design a microcontroller-based circuit featuring a TM4C123GH6PMI microcontroller with supporting components for servo control, debugging, communication, and user input. The circuit should include:\n\n*   **Microcontroller:** TM4C123GH6PMI with a 16MHz crystal oscillator (Y1) and associated 10pF capacitors (C9, C10). Decoupling capacitors (C1, C2, C3, C4, C5, C6) should be used for both +3.3V and +5V supplies.\n*   **Power Supply:** A +5V input (J4) regulated down to +3.3V (U2 - LM2937xS) with filtering capacitors (C11, C12, C13, C14).\n*   **Servo Control:** Two servo motors (M1, M2) controlled via the microcontroller, powered by +5V.\n*   **Debugging/Programming:** A JTAG interface (J2) for programming and debugging.\n*   **Communication:** A UART interface (J5) for Bluetooth communication, with RX and TX lines connected.\n*   **User Input:** A resistive touch screen (J1) and a push button (SW1) connected to the RESET pin via a pull-up resistor (R3).\n*   **LED Indicators:** Green (D1), Blue (D2), and Red (D3) LEDs controlled by the microcontroller through transistors (Q1, Q2, Q3) and current limiting resistors (R4, R5, R6, R7, R8).\n*   **Parallel Data Interface:** A connector (J6) for a parallel data interface (PD0-PD3).\n*   **GPIO Expansion:** A connector (J7) for additional GPIO pins (PA2-PA7, PC4-PC7).\n*   **Additional Connector:** A 4-pin connector (J3) connected to the resistive touch screen.\n*   **Buzzer:** A buzzer (BZZZ) controlled by the microcontroller.\n*   **Analog Input:** An analog input (LS1) connected to a CMT-8530S-SMT sensor.\n*   **Pull-up Resistor:** A 1Mohm pull-up resistor (R1) connected to a net.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 /Servo1 +3V3 GND NC_01 NC_02 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ NC_03 +3V3 GND /PC7 /PC6 /PC5 /PC4 /RX /TX /PA2 /PA3 /PA4 /PA5 /PA6 /PA7 Net-_C7-Pad2_ +3V3 GND NC_04 NC_05 /Red NC_06 Net-_R1-Pad1_ NC_07 NC_08 GND NC_09 +3V3 /RESET GND /OSC0 /OSC1 +3V3 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 Net-_J2-Pad4_ Net-_J2-Pad3_ Net-_J2-Pad2_ Net-_J2-Pad1_ NC_16 +3V3 GND Net-_C7-Pad2_ NC_17 /Servo0 /Blue /BZZZ /PD0 /PD1 /PD2 /PD3 TM4C123GH6PMI\nM1 /Servo0 +5V GND Motor_Servo\nM2 /Servo1 +5V GND Motor_Servo\nY1 /OSC1 /OSC0 16MHz\nC9 GND /OSC1 10pF\nC10 /OSC0 GND 10pF\nC7 GND Net-_C7-Pad2_ .1uF\nC3 GND +3V3 .1uF\nC2 GND +3V3 .1uF\nC4 GND +3V3 .1uF\nC5 GND +3V3 3.3uF\nC6 GND +3V3 3.3uF\nU2 +5V GND +3V3 LM2937xS\nC11 +5V GND 0.1uF\nC12 +3V3 GND 10uF\nR2 +3V3 Net-_D1-Pad2_ 68ohm\nD1 GND Net-_D1-Pad2_ LED_GREEN\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ GND JTAG\nJ5 +5V GND /RX /TX UART (Bluetooth)\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Resistive_Touch\nR3 +3V3 /RESET 10k\nSW1 GND /RESET SW_Push\nR1 Net-_R1-Pad1_ +3V3 1Mohm\nQ1 Net-_Q1-Pad1_ GND Net-_LS1-PadN_ MMBT3904\nR4 Net-_Q1-Pad1_ /BZZZ 100ohm\nQ2 Net-_Q2-Pad1_ GND Net-_D2-Pad1_ MMBT3904\nR5 Net-_Q2-Pad1_ /Blue 100ohm\nR6 +3V3 Net-_D2-Pad2_ 50ohm\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED_BLUE\nQ3 Net-_Q3-Pad1_ GND Net-_D3-Pad1_ MMBT3904\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED_RED\nR7 +3V3 Net-_D3-Pad2_ 68ohm\nR8 /Red Net-_Q3-Pad1_ 100ohm\nJ3 Net-_J1-Pad4_ Net-_J1-Pad3_ Net-_J1-Pad2_ Net-_J1-Pad1_ Conn_01x04_Male\nLS1 Net-_LS1-PadN_ +3V3 CMT-8530S-SMT\nJ6 /PD0 /PD1 /PD2 /PD3 +3V3 GND Conn_02x03_Top_Bottom\nC8 GND Net-_C7-Pad2_ 3.3uF\nC1 GND +3V3 .1uF\nC13 GND +5V 10uF\nC14 GND +5V 10uF\nJ7 /PA2 /PA3 /PA4 /PA5 /PA6 /PA7 /PC4 /PC5 /PC6 /PC7 Conn_02x05_Top_Bottom\nJ4 +5V GND NC_18 Barrel_Jack_Switch\n.end\n"
    },
    {
        "filename": "1003.cir",
        "prompt": "Design a circuit with a 9V battery connected to a BT1 triac, controlling two LEDs (D1 and D2) through resistors (R1 and R4 - 470R each). The triac's gate is driven by a BC846BDW1T1G NPN transistor (U1) configured as a switch. Two capacitors (C1 and C2 - 47uF each) and resistors (R2 and R3 - 47kR each) are used to provide gate triggering to the triac. The circuit should allow the triac to switch on, illuminating both LEDs, when triggered by the transistor.",
        "content": ".title KiCad schematic\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ 9V\nR1 Net-_D1-Pad1_ Net-_C1-Pad1_ 470R\nR2 Net-_BT1-Pad1_ Net-_C1-Pad2_ 47K\nR3 Net-_BT1-Pad1_ Net-_C2-Pad2_ 47K\nR4 Net-_D2-Pad1_ Net-_C2-Pad1_ 470R\nD1 Net-_D1-Pad1_ Net-_BT1-Pad1_ LED\nD2 Net-_D2-Pad1_ Net-_BT1-Pad1_ LED\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 47uF\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 47uF\nU1 Net-_BT1-Pad2_ Net-_C1-Pad2_ Net-_C1-Pad1_ Net-_BT1-Pad2_ Net-_C2-Pad2_ Net-_C2-Pad1_ BC846BDW1T1G\n.end\n"
    },
    {
        "filename": "847.cir",
        "prompt": "Design a circuit featuring an ATmega328P microcontroller interfaced with a DS3231 real-time clock (RTC). The microcontroller operates from a VCC supply, and the RTC receives power from both VCC and a battery backup (BT2). Include a push button (SW1) connected to a microcontroller input (d10) via a pull-up resistor (R5). The circuit incorporates power supply filtering with inductors (L1) and capacitors (C1, C2, C3, C4). Protection diodes (D1, D2, D3) safeguard against voltage fluctuations. A 2N7000 MOSFET (Q1) is used for switching, controlled by signals from the microcontroller (rese, gdr). Several decoupling capacitors (C5, C6, C7, C8, C9, C10, C11, C12, C13) are distributed throughout the circuit. Connectors (J1, J2) provide access to microcontroller pins (d11-d13, busy, reset, d.c, cs, sda, scl) and other signals (prevgh, prevgl). Include pull-up resistors (R2, R3, R4, R6, R7) for the RTC's SDA and SCL lines, and the microcontroller's reset and gate drive signals. A battery (BT1) provides a primary power source.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_R5-Pad2_ rtcVcc gnd vcc gnd vcc NC_01 NC_02 NC_03 NC_04 busy reset d.c cs d11 d12 d13 vcc NC_05 vcc gnd NC_06 NC_07 NC_08 NC_09 NC_10 sda scl d10 NC_11 NC_12 NC_13 ATMEGA328P-AU\nR1 d10 vcc R\nSW1 Net-_R5-Pad2_ vcc Switch_SW_Push\nR5 gnd Net-_R5-Pad2_ R\nIC1 NC_14 rtcVcc NC_15 gnd gnd gnd gnd gnd gnd gnd gnd gnd gnd Net-_BT2-Pad1_ sda scl DS3231\nR2 rtcVcc gnd R\nR3 vcc scl R\nR4 vcc sda R\nL1 vcc Net-_C3-Pad2_ INDUCTOR\nC2 vcc gnd C\nQ1 gdr rese Net-_C3-Pad2_ 2N7000 switched S and G due to footprint\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ C\nD3 prevgh Net-_C3-Pad2_ MBR0530\nD2 Net-_C3-Pad1_ prevgl MBR0530\nD1 gnd Net-_C3-Pad1_ MBR0530\nR6 gdr gnd R\nR7 rese gnd R\nJ2 NC_16 gdr rese Net-_C13-Pad1_ Net-_C12-Pad1_ NC_17 NC_18 gnd busy reset d.c cs d13 d11 vcc vcc gnd Net-_C8-Pad1_ Net-_C5-Pad1_ Net-_C9-Pad1_ prevgh Net-_C10-Pad1_ prevgl Net-_C11-Pad1_ otp_FPC24\nC13 Net-_C13-Pad1_ gnd C\nC12 Net-_C12-Pad1_ gnd C\nC8 Net-_C8-Pad1_ gnd C\nC5 Net-_C5-Pad1_ gnd C\nC9 Net-_C9-Pad1_ gnd C\nC6 prevgh gnd C\nC10 Net-_C10-Pad1_ gnd C\nC7 prevgl gnd C\nC11 Net-_C11-Pad1_ gnd C\nC4 vcc gnd C\nJ1 d13 d12 d11 d10 gnd vcc Conn_01x06_Female\nBT1 vcc gnd Battery_Cell\nC1 vcc gnd C\nBT2 Net-_BT2-Pad1_ gnd Battery_Cell\n.end\n"
    },
    {
        "filename": "946.cir",
        "prompt": "Design a circuit with a 9V input that provides regulated 5V and 9V outputs. The 5V rail powers an ESP32 development board (DoitESP32-DevKit-V1) and a SN75179BD transceiver for RS-485 communication. The ESP32's RX pin is level-shifted from 5V to 3.3V using a 1k resistor and a 1N4148 diode. Two LEDs with 220-ohm current-limiting resistors are connected to ESP32 GPIO pins (GPIO0 and GPIO15) for status indication. A 0.33uF capacitor filters the 9V input, and 0.1uF capacitors filter both the 5V and 9V outputs. A 1N4148 diode protects a node from overvoltage. A DB9 connector provides access to the RS-485 transceiver signals and the 15V unproteced rail. A 6-pin connector provides access to 3.3V, 5V, 9V, GND, and two GPIO pins. A 470-ohm resistor drives an LED connected to ground.",
        "content": ".title KiCad schematic\nU4 +9V GND +5V L7805\nU2 +5V /ESP32_RX_5V /ESP32_TX GND /PIC32_RX /PIC32_~RX /PIC32_~TX /PIC32_TX SN75179BD\nR1 /ESP32_RX_3V3 /ESP32_RX_5V 1K\nD2 +3V3 /ESP32_RX_3V3 1N4148\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nR2 Net-_D3-Pad1_ GND 220\nR4 Net-_D5-Pad1_ GND 220\nU3 +3V3 NC_01 NC_02 NC_03 /GPIO0 /GPIO15 Net-_D3-Pad2_ Net-_D5-Pad2_ /ESP32_RX_3V3 /ESP32_TX NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 +9V GND NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 DoitESP32-DevKit-V1\nU1 Net-_C1-Pad1_ GND +9V L7809\nC2 +9V GND 0.1uF 16V\nC3 +5V GND 0.1uF 16V\nC1 Net-_C1-Pad1_ GND 0.33uF 50v\nJ1 +3V3 +5V +9V GND /GPIO0 /GPIO15 Conn_01x06_Female\nD1 Net-_C1-Pad1_ /15V_UnProtected B120-E3\nD4 GND Net-_D4-Pad2_ LED\nR3 +5V Net-_D4-Pad2_ 470\nJ2 GND NC_28 NC_29 NC_30 /15V_UnProtected GND /PIC32_RX /PIC32_~RX /PIC32_~TX /PIC32_TX DB9_Female_MountingHoles\n.end\n"
    },
    {
        "filename": "374.cir",
        "prompt": "Design a retrocomputing system based around a 65C816 microprocessor. The system should include a clock circuit generating 16MHz, a 74HC74 D-type flip-flop for clock management, and address/data buses for interfacing with external memory and peripherals. Include static RAM (IS61C5128AL) and EEPROM (AT28HC256E) for program and data storage. A serial communication interface (SC16C2550) should be included for communication. Power supply components such as voltage regulators (+5V), filtering capacitors, and a power switch are necessary. Include reset circuitry with a manual reset switch. Add an LED indicator connected via a current limiting resistor. Mounting holes should be included for physical assembly. The system should have an expansion bus for future peripherals. Include a non-maskable interrupt (NMI) and interrupt request (IRQ) line. A watchdog timer (MAX238) is also required.",
        "content": ".title KiCad schematic\nU1 Net-_C2-Pad1_ Net-_R1-Pad2_ Net-_R2-Pad1_ GND /Power and glue/RES /Power and glue/RES VCC VCC TL7705B\nR1 VCC Net-_R1-Pad2_ 22k\nR3 /Power and glue/RES GND 3.3k\nR2 Net-_R2-Pad1_ Net-_C1-Pad1_ 470\nSW1 GND Net-_R1-Pad2_ RESET\nC1 Net-_C1-Pad1_ GND 15uF\nC2 Net-_C2-Pad1_ GND 0.1uF\nSW2 GND /CPU, ROM and RAM/~NMI PANIC\nQ1 /CPU, ROM and RAM/~NMI VCC GND DS1813\nX1 NC_01 GND Net-_U2-Pad3_ VCC 16MHz\nU2 VCC Net-_U2-Pad2_ Net-_U2-Pad3_ VCC /CPU, ROM and RAM/CLK Net-_U2-Pad2_ GND NC_02 NC_03 GND GND GND GND VCC 74HC74\nJ1 /Power and glue/POWER_IN GND GND NC_04 POWER_IN\nF2 /Power and glue/POWER_IN Net-_C4-Pad1_ 1A\nF1 VCC +5V 200mA\nR4 VCC Net-_D1-Pad2_ 470\nD1 GND Net-_D1-Pad2_ LED\nC3 +5V GND 100uF\nC4 Net-_C4-Pad1_ GND 100uF\nSW3 Net-_C4-Pad1_ VCC NC_05 SPDT\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nH5 MountingHole\nH6 MountingHole\nC8 VCC GND 0.1uF\nRN1 /Power and glue/RES /Power and glue/~PWR /CPU, ROM and RAM/~ABT /CPU, ROM and RAM/RDY VCC /CPU, ROM and RAM/BE /CPU, ROM and RAM/~NMI /CPU, ROM and RAM/~IRQ /Power and glue/~KS VCC 3.3k\nU3 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 DS1511Y+\nJ2 VCC VCC /CPU, ROM and RAM/D0 /CPU, ROM and RAM/A0 /CPU, ROM and RAM/D1 /CPU, ROM and RAM/A1 /CPU, ROM and RAM/D2 /CPU, ROM and RAM/A2 /CPU, ROM and RAM/D3 /CPU, ROM and RAM/A3 /CPU, ROM and RAM/D4 /CPU, ROM and RAM/A4 /CPU, ROM and RAM/D5 /CPU, ROM and RAM/A5 /CPU, ROM and RAM/D6 /CPU, ROM and RAM/A6 /CPU, ROM and RAM/D7 /CPU, ROM and RAM/A7 NC_31 /CPU, ROM and RAM/A8 NC_32 /CPU, ROM and RAM/A9 NC_33 /CPU, ROM and RAM/A10 NC_34 /CPU, ROM and RAM/A11 NC_35 /CPU, ROM and RAM/A12 NC_36 /CPU, ROM and RAM/A13 NC_37 /CPU, ROM and RAM/A14 NC_38 /CPU, ROM and RAM/A15 NC_39 NC_40 NC_41 NC_42 GND GND Expansion Bus\nC5 GND VCC 0.1uF\nU5 /Power and glue/~PWR NC_43 NC_44 /Power and glue/RES /CPU, ROM and RAM/~IRQ /CPU, ROM and RAM/A4 /CPU, ROM and RAM/A3 /CPU, ROM and RAM/A2 /CPU, ROM and RAM/A1 /CPU, ROM and RAM/A0 /CPU, ROM and RAM/D0 /CPU, ROM and RAM/D1 /CPU, ROM and RAM/D2 GND /CPU, ROM and RAM/D3 /CPU, ROM and RAM/D4 /CPU, ROM and RAM/D5 /CPU, ROM and RAM/D6 /CPU, ROM and RAM/D7 NC_45 GND NC_46 GND /Power and glue/~KS NC_47 NC_48 NC_49 VCC DS1501W\nU4 GND NC_50 /CPU, ROM and RAM/RDY /CPU, ROM and RAM/~ABT /CPU, ROM and RAM/~IRQ NC_51 /CPU, ROM and RAM/~NMI NC_52 VCC /CPU, ROM and RAM/A0 /CPU, ROM and RAM/A1 NC_53 /CPU, ROM and RAM/A2 /CPU, ROM and RAM/A3 /CPU, ROM and RAM/A4 /CPU, ROM and RAM/A5 /CPU, ROM and RAM/A6 /CPU, ROM and RAM/A7 /CPU, ROM and RAM/A8 /CPU, ROM and RAM/A9 /CPU, ROM and RAM/A10 /CPU, ROM and RAM/A11 GND GND /CPU, ROM and RAM/A12 /CPU, ROM and RAM/A13 /CPU, ROM and RAM/A14 /CPU, ROM and RAM/A15 /CPU, ROM and RAM/D7 /CPU, ROM and RAM/D6 /CPU, ROM and RAM/D5 /CPU, ROM and RAM/D4 /CPU, ROM and RAM/D3 /CPU, ROM and RAM/D2 /CPU, ROM and RAM/D1 /CPU, ROM and RAM/D0 VCC NC_54 NC_55 /CPU, ROM and RAM/BE /CPU, ROM and RAM/CLK NC_56 NC_57 /Power and glue/RES WD65C816S_PLCC44-65xx\nC7 GND VCC 0.1uF\nC6 VCC GND 0.1uF\nU8 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 Net-_U8-Pad27_ Net-_U8-Pad10_ NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 Net-_U8-Pad27_ Net-_U8-Pad10_ NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 IS61C5128AL-10KLI\nU9 NC_90 NC_91 NC_92 NC_93 NC_94 NC_95 NC_96 NC_97 Net-_U9-Pad27_ Net-_U9-Pad10_ NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 Net-_U9-Pad27_ Net-_U9-Pad10_ NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 IS61C5128AL-10KLI\nU10 NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 NC_132 NC_133 NC_134 NC_135 NC_136 NC_137 NC_138 NC_139 NC_140 NC_141 NC_142 NC_143 NC_144 NC_145 NC_146 NC_147 NC_148 NC_149 NC_150 NC_151 NC_152 NC_153 AT28HC256EPLCC32\nU7 NC_154 NC_155 NC_156 Net-_U6-Pad4_ Net-_U6-Pad6_ NC_157 Net-_U6-Pad5_ Net-_U6-Pad18_ NC_158 NC_159 NC_160 NC_161 NC_162 NC_163 NC_164 NC_165 NC_166 NC_167 NC_168 NC_169 NC_170 Net-_U6-Pad21_ Net-_U6-Pad17_ NC_171 NC_172 NC_173 NC_174 NC_175 NC_176 NC_177 NC_178 NC_179 Net-_U6-Pad19_ NC_180 NC_181 NC_182 NC_183 Net-_U6-Pad22_ NC_184 NC_185 NC_186 NC_187 NC_188 NC_189 NC_190 NC_191 NC_192 NC_193 SC16C2550BIB48\nU6 NC_194 NC_195 NC_196 Net-_U6-Pad4_ Net-_U6-Pad5_ Net-_U6-Pad6_ NC_197 NC_198 NC_199 NC_200 NC_201 NC_202 NC_203 NC_204 NC_205 NC_206 Net-_U6-Pad17_ Net-_U6-Pad18_ Net-_U6-Pad19_ NC_207 Net-_U6-Pad21_ Net-_U6-Pad22_ NC_208 NC_209 MAX238\n.end\n"
    },
    {
        "filename": "1296.cir",
        "prompt": "Design a circuit with two differential amplifier stages using OPA333xxD and ADA4807-2ARM op-amps. Each stage has input and output connectors (InConnector, OutConnector). Each op-amp stage is preceded and followed by a network of capacitors and resistors likely forming input and output filtering/biasing. The first stage uses OPA333xxD, and the second stage uses ADA4807-2ARM. Include appropriate biasing resistors for the op-amps. The circuit should have two independent input/output pairs.",
        "content": ".title KiCad schematic\nC21 NC_01 Net-_C21-Pad2_ C\nC23 NC_02 Net-_C21-Pad2_ C\nC22 Net-_C22-Pad1_ NC_03 C\nC24 Net-_C22-Pad1_ NC_04 C\nJ12 Net-_C21-Pad2_ NC_05 Net-_J12-Pad3_ Net-_J12-Pad4_ NC_06 Net-_C22-Pad1_ InConnector\nJ13 Net-_C25-Pad2_ NC_07 Net-_J13-Pad3_ Net-_J13-Pad4_ NC_08 Net-_C26-Pad1_ OutConnector\nU5 NC_09 Net-_R46-Pad2_ NC_10 NC_11 NC_12 Net-_J13-Pad3_ NC_13 NC_14 OPA333xxD\nR49 Net-_R46-Pad2_ Net-_J13-Pad3_ R\nR43 NC_15 Net-_R41-Pad2_ R\nR45 Net-_R41-Pad2_ Net-_J13-Pad3_ R\nR46 Net-_R41-Pad2_ Net-_R46-Pad2_ R\nR41 Net-_J12-Pad3_ Net-_R41-Pad2_ R\nU6 NC_16 Net-_R48-Pad2_ NC_17 NC_18 NC_19 Net-_J13-Pad4_ NC_20 NC_21 OPA333xxD\nR50 Net-_R48-Pad2_ Net-_J13-Pad4_ R\nR44 NC_22 Net-_R42-Pad2_ R\nR47 Net-_R42-Pad2_ Net-_J13-Pad4_ R\nR48 Net-_R42-Pad2_ Net-_R48-Pad2_ R\nR42 Net-_J12-Pad4_ Net-_R42-Pad2_ R\nC25 NC_23 Net-_C25-Pad2_ C\nC27 NC_24 Net-_C25-Pad2_ C\nC26 Net-_C26-Pad1_ NC_25 C\nC28 Net-_C26-Pad1_ NC_26 C\nC29 NC_27 Net-_C29-Pad2_ C\nC31 NC_28 Net-_C29-Pad2_ C\nC30 Net-_C30-Pad1_ NC_29 C\nC32 Net-_C30-Pad1_ NC_30 C\nJ14 Net-_C29-Pad2_ NC_31 Net-_J14-Pad3_ Net-_J14-Pad4_ NC_32 Net-_C30-Pad1_ InConnector\nJ15 Net-_C33-Pad2_ NC_33 Net-_J15-Pad3_ Net-_J15-Pad4_ NC_34 Net-_C34-Pad1_ OutConnector\nR59 Net-_R56-Pad2_ Net-_R55-Pad2_ R\nR53 NC_35 Net-_R51-Pad2_ R\nR55 Net-_R51-Pad2_ Net-_R55-Pad2_ R\nR56 Net-_R51-Pad2_ Net-_R56-Pad2_ R\nR51 Net-_J14-Pad3_ Net-_R51-Pad2_ R\nU7 Net-_R55-Pad2_ Net-_R56-Pad2_ NC_36 NC_37 NC_38 Net-_R66-Pad2_ Net-_J15-Pad3_ NC_39 ADA4807-2ARM\nR69 Net-_R66-Pad2_ Net-_J15-Pad3_ R\nR63 NC_40 Net-_R61-Pad2_ R\nR65 Net-_R61-Pad2_ Net-_J15-Pad3_ R\nR66 Net-_R61-Pad2_ Net-_R66-Pad2_ R\nR61 Net-_R55-Pad2_ Net-_R61-Pad2_ R\nR60 Net-_R58-Pad2_ Net-_R57-Pad2_ R\nR54 NC_41 Net-_R52-Pad2_ R\nR57 Net-_R52-Pad2_ Net-_R57-Pad2_ R\nR58 Net-_R52-Pad2_ Net-_R58-Pad2_ R\nR52 Net-_J14-Pad4_ Net-_R52-Pad2_ R\nU8 Net-_R57-Pad2_ Net-_R58-Pad2_ NC_42 NC_43 NC_44 Net-_R68-Pad2_ Net-_J15-Pad4_ NC_45 ADA4807-2ARM\nR70 Net-_R68-Pad2_ Net-_J15-Pad4_ R\nR64 NC_46 Net-_R62-Pad2_ R\nR67 Net-_R62-Pad2_ Net-_J15-Pad4_ R\nR68 Net-_R62-Pad2_ Net-_R68-Pad2_ R\nR62 Net-_R57-Pad2_ Net-_R62-Pad2_ R\nC33 NC_47 Net-_C33-Pad2_ C\nC35 NC_48 Net-_C33-Pad2_ C\nC34 Net-_C34-Pad1_ NC_49 C\nC36 Net-_C34-Pad1_ NC_50 C\n.end\n"
    },
    {
        "filename": "938.cir",
        "prompt": "Create a voltage divider circuit using two resistors connected to a +5V supply and ground. The output of the voltage divider is connected to the non-inverting input of an LM324 operational amplifier configured as a voltage follower (unity gain buffer). The output of the op-amp is labeled \"/out_level_2\". Resistor R8 connects +5V to the op-amp input, and resistor R9 connects the op-amp input to ground.",
        "content": ".title KiCad schematic\nU3 Net-_R8-Pad2_ /out_level_2 /out_level_2 LM324\nR8 +5V Net-_R8-Pad2_ R\nR9 Net-_R8-Pad2_ GND R\n.end\n"
    },
    {
        "filename": "396.cir",
        "prompt": "Create a circuit using a single LM555 timer IC with all pins unconnected. Label the pins NC_01 through NC_08 sequentially from pin 1 to pin 8.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 LM555\n.end\n"
    },
    {
        "filename": "1522.cir",
        "prompt": "Create a circuit with a 7805 voltage regulator (U1) taking an input voltage at its input pin and providing a regulated 5V output to a capacitor (C1) connected to ground. The input is protected by a diode bridge (D1, D2, D3, D4) to allow for reverse polarity input voltage. A resistor (R1) is connected between the regulator output and ground. The input to the diode bridge is provided through a 2-pin connector (J1).",
        "content": ".title KiCad schematic\nJ1 Net-_D1-Pad1_ Net-_D3-Pad1_ Conn_01x02_Male\nD1 Net-_D1-Pad1_ Net-_C1-Pad1_ DIODE\nD3 Net-_D3-Pad1_ Net-_C1-Pad1_ DIODE\nD4 Net-_D2-Pad1_ Net-_D3-Pad1_ DIODE\nD2 Net-_D2-Pad1_ Net-_D1-Pad1_ DIODE\nC1 Net-_C1-Pad1_ GND CAP\nU1 Net-_C1-Pad1_ GND Net-_R1-Pad1_ L7805\nR1 Net-_R1-Pad1_ GND R\n.end\n"
    },
    {
        "filename": "1219.cir",
        "prompt": "Design a circuit featuring a Z80 microprocessor interfacing with two 8KB static RAM chips (Atmel 28C64 and 6116) and a 3-to-8 decoder (74HCT138) for memory selection. The Z80's read signal (~RD) is connected to both RAM chips and the decoder. The 74HCT138 selects between the two RAM chips based on address lines (Net-_U1-Pad20_ and Net-_U2-Pad14_) and provides the chip select signal. All components are powered by VCC and grounded. Include necessary no-connect (NC) pins for each IC.",
        "content": ".title KiCad schematic\nU3 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 GND NC_12 NC_13 NC_14 NC_15 NC_16 Net-_U2-Pad14_ NC_17 Z80_~RD NC_18 NC_19 NC_20 VCC 6116\nU1 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 GND NC_34 NC_35 NC_36 NC_37 NC_38 Net-_U1-Pad20_ NC_39 Z80_~RD NC_40 NC_41 NC_42 NC_43 VCC VCC Atmel 28C64\nU2 NC_44 GND GND GND NC_45 NC_46 NC_47 GND NC_48 NC_49 NC_50 NC_51 NC_52 Net-_U2-Pad14_ Net-_U1-Pad20_ VCC 74HCT138\n.end\n"
    },
    {
        "filename": "1097.cir",
        "prompt": "Design a variable voltage regulator circuit using an LM317 adjustable voltage regulator. The input voltage is 9V. The circuit should include a 240 Ohm resistor and a 2.5kOhm potentiometer to set the output voltage. Include connections for a voltmeter to measure the output voltage and a banana plug for ground. The output voltage is connected to a banana plug labeled \"Vout\". A voltmeter is connected between the output and ground.",
        "content": ".title KiCad schematic\nR1 Net-_R1-Pad1_ Net-_MES1-Pad2_ 240\nU1 Net-_R1-Pad1_ Net-_MES1-Pad2_ Net-_BT1-Pad1_ LM317_TO-220\nBT1 Net-_BT1-Pad1_ GND 9V\nH2 GND Banana Plug Gnd\nRV1 NC_01 GND Net-_R1-Pad1_ 2.5K\nMES1 GND Net-_MES1-Pad2_ Net-_H1-Pad1_ Volt_Ammeter\nH1 Net-_H1-Pad1_ Banana Plug Vout\n.end\n"
    },
    {
        "filename": "171.cir",
        "prompt": "Create a circuit consisting of four 8-bit bidirectional buffers (74F240) configured as a 32-bit wide data bus interface. The circuit includes address strobes (RASB, RASA, CASLL, CASLM, CASUM, CASUU) and a read/write control signal (RAMRWBF, RAMRWAF). Each buffer has 8 data inputs (D_0-D_7, D_8-D_15, D_16-D_23, D_24-D_31) and 8 outputs (RABF*_0-RABF*_7, RAAF*_0-RAAF*_7).  The buffers are controlled by the address strobes and a common enable signal. Include pull-up resistors on RASA1.F*, RASA2.F*, RASB1.F*, and RASB2.F*. Include a normally open switch (S2) connected to a non-maskable interrupt (NMI*) line. Include pull-down resistors (R25, R26) for RAMRWBF and RAMRWAF. A large connector (UI8) provides access to numerous signals including address lines (/A_13_, /A_16_) and control signals (RASA, RASB, CASLL, CASLM, CASUM, CASUU, GLUE). The circuit operates from a +5V supply.",
        "content": ".title KiCad schematic\nRP1 Net-_RP1-Pad1_ Net-_RP1-Pad2_ Net-_RP1-Pad3_ Net-_RP1-Pad4_ Net-_RP1-Pad5_ Net-_RP1-Pad6_ Net-_RP1-Pad7_ Net-_RP1-Pad8_ /RASB2.F* /RASA2.F* /RASB1.F* /RASA1.F* /CASLL.F* /CASLM.F* /CASUM.F* /CASUU.F* 22\nSIM1 +5V /CASLL.F* /D_0_ /RABF*_0_ /RABF*_1_ /D_1_ /RABF*_2_ /RABF*_3_ GND /D_2_ /RABF*_4_ /RABF*_5_ /D_3_ /RABF*_6_ /RABF*_7_ /D_4_ /RABF*_8_ /RABF*_9_ /RABF*_10_ /D_5_ /RAMRWBF GND /D_6_ /RABF*_11_ /D_7_ NC_01 /RASB1.F* PU NC_02 +5V +5V /CASLM.F* /D_8_ /RABF*_0_ /RABF*_1_ /D_9_ /RABF*_2_ /RABF*_3_ GND /D_10_ /RABF*_4_ /RABF*_5_ /D_11_ /RABF*_6_ /RABF*_7_ /D_12_ /RABF*_8_ /RABF*_9_ /RABF*_10_ /D_13_ /RAMRWBF GND /D_14_ /RABF*_11_ /D_15_ NC_03 /RASB1.F* PU NC_04 +5V SIM\nSIM2 +5V /CASUM.F* /D_16_ /RABF*_0_ /RABF*_1_ /D_17_ /RABF*_2_ /RABF*_3_ GND /D_18_ /RABF*_4_ /RABF*_5_ /D_19_ /RABF*_6_ /RABF*_7_ /D_20_ /RABF*_8_ /RABF*_9_ /RABF*_10_ /D_21_ /RAMRWBF GND /D_22_ /RABF*_11_ /D_23_ NC_05 /RASB2.F* PU NC_06 +5V +5V /CASUU.F* /D_24_ /RABF*_0_ /RABF*_1_ /D_25_ /RABF*_2_ /RABF*_3_ GND /D_26_ /RABF*_4_ /RABF*_5_ /D_27_ /RABF*_6_ /RABF*_7_ /D_28_ /RABF*_8_ /RABF*_9_ /RABF*_10_ /D_29_ /RAMRWBF GND /D_30_ /RABF*_11_ /D_31_ NC_07 /RASB2.F* PU NC_08 +5V SIM\nUD1 GND RASA Net-_RP1-Pad1_ RASA Net-_RP1-Pad2_ RASB Net-_RP1-Pad3_ RASB Net-_RP1-Pad4_ CASLL Net-_RP1-Pad8_ CASLM Net-_RP1-Pad6_ CASUM Net-_RP1-Pad7_ CASUU Net-_RP1-Pad5_ GND 74F240\nSIM3 +5V /CASLL.F* /D_0_ /RAAF*_0_ /RAAF*_1_ /D_1_ /RAAF*_2_ /RAAF*_3_ GND /D_2_ /RAAF*_4_ /RAAF*_5_ /D_3_ /RAAF*_6_ /RAAF*_7_ /D_4_ /RAAF*_8_ /RAAF*_9_ /RAAF*_10_ /D_5_ /RAMRWAF GND /D_6_ /RAAF*_11_ /D_7_ NC_09 /RASA1.F* PU NC_10 +5V +5V /CASLM.F* /D_8_ /RAAF*_0_ /RAAF*_1_ /D_9_ /RAAF*_2_ /RAAF*_3_ GND /D_10_ /RAAF*_4_ /RAAF*_5_ /D_11_ /RAAF*_6_ /RAAF*_7_ /D_12_ /RAAF*_8_ /RAAF*_9_ /RAAF*_10_ /D_13_ /RAMRWAF GND /D_14_ /RAAF*_11_ /D_15_ NC_11 /RASA1.F* PU NC_12 +5V SIM\nSIM4 +5V /CASUM.F* /D_16_ /RAAF*_0_ /RAAF*_1_ /D_17_ /RAAF*_2_ /RAAF*_3_ GND /D_18_ /RAAF*_4_ /RAAF*_5_ /D_19_ /RAAF*_6_ /RAAF*_7_ /D_20_ /RAAF*_8_ /RAAF*_9_ /RAAF*_10_ /D_21_ /RAMRWAF GND /D_22_ /RAAF*_11_ /D_23_ NC_13 /RASA2.F* PU NC_14 NC_15 +5V /CASUU.F* /D_24_ /RAAF*_0_ /RAAF*_1_ /D_25_ /RAAF*_2_ /RAAF*_3_ GND /D_26_ /RAAF*_4_ /RAAF*_5_ /D_27_ /RAAF*_6_ /RAAF*_7_ /D_28_ /RAAF*_8_ /RAAF*_9_ /RAAF*_10_ /D_29_ /RAMRWAF GND /D_30_ /RAAF*_11_ /D_31_ NC_16 /RASA2.F* PU NC_17 NC_18 SIM\nS2 NMI* NMI* GND GND NMI (Normally Open)\nR25 /RAMRWBF NC_19 22\nR26 /RAMRWAF NC_20 22\nUI8 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NMI* NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 /A_16_ NC_50 NC_51 NC_52 NC_53 NC_54 /A_13_ NC_55 NC_56 /A_16_ NC_57 NC_58 /A_13_ NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 RASA RASB CASLL CASLM CASUM CASUU GLUE\n.end\n"
    },
    {
        "filename": "300.cir",
        "prompt": "Create a circuit with a 26-pin connector labeled \"TEENSY3.2-72MHz\". Provide power connections: +3.3V (connected to pins NC_01, NC_02, NC_09, NC_10, NC_11, NC_12), GND (connected to pins NC_03, NC_04, NC_05, NC_06, NC_25, NC_26), and VBAT (connected to pin NC_24). Include an input voltage labeled \"VIN\" connected to pin NC_23. Leave the remaining pins (NC_07, NC_08, NC_13, NC_14, NC_15, NC_16, NC_17, NC_18, NC_19, NC_20, NC_21, NC_22, NC_23) unconnected (NC).",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 +3V3 +3V3 GND NC_25 GND GND NC_26 VBAT VIN TEENSY3.2-72MHz\n.end\n"
    },
    {
        "filename": "338.cir",
        "prompt": "Create a simple DC-DC buck converter circuit using a BU33SD5WG-TR regulator. The input voltage (+BATT) is connected to the regulator's input pin. The regulator's output (VOUT) is connected to a connector (CONN_01X04) along with +BATT and GND. A STBY pin is also connected to both +BATT and the connector. The circuit should include a ground (GND) connection.",
        "content": ".title KiCad schematic\nU1 +BATT GND STBY NC_01 VOUT BU33SD5WG-TR\nP1 VOUT +BATT GND STBY CONN_01X04\n.end\n"
    },
    {
        "filename": "1787.cir",
        "prompt": "Create a schematic of a microcontroller-based keyboard matrix scanner with LED indicators. The core of the circuit is an ATmega32U4 microcontroller with a USB interface. The keyboard matrix consists of 16 rows and 5 columns, implemented using KEYSW components connecting microcontroller pins to diode matrices (labeled D0-D15). Each column has a corresponding LED indicator (LED1-LED4, LED2, LED3, LED4) with current-limiting resistors (1k\u03a9).  Include decoupling capacitors (0.1\u00b5F and 4.7\u00b5F) for the microcontroller's power supply (+5V). A 10k\u03a9 resistor is connected to a switch (SW_JUMP) for a configurable input. Include a crystal oscillator circuit with 22pF capacitors (C1, C2) and an XTAL_GND connection.  A USB connector (USB_mini_micro_B) provides power and communication. Include solder jumpers (SJ1, SJ2) to connect LEDs to the microcontroller. Add additional capacitors (1uF, 0.1uF) for filtering. Include resistors (22\u03a9) connected to the microcontroller pins for the USB data lines.",
        "content": ".title KiCad schematic\nK0:0 Net-_K0:0-Pad1_ Net-_D0:0-Pad2_ KEYSW\nK1:0 Net-_K1:0-Pad1_ Net-_D1:0-Pad2_ KEYSW\nK0:1 Net-_K0:0-Pad1_ Net-_D0:1-Pad2_ KEYSW\nK1:1 Net-_K1:0-Pad1_ Net-_D1:1-Pad2_ KEYSW\nK0:2 Net-_K0:0-Pad1_ Net-_D0:2-Pad2_ KEYSW\nK1:2 Net-_K1:0-Pad1_ Net-_D1:2-Pad2_ KEYSW\nK0:3 Net-_K0:0-Pad1_ Net-_D0:3-Pad2_ KEYSW\nK1:3 Net-_K1:0-Pad1_ Net-_D1:3-Pad2_ KEYSW\nK0:4 Net-_K0:0-Pad1_ Net-_D0:4-Pad2_ KEYSW\nK1:4 Net-_K1:0-Pad1_ Net-_D1:4-Pad2_ KEYSW\nD0:0 Net-_D0:0-Pad1_ Net-_D0:0-Pad2_ D\nD1:0 Net-_D0:0-Pad1_ Net-_D1:0-Pad2_ D\nD0:1 Net-_D0:1-Pad1_ Net-_D0:1-Pad2_ D\nD1:1 Net-_D0:1-Pad1_ Net-_D1:1-Pad2_ D\nD0:2 Net-_D0:2-Pad1_ Net-_D0:2-Pad2_ D\nD1:2 Net-_D0:2-Pad1_ Net-_D1:2-Pad2_ D\nD0:3 Net-_D0:3-Pad1_ Net-_D0:3-Pad2_ D\nD1:3 Net-_D0:3-Pad1_ Net-_D1:3-Pad2_ D\nD1:4 Net-_D0:4-Pad1_ Net-_D1:4-Pad2_ D\nK2:0 Net-_K2:0-Pad1_ Net-_D2:0-Pad2_ KEYSW\nK2:1 Net-_K2:0-Pad1_ Net-_D2:1-Pad2_ KEYSW\nK3:1 Net-_K3:0-Pad1_ Net-_D3:1-Pad2_ KEYSW\nK2:2 Net-_K2:0-Pad1_ Net-_D2:2-Pad2_ KEYSW\nK3:2 Net-_K3:0-Pad1_ Net-_D3:2-Pad2_ KEYSW\nK2:3 Net-_K2:0-Pad1_ Net-_D2:3-Pad2_ KEYSW\nK3:3 Net-_K3:0-Pad1_ Net-_D3:3-Pad2_ KEYSW\nK2:4 Net-_K2:0-Pad1_ Net-_D2:4-Pad2_ KEYSW\nD2:0 Net-_D0:0-Pad1_ Net-_D2:0-Pad2_ D\nD3:0 Net-_D0:0-Pad1_ Net-_D3:0-Pad2_ D\nD2:1 Net-_D0:1-Pad1_ Net-_D2:1-Pad2_ D\nD3:1 Net-_D0:1-Pad1_ Net-_D3:1-Pad2_ D\nD2:2 Net-_D0:2-Pad1_ Net-_D2:2-Pad2_ D\nD3:2 Net-_D0:2-Pad1_ Net-_D3:2-Pad2_ D\nD2:3 Net-_D0:3-Pad1_ Net-_D2:3-Pad2_ D\nD3:3 Net-_D0:3-Pad1_ Net-_D3:3-Pad2_ D\nD2:4 Net-_D0:4-Pad1_ Net-_D2:4-Pad2_ D\nK4:1 Net-_K4:0-Pad1_ Net-_D4:1-Pad2_ KEYSW\nK4:2 Net-_K4:0-Pad1_ Net-_D4:2-Pad2_ KEYSW\nK4:3 Net-_K4:0-Pad1_ Net-_D4:3-Pad2_ KEYSW\nD4:0 Net-_D0:0-Pad1_ Net-_D4:0-Pad2_ D\nD4:1 Net-_D0:1-Pad1_ Net-_D4:1-Pad2_ D\nD4:2 Net-_D0:2-Pad1_ Net-_D4:2-Pad2_ D\nD4:3 Net-_D0:3-Pad1_ Net-_D4:3-Pad2_ D\nK4:0 Net-_K4:0-Pad1_ Net-_D4:0-Pad2_ KEYSW\nK5:0 Net-_K5:0-Pad1_ Net-_D5:0-Pad2_ KEYSW\nD5:0 Net-_D0:0-Pad1_ Net-_D5:0-Pad2_ D\nD5:1 Net-_D0:1-Pad1_ Net-_D5:1-Pad2_ D\nD5:2 Net-_D0:2-Pad1_ Net-_D5:2-Pad2_ D\nD5:3 Net-_D0:3-Pad1_ Net-_D5:3-Pad2_ D\nK5:1 Net-_K5:0-Pad1_ Net-_D5:1-Pad2_ KEYSW\nK5:2 Net-_K5:0-Pad1_ Net-_D5:2-Pad2_ KEYSW\nK5:3 Net-_K5:0-Pad1_ Net-_D5:3-Pad2_ KEYSW\nD6:0 Net-_D0:0-Pad1_ Net-_D6:0-Pad2_ D\nD6:1 Net-_D0:1-Pad1_ Net-_D6:1-Pad2_ D\nD6:2 Net-_D0:2-Pad1_ Net-_D6:2-Pad2_ D\nD6:3 Net-_D0:3-Pad1_ Net-_D6:3-Pad2_ D\nK6:0 Net-_K6:0-Pad1_ Net-_D6:0-Pad2_ KEYSW\nK6:1 Net-_K6:0-Pad1_ Net-_D6:1-Pad2_ KEYSW\nK6:2 Net-_K6:0-Pad1_ Net-_D6:2-Pad2_ KEYSW\nK6:3 Net-_K6:0-Pad1_ Net-_D6:3-Pad2_ KEYSW\nD7:0 Net-_D0:0-Pad1_ Net-_D7:0-Pad2_ D\nD7:1 Net-_D0:1-Pad1_ Net-_D7:1-Pad2_ D\nD7:2 Net-_D0:2-Pad1_ Net-_D7:2-Pad2_ D\nD7:3 Net-_D0:3-Pad1_ Net-_D7:3-Pad2_ D\nK7:0 Net-_K7:0-Pad1_ Net-_D7:0-Pad2_ KEYSW\nK7:1 Net-_K7:0-Pad1_ Net-_D7:1-Pad2_ KEYSW\nK7:2 Net-_K7:0-Pad1_ Net-_D7:2-Pad2_ KEYSW\nK7:3 Net-_K7:0-Pad1_ Net-_D7:3-Pad2_ KEYSW\nD8:0 Net-_D0:0-Pad1_ Net-_D8:0-Pad2_ D\nD8:1 Net-_D0:1-Pad1_ Net-_D8:1-Pad2_ D\nD8:2 Net-_D0:2-Pad1_ Net-_D8:2-Pad2_ D\nD8:3 Net-_D0:3-Pad1_ Net-_D8:3-Pad2_ D\nK8:0 Net-_K8:0-Pad1_ Net-_D8:0-Pad2_ KEYSW\nK8:1 Net-_K8:0-Pad1_ Net-_D8:1-Pad2_ KEYSW\nK8:2 Net-_K8:0-Pad1_ Net-_D8:2-Pad2_ KEYSW\nK8:3 Net-_K8:0-Pad1_ Net-_D8:3-Pad2_ KEYSW\nD9:0 Net-_D0:0-Pad1_ Net-_D9:0-Pad2_ D\nD9:1 Net-_D0:1-Pad1_ Net-_D9:1-Pad2_ D\nD9:2 Net-_D0:2-Pad1_ Net-_D9:2-Pad2_ D\nD9:3 Net-_D0:3-Pad1_ Net-_D9:3-Pad2_ D\nD9:4 Net-_D0:4-Pad1_ Net-_D9:4-Pad2_ D\nK9:0 Net-_K9:0-Pad1_ Net-_D9:0-Pad2_ KEYSW\nK9:1 Net-_K9:0-Pad1_ Net-_D9:1-Pad2_ KEYSW\nK9:2 Net-_K9:0-Pad1_ Net-_D9:2-Pad2_ KEYSW\nK9:3 Net-_K9:0-Pad1_ Net-_D9:3-Pad2_ KEYSW\nD10:0 Net-_D0:0-Pad1_ Net-_D10:0-Pad2_ D\nD10:1 Net-_D0:1-Pad1_ Net-_D10:1-Pad2_ D\nD10:2 Net-_D0:2-Pad1_ Net-_D10:2-Pad2_ D\nD10:3 Net-_D0:3-Pad1_ Net-_D10:3-Pad2_ D\nK10:0 Net-_K10:0-Pad1_ Net-_D10:0-Pad2_ KEYSW\nK10:1 Net-_K10:0-Pad1_ Net-_D10:1-Pad2_ KEYSW\nK10:2 Net-_K10:0-Pad1_ Net-_D10:2-Pad2_ KEYSW\nK10:3 Net-_K10:0-Pad1_ Net-_D10:3-Pad2_ KEYSW\nD11:0 Net-_D0:0-Pad1_ Net-_D11:0-Pad2_ D\nD11:1 Net-_D0:1-Pad1_ Net-_D11:1-Pad2_ D\nD11:2 Net-_D0:2-Pad1_ Net-_D11:2-Pad2_ D\nD11:3 Net-_D0:3-Pad1_ Net-_D11:3-Pad2_ D\nK11:0 Net-_K11:0-Pad1_ Net-_D11:0-Pad2_ KEYSW\nK11:1 Net-_K11:0-Pad1_ Net-_D11:1-Pad2_ KEYSW\nK11:2 Net-_K11:0-Pad1_ Net-_D11:2-Pad2_ KEYSW\nK11:3 Net-_K11:0-Pad1_ Net-_D11:3-Pad2_ KEYSW\nD12:0 Net-_D0:0-Pad1_ Net-_D12:0-Pad2_ D\nD12:1 Net-_D0:1-Pad1_ Net-_D12:1-Pad2_ D\nD12:3 Net-_D0:3-Pad1_ Net-_D12:3-Pad2_ D\nK12:0 Net-_K12:0-Pad1_ Net-_D12:0-Pad2_ KEYSW\nK12:1 Net-_K12:0-Pad1_ Net-_D12:1-Pad2_ KEYSW\nK12:2 Net-_K12:0-Pad1_ Net-_D12:2-Pad2_ KEYSW\nK12:3 Net-_K12:0-Pad1_ Net-_D12:3-Pad2_ KEYSW\nD13:0 Net-_D0:0-Pad1_ Net-_D13:0-Pad2_ D\nD13:2 Net-_D0:2-Pad1_ Net-_D13:2-Pad2_ D\nK13:0 Net-_K13:0-Pad1_ Net-_D13:0-Pad2_ KEYSW\nK13:1 Net-_K13:0-Pad1_ Net-_D13:1-Pad2_ KEYSW\nK13:2 Net-_K13:0-Pad1_ Net-_D13:2-Pad2_ KEYSW\nD14:1 Net-_D0:1-Pad1_ Net-_D14:1-Pad2_ D\nK14:0 Net-_K14:0-Pad1_ Net-_D14:0-Pad2_ KEYSW\nK14:1 Net-_K14:0-Pad1_ Net-_D14:1-Pad2_ KEYSW\nD15:0 Net-_D0:0-Pad1_ Net-_D15:0-Pad2_ D\nK15:0 Net-_K15:0-Pad1_ Net-_D15:0-Pad2_ KEYSW\nD15:4 Net-_D0:4-Pad1_ Net-_D15:4-Pad2_ D\nD13:3 Net-_D0:3-Pad1_ Net-_D13:3-Pad2_ D\nD14:4 Net-_D0:4-Pad1_ Net-_D14:4-Pad2_ D\nK16:1 Net-_K16:0-Pad1_ Net-_D16:1-Pad2_ KEYSW\nD16:0 Net-_D0:0-Pad1_ Net-_D16:0-Pad2_ D\nD16:1 Net-_D0:1-Pad1_ Net-_D16:1-Pad2_ D\nD15:1 Net-_D0:1-Pad1_ Net-_D15:1-Pad2_ D\nD16:2 Net-_D0:2-Pad1_ Net-_D16:2-Pad2_ D\nD15:2 Net-_D0:2-Pad1_ Net-_D15:2-Pad2_ D\nD14:3 Net-_D0:3-Pad1_ Net-_D14:3-Pad2_ D\nD16:3 Net-_D0:3-Pad1_ Net-_D16:3-Pad2_ D\nD16:4 Net-_D0:4-Pad1_ Net-_D16:4-Pad2_ D\nK15:1 Net-_K15:0-Pad1_ Net-_D15:1-Pad2_ KEYSW\nK16:3 Net-_K16:0-Pad1_ Net-_D16:3-Pad2_ KEYSW\nD4:4 Net-_D0:4-Pad1_ Net-_D4:4-Pad2_ D\nK4:4 Net-_K4:0-Pad1_ Net-_D4:4-Pad2_ KEYSW\nD5:4 Net-_D0:4-Pad1_ Net-_D5:4-Pad2_ D\nD3:4 Net-_D0:4-Pad1_ Net-_D3:4-Pad2_ D\nK3:0 Net-_K3:0-Pad1_ Net-_D3:0-Pad2_ KEYSW\nK15:4 Net-_K15:0-Pad1_ Net-_D15:4-Pad2_ KEYSW\nK14:4 Net-_K14:0-Pad1_ Net-_D14:4-Pad2_ KEYSW\nK14:2 Net-_K14:0-Pad1_ Net-_D14:2-Pad2_ KEYSW\nK13:3 Net-_K13:0-Pad1_ Net-_D13:3-Pad2_ KEYSW\nK16:0 Net-_K16:0-Pad1_ Net-_D16:0-Pad2_ KEYSW\nK16:4 Net-_K16:0-Pad1_ Net-_D16:4-Pad2_ KEYSW\nK14:3 Net-_K14:0-Pad1_ Net-_D14:3-Pad2_ KEYSW\nK16:2 Net-_K16:0-Pad1_ Net-_D16:2-Pad2_ KEYSW\nK5:4 Net-_K5:0-Pad1_ Net-_D5:4-Pad2_ KEYSW\nK15:2 Net-_K15:0-Pad1_ Net-_D15:2-Pad2_ KEYSW\nD13:1 Net-_D0:1-Pad1_ Net-_D13:1-Pad2_ D\nD12:2 Net-_D0:2-Pad1_ Net-_D12:2-Pad2_ D\nD14:2 Net-_D0:2-Pad1_ Net-_D14:2-Pad2_ D\nD14:0 Net-_D0:0-Pad1_ Net-_D14:0-Pad2_ D\nK15:3 Net-_K15:0-Pad1_ Net-_D15:3-Pad2_ KEYSW\nD15:3 Net-_D0:3-Pad1_ Net-_D15:3-Pad2_ D\nLED3 Net-_LED3-Pad1_ Net-_LED3-Pad2_ LED\nR5 Net-_LED1-Pad2_ GND 1k\nR6 Net-_LED2-Pad2_ GND 1k\nR4 GND Net-_LED4-Pad2_ 1k\nLED2 Net-_LED2-Pad1_ Net-_LED2-Pad2_ LED\nLED1 Net-_LED1-Pad1_ Net-_LED1-Pad2_ LED\nD0:4 Net-_D0:4-Pad1_ Net-_D0:4-Pad2_ D\nK1:4_1 Net-_K1:0-Pad1_ Net-_D1:4-Pad2_ KEYSW\nK3:3_1 Net-_K3:0-Pad1_ Net-_D3:3-Pad2_ KEYSW\nX1 Net-_C1-Pad1_ Net-_C2-Pad1_ GND XTAL_GND\nC1 Net-_C1-Pad1_ GND 22pF\nC2 Net-_C2-Pad1_ GND 22pF\nC3 +5V GND 0.1uF\nR3 GND Net-_R3-Pad2_ 10k\nSW1 GND Net-_SW1-Pad2_ SW_JUMP\nC8 Net-_C8-Pad1_ GND 1uF\nC7 Net-_C7-Pad1_ GND 0.1uF\nC6 +5V GND 0.1uF\nR1 Net-_R1-Pad1_ Net-_J1-Pad2_ 22\nR2 Net-_R2-Pad1_ Net-_J1-Pad3_ 22\nSJ2 Net-_SJ1-Pad1_ Net-_LED4-Pad1_ SOLDER_JUMPER\nSJ1 Net-_SJ1-Pad1_ Net-_LED2-Pad1_ SOLDER_JUMPER\nR7 Net-_LED3-Pad2_ GND 1k\nLED4 Net-_LED4-Pad1_ Net-_LED4-Pad2_ LED\nC5 +5V GND 0.1uF\nC4 +5V GND 0.1uF\nU1 Net-_D0:0-Pad1_ +5V Net-_R1-Pad1_ Net-_R2-Pad1_ GND Net-_C8-Pad1_ +5V Net-_K14:0-Pad1_ Net-_K15:0-Pad1_ Net-_K16:0-Pad1_ Net-_D0:2-Pad1_ Net-_D0:1-Pad1_ Net-_SW1-Pad2_ +5V GND Net-_C2-Pad1_ Net-_C1-Pad1_ Net-_D0:4-Pad1_ Net-_K0:0-Pad1_ Net-_K1:0-Pad1_ Net-_K2:0-Pad1_ Net-_LED1-Pad1_ GND +5V Net-_K3:0-Pad1_ Net-_SJ1-Pad1_ Net-_LED3-Pad1_ Net-_K4:0-Pad1_ Net-_K5:0-Pad1_ Net-_K6:0-Pad1_ Net-_K7:0-Pad1_ Net-_D0:3-Pad1_ Net-_R3-Pad2_ +5V GND Net-_K8:0-Pad1_ Net-_K9:0-Pad1_ Net-_K10:0-Pad1_ Net-_K11:0-Pad1_ Net-_K12:0-Pad1_ Net-_K13:0-Pad1_ Net-_C7-Pad1_ GND +5V ATmega32U4-AU\nC9 +5V GND 4.7uF\nJ1 +5V Net-_J1-Pad2_ Net-_J1-Pad3_ NC_01 GND NC_02 USB_mini_micro_B\nK3:4 Net-_K3:0-Pad1_ Net-_D3:4-Pad2_ KEYSW\nK0:4_1 Net-_K0:0-Pad1_ Net-_D0:4-Pad2_ KEYSW\nK0:3_1 Net-_K0:0-Pad1_ Net-_D0:3-Pad2_ KEYSW\nK9:4 Net-_K9:0-Pad1_ Net-_D9:4-Pad2_ KEYSW\nC10 +5V GND 1uF\nK2:4_1 Net-_K2:0-Pad1_ Net-_D2:4-Pad2_ KEYSW\nK5:4_1 Net-_K5:0-Pad1_ Net-_D5:4-Pad2_ KEYSW\nK14:4_1 Net-_K14:0-Pad1_ Net-_D14:4-Pad2_ KEYSW\n.end\n"
    },
    {
        "filename": "1372.cir",
        "prompt": "Design a circuit with two NPN transistors (BC548) configured as a symmetrical astable multivibrator. The circuit should be powered by a 9V source (BT1). Each transistor stage includes a 470R base resistor (R1, R4), a 47K collector resistor (R2, R3), and a 47uF capacitor (C1, C2) connected between the collector of one transistor and the base of the other. Each collector also drives an LED (D1, D2) to ground through a 470R resistor. The circuit should oscillate, causing the LEDs to blink alternately.",
        "content": ".title KiCad schematic\nQ1 Net-_C2-Pad2_ Net-_C1-Pad1_ Net-_BT1-Pad2_ BC548\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ 9V\nR1 Net-_D1-Pad1_ Net-_C1-Pad1_ 470R\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 47uF\nD1 Net-_D1-Pad1_ Net-_BT1-Pad1_ LED\nR2 Net-_BT1-Pad1_ Net-_C1-Pad2_ 47K\nQ2 Net-_C1-Pad2_ Net-_C2-Pad1_ Net-_BT1-Pad2_ BC548\nR3 Net-_BT1-Pad1_ Net-_C2-Pad2_ 47K\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 47uF\nR4 Net-_D2-Pad2_ Net-_C2-Pad1_ 470R\nD2 Net-_BT1-Pad1_ Net-_D2-Pad2_ LED\n.end\n"
    },
    {
        "filename": "1478.cir",
        "prompt": "Design a breakout board with multiple communication interfaces. It features two Qwiic/I2C connectors (QWIIC1, QWIIC2) and an I2C connector (I2C). It also includes an SPI/I2S connector with associated signals (/MOSI, /MISO, /SCK, /CS0, /CS1, /PCM_DIN, /PCM_DOUT, /PCM_FS, /PCM_CLK) and a Raspberry Pi connector (RPI_IN) with similar signals. The board operates on both +3.3V and +5V power rails, each with a 100nF decoupling capacitor. A jumper (JP1) allows selection between /CS0 and /CS1 for chip select. Include 47R series resistors on /SCK and /PCM_CLK.",
        "content": ".title KiCad schematic\nC2 +3V3 GND 100nF\nJ1 +3V3 /SDA /SCL /GP4 GND I2C\nC1 +3V3 GND 100nF\nJ4 GND +3V3 /SDA /SCL GND QWIIC1\nJ6 GND +3V3 /SDA /SCL GND QWIIC2\nJ3 /MOSI /MISO Net-_J3-Pad3_ /CS +3V3 GND Net-_J3-Pad7_ /PCM_DIN /PCM_DOUT /PCM_FS GND +5V SPI_I2S\nJ5 +3V3 +5V /SDA +5V /SCL GND /GP4 Net-_J2-Pad8_ GND Net-_J2-Pad10_ Net-_J2-Pad11_ Net-_J2-Pad12_ Net-_J2-Pad13_ GND Net-_J2-Pad15_ Net-_J2-Pad16_ +3V3 /PCM_CLK /MOSI GND /MISO Net-_J2-Pad22_ /SCK /CS0 GND /CS1 Net-_J2-Pad27_ Net-_J2-Pad28_ Net-_J2-Pad29_ GND Net-_J2-Pad31_ Net-_J2-Pad32_ Net-_J2-Pad33_ GND /PCM_FS Net-_J2-Pad36_ Net-_J2-Pad37_ /PCM_DIN GND /PCM_DOUT RPI_IN\nJ2 +3V3 +5V /SDA +5V /SCL GND /GP4 Net-_J2-Pad8_ GND Net-_J2-Pad10_ Net-_J2-Pad11_ Net-_J2-Pad12_ Net-_J2-Pad13_ GND Net-_J2-Pad15_ Net-_J2-Pad16_ +3V3 /PCM_CLK /MOSI GND /MISO Net-_J2-Pad22_ /SCK /CS0 GND /CS1 Net-_J2-Pad27_ Net-_J2-Pad28_ Net-_J2-Pad29_ GND Net-_J2-Pad31_ Net-_J2-Pad32_ Net-_J2-Pad33_ GND /PCM_FS Net-_J2-Pad36_ Net-_J2-Pad37_ /PCM_DIN GND /PCM_DOUT RPI_IN\nJP1 /CS0 /CS /CS1 SPI CS\nC4 +5V GND 100nF\nC3 +3V3 GND 100nF\nR1 /SCK Net-_J3-Pad3_ 47R\nR2 /PCM_CLK Net-_J3-Pad7_ 47R\n.end\n"
    },
    {
        "filename": "1506.cir",
        "prompt": "Design a circuit featuring an ATmega328 microcontroller with a SPI connector (J1) and a rainbow bus connector (J2). Include a 5V power supply, a 100nF decoupling capacitor (C1), a 100uF smoothing capacitor (C2), a 10k pull-up resistor (R1) connected to a switch (SW), and an LED (D1) with a 1k current-limiting resistor (R2) indicating activity. The ATmega328 should have its power and ground pins connected to the 5V supply and ground respectively. The switch should control a signal connected to the microcontroller. The rainbow bus connector should have ground and 5V connections, as well as a connection to the SPI data line.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_J1-Pad6_ NC_01 NC_02 NC_03 NC_04 NC_05 +5V GNDPWR NC_06 NC_07 NC_08 NC_09 NC_10 Net-_R1-Pad1_ NC_11 NC_12 Net-_J1-Pad2_ Net-_J1-Pad10_ Net-_J1-Pad8_ +5V NC_13 GNDPWR NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 ATmega328-PU\nJ1 +5V Net-_J1-Pad2_ NC_20 NC_21 NC_22 Net-_J1-Pad6_ GNDPWR Net-_J1-Pad8_ NC_23 Net-_J1-Pad10_ SPI Connector\nJ2 +5V NC_24 GNDPWR NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 GNDPWR Net-_J1-Pad8_ NC_44 Rainbow Bus\nC1 +5V GNDPWR 100n\nSW1 Net-_R1-Pad1_ +5V SW\nR1 Net-_R1-Pad1_ GNDPWR 10k\nD1 GNDPWR Net-_D1-Pad2_ LED_ALT\nR2 Net-_D1-Pad2_ +5V 1k\nC2 +5V GNDPWR 100u\n.end\n"
    },
    {
        "filename": "975.cir",
        "prompt": "Design a circuit featuring a TPS2224 load switch with multiple voltage rails and connection points. The circuit should include: a main power input of +12V (12V1), a secondary +12V input (12V2/12VA), a +3.3V rail (3V3), a 5V rail (5V), and ground. Utilize a connector (J1) with pins for ground, +3.3V, output control (OC), shutdown (SHDN), and connections to the +12V rails. Include separate connectors (J2-J7) for each voltage rail and ground. Implement decoupling capacitors (100nF each - C1-C4) for the +3.3V, 5V, and both +12V rails, connected to ground. The TPS2224 should be configured with its enable pin connected to the shutdown signal (SHDN) and output connected to the 5V rail. The BVCC and BVPP pins of the TPS2224 should be connected to ground via connectors J8 and J9 respectively. Include net labels for all connections.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_J3-Pad2_ Net-_J3-Pad2_ Net-_J1-Pad7_ Net-_J1-Pad6_ Net-_J1-Pad5_ NC_01 +12V Net-_C1-Pad1_ Net-_C2-Pad1_ Net-_C2-Pad1_ GND Net-_J1-Pad2_ +3V3 +3V3 OC NC_02 Net-_C4-Pad1_ Net-_C4-Pad1_ Net-_C3-Pad2_ +12VA SHDN NC_03 NC_04 Net-_J3-Pad2_ TPS2224\nJ1 GND Net-_J1-Pad2_ OC SHDN Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ +3V3 Conn_01x08\nJ9 GND Net-_C4-Pad1_ BVCC\nJ8 GND Net-_C3-Pad2_ BVPP\nJ4 GND Net-_C2-Pad1_ AVCC\nJ5 GND Net-_C1-Pad1_ AVPP\nJ3 GND Net-_J3-Pad2_ 5V\nJ2 GND +3V3 3V3\nJ6 GND +12VA 12V2\nJ7 GND +12V 12V1\nC3 GND Net-_C3-Pad2_ 100nF\nC4 Net-_C4-Pad1_ GND 100nF\nC1 Net-_C1-Pad1_ GND 100nF\nC2 Net-_C2-Pad1_ GND 100nF\n.end\n"
    },
    {
        "filename": "1096.cir",
        "prompt": "Design a circuit featuring a TDA1521A audio amplifier IC. The amplifier utilizes dual power supply decoupling with 680uF and 100nF capacitors. Input is provided through a connector, passing through a 220nF capacitor. Two separate output channels are present, each with a 680uF capacitor and a 22nF capacitor in series with a 10 Ohm resistor before the output connector. A 100uF capacitor provides additional filtering. The IC is connected to a positive supply voltage (/+Vp) and ground. A non-connecting pin (NC_01) is grounded.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 220nF\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 220nF\nC7 /+Vp GND 680\u03bcF\nC8 /+Vp GND 100nF\nJ3 Net-_C3-Pad2_ GND Output1\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 680\u03bcF\nC4 Net-_C3-Pad1_ Net-_C4-Pad2_ 22nF\nR1 Net-_C4-Pad2_ GND 10R\nJ4 Net-_C6-Pad2_ GND Output2\nC6 Net-_C5-Pad2_ Net-_C6-Pad2_ 680\u03bcF\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 22nF\nR2 Net-_C5-Pad1_ GND 10R\nJ1 Net-_C2-Pad1_ GND Net-_C1-Pad1_ Input\nJ5 GND NC_01 Power\nC9 Net-_C9-Pad1_ GND 100\u03bcF\nU1 Net-_C1-Pad2_ Net-_C9-Pad1_ Net-_C9-Pad1_ Net-_C3-Pad1_ GND Net-_C5-Pad2_ /+Vp Net-_C9-Pad1_ Net-_C2-Pad2_ TDA1521A\n.end\n"
    },
    {
        "filename": "925.cir",
        "prompt": "Create a circuit with five 26-pin headers (J1, J2, J3, J4, J5) each providing connections for +5V, +3V3, and GND, with the remaining pins labeled 'NC' (No Connection). Each header is labeled with a \"Slot\" number (1 through 5) indicating its position. The headers are arranged in a row.",
        "content": ".title KiCad schematic\nJ1 +5V +3V3 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 GND GND NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 +3V3 +5V Slot 1\nJ3 +5V +3V3 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 GND GND NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 NC_94 NC_95 NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 +3V3 +5V Slot 3\nJ4 +5V +3V3 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 NC_132 NC_133 NC_134 NC_135 GND GND NC_136 NC_137 NC_138 NC_139 NC_140 NC_141 NC_142 NC_143 NC_144 NC_145 NC_146 NC_147 NC_148 NC_149 NC_150 NC_151 NC_152 NC_153 NC_154 NC_155 NC_156 NC_157 NC_158 NC_159 NC_160 NC_161 NC_162 +3V3 +5V Slot 4\nJ5 +5V +3V3 NC_163 NC_164 NC_165 NC_166 NC_167 NC_168 NC_169 NC_170 NC_171 NC_172 NC_173 NC_174 NC_175 NC_176 NC_177 NC_178 NC_179 NC_180 NC_181 NC_182 NC_183 NC_184 NC_185 NC_186 NC_187 NC_188 NC_189 GND GND NC_190 NC_191 NC_192 NC_193 NC_194 NC_195 NC_196 NC_197 NC_198 NC_199 NC_200 NC_201 NC_202 NC_203 NC_204 NC_205 NC_206 NC_207 NC_208 NC_209 NC_210 NC_211 NC_212 NC_213 NC_214 NC_215 NC_216 +3V3 +5V Slot 5\nJ2 +5V +3V3 NC_217 NC_218 NC_219 NC_220 NC_221 NC_222 NC_223 NC_224 NC_225 NC_226 NC_227 NC_228 NC_229 NC_230 NC_231 NC_232 NC_233 NC_234 NC_235 NC_236 NC_237 NC_238 NC_239 NC_240 NC_241 NC_242 NC_243 GND GND NC_244 NC_245 NC_246 NC_247 NC_248 NC_249 NC_250 NC_251 NC_252 NC_253 NC_254 NC_255 NC_256 NC_257 NC_258 NC_259 NC_260 NC_261 NC_262 NC_263 NC_264 NC_265 NC_266 NC_267 NC_268 NC_269 NC_270 +3V3 +5V Slot 2\n.end\n"
    },
    {
        "filename": "189.cir",
        "prompt": "Design a simple common-emitter amplifier circuit using a BC548 NPN transistor. The circuit should include a 12V DC supply, input and output coupling capacitors (22uF and 47uF respectively), and appropriate biasing resistors (22k, 6.8k, and 4.7k) to establish a stable operating point. Include connectors for input and output signals, and a ground reference. The input capacitor connects the input signal to the base of the transistor, and the output capacitor connects the collector to the output signal. The emitter is connected to ground through a resistor.",
        "content": ".title KiCad schematic\nR3 +12V Net-_C3-Pad1_ 4.7k\nR4 Net-_C2-Pad1_ GND 1.8k\nR2 Net-_C1-Pad2_ GND 6.8k\nR1 +12V Net-_C1-Pad2_ 22k\nQ1 Net-_C3-Pad1_ Net-_C1-Pad2_ Net-_C2-Pad1_ BC548\nJ1 GND Net-_C1-Pad1_ Conn_01x02\nJ2 Net-_C3-Pad2_ GND Conn_01x02\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 22uF\nC2 Net-_C2-Pad1_ GND 47uF\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 22uF\n.end\n"
    },
    {
        "filename": "573.cir",
        "prompt": "Design a circuit with a 3.0V voltage regulator (LP2980IM5-3.0) providing power to a quad operational amplifier (MCP6404). The regulator's input is 3V. Four photodiode sensors (VBPW34SR) are connected to the four operational amplifier inputs, each with its own pull-down resistor to ground. Each photodiode is connected to a separate op-amp input via a node named Net-_PD[number]01-Pad2_. The op-amps and photodiodes share a common ground (VGND). The op-amps have no feedback network defined in this portion of the schematic.",
        "content": ".title KiCad schematic\nU101 NC_01 NC_02 NC_03 NC_04 3V LP2980IM5-3.0/NOPB\nU201 NC_05 Net-_PD201-Pad2_ VGND 3V VGND Net-_PD301-Pad2_ NC_06 NC_07 Net-_PD401-Pad2_ VGND NC_08 VGND Net-_PD501-Pad2_ NC_09 MCP6404\nPD201 VGND Net-_PD201-Pad2_ VBPW34SR\nPD301 VGND Net-_PD301-Pad2_ VBPW34SR\nPD401 VGND Net-_PD401-Pad2_ VBPW34SR\nPD501 VGND Net-_PD501-Pad2_ VBPW34SR\n.end\n"
    },
    {
        "filename": "595.cir",
        "prompt": "Design a circuit featuring two TL082 op-amps configured as non-inverting amplifiers. The first op-amp (U1) amplifies a signal from input /X, with gain adjustable via potentiometer RV2 connected between /X and /Y. The second op-amp (U2) amplifies a signal from input /Y, with gain adjustable via potentiometer RV1 connected between /Y and ground. Both amplifiers are powered by a single supply (VCC+ and VCC-), provided by a battery (BT1 and BT2) connected to power pins. Input /P is connected to the non-inverting input of U1 through a voltage divider (R1 and R2) and a capacitor (C1). Feedback for U1 is provided by R2 and R3. Feedback for U2 is provided by R4 and R5. R6 and R7 provide a bias network for the input of U2. Capacitors C2 and C3 provide decoupling and filtering. Resistors R8 and R9 provide a voltage divider for the output of U2. Connectors P1 and P2 provide access to power and signal lines.",
        "content": ".title KiCad schematic\nU2 Net-_R4-Pad2_ Net-_R5-Pad1_ /Y /VCC- /Y Net-_R7-Pad1_ Net-_R8-Pad1_ /VCC+ TL082\nU1 Net-_C1-Pad1_ Net-_R2-Pad2_ /X /VCC- Net-_C1-Pad2_ Net-_R2-Pad2_ /P /VCC+ TL082\nR4 /Y Net-_R4-Pad2_ 220\nR8 Net-_R8-Pad1_ /Y 22K\nR5 Net-_R5-Pad1_ Net-_R4-Pad2_ 220\nR9 Net-_R8-Pad1_ Net-_R7-Pad1_ 22K\nR6 Net-_R5-Pad1_ GND 2.2K\nR7 Net-_R7-Pad1_ GND 3.3K\nR2 /P Net-_R2-Pad2_ 1K\nR1 /X /P 100\nR3 Net-_R2-Pad2_ Net-_C1-Pad1_ 1K\nRV1 NC_01 Net-_C1-Pad2_ GND POT\nRV2 /X /Y NC_02 POT\nC3 /Y GND 10n\nC2 /X GND 100n\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 100n\nP1 /VCC- GND /VCC+ CONN_01X03\nBT1 /VCC+ GND Battery_Cell\nBT2 GND /VCC- Battery_Cell\nP2 /X /Y /P GND CONN_01X04\n.end\n"
    },
    {
        "filename": "135.cir",
        "prompt": "Create a circuit consisting of four 10-pin connectors, labeled J1, J2, J3, and J4. Each connector has pins numbered 01 through 10, and is associated with a component named \"TI_BOOSTER_40\". The connectors are not interconnected and serve as input/output points for a larger system.",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 TI_BOOSTER_40_J1\nJ2 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 TI_BOOSTER_40_J2\nJ3 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 TI_BOOSTER_40_J3\nJ4 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 TI_BOOSTER_40_J4\n.end\n"
    },
    {
        "filename": "885.cir",
        "prompt": "Design a circuit with a 3.3V power supply, two capacitors (C1 and C2) connected between power and ground, and two resistors (R1 and R2) connected to the capacitor nodes. A jumper (J1) connects the capacitors to the resistors and ground. A second, larger jumper (J2) provides numerous unconnected pins. An Ethernet controller IC (W5500) is also present, with all pins unconnected. A diode (D1) is connected between ground and the 3.3V supply, and to the capacitor nodes.",
        "content": ".title KiCad schematic\nD1 GND Net-_C1-Pad1_ Net-_C2-Pad2_ +3V3 PRTR5V0U2X\nJ1 NC_01 Net-_C1-Pad1_ Net-_C2-Pad2_ GND 5787834-1\nR2 Net-_C2-Pad2_ NC_02 R\nR1 Net-_C1-Pad1_ NC_03 R\nC1 Net-_C1-Pad1_ GND C\nC2 GND Net-_C2-Pad2_ C\nJ2 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 JD2-0001NL\nIC1 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 W5500\n.end\n"
    },
    {
        "filename": "866.cir",
        "prompt": "Design a microcontroller-based circuit featuring an ATmega2560, a MicroSD card interface, an I2C interface, a serial programming header (ISP), a 3.3V voltage regulator (AP1117), a buck converter, and status LEDs. Include a crystal oscillator for the microcontroller, pull-up resistors for I2C lines and the reset pin, a diode for reset protection, and decoupling capacitors. Provide connectors for the MicroSD card, I2C devices, and a 5-pin header. Include mounting holes. Add two LEDs with current limiting resistors connected to digital output pins of the microcontroller.",
        "content": ".title KiCad schematic\nIC1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 VCC GND NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 /CS /SCK /MOSI /MISO NC_17 Net-_D3-Pad2_ Net-_D4-Pad2_ Net-_IC1-Pad26_ NC_18 NC_19 NC_20 /RESET VCC GND Net-_IC1-Pad33_ Net-_IC1-Pad34_ NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 /SCL /SDA Net-_IC1-Pad45_ Net-_IC1-Pad46_ NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 VCC GND NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 Net-_IC1-Pad78_ NC_58 VCC GND NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 Net-_C2-Pad1_ GND VCC ATMEGA2560-A\nY1 Net-_IC1-Pad34_ GND Net-_IC1-Pad33_ RESONATOR\nR1 Net-_IC1-Pad34_ Net-_IC1-Pad33_ 1M\nMTG?1 MTG_HOLE\nMTG3 MTG_HOLE\nMTG2 MTG_HOLE\nMTG1 MTG_HOLE\nR2 VCC /RESET 10K\nC1 /RESET GND C\nD1 /RESET VCC DIODE\nR3 VCC /SCL 10K\nR4 VCC /SDA 10K\nCON1 NC_75 Net-_CON1-Pad2_ Net-_CON1-Pad3_ Net-_CON1-Pad4_ Net-_CON1-Pad5_ GND /MISO NC_76 GND Micro_SD_Card\nU3 GND NC_77 VCC Net-_CON1-Pad4_ AP1117\nU2 Net-_CON1-Pad4_ Net-_CON1-Pad3_ /MOSI Net-_CON1-Pad2_ /CS Net-_CON1-Pad5_ /SCK GND /SCK Net-_D2-Pad2_ GND NC_78 GND NC_79 4050\nJ1 /MISO VCC /SCK /MOSI /RESET GND ISP\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED-fixed\nR5 Net-_D2-Pad1_ Net-_CON1-Pad2_ 1K\nU4 GND Net-_J2-Pad1_ GND VCC BuckConverter\nJ2 Net-_J2-Pad1_ GND GND DCJ0202\nC2 Net-_C2-Pad1_ GND 100n\nC3 VCC GND 100n\nC4 VCC GND 100n\nC5 VCC GND 100n\nU1 GND VCC /SDA /SCL I2C-4PIN\nP1 VCC GND Net-_IC1-Pad45_ Net-_IC1-Pad46_ CONN_01X04\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED-fixed\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED-fixed\nR6 Net-_D4-Pad1_ GND 330\nR7 Net-_D3-Pad1_ GND 330\nP2 GND VCC /SDA /SCL Net-_IC1-Pad78_ CONN_01X05\nP3 Net-_IC1-Pad26_ VCC GND CONN_01X03\n.end\n"
    },
    {
        "filename": "1221.cir",
        "prompt": "Design a voltage regulator circuit using an LM317 adjustable voltage regulator. The input voltage (VIN) is connected to the LM317's input pin. Two resistors (R1 and R2) form a voltage divider network connected to the LM317's output adjust pin to set the output voltage (VOUT). The LM317's output is connected to VOUT. Both VIN and VOUT share a common ground (GND). Use connectors for VIN, VOUT, and GND.",
        "content": ".title KiCad schematic\nR1 VOUT Net-_R1-Pad2_ R\nR3 Net-_R2-Pad2_ GND R\nR2 VOUT Net-_R2-Pad2_ R\nP2 GND VOUT CONN_01X02\nP1 GND VIN CONN_01X02\nU1 Net-_R2-Pad2_ Net-_R1-Pad2_ VIN LM317\n.end\n"
    },
    {
        "filename": "1436.cir",
        "prompt": "Design a microcontroller-based control system with analog input stages, digital output drivers, and a crystal oscillator. The system features an ATmega328P microcontroller for processing and control. It includes dual power supplies (+5V, +12V, -12V) with filtering, and an ICSP header for programming. Analog inputs for pulse length and rate are provided, buffered by op-amps (TL074 and TL072). Digital outputs are shifted out via two 74HC595 shift registers. The microcontroller's reset is protected with a resistor-capacitor network and diode. A crystal oscillator (with associated capacitors) provides the clock signal. Connectors are present for keyboard input, sequence control signals, external clock/pulse inputs, and output connections. Offset adjustments are provided for multiple output channels. Include ferrite beads for noise filtering on the power supply line.",
        "content": ".title KiCad schematic\nR1 /MC/INT_POS_5V GND 10K\nJ3 /MC/INT_POS_5V +5V Keyboard\nJ1 GND NC_01 /STEP_PULSE_D /INT_CLOCK_D /EXT_CLOCK_D /OUTPUT_F /OUTPUT_E /OUTPUT_D /OFFSET_D /OUTPUT_C /OFFSET_C /OUTPUT_B /OFFSET_B /OUTPUT_A /OFFSET_A GND TOP\nJ2 GND NC_02 NC_03 /SEQ_RESET_D /SEQ_ZERO_D /SEQ_DIR_D +5V GND BOTTOM\nH1 GND M3\nH2 GND M3\nH3 GND M3\nH4 GND M3\nJ8 /EXT_POS_A /PULSELEN_A /EXT_RATE_A GND RIGHT\nJ4 +5V +5V +12V +12V GND GND GND GND GND GND -12V -12V Filtered Power\nU2 /MC/RST /INT_CLOCK_D /STEP_PULSE_D /EXT_CLOCK_D /SEQ_RESET_D /OUTPUTS/LATCH Net-_C16-Pad2_ GND /MC/XTAL1 /MC/XTAL2 /OUTPUTS/SERIAL /OUTPUTS/SHIFT /SEQ_DIR_D /SEQ_ZERO_D NC_04 NC_05 /MC/D11-MOSI /MC/D12-MISO /MC/D13-SCK Net-_C17-Pad2_ +5V GND /MC/EXT_POS_5V /Analog Inputs/RATE_5V /MC/INT_POS_5V /Analog Inputs/PULSE_LENGTH_5V NC_06 NC_07 ATmega328P-PU\nJ5 /MC/D11-MOSI +5V NC_08 GND /MC/RST GND /MC/D13-SCK GND /MC/D12-MISO GND ICSP\nY1 /MC/XTAL1 /MC/XTAL2 Crystal\nC15 /MC/XTAL2 GND 22pF\nC14 /MC/XTAL1 GND 22pF\nC17 GND Net-_C17-Pad2_ 100nF\nFB1 +5V Net-_C16-Pad2_ Ferrite_Bead\nFB2 Net-_C16-Pad2_ Net-_C17-Pad2_ Ferrite_Bead\nC16 GND Net-_C16-Pad2_ 15pF\nSW1 GND Net-_R40-Pad2_ RST\nR40 /MC/RST Net-_R40-Pad2_ 330\nR41 /MC/RST +5V 10K\nC18 /MC/RST GND 100nF\nD7 +5V /MC/RST 1N4148\nU3 Net-_R11-Pad2_ /EXT_RATE_A GND +12V GND Net-_R11-Pad1_ Net-_R4-Pad2_ Net-_R5-Pad2_ Net-_R10-Pad1_ GND -12V GND /EXT_POS_A Net-_R10-Pad2_ TL074\nR13 Net-_R11-Pad2_ /EXT_RATE_A 100K\nR11 Net-_R11-Pad1_ Net-_R11-Pad2_ 100K\nR7 Net-_R4-Pad2_ Net-_R11-Pad1_ 100K\nR4 /Analog Inputs/RATE_5V Net-_R4-Pad2_ 1K\nD1 +5V /Analog Inputs/RATE_5V S\nD2 /Analog Inputs/RATE_5V GND S\nR14 Net-_R10-Pad2_ /EXT_POS_A 100K\nR10 Net-_R10-Pad1_ Net-_R10-Pad2_ 100K\nR8 Net-_R5-Pad2_ Net-_R10-Pad1_ 100K\nR5 /MC/EXT_POS_5V Net-_R5-Pad2_ 1K\nD3 +5V /MC/EXT_POS_5V S\nD4 /MC/EXT_POS_5V GND S\nC4 GND -12V .1uF\nC5 GND +12V .1uF\nU4 Net-_R12-Pad2_ /PULSELEN_A GND -12V GND Net-_R12-Pad1_ Net-_R6-Pad2_ +12V TL072\nR15 Net-_R12-Pad2_ /PULSELEN_A 100K\nR12 Net-_R12-Pad1_ Net-_R12-Pad2_ 100K\nR9 Net-_R6-Pad2_ Net-_R12-Pad1_ 100K\nR6 /Analog Inputs/PULSE_LENGTH_5V Net-_R6-Pad2_ 1K\nD5 +5V /Analog Inputs/PULSE_LENGTH_5V S\nD6 /Analog Inputs/PULSE_LENGTH_5V GND S\nC6 GND -12V .1uF\nC7 GND +12V .1uF\nU5 Net-_J6-Pad3_ Net-_J6-Pad4_ Net-_J6-Pad5_ Net-_J6-Pad6_ Net-_J6-Pad7_ Net-_J6-Pad8_ Net-_J6-Pad9_ GND Net-_U5-Pad9_ +5V /OUTPUTS/SHIFT /OUTPUTS/LATCH GND /OUTPUTS/SERIAL Net-_J6-Pad2_ +5V 74HC595\nU6 Net-_J6-Pad11_ Net-_J6-Pad12_ Net-_J6-Pad13_ Net-_J6-Pad14_ Net-_J6-Pad15_ Net-_J6-Pad16_ Net-_J6-Pad17_ GND NC_09 +5V /OUTPUTS/SHIFT /OUTPUTS/LATCH GND Net-_U5-Pad9_ Net-_J6-Pad10_ +5V 74HC595\nC8 +5V GND 10uF\nC9 +5V GND 10uF\nJ6 GND Net-_J6-Pad2_ Net-_J6-Pad3_ Net-_J6-Pad4_ Net-_J6-Pad5_ Net-_J6-Pad6_ Net-_J6-Pad7_ Net-_J6-Pad8_ Net-_J6-Pad9_ Net-_J6-Pad10_ Net-_J6-Pad11_ Net-_J6-Pad12_ Net-_J6-Pad13_ Net-_J6-Pad14_ Net-_J6-Pad15_ Net-_J6-Pad16_ Net-_J6-Pad17_ TO_OUTPUTS\nU7 Net-_R26-Pad2_ Net-_R28-Pad2_ GND +12V GND Net-_R20-Pad2_ Net-_R16-Pad2_ Net-_R24-Pad2_ Net-_R29-Pad2_ GND -12V GND Net-_R22-Pad2_ Net-_R17-Pad2_ TL074\nR28 Net-_R26-Pad2_ Net-_R28-Pad2_ 100K\nR26 Net-_R20-Pad2_ Net-_R26-Pad2_ 100K\nR20 Net-_R16-Pad2_ Net-_R20-Pad2_ 100K\nR29 Net-_R24-Pad2_ Net-_R29-Pad2_ 100K\nR24 Net-_R22-Pad2_ Net-_R24-Pad2_ 100K\nR22 Net-_R17-Pad2_ Net-_R22-Pad2_ 100K\nU8 Net-_R27-Pad2_ Net-_R30-Pad2_ GND +12V GND Net-_R21-Pad2_ Net-_R18-Pad2_ Net-_R25-Pad2_ Net-_R31-Pad2_ GND -12V GND Net-_R23-Pad2_ Net-_R19-Pad2_ TL074\nC12 GND -12V .1uF\nC13 GND +12V .1uF\nR32 Net-_R28-Pad2_ Net-_J7-Pad1_ 100K\nR33 Net-_R28-Pad2_ /OFFSET_A 100K\nR34 Net-_R29-Pad2_ Net-_J7-Pad2_ 100K\nR35 Net-_R29-Pad2_ /OFFSET_B 100K\nR16 /OUTPUT_A Net-_R16-Pad2_ 1K\nR17 /OUTPUT_B Net-_R17-Pad2_ 1K\nR30 Net-_R27-Pad2_ Net-_R30-Pad2_ 100K\nR27 Net-_R21-Pad2_ Net-_R27-Pad2_ 100K\nR21 Net-_R18-Pad2_ Net-_R21-Pad2_ 100K\nR31 Net-_R25-Pad2_ Net-_R31-Pad2_ 100K\nR25 Net-_R23-Pad2_ Net-_R25-Pad2_ 100K\nR23 Net-_R19-Pad2_ Net-_R23-Pad2_ 100K\nR36 Net-_R30-Pad2_ Net-_J7-Pad3_ 100K\nR37 Net-_R30-Pad2_ /OFFSET_C 100K\nR38 Net-_R31-Pad2_ Net-_J7-Pad4_ 100K\nR39 Net-_R31-Pad2_ /OFFSET_D 100K\nR18 /OUTPUT_C Net-_R18-Pad2_ 1K\nR19 /OUTPUT_D Net-_R19-Pad2_ 1K\nC10 GND -12V .1uF\nC11 GND +12V .1uF\nJ7 Net-_J7-Pad1_ Net-_J7-Pad2_ Net-_J7-Pad3_ Net-_J7-Pad4_ /OUTPUT_E /OUTPUT_F FROM_OUTPUTS\n.end\n"
    },
    {
        "filename": "1722.cir",
        "prompt": "Create a schematic for a microcontroller-based audio processing and control system. The system features a STM32F401RC microcontroller with I2S, I2C, SPI (SDIO), UART, and ADC interfaces. Include a WM8778 audio codec, a MAX4466 microphone amplifier, an electret microphone input, stereo headphone output, a Micro SD card slot, a rotary encoder with a switch, three potentiometers for analog input, two stompbox-style footswitches, a programming header, a barrel jack power connector, and associated decoupling capacitors and pull-up resistors. The system should have 3.3V and 5V voltage rails generated from a barrel jack input using an AZ1117CH-3.3 regulator and a TC1185-5.0 regulator. Include a crystal oscillator for the microcontroller and a reset switch. The I2S interface connects to the audio codec for audio input and output. The SDIO interface connects to the Micro SD card. The UART interface is available for communication. The ADC inputs are connected to the potentiometers and rotary encoder. The I2C interface is used for communication with external devices. The system should be designed for audio effects processing and control.",
        "content": ".title KiCad schematic\nCON1 GND Net-_C3-Pad1_ BARREL_JACK\nC3 Net-_C3-Pad1_ GND 10uF\nU2 Net-_C8-Pad1_ GND Net-_R2-Pad2_ Net-_C3-Pad1_ Net-_C3-Pad1_ Net-_C8-Pad2_ AP3211KTR\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 10nF\nL1 Net-_C8-Pad2_ Net-_C15-Pad1_ 4.7uH\nR2 Net-_C15-Pad1_ Net-_R2-Pad2_ 68k\nR3 Net-_R2-Pad2_ GND 12k\nC15 Net-_C15-Pad1_ GND 22uF\nD2 Net-_C8-Pad2_ GND D_Schottky_Small_ALT\nU3 GND 3.3V Net-_C15-Pad1_ AZ1117CH-3.3\nC18 Net-_C15-Pad1_ GND 10uF\nC24 3.3V GND 22uF\nU4 Net-_C15-Pad1_ GND Net-_C15-Pad1_ Net-_C23-Pad1_ 5V TC1185-5.0\nC16 Net-_C15-Pad1_ GND 1uF\nC23 Net-_C23-Pad1_ AGND 470pF\nC25 5V AGND 1uF\nJ1 GND AGND JMP\nU1 Net-_C40-Pad1_ NC_01 NC_02 /controller/I2S2_CK /controller/I2S2_MCK /controller/I2S2_SD /controller/I2S2_WS /controller/I2S2_CK /controller/I2S2_MCK /controller/I2S2ext /controller/I2S2_WS GND 3.3V GND GND /controller/I2C1_SDA /controller/I2C1_SCL Net-_C43-Pad1_ Net-_C42-Pad1_ Net-_C13-Pad1_ AGND Net-_C14-Pad1_ Net-_C12-Pad1_ AGND Net-_C10-Pad1_ 5V AGND Net-_C41-Pad1_ WM8778-units\nC2 3.3V GND 100nF\nC1 3.3V GND 10uF\nC5 5V AGND 100nF\nC6 Net-_C14-Pad1_ AGND 100nF\nC7 Net-_C10-Pad1_ AGND 100nF\nC4 Net-_C12-Pad1_ AGND 100nF\nC9 Net-_C13-Pad1_ AGND 100nF\nC14 Net-_C14-Pad1_ AGND 10uF\nC11 5V AGND 10uF\nC12 Net-_C12-Pad1_ AGND 10uF\nC13 Net-_C13-Pad1_ AGND 10uF\nR1 5V Net-_C14-Pad1_ 33R\nC10 Net-_C10-Pad1_ AGND 10uF\nU5 3.3V NC_03 NC_04 NC_05 Net-_U5-Pad5_ Net-_U5-Pad6_ Net-_C17-Pad1_ NC_06 NC_07 NC_08 NC_09 GND 3.3V /controller/TIM2_CH1 /controller/TIM2_CH2 /controller/rot_but NC_10 GND 3.3V NC_11 /controller/ADC1_IN5 /controller/ADC1_IN6 /controller/ADC1_IN7 NC_12 NC_13 NC_14 NC_15 BOOT /controller/DISP_SCL Net-_C22-Pad1_ GND 3.3V /controller/I2S2_WS /controller/I2S2_CK /controller/I2S2ext /controller/I2S2_SD /controller/I2S2_MCK NC_16 /controller/SDIO_D0 /controller/SDIO_D1 NC_17 /controller/USART1_TX /controller/USART1_RX /controller/stomp_start /controller/stomp_stop Net-_J3-Pad4_ GND 3.3V Net-_J3-Pad2_ /controller/SDdetect /controller/SDIO_D2 /controller/SDIO_D3 /controller/SDIO_CK /controller/SDIO_CMD /controller/DISP_SDA NC_18 NC_19 /controller/I2C1_SCL /controller/I2C1_SDA BOOT NC_20 NC_21 GND 3.3V STM32F401RC\nC17 Net-_C17-Pad1_ GND 100nF\nSW1 GND Net-_C17-Pad1_ reset\nC22 Net-_C22-Pad1_ GND 4.7uF\nC29 3.3V GND 100nF\nC28 3.3V GND 100nF\nC27 3.3V GND 100nF\nC26 3.3V GND 100nF\nC21 3.3V GND 100nF\nC20 3.3V GND 1uF\nC30 3.3V GND 4.7uF\nC19 3.3V GND 100nF\nD1 Net-_C3-Pad1_ GND D_Small_ALT\nJ3 3.3V Net-_J3-Pad2_ GND Net-_J3-Pad4_ programming header\nSW2 GND BOOT 3.3V RAM~FLASH\nJ4 /controller/SDIO_D2 /controller/SDIO_D3 /controller/SDIO_CMD 3.3V /controller/SDIO_CK GND /controller/SDIO_D0 /controller/SDIO_D1 GND /controller/SDdetect GND Micro_SD_Card_Det\nR6 3.3V /controller/I2C1_SDA 4.7k\nR5 3.3V /controller/I2C1_SCL 4.7k\nR4 3.3V /controller/SDdetect 4.7k\nSW5 /controller/TIM2_CH2 /controller/TIM2_CH1 GND /controller/rot_but GND Rotary_Encoder_Switch\nR7 /controller/rot_but 3.3V 4.7k\nC33 /controller/rot_but GND 100nF\nU6 GND 3.3V /controller/DISP_SCL /controller/DISP_SDA lcd\nRV1 GND /controller/ADC1_IN5 3.3V pot_in_l\nRV2 GND /controller/ADC1_IN6 3.3V pot_in_r\nRV3 GND /controller/ADC1_IN7 3.3V pot_out\nSW3 /controller/stomp_start GND start\nSW4 /controller/stomp_stop GND stop\nJ2 /controller/USART1_RX /controller/USART1_TX UART\nC32 GND 3.3V 10uF\nC31 GND 3.3V 4.7uF\nY1 Net-_U5-Pad5_ GND Net-_U5-Pad6_ CSTLS4M00G53-B0\nR20 /Codec/voutl Net-_C43-Pad2_ 100\nC43 Net-_C43-Pad1_ Net-_C43-Pad2_ 10uF\nR18 AGND Net-_C43-Pad2_ 47k\nR19 /Codec/voutr Net-_C42-Pad2_ 100\nC42 Net-_C42-Pad1_ Net-_C42-Pad2_ 10uF\nR17 AGND Net-_C42-Pad2_ 47k\nU7 Net-_R11-Pad1_ AGND Net-_C37-Pad2_ Net-_C37-Pad1_ 5V MAX4466\nC36 Net-_C36-Pad1_ Net-_C36-Pad2_ 1uF\nR13 Net-_C36-Pad1_ Net-_C37-Pad2_ 10k\nR14 Net-_C37-Pad2_ Net-_C37-Pad1_ 100k\nC37 Net-_C37-Pad1_ Net-_C37-Pad2_ 100pF\nR11 Net-_R11-Pad1_ 5V 1M\nR12 AGND Net-_R11-Pad1_ 1M\nR10 Net-_J5-Pad2_ Net-_C34-Pad2_ 2k\nR9 Net-_C34-Pad2_ 5V 2k\nC34 AGND Net-_C34-Pad2_ 100nF\nJ5 AGND Net-_J5-Pad2_ Net-_C36-Pad2_ electret mic\nR15 Net-_C37-Pad1_ Net-_C38-Pad1_ 680\nC38 Net-_C38-Pad1_ AGND 4.7nF\nC40 Net-_C40-Pad1_ Net-_C38-Pad1_ 10uF\nR16 Net-_J6-PadT_ Net-_C39-Pad1_ 680\nC39 Net-_C39-Pad1_ AGND 4.7nF\nC41 Net-_C41-Pad1_ Net-_C39-Pad1_ 10uF\nJ6 NC_22 NC_23 AGND Net-_J6-PadT_ Net-_J6-PadTN_ line in\nR8 AGND Net-_J6-PadTN_ 1k\nJ8 /Codec/voutr /Codec/voutl AGND stereo_out\n.end\n"
    },
    {
        "filename": "122.cir",
        "prompt": "Generate a circuit with a voltage input (vin) and a voltage output (vout). The circuit includes two 1k resistors (R1 and R2), a 90nF capacitor (C1), four diodes (D1, D2, D3, and Diode1), and a voltage-controlled voltage source (T1) connected between AC ground and the input voltage. The diodes are arranged to form a full-wave rectifier-like configuration around the input and output voltages, and the voltage source (T1) is configured to potentially influence the input signal.",
        "content": ".title KiCad schematic\nR2 Net-_C1-Pad1_ vin- 1K\nC1 Net-_C1-Pad1_ vin+ 90nF\nT1 AC Earth vin- vin+ t\nD1 vout+ vin+ D\nD3 vin- vout- D\nD2 vout+ vin+ D\nDiode1 vin+ vout- D\nD4 vout+ vin- D\nR1 vout- vout+ 1k\n.end\n"
    },
    {
        "filename": "1412.cir",
        "prompt": "Create a full-wave bridge rectifier using four diodes. Label the positive input as NC_01, the negative input as NC_02, the positive output as NC_03, and the negative output as NC_04. Use a standard diode model named \"Diode_Bridge\".",
        "content": ".title KiCad schematic\nD1 NC_01 NC_02 NC_03 NC_04 Diode_Bridge\n.end\n"
    },
    {
        "filename": "186.cir",
        "prompt": "Design a microcontroller-based system featuring a SAMD21G18A microcontroller for general-purpose embedded applications. The system includes a 32.768kHz crystal oscillator for real-time clock functionality, power supply filtering with multiple capacitors (0.1uF and 10uF), a USB interface for power and communication, a BME680 environmental sensor, an AS3935 Franklin Lightning Detector, a ublox SAM-M8Q GPS module, and an RFM95W LoRa transceiver. Include a reset switch, test points for SWCLK and SWDIO, and a MicroSD card connector. The power supply utilizes a MIC39100-3.3WS regulator and a MCP73831-2-OT battery charger. Add an ALS-PT19-315C_L177_TR8 component.",
        "content": ".title KiCad schematic\nU1 Net-_C9-Pad1_ Net-_C10-Pad1_ NC_01 /SAMD21/AREF NC_02 Net-_C7-Pad1_ NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 +3V3 Net-_U1-Pad18_ NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 Net-_U1-Pad18_ +3V3 NC_29 NC_30 NC_31 /SAMD21/~RESET_SAMD NC_32 Net-_U1-Pad18_ Net-_C6-Pad1_ NC_33 /SAMD21/SWCLK /SAMD21/SWDIO NC_34 NC_35 ATSAMD21G18A-AUT-MCU_Microchip_SAMD_Redone\nC1 +3V3 GND 0.1uF\nC2 +3V3 GND 10uF\nC3 /SAMD21/AREF GND 1uF\nC5 +3V3 GND 0.1uF\nC4 +3V3 GND 10uF\nC6 Net-_C6-Pad1_ GND 1uF\nC7 Net-_C7-Pad1_ GND 10uF\nC8 Net-_C7-Pad1_ GND 0.1uF\nL1 +3V3 Net-_C7-Pad1_ 10uH\nY1 Net-_C9-Pad1_ Net-_C10-Pad1_ 32768Hz\nC9 Net-_C9-Pad1_ GND 10pF\nC10 Net-_C10-Pad1_ GND 10pF\nTP1 /SAMD21/SWCLK TestPoint\nTP2 /SAMD21/SWDIO TestPoint\nSW1 /SAMD21/~RESET_SAMD GND SW_SPST\nU2 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 BME680\nU3 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 AS3935\nR1 NC_60 NC_61 ALS-PT19-315C_L177_TR8\nIC1 /Power/VBUS GND +3V3 GND MIC39100-3.3WS\nU4 NC_62 NC_63 NC_64 NC_65 NC_66 MCP73831-2-OT\nJ1 /Power/VBUS NC_67 NC_68 NC_69 GND NC_70 USB_B_Micro\nC11 /Power/VBUS GND 1uF\nC12 +3V3 GND 1uF\nC13 +3V3 GND 0.1uF\nU5 Net-_U5-Pad1_ NC_71 NC_72 Net-_U5-Pad1_ Net-_U5-Pad1_ Net-_U5-Pad1_ NC_73 NC_74 NC_75 Net-_U5-Pad1_ Net-_U5-Pad1_ NC_76 NC_77 NC_78 Net-_U5-Pad1_ Net-_U5-Pad1_ NC_79 NC_80 NC_81 Net-_U5-Pad1_ ublox_SAM-M8Q\nU6 NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 NC_94 NC_95 NC_96 NC_97 RFM95W-915S2\nJ2 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 Micro_SD_Card_Det\n.end\n"
    },
    {
        "filename": "1561.cir",
        "prompt": "Create a power supply decoupling network for a complex System-on-Chip (SoC) device, specifically the MCIMX6Y2DVM. The network includes multiple voltage rails: PP_VDD_SOC, PP_VDD_ARM, PP_VDDA_ADC_3P3, PP_VDD_SNVS, PP_VDD_HIGH, and PP_NVCC_PLL. Each rail utilizes a combination of ceramic capacitors with values of 0.22uF, 10uF, and 22uF connected between the power rail and ground (COM) to provide effective decoupling across a range of frequencies. The circuit should include multiple decoupling capacitors for each voltage rail, particularly for PP_VDD_SOC and PP_VDD_ARM.",
        "content": ".title KiCad schematic\nU201 COM COM COM COM COM COM COM COM COM COM COM COM COM COM COM COM COM COM PP_VDD_SOC_CAP PP_VDD_ARM_CAP PP_VDD_ARM_CAP PP_VDD_ARM_CAP COM COM COM PP_VDD_SOC_CAP PP_VDD_SOC_IN PP_VDD_SOC_IN PP_VDD_ARM_CAP COM COM COM PP_VDD_SOC_CAP PP_VDD_SOC_IN PP_VDD_SOC_IN PP_VDD_SOC_CAP COM COM PP_VDD_SOC_CAP PP_VDD_SOC_IN PP_VDD_SOC_IN PP_VDD_SOC_CAP COM COM COM PP_VDD_SOC_CAP PP_VDD_SOC_CAP PP_VDD_SOC_CAP PP_VDD_SOC_CAP COM PP_VDDA_ADC_3P3 COM COM COM COM COM COM PP_VDDA_ADC_3P3 COM COM PP_VDD_SNVS_CAP PP_VDD_HIGH_IN PP_VDD_SNVS_IN PP_NVCC_PLL COM COM COM COM PP_VDD_HIGH_CAP PP_VDD_HIGH_CAP COM COM COM COM COM COM MCIMX6Y2DVM\nC208 PP_VDD_SOC_IN COM 0.22u\nC211 PP_VDD_SOC_IN COM 22u\nC209 PP_VDD_SOC_IN COM 0.22u\nC210 PP_VDD_SOC_IN COM 10u\nC201 PP_VDD_ARM_CAP COM 0.22u\nC202 PP_VDD_ARM_CAP COM 0.22u\nC203 PP_VDD_ARM_CAP COM 22u\nC204 PP_VDD_SOC_CAP COM 0.22u\nC205 PP_VDD_SOC_CAP COM 0.22u\nC207 PP_VDD_SOC_CAP COM 22u\nC206 PP_VDD_SOC_CAP COM 0.22u\nC212 PP_VDD_HIGH_IN COM 0.22u\nC213 PP_VDD_HIGH_IN COM 10u\nC214 PP_VDD_HIGH_CAP COM 0.22u\nC215 PP_VDD_HIGH_CAP COM 10u\nC218 PP_VDD_SNVS_IN COM 0.22u\nC219 PP_VDD_SNVS_CAP COM 0.22u\nC216 PP_NVCC_PLL COM 0.22u\nC217 PP_NVCC_PLL COM 10u\n.end\n"
    },
    {
        "filename": "121.cir",
        "prompt": "Design a circuit featuring a 74HC14 Schmitt-trigger inverter configured as an oscillator, utilizing a 4MHz crystal (Y1) with 3.3pF load capacitors (C1, C2) on each side. Include a 1M resistor (R1) connected between the crystal and the inverter input, and a 10k resistor (R2) connected between the inverter input and ground. Provide a 0.1uF decoupling capacitor (C3) between the power supply (VCC) and ground. Connect the oscillator output to a 24-pin female connector (J1), with VCC, GND, and the oscillator output routed to specific pins (VCC to pin 1, GND to pins 12 & 23, oscillator output to pin 24). The remaining connector pins are unused (NC).",
        "content": ".title KiCad schematic\nU1 Net-_C2-Pad1_ Net-_R1-Pad1_ Net-_R1-Pad1_ Net-_J1-Pad24_ GND NC_01 GND NC_02 GND NC_03 GND NC_04 GND VCC 74HC14\nR1 Net-_R1-Pad1_ Net-_C2-Pad1_ 1M\nR2 Net-_C1-Pad1_ Net-_R1-Pad1_ 10k\nY1 Net-_C2-Pad1_ Net-_C1-Pad1_ 4MHz Crystal\nC1 Net-_C1-Pad1_ GND 3.3p\nC2 Net-_C2-Pad1_ GND 3.3p\nC3 VCC GND 0.1u\nJ1 VCC NC_05 GND NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 GND NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 GND Net-_J1-Pad24_ Conn_01x24_Female\n.end\n"
    },
    {
        "filename": "539.cir",
        "prompt": "Create a SPICE netlist representing three identical connectors (J1, J2, and J3) all connected to the same three nodes. Each connector has three pads. All connections are designated as type 'C'.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ C\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ C\nJ3 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ C\n.end\n"
    },
    {
        "filename": "1509.cir",
        "prompt": "Design a portable device power management circuit featuring a USB charging input, battery charging, and a 5V regulated output. The circuit includes a USB-A connector (J3) for input, a USB Micro-B connector (U1) for charging, a 1.5A fuse (F1) for battery protection, and a MCP73871T-2CCI_ML battery charger IC (U2). A thermistor (J1) is included for temperature monitoring. The circuit also features a boost converter (TPS61090RSAR - U3) to provide a stable 5V output from the battery. Status is indicated by multiple LEDs (D1, D2, D3, D4) with current limiting resistors. Test points (TP1-TP5) are included for debugging and voltage monitoring. Filtering capacitors are used throughout the circuit to stabilize voltages. A switching transistor (Q1) is used in conjunction with the boost converter.",
        "content": ".title KiCad schematic\nJ3 +5V Net-_J3-Pad2_ Net-_J3-Pad3_ GND GND USB_A\nArrow1 SYM_Arrow_Large\nArrow4 SYM_Arrow_Large\nArrow5 SYM_Arrow_Large\nArrow2 SYM_Arrow_Large\nArrow3 SYM_Arrow_Large\nU1 VBUS NC_01 NC_02 NC_03 GND GND USB_MicroB\nTP2 VBUS TP\nC2 VBUS GND C_10uF\nJ1 GND /16K_Thermistor CONN_01x02\nJ2 GND Net-_F1-Pad1_ CONN_01x02\nF1 Net-_F1-Pad1_ /Battery+ 1.5A_Fuse\nC1 +5V GND C_10uF\nR2 Net-_J3-Pad3_ GND R_49.9K\nR4 Net-_J3-Pad2_ GND R_49.9K\nR3 +5V Net-_J3-Pad2_ R_43k\nR1 +5V Net-_J3-Pad3_ R_75k\nU2 +BATT Net-_R7-Pad2_ VBUS VBUS /16K_Thermistor NC_04 Net-_D1-Pad1_ Net-_D2-Pad1_ VBUS GND GND Net-_R10-Pad1_ Net-_R14-Pad1_ /Battery+ /Battery+ Net-_C5-Pad1_ VBUS VBUS VBUS +BATT GND MCP73871T-2CCI_ML\nR10 Net-_R10-Pad1_ GND R_100K\nR14 Net-_R14-Pad1_ GND R_1K\nC5 Net-_C5-Pad1_ GND C_10nF\nTP5 /Battery+ TP\nR8 Net-_R7-Pad2_ GND R_100K\nR7 VBUS Net-_R7-Pad2_ R_270K\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED_0805_Amber\nR13 VBUS Net-_D2-Pad2_ R_1K\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED_0805\nR17 Net-_D1-Pad2_ VBUS R_1K\nTP1 Net-_Q1-Pad1_ TP\nQ1 Net-_Q1-Pad1_ GND Net-_D3-Pad1_ SSM3K333R\nR15 Net-_Q1-Pad1_ GND R_10K\nR16 +BATT Net-_D3-Pad2_ R_1K\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED_0805\nD4 GND Net-_D4-Pad2_ LED_0805\nR18 +5V Net-_D4-Pad2_ R_1K\nC7 +5V GND C_100uF\nC6 +5V GND C_2.2uF\nR11 +5V Net-_R11-Pad2_ R_1.87M\nR12 Net-_R11-Pad2_ GND R_200K\nTP3 +BATT TP\nL1 +BATT Net-_L1-Pad2_ L_6.8uH\nC3 +BATT GND C_10uF\nC4 +BATT GND C_10uF\nR6 Net-_R5-Pad2_ GND R_340K\nTP4 Net-_R9-Pad1_ TP\nR9 Net-_R9-Pad1_ +BATT R_200K\nR5 +BATT Net-_R5-Pad2_ R_1.87M\nU3 +5V Net-_L1-Pad2_ Net-_L1-Pad2_ GND GND GND +BATT Net-_R5-Pad2_ GND Net-_R9-Pad1_ Net-_Q1-Pad1_ GND Net-_R11-Pad2_ +5V +5V GND TPS61090RSAR\n.end\n"
    },
    {
        "filename": "33.cir",
        "prompt": "Create a schematic for a microcontroller-based control system with motor drivers, LED indicators, and power regulation. The system features an ESP32 microcontroller (U105) connected to two L298 motor driver ICs (IC101) for controlling two DC motors. The ESP32 receives input signals via connectors (P102, P103) and provides control signals to the motor drivers through 74AHC1G14 logic gates (U102, U103).  The system is powered by a battery (VBAT) regulated to +5V (U101) and +3.3V (U104).  Multiple LEDs (D101-D123) are used for status indication, driven by BFR92 transistors (Q101, Q102, Q103, Q104, Q105) and resistors.  Additional components include filtering capacitors (C101-C104, C1-C15), protection diodes (D103-D111, D104, D106, D109, D112-D113), and current limiting resistors (R101-R116, R1-R7). Include a buzzer (BZ101) controlled by the microcontroller. Also include a DRV8825 motor driver (U3) and an ADXRS620 breakout (U5). Include inductors (L1-L3, 10uH1) and a TPS76850 regulator (U2) and a TPS73633 regulator (U4).  The schematic should include ground (GND), +5V, +3.3V, VBAT, and various net labels for signal connections.\n\n\n\n",
        "content": ".title KiCad schematic\nQ102 NC_01 GND Net-_Q102-Pad3_ BFR92\nD115 Net-_D115-Pad1_ +5V LED\nR110 Net-_Q102-Pad3_ Net-_D115-Pad1_ R\nQ103 GPIO_IR6 GND Net-_Q103-Pad3_ BFR92\nD116 Net-_D116-Pad1_ +5V LED\nR111 Net-_Q103-Pad3_ Net-_D116-Pad1_ R\nD119 Net-_D119-Pad1_ +5V LED\nR114 Net-_Q104-Pad3_ Net-_D120-Pad1_ R\nD120 Net-_D120-Pad1_ Net-_D119-Pad1_ LED\nQ105 GPIO_IR45 GND Net-_Q105-Pad3_ BFR92\nD121 Net-_D121-Pad1_ +5V LED\nR115 Net-_Q105-Pad3_ Net-_D122-Pad1_ R\nD122 Net-_D122-Pad1_ Net-_D121-Pad1_ LED\nU101 GND +5V VBAT LD1117S50TR\nC102 +5V GND 10u\nC101 VBAT GND 100n\nU104 GND +3V3 +5V LD1117S33TR\nC103 +5V GND 100n\nC104 +3V3 GND 10u\nP103 M2+ M2- NC_02 NC_03 VDD GND CONN_01X06\nP102 M1+ M1- NC_04 NC_05 VDD GND CONN_01X06\nP104 Net-_P101-Pad2_ Net-_P104-Pad2_ CONN_01X02\nP101 GND Net-_P101-Pad2_ CONN_01X02\nSW101 VBAT Net-_P104-Pad2_ NC_06 SWITCH_INV\nIC101 CURRENT1 M1+ M1- VCC M1_DIR M1_EN Net-_IC101-Pad7_ GND VCC M2_DIR M2_EN Net-_IC101-Pad12_ M2- M2+ CURRENT2 L298\nR104 CURRENT2 GND 0.5\nR103 CURRENT1 GND 0.5\nD104 M1+ GND D\nD106 M1- GND D\nD109 M2- GND D\nD111 M2+ GND D\nD103 VCC M1+ D\nD105 VCC M1- D\nD108 VCC M2- D\nD110 VCC M2+ D\nQ104 GPIO_IR23 GND Net-_Q104-Pad3_ BFR92\nU102 M1_DIR NC_07 Net-_IC101-Pad7_ NC_08 74AHC1G14\nU103 M2_DIR NC_09 Net-_IC101-Pad12_ NC_10 74AHC1G14\nR101 VBAT VOL_BAT 20k\nR102 VOL_BAT GND 10k\nD102 GND Net-_D102-Pad2_ LED\nD107 GND Net-_D107-Pad2_ LED\nR105 +5V Net-_D102-Pad2_ R\nR106 +3V3 Net-_D107-Pad2_ R\n47K102 NC_11 GND R\n47K104 GPIO_IR23 GND R\n47K103 GPIO_IR6 GND R\n47K105 GPIO_IR45 GND R\nBZ101 +3V3 BUZZER_CONTROL buzzer\nQ101 GPIO_BUZZER GND BUZZER_CONTROL BFR92\n47K101 GPIO_BUZZER GND R\nD101 +3V3 BUZZER_CONTROL D\nD114 Net-_D114-Pad1_ VA3.3 LED\nR109 Net-_D114-Pad1_ AGND R\nD117 Net-_D117-Pad1_ VA3.3 LED\nR112 Net-_D117-Pad1_ AGND R\nD118 Net-_D118-Pad1_ VA3.3 LED\nR113 Net-_D118-Pad1_ AGND R\nD123 Net-_D123-Pad1_ VA3.3 LED\nR116 Net-_D123-Pad1_ AGND R\nD112 Net-_D112-Pad1_ VA3.3 LED\nR107 Net-_D112-Pad1_ AGND R\nD113 Net-_D113-Pad1_ VA3.3 LED\nR108 Net-_D113-Pad1_ AGND R\nU105 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 ESP32-WROOM\nU1 5V ADXRS620_breakout\nU4 5V TPS73633\nL2 V3.3 VA3.3 10uH\nL3 GND AGND SPLITTER\nL1 NC_51 GND SPLITTER\nR1 5V Net-_D1-Pad2_ R\nD1 GND Net-_D1-Pad2_ PWR_LED\nC4 5V GND 0.1uF\nC3 5V GND 10uF\nC7 V3.3 GND 0.1uF\nC6 NC_52 GND 10uF\nC5 Net-_C5-Pad1_ NC_53 0.1uF\n10uH1 A5V 5V INDUCTOR\nU2 5V TPS76850\nC2 VBAT NC_54 0.1uF\nC1 VBAT GND 10uF\nU5 NC_55 NC_56 GPIO_IR_SIDE GPIO_IR_SIDE GPIO_IR_DIAG GPIO_IR_DIAG GPIO_BUZZER GND NC_57 BUZZER_CONTROL Net-_R11-Pad2_ Net-_R11-Pad2_ Net-_R10-Pad2_ Net-_R10-Pad2_ Net-_R9-Pad2_ Net-_R8-Pad2_ ULN2003A\nD9 Net-_D9-Pad1_ 5V LED\nR9 Net-_D9-Pad1_ Net-_R9-Pad2_ R\nD8 Net-_D8-Pad1_ 5V LED\nR8 Net-_D8-Pad1_ Net-_R8-Pad2_ R\nD10 Net-_D10-Pad1_ 5V LED\nD11 Net-_D11-Pad1_ Net-_D10-Pad1_ LED\nR10 Net-_D11-Pad1_ Net-_R10-Pad2_ R\nD12 Net-_D12-Pad1_ 5V LED\nD13 Net-_D13-Pad1_ Net-_D12-Pad1_ LED\nR11 Net-_D13-Pad1_ Net-_R11-Pad2_ R\nC9 5V GND C\nC8 5V GND C\nC11 5V GND C\nC10 5V GND C\nC13 5V GND C\nC12 5V GND C\nC15 5V GND C\nC14 5V GND C\nU3 GND DRV8825_pololu\nR2 NC_58 Net-_D2-Pad2_ R\nD2 GND Net-_D2-Pad2_ LED\nR3 NC_59 Net-_D3-Pad2_ R\nD3 GND Net-_D3-Pad2_ LED\nR4 NC_60 Net-_D4-Pad2_ R\nD4 GND Net-_D4-Pad2_ LED\nR5 NC_61 Net-_D5-Pad2_ R\nD5 GND Net-_D5-Pad2_ LED\nR6 NC_62 Net-_D6-Pad2_ R\nD6 GND Net-_D6-Pad2_ LED\nR7 NC_63 Net-_D7-Pad2_ R\nD7 GND Net-_D7-Pad2_ LED\n.end\n"
    },
    {
        "filename": "540.cir",
        "prompt": "Create a schematic for a microcontroller development board based on the STM32F103RBT6. The board should include a 3.3V voltage regulator (AZ1117-3.3) accepting a 5V input, with appropriate decoupling capacitors. Include a crystal oscillator circuit (24MHz crystal with 12pF capacitors) connected to HSE_IN and HSE_OUT. Provide a reset circuit with a pull-up resistor to +3.3V and a switch to ground. Include ST-Link programming/debugging headers (SWDIO, SWCLK, SWO) and USART2/USART3 communication headers. Add a connector for a 16x2 LCD with data lines (LCD_D4-LCD_D7), enable (LCD_EN), and register select (LCD_RS). Include I2C pull-up resistors (4.7k\u03a9) for I2C1_SCL and I2C1_SDA. Add mounting holes and a 5V input connector. Include a power LED with a current limiting resistor.\n\n\n\n",
        "content": ".title KiCad schematic\nSW2 GND NRST Reset\nC4 +3V3 GND 4.7uF\nC5 +3V3 GND 0.1uF\nC6 +3V3 GND 0.1uF\nC7 +3V3 GND 0.1uF\nC8 +3V3 GND 0.1uF\nC3 Net-_C3-Pad1_ GND 12pF\nR4 Net-_C3-Pad1_ HSE_OUT 47\nMH1 GND MountingHole_Pad\nMH2 GND MountingHole_Pad\nMH3 GND MountingHole_Pad\nMH4 GND MountingHole_Pad\nY1 HSE_IN GND Net-_C3-Pad1_ GND Crystal_GND24\nC1 HSE_IN GND 12pF\nC2 NRST GND 0.1uF\nJ25 +3V3 SWDIO GND SWCLK GND SWO NC_01 NC_02 GND NRST SWD\nC9 +3V3 GND 0.1uF\nU1 +3V3 NC_03 NC_04 NC_05 HSE_IN HSE_OUT NRST NC_06 NC_07 NC_08 NC_09 GND +3V3 NC_10 NC_11 USART2_TX USART2_RX GND +3V3 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 USART3_TX USART3_RX GND +3V3 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 SWDIO GND +3V3 SWCLK NC_34 NC_35 NC_36 LCD_EN LCD_RS SWO LCD_D4 LCD_D5 I2C1_SCL I2C1_SDA GND LCD_D6 LCD_D7 GND +3V3 STM32F103RBT6\nC11 GND +3V3 1uF\nJ27 +5V LCD_EN LCD_RS LCD_D4 LCD_D5 LCD_D6 LCD_D7 GND LCD\nR2 +3V3 I2C1_SCL 4k7\nR1 +3V3 I2C1_SDA 4k7\nJ29 +3V3 +3V3 +3V3 USART3_RX USART3_TX GND GND GND USART3\nJ28 +3V3 +3V3 +3V3 USART2_RX USART2_TX GND GND GND USART2\nU3 GND +3V3 +5V AZ1117-3.3\nC12 +5V GND 0.1uF\nC13 +3V3 GND 0.1uF\nJ26 +5VP GND 5v In\nD9 Net-_D9-Pad1_ +3V3 Power (Red)\nR3 Net-_D9-Pad1_ GND 2k2\nJ30 +5VP +5VP +5V +5V 3557-2\n.end\n"
    },
    {
        "filename": "1363.cir",
        "prompt": "Design a boost converter circuit with a 12V input and adjustable output voltage, incorporating current limiting, input and output filtering, and visual indication of switching status. The converter should utilize an LT1071 switching regulator IC. Include a trimmer potentiometer (5k\u03a9) for output voltage adjustment, a 100\u00b5H inductor for the boost stage, and 1000\u00b5F and 100nF capacitors for output filtering. A 10\u00b5H inductor and 1000\u00b5F capacitor should filter the input. Implement a 1N5822 diode for rectification. Include a 100\u00b5F capacitor on the input rail and a 1\u00b5F capacitor for stability. Add LEDs (Red and Green) to indicate the switching state, with appropriate current limiting resistors (2.2k\u03a9 and a trimmer). Provide power input and output connectors. Include a heatsink for the LT1071.",
        "content": ".title KiCad schematic\nU11 Net-_R11-Pad1_ Net-_RV11-Pad2_ GND Net-_D11-Pad2_ +12V LT1071\nJ11 GND NC_01 Power out\nC13 Net-_C13-Pad1_ GND 1000\u03bcF\nRV11 GND Net-_RV11-Pad2_ Net-_D13-Pad1_ 5000RTRIM\nD11 Net-_C13-Pad1_ Net-_D11-Pad2_ 1N5822\nL11 +12V Net-_D11-Pad2_ 100\u03bcH\nC11 +12V GND 100\u03bcF\nR11 Net-_R11-Pad1_ Net-_C12-Pad1_ 1000R\nC12 Net-_C12-Pad1_ GND 1\u03bcF\nJ12 GND +12V Power in\nL12 Net-_C13-Pad1_ /Vsw 10\u03bcH\nC15 /Vsw GND 100nF\nC14 /Vsw GND 100\u03bcF\nD13 Net-_D13-Pad1_ /Vsw Green\nD12 Net-_D12-Pad1_ +12V Red\nR12 Net-_D12-Pad1_ GND 2200R\nHS11 GND Aavid-5342B\n.end\n"
    },
    {
        "filename": "1796.cir",
        "prompt": "Create a schematic for a microcontroller-based (ProMicro) matrix keypad with an OLED display and addressable RGB LEDs (SK6812MINI). The keypad consists of a 4x6 matrix of pushbuttons. The microcontroller communicates with the OLED display via I2C. The addressable LEDs are arranged in a grid and connected to the microcontroller, likely through a series of shift registers or similar control mechanism (indicated by numerous 'L' components). Include a reset button for the microcontroller and connections for power (VCC and GND) and data (SDA, SCL). Include pull-up resistors on the I2C lines. A connector (MJ-4PP-9) provides access to the microcontroller's I2C pins. A separate connector (J2) connects to the OLED display. A jumper provides data access.",
        "content": ".title KiCad schematic\nU1 LED data GND GND SDA SCL row0 row1 row2 row3 NC_01 NC_02 NC_03 NC_04 col5 col4 col3 col2 col1 col0 VCC reset GND NC_05 ProMicro\nSW2 col1 Net-_D2-Pad2_ SW_PUSH\nD2 row0 Net-_D2-Pad2_ D\nSW3 col2 Net-_D3-Pad2_ SW_PUSH\nD3 row0 Net-_D3-Pad2_ D\nSW4 col3 Net-_D4-Pad2_ SW_PUSH\nSW5 col4 Net-_D5-Pad2_ SW_PUSH\nSW6 col5 Net-_D6-Pad2_ SW_PUSH\nD4 row0 Net-_D4-Pad2_ D\nD5 row0 Net-_D5-Pad2_ D\nD6 row0 Net-_D6-Pad2_ D\nSW1 col0 Net-_D1-Pad2_ SW_PUSH\nD1 row0 Net-_D1-Pad2_ D\nSW8 col1 Net-_D8-Pad2_ SW_PUSH\nD8 row1 Net-_D8-Pad2_ D\nSW9 col2 Net-_D9-Pad2_ SW_PUSH\nD9 row1 Net-_D9-Pad2_ D\nSW10 col3 Net-_D10-Pad2_ SW_PUSH\nSW11 col4 Net-_D11-Pad2_ SW_PUSH\nSW12 col5 Net-_D12-Pad2_ SW_PUSH\nD10 row1 Net-_D10-Pad2_ D\nD11 row1 Net-_D11-Pad2_ D\nD12 row1 Net-_D12-Pad2_ D\nSW7 col0 Net-_D7-Pad2_ SW_PUSH\nD7 row1 Net-_D7-Pad2_ D\nSW14 col1 Net-_D14-Pad2_ SW_PUSH\nD14 row2 Net-_D14-Pad2_ D\nSW15 col2 Net-_D15-Pad2_ SW_PUSH\nD15 row2 Net-_D15-Pad2_ D\nSW16 col3 Net-_D16-Pad2_ SW_PUSH\nSW17 col4 Net-_D17-Pad2_ SW_PUSH\nSW18 col5 Net-_D18-Pad2_ SW_PUSH\nD16 row2 Net-_D16-Pad2_ D\nD17 row2 Net-_D17-Pad2_ D\nD18 row2 Net-_D18-Pad2_ D\nSW13 col0 Net-_D13-Pad2_ SW_PUSH\nD13 row2 Net-_D13-Pad2_ D\nSW20 col4 Net-_D20-Pad2_ SW_PUSH\nD20 row3 Net-_D20-Pad2_ D\nSW21 col5 Net-_D21-Pad2_ SW_PUSH\nD21 row3 Net-_D21-Pad2_ D\nSW19 col3 Net-_D19-Pad2_ SW_PUSH\nD19 row3 Net-_D19-Pad2_ D\nRSW1 reset GND SW_PUSH\nJP1 data Net-_J1-PadB_  \nL2 Net-_L1-Pad3_ GND Net-_L2-Pad3_ VCC SK6812MINI\nL3 Net-_L3-Pad1_ GND Net-_L3-Pad3_ VCC SK6812MINI\nL4 Net-_L3-Pad3_ GND Net-_L10-Pad1_ VCC SK6812MINI\nL5 Net-_L11-Pad3_ GND Net-_L5-Pad3_ VCC SK6812MINI\nL6 Net-_L5-Pad3_ GND Net-_L12-Pad1_ VCC SK6812MINI\nL1 Net-_L1-Pad1_ GND Net-_L1-Pad3_ VCC SK6812MINI\nL8 Net-_L2-Pad3_ GND Net-_L14-Pad1_ VCC SK6812MINI\nL9 Net-_L15-Pad3_ GND Net-_L3-Pad1_ VCC SK6812MINI\nL10 Net-_L10-Pad1_ GND Net-_L10-Pad3_ VCC SK6812MINI\nL11 Net-_L11-Pad1_ GND Net-_L11-Pad3_ VCC SK6812MINI\nL12 Net-_L12-Pad1_ GND Net-_L12-Pad3_ VCC SK6812MINI\nL7 Net-_L13-Pad3_ GND Net-_L1-Pad1_ VCC SK6812MINI\nL14 Net-_L14-Pad1_ GND Net-_L14-Pad3_ VCC SK6812MINI\nL15 Net-_L14-Pad3_ GND Net-_L15-Pad3_ VCC SK6812MINI\nL16 Net-_L10-Pad3_ GND Net-_L16-Pad3_ VCC SK6812MINI\nL17 Net-_L17-Pad1_ GND Net-_L11-Pad1_ VCC SK6812MINI\nL18 Net-_L12-Pad3_ GND Net-_L18-Pad3_ VCC SK6812MINI\nL13 NC_06 GND Net-_L13-Pad3_ VCC SK6812MINI\nL20 Net-_L19-Pad3_ GND Net-_L17-Pad1_ VCC SK6812MINI\nL21 Net-_L18-Pad3_ GND Net-_L21-Pad3_ VCC SK6812MINI\nL19 Net-_L16-Pad3_ GND Net-_L19-Pad3_ VCC SK6812MINI\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ OLED\nJP2 GND Net-_J2-Pad4_  \nJP3 VCC Net-_J2-Pad3_  \nJP4 SCL Net-_J2-Pad2_  \nJP5 SDA Net-_J2-Pad1_  \nJP6 SDA Net-_J2-Pad4_  \nJP7 SCL Net-_J2-Pad3_  \nJP8 VCC Net-_J2-Pad2_  \nJP9 GND Net-_J2-Pad1_  \nR1 VCC SDA R\nR2 VCC SCL R\nJ1 Net-_J1-PadA_ Net-_J1-PadB_ GND VCC MJ-4PP-9\nJ3 GND LED VCC LED\nP2 Net-_J1-PadB_ i2c-pin\nP1 Net-_J1-PadA_ i2c-pin\nL24 Net-_L23-Pad3_ GND LED VCC SK6812MINI\nL23 Net-_L22-Pad3_ GND Net-_L23-Pad3_ VCC SK6812MINI\nL22 Net-_L22-Pad1_ GND Net-_L22-Pad3_ VCC SK6812MINI\nL27 Net-_L21-Pad3_ GND Net-_L26-Pad1_ VCC SK6812MINI\nL26 Net-_L26-Pad1_ GND Net-_L25-Pad1_ VCC SK6812MINI\nL25 Net-_L25-Pad1_ GND Net-_L22-Pad1_ VCC SK6812MINI\n.end\n"
    },
    {
        "filename": "708.cir",
        "prompt": "Create a circuit with two 24-pin female connectors, J1 and J2, directly connected pin-to-pin. J1 is labeled \"Conn_01x24_Female\" and J2 is labeled \"otp_FPC24\". All pins of J1 are connected to the corresponding pins of J2.",
        "content": ".title KiCad schematic\nJ2 Net-_J1-Pad24_ Net-_J1-Pad23_ Net-_J1-Pad22_ Net-_J1-Pad21_ Net-_J1-Pad20_ Net-_J1-Pad19_ Net-_J1-Pad18_ Net-_J1-Pad17_ Net-_J1-Pad16_ Net-_J1-Pad15_ Net-_J1-Pad14_ Net-_J1-Pad13_ Net-_J1-Pad12_ Net-_J1-Pad11_ Net-_J1-Pad10_ Net-_J1-Pad9_ Net-_J1-Pad8_ Net-_J1-Pad7_ Net-_J1-Pad6_ Net-_J1-Pad5_ Net-_J1-Pad4_ Net-_J1-Pad3_ Net-_J1-Pad2_ Net-_J1-Pad1_ otp_FPC24\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ Net-_J1-Pad11_ Net-_J1-Pad12_ Net-_J1-Pad13_ Net-_J1-Pad14_ Net-_J1-Pad15_ Net-_J1-Pad16_ Net-_J1-Pad17_ Net-_J1-Pad18_ Net-_J1-Pad19_ Net-_J1-Pad20_ Net-_J1-Pad21_ Net-_J1-Pad22_ Net-_J1-Pad23_ Net-_J1-Pad24_ Conn_01x24_Female\n.end\n"
    },
    {
        "filename": "1237.cir",
        "prompt": "Create a CMOS logic gate circuit with two inputs (A and B) and one output (Out). Input A is driven by a 3.3V pulse with a period of 300ms, a pulse width of 100ms, and a delay of 200ms. Input B is driven by a 3.3V pulse with a period of 150ms, a pulse width of 50ms, and no delay. The circuit uses NMOS and PMOS transistors. VDD is 3.3V. Simulate the circuit for 400ms with a 1us timestep and plot the waveforms of inputs A and B (offset by 5V and 10V respectively) and the output. The transistors are modeled using level 8 models.",
        "content": ".title KiCad schematic\nV1 A 0 dc 0 pulse(0 3.3 0 0 0 100m 200m)\nV2 VDD 0 3.3\nM1 Out A VDD VDD MPMOS\nM2 Out A 1 1 MNMOS\nM4 Out B VDD VDD MPMOS\nM3 1 B 0 0 MNMOS\nV3 B 0 dc 0 pulse(0 3.3 0 0 0 50m 100m)\n.tran 1m 400m\n.model mnmos nmos level=8 version=3.3.0\n.model mpmos pmos level=8 version=3.3.0\n.control\nrun\nplot v(a)+5 v(b)+10 v(out)\n.endc\n.end\n"
    },
    {
        "filename": "339.cir",
        "prompt": "Design a compact RF circuit featuring a matching network for a CC1310RGZ transceiver. The circuit includes a series of inductors (L1-L5) and capacitors (C1-C6) arranged to provide impedance matching between the transceiver and an SMA connector. Include mounting holes and connectors for VCC and GND. The circuit should have a second connector (J2) with numerous unconnected pins, and a similar connector (J1) connected to VCC and GND with many unconnected pins. A third connector (J7) should have some pins connected to GND and VCC, and the rest unconnected.",
        "content": ".title KiCad schematic\nJ2 GND NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NEIGHBOR2\nJ1 GND VCC NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NEIGHBOR1\nJ7 GND NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 GND NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 GND VCC BONUS_ROW\nMH3 GND MOUNTING_HOLE\nMH4 GND MOUNTING_HOLE\nMH1 GND MOUNTING_HOLE\nMH2 GND MOUNTING_HOLE\nU1 Net-_C2-Pad2_ Net-_C1-Pad1_ NC_94 NC_95 NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 NC_132 NC_133 NC_134 NC_135 NC_136 NC_137 NC_138 NC_139 CC1310RGZ\nP1 Net-_C6-Pad1_ GND SMA\nL1 Net-_C1-Pad1_ Net-_C2-Pad2_ INDUCTOR\nL2 Net-_C2-Pad2_ GND INDUCTOR\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ C\nL3 Net-_C2-Pad1_ Net-_C1-Pad1_ INDUCTOR\nC1 Net-_C1-Pad1_ GND C\nL4 Net-_C4-Pad2_ Net-_C2-Pad1_ INDUCTOR\nC3 GND Net-_C2-Pad1_ C\nL5 Net-_C5-Pad2_ Net-_C4-Pad2_ INDUCTOR\nC5 GND Net-_C5-Pad2_ C\nC6 Net-_C6-Pad1_ Net-_C5-Pad2_ C\nC4 GND Net-_C4-Pad2_ C\n.end\n"
    },
    {
        "filename": "224.cir",
        "prompt": "Create a simple circuit with a dual-pole, single-throw (DPST) switch connected to a +5V power supply and an LED. One pole of the switch connects to +5V and the other to a node. The LED's anode is connected to the node, and its cathode is connected to ground. A 200-ohm resistor is placed in series with the LED, connecting the node to ground.",
        "content": ".title KiCad schematic\nSW1 +5V Net-_D1-Pad2_ +5V Net-_D1-Pad2_ SW_DPST\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED_0805\nR1 NC_01 Net-_D1-Pad1_ R_200\n.end\n"
    },
    {
        "filename": "1067.cir",
        "prompt": "Design a 555 timer astable multivibrator circuit with a visual indicator. The circuit should include a power supply connector (VCC and GND), an output connector (OUT, GND, VCC), and a reset input. Include decoupling capacitors on the VCC line. The output should drive two LEDs, one connected to VCC through a resistor and one connected to GND through a resistor, providing a visual indication of the output state. The threshold, trigger, discharge, and reset pins should each have a small resistor connected to their respective connections (VCC or GND). The timing capacitors for threshold and trigger should be relatively small.",
        "content": ".title KiCad schematic\nU1 GND TRIGGER OUT RESET Net-_C2-Pad1_ THRESHOLD DISCHARGE VCC LM555\nJ1 GND VCC PWR\nJ2 VCC OUT GND OUT\nC3 VCC GND 100nF\nC2 Net-_C2-Pad1_ GND 100nF\nR3 RESET VCC 10K\nC1 THRESHOLD GND C_Small\nx1 THRESHOLD DISCHARGE R_Small\nx2 THRESHOLD TRIGGER R_Small\nx3 RESET GND R_Small\nx4 DISCHARGE GND R_Small\nx5 TRIGGER VCC R_Small\nx6 DISCHARGE VCC R_Small\nD1 Net-_D1-Pad1_ VCC LED\nR1 OUT Net-_D1-Pad1_ R_Small\nD2 GND Net-_D2-Pad2_ LED\nR2 OUT Net-_D2-Pad2_ R_Small\n.end\n"
    },
    {
        "filename": "1848.cir",
        "prompt": "Design a microcontroller-based circuit featuring a Tiny26S microcontroller, an OLED display, rotary encoder inputs, pushbuttons for navigation, a programming header, and power connections. The microcontroller (IC1) has pins connected for SPI communication with an OLED display (OLED1) via MOSI, MISO, and SCK signals. A reset pin (/RESET) is pulled high with a 10k resistor (R1). Two rotary encoder inputs (/ENC_A_RAW, /ENC_B_RAW) each have a 10k pull-down resistor (R2, R3) to their respective encoder outputs (/ENC_A, /ENC_B). Decoupling capacitors (C1, C2, C3) are included for power supply stability and encoder signals. Pushbuttons (BUTTONS1) are connected to various microcontroller pins for directional control (/UP, /DOWN, /LEFT, /RIGHT) and selection (/OK). Power is supplied via VCC and GND, with a connector (J1, J2) providing access to these rails. A programming header (PROG1) allows for in-circuit programming of the microcontroller. A MOSFET (T1) is included, likely for power switching or level shifting, connected to a control pin (NC_07) and ground. Include necessary 'NC' (no connect) pins for the microcontroller.\n\n\n\n",
        "content": ".title KiCad schematic\nIC1 /MOSI/SDA /MISO /SCK NC_01 VCC GND NC_02 NC_03 NC_04 /RESET NC_05 /RIGHT /ENC_A_RAW /ENC_B_RAW VCC GND /DOWN /OK /UP /LEFT TINY26S\nR1 /RESET VCC 10k\nR2 /ENC_B_RAW /ENC_B 10K\nR3 /ENC_A_RAW /ENC_A 10K\nC1 GND VCC 100n\nC2 /ENC_A GND 100n\nC3 /ENC_B GND 100n\nBUTTONS1 /ENC_A /ENC_B GND GND /OK /DOWN /RIGHT /UP /LEFT ENCODER_ARROWS\nPOWER1 VCC NC_06 PINHD-1X2\nOLED1 Net-_J2-Pad2_ Net-_J1-Pad2_ /SCK /MOSI/SDA PINHD-1X4\nPROG1 /MOSI/SDA /MISO /SCK /RESET VCC GND PINHD-1X6\nJ1 GND Net-_J1-Pad2_ VCC SJ2W\nJ2 GND Net-_J2-Pad2_ VCC SJ2W\nT1 NC_07 GND NC_08 AP2306GN_MOSFETSOT23\n.end\n"
    },
    {
        "filename": "653.cir",
        "prompt": "Design a dual-channel, high-speed operational amplifier circuit with the following features:\n\n*   **Power Supplies:** Utilize dual power supplies of +9V, -9V, and a regulated +5V derived from the +9V rail. Include appropriate decoupling capacitors (0.1uF and larger values) for each supply voltage.\n*   **Input Stage:** Implement a differential input stage using matched NPN transistors (2N3904 and PN2369A) with current mirrors for active loading and high gain. Include a current source biasing network for the input transistors.\n*   **Second Gain Stage:** Utilize two LM7171 op-amps as gain stages, each preceded by a 100 Ohm resistor for input impedance control and feedback capacitors (330nF) for stabilization.\n*   **Output Stage:** Employ a complementary output stage using NPN transistors (PN2369A) to drive the output.\n*   **Compensation:** Incorporate small compensation capacitors (2pF) in the feedback paths of the LM7171 stages to ensure stability.\n*   **Additional Components:** Include a 10uH inductor at the input, a 0.1uH inductor in the second stage, and a large electrolytic capacitor (47uF) for power supply filtering.\n*   **Mounting:** Include physical mounting points for the ICs.\n*   **Reference:** Include a 9V battery symbol for each supply rail.\n\n\n\n",
        "content": ".title KiCad schematic\nD1 /Stage 1/in Net-_C1-Pad2_ MTD3010PM\nL1 -9V Net-_C1-Pad2_ 10 uH\nC1 GND Net-_C1-Pad2_ 47 uF\nJ1 NC_01 NC_02 NC_03 RD GND GND RB1-125BAG1A\nU2 in_3 GND -9V out3 +9V LM7171\nU3 in_4 GND -9V out4 +9V LM7171\nC7 n6 /Stage 2/out2 330nF\nC11 n10 out3 330nF\nR6 in_3 n6 100\nR10 in_4 n10 100\nR9 out3 in_3 1k\nR11 out4 in_4 1k\nC9 out3 in_3 2pF\nC13 out4 in_4 2pF\nC10 GND +9V 0.1u\nC14 GND +9V 0.1u\nC8 -9V GND 0.1u\nC12 -9V GND 0.1u\nR12 RD out4 100\nC3 +5V GND 0.1uF\nC2 +9V GND 0.33uF\nBT1 +9V GND 9V\nBT2 GND -9V 9V\nC4 +9V GND 47uF\nC6 GND -9V 47uF\nU4 GND Physical_Mount\nU5 GND Physical_Mount\nU1 +9V GND +5V MC7805CTG\nQ2 b1 b2 +5V 2N3904\nQ3 e3 /Stage 1/mirror /Stage 1/in 2N3904\nQ4 e4 /Stage 1/mirror /Stage 1/mirror 2N3904\nQ1 /Stage 1/in b1 /Stage 2/in2 PN2369A\nRc1 +5V /Stage 2/in2 100\nR1 +5V b2 723\nR2 b2 GND 884\nR3 e3 GND 10.6\nR4 e4 GND 106\nR0 +5V /Stage 1/mirror 1.7k\nL5 n5 /Stage 2/in2 0.1 uH\nC5 b7 n5 100nF\nQ5 e5 /Stage 1/mirror b7 2N3904\nQ6 e6 /Stage 1/mirror e7 2N3904\nQ8 b9 b8 +5V 2N3904\nQ9 c7 b9 /Stage 2/out2 PN2369A\nQ7 e7 b7 c7 PN2369A\nR5 +5V b7 2.7k\nR7 +5V b8 667\nR8 b8 GND 2k\nR_E5 e5 GND 342\nR_E6 e6 GND 25\nR_dif1 +5V /Stage 2/out2 100\nC_E7 e7 GND 100 uF\n.end\n"
    },
    {
        "filename": "1367.cir",
        "prompt": "Create a circuit consisting of two chains of WS2812B RGB LEDs. The first chain contains 30 LEDs, driven by an input signal `IN_30Pixel` through a 471 Ohm resistor, and outputs to `OUT_30Pixel`. The second chain contains 20 LEDs, driven by an input signal `IN_20Pixel` through a 471 Ohm resistor, and outputs to `OUT_20Pixel`. Each LED in both chains is connected to +5V and GND with decoupling capacitors (104pF) placed between +5V and GND near each LED. Provide connection points for +5V, GND, `IN_30Pixel`, `OUT_30Pixel`, `IN_20Pixel`, and `OUT_20Pixel` via CONN_01X01 connectors. The LEDs are connected in a series-like fashion, with each LED's data input connected to the previous LED's data output.",
        "content": ".title KiCad schematic\nL6 +5V Net-_L6-Pad2_ GND Net-_L5-Pad2_ WS2812B\nL1 +5V Net-_L1-Pad2_ GND Net-_L1-Pad4_ WS2812B\nL2 +5V Net-_L2-Pad2_ GND Net-_L1-Pad2_ WS2812B\nL3 +5V Net-_L3-Pad2_ GND Net-_L2-Pad2_ WS2812B\nL4 +5V Net-_L4-Pad2_ GND Net-_L3-Pad2_ WS2812B\nL5 +5V Net-_L5-Pad2_ GND Net-_L4-Pad2_ WS2812B\nL7 +5V Net-_L7-Pad2_ GND Net-_L6-Pad2_ WS2812B\nL8 +5V Net-_L8-Pad2_ GND Net-_L7-Pad2_ WS2812B\nL10 +5V Net-_L10-Pad2_ GND Net-_L10-Pad4_ WS2812B\nL19 +5V Net-_L19-Pad2_ GND Net-_L18-Pad2_ WS2812B\nL16 +5V Net-_L16-Pad2_ GND Net-_L15-Pad2_ WS2812B\nL11 +5V Net-_L11-Pad2_ GND Net-_L10-Pad2_ WS2812B\nL12 +5V Net-_L12-Pad2_ GND Net-_L11-Pad2_ WS2812B\nL13 +5V Net-_L13-Pad2_ GND Net-_L12-Pad2_ WS2812B\nL14 +5V Net-_L14-Pad2_ GND Net-_L13-Pad2_ WS2812B\nL15 +5V Net-_L15-Pad2_ GND Net-_L14-Pad2_ WS2812B\nL17 +5V Net-_L17-Pad2_ GND Net-_L16-Pad2_ WS2812B\nL18 +5V Net-_L18-Pad2_ GND Net-_L17-Pad2_ WS2812B\nL20 +5V Net-_L20-Pad2_ GND Net-_L19-Pad2_ WS2812B\nL29 +5V Net-_L29-Pad2_ GND Net-_L28-Pad2_ WS2812B\nL26 +5V Net-_L26-Pad2_ GND Net-_L25-Pad2_ WS2812B\nL21 +5V Net-_L21-Pad2_ GND Net-_L20-Pad2_ WS2812B\nL22 +5V Net-_L22-Pad2_ GND Net-_L21-Pad2_ WS2812B\nL23 +5V Net-_L23-Pad2_ GND Net-_L22-Pad2_ WS2812B\nL24 +5V Net-_L24-Pad2_ GND Net-_L23-Pad2_ WS2812B\nL25 +5V Net-_L25-Pad2_ GND Net-_L24-Pad2_ WS2812B\nL27 +5V Net-_L27-Pad2_ GND Net-_L26-Pad2_ WS2812B\nL28 +5V Net-_L28-Pad2_ GND Net-_L27-Pad2_ WS2812B\nL30 +5V OUT_30Pixel GND Net-_L29-Pad2_ WS2812B\nC29 +5V GND 104\nC27 +5V GND 104\nC26 +5V GND 104\nC25 +5V GND 104\nC28 +5V GND 104\nC22 +5V GND 104\nC23 +5V GND 104\nC21 +5V GND 104\nC20 +5V GND 104\nC24 +5V GND 104\nC19 +5V GND 104\nC18 +5V GND 104\nC17 +5V GND 104\nC16 +5V GND 104\nC15 +5V GND 104\nC14 +5V GND 104\nC13 +5V GND 104\nC12 +5V GND 104\nC11 +5V GND 104\nC10 +5V GND 104\nC9 +5V GND 104\nC8 +5V GND 104\nC7 +5V GND 104\nC6 +5V GND 104\nC5 +5V GND 104\nC4 +5V GND 104\nC3 +5V GND 104\nC2 +5V GND 104\nC1 +5V GND 104\nR1 Net-_L1-Pad4_ IN_30Pixel 471\nP1 +5V CONN_01X01\nP4 +5V CONN_01X01\nP2 IN_30Pixel CONN_01X01\nP3 GND CONN_01X01\nP6 OUT_30Pixel CONN_01X01\nP5 GND CONN_01X01\nL9 +5V Net-_L10-Pad4_ GND Net-_L8-Pad2_ WS2812B\nL36 +5V Net-_L36-Pad2_ GND Net-_L35-Pad2_ WS2812B\nL31 +5V Net-_L31-Pad2_ GND Net-_L31-Pad4_ WS2812B\nL50 +5V OUT_20Pixel GND Net-_L49-Pad2_ WS2812B\nC48 +5V GND 104\nC34 +5V GND 104\nR2 Net-_L31-Pad4_ IN_20Pixel 471\nP7 IN_20Pixel CONN_01X01\nP8 GND CONN_01X01\nP10 OUT_20Pixel CONN_01X01\nP12 +5V CONN_01X01\nP11 GND CONN_01X01\nP9 +5V CONN_01X01\nL32 +5V Net-_L32-Pad2_ GND Net-_L31-Pad2_ WS2812B\nC30 +5V GND 104\nL37 +5V Net-_L37-Pad2_ GND Net-_L36-Pad2_ WS2812B\nC35 +5V GND 104\nL42 +5V Net-_L42-Pad2_ GND Net-_L41-Pad2_ WS2812B\nC40 +5V GND 104\nL43 +5V Net-_L43-Pad2_ GND Net-_L42-Pad2_ WS2812B\nC41 +5V GND 104\nL44 +5V Net-_L44-Pad2_ GND Net-_L43-Pad2_ WS2812B\nC42 +5V GND 104\nL45 +5V Net-_L45-Pad2_ GND Net-_L44-Pad2_ WS2812B\nC43 +5V GND 104\nL46 +5V Net-_L46-Pad2_ GND Net-_L45-Pad2_ WS2812B\nC44 +5V GND 104\nL47 +5V Net-_L47-Pad2_ GND Net-_L46-Pad2_ WS2812B\nC45 +5V GND 104\nL48 +5V Net-_L48-Pad2_ GND Net-_L47-Pad2_ WS2812B\nC46 +5V GND 104\nL49 +5V Net-_L49-Pad2_ GND Net-_L48-Pad2_ WS2812B\nC47 +5V GND 104\nL33 +5V Net-_L33-Pad2_ GND Net-_L32-Pad2_ WS2812B\nC31 +5V GND 104\nL34 +5V Net-_L34-Pad2_ GND Net-_L33-Pad2_ WS2812B\nC32 +5V GND 104\nL35 +5V Net-_L35-Pad2_ GND Net-_L34-Pad2_ WS2812B\nC33 +5V GND 104\nL38 +5V Net-_L38-Pad2_ GND Net-_L37-Pad2_ WS2812B\nC36 +5V GND 104\nL39 +5V Net-_L39-Pad2_ GND Net-_L38-Pad2_ WS2812B\nC37 +5V GND 104\nL40 +5V Net-_L40-Pad2_ GND Net-_L39-Pad2_ WS2812B\nC38 +5V GND 104\nL41 +5V Net-_L41-Pad2_ GND Net-_L40-Pad2_ WS2812B\nC39 +5V GND 104\n.end\n"
    },
    {
        "filename": "247.cir",
        "prompt": "Design a circuit featuring a microcontroller module (MODULE1) communicating with a CCS811 air quality sensor and a BME280 environmental sensor via I2C. The microcontroller provides +3.3V and GND to both sensors. A header (J1) provides connections for unspecified signals (NC_01 to NC_13). A second header (J2) connects the microcontroller to power (+3.3V, +5V, VCC), ground, I2C (SDA, SCL), UART (RX, TX), a reset line (/RESET), and an interrupt line (/10-INTCCS). A third header (J4) connects the microcontroller's +3.3V, GND, I2C (SCL, SDA), a wake-up signal (/WAKEA6), the interrupt line (/10-INTCCS), and the reset line (/RESET) to the CCS811. A fourth header (J3) connects the microcontroller's +3.3V, GND, I2C (SCL, SDA) to the BME280. Include an inductor (L80-M39) connected to the microcontroller module.",
        "content": ".title KiCad schematic\nJ1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 /WAKEA6 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13  \nJ2 NC_14 NC_15 NC_16 NC_17 /10-INTCCS /SDA /SCL /RX /TX /RESET GND +3V3 VCC +5V  \nMODULE1 /TX /RX GND +3V3 +3V3 NC_18 NC_19 NC_20 NC_21 NC_22 GND L80-M39\nJ4 +3V3 GND /SCL /SDA /WAKEA6 /10-INTCCS /RESET NC_23 CCS811\nJ3 +3V3 GND /SCL /SDA BME280\n.end\n"
    },
    {
        "filename": "1487.cir",
        "prompt": "Create a simple circuit with two test points, TP1 and TP2, connected to a single, unnamed fiducial marker, FID1. The circuit should have no active or passive components, only connections between test points and the fiducial.",
        "content": ".title KiCad schematic\nTP1 NC_01 FID1\nTP2 NC_02 FID1\n.end\n"
    },
    {
        "filename": "425.cir",
        "prompt": "Design a low-frequency audio amplifier circuit using a TDA2030A integrated amplifier. The input signal is AC-coupled via a 0.22uF capacitor. Input impedance is set by two 56k\u03a9 resistors in parallel. A 47uF and 10uF capacitor network provides DC blocking and filtering. The amplifier's output is AC-coupled via a 2200uF capacitor and protected by two 1N4001 diodes to ground. A 30k\u03a9 and 3.3k\u03a9 resistor network provides feedback. The power supply includes 2200uF and 0.22uF decoupling capacitors. Include two BD907 and one BD908 transistor for biasing and stabilization. Include input and output connectors, and a ground connection. Use 1.5\u03a9 resistors for emitter stabilization.",
        "content": ".title KiCad schematic\nP1 GND Net-_C1-Pad1_ INPUT\nP2 Net-_C8-Pad2_ GND OUTPUT\nQ2 Net-_C6-Pad1_ Net-_C8-Pad1_ GND BD907\nQ1 Net-_C6-Pad2_ VSS Net-_C8-Pad1_ BD908\nD1 VSS Net-_C8-Pad1_ 1N4001\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.22uF\nR1 VSS Net-_C2-Pad1_ 56K\nR6 VSS Net-_C6-Pad2_ 1.5\nC3 Net-_C3-Pad1_ GND 10uF\nR4 Net-_R4-Pad1_ Net-_C3-Pad1_ 3.3K\nC2 Net-_C2-Pad1_ GND 47uF\nR5 Net-_R4-Pad1_ Net-_C8-Pad1_ 30K\nR8 Net-_C8-Pad1_ Net-_C7-Pad2_ 1\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 2200uF\nC4 GND VSS 0.22uF\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 0.22uF\nC7 GND Net-_C7-Pad2_ 0.22uF\nD2 Net-_C8-Pad1_ GND 1N4001\nC5 VSS GND 2200uF\nR7 Net-_C6-Pad1_ GND 1.5\nP3 VSS GND CONN_01X02\nU1 Net-_C1-Pad2_ Net-_R4-Pad1_ Net-_C6-Pad1_ Net-_C8-Pad1_ Net-_C6-Pad2_ TDA2030A\nR3 Net-_C1-Pad2_ Net-_C2-Pad1_ 56K\nR2 Net-_C2-Pad1_ GND 56K\n.end\n"
    },
    {
        "filename": "1531.cir",
        "prompt": "Create a circuit featuring a DS3231 Real-Time Clock (RTC) chip connected to two 4-pin female connectors. Connector J1 is connected to pins 1, 2, 3, and 4 of the DS3231. Connector J2 is connected to pins 10, 14, 15, and 16 of the DS3231. Pin 10 of the DS3231 is connected to multiple instances of itself.",
        "content": ".title KiCad schematic\nIC1 Net-_IC1-Pad1_ Net-_IC1-Pad2_ Net-_IC1-Pad3_ Net-_IC1-Pad4_ Net-_IC1-Pad10_ Net-_IC1-Pad10_ Net-_IC1-Pad10_ Net-_IC1-Pad10_ Net-_IC1-Pad10_ Net-_IC1-Pad10_ Net-_IC1-Pad10_ Net-_IC1-Pad10_ Net-_IC1-Pad10_ Net-_IC1-Pad14_ Net-_IC1-Pad15_ Net-_IC1-Pad16_ DS3231\nJ1 Net-_IC1-Pad4_ Net-_IC1-Pad3_ Net-_IC1-Pad2_ Net-_IC1-Pad1_ Conn_01x04_Female\nJ2 Net-_IC1-Pad16_ Net-_IC1-Pad15_ Net-_IC1-Pad14_ Net-_IC1-Pad10_ Conn_01x04_Female\n.end\n"
    },
    {
        "filename": "1338.cir",
        "prompt": "Create a schematic for a development board based on the STM32F746VGTx microcontroller. The board should include a USB-C connector (USB_C_Receptacle) with USB data lines (USB_DM, USB_DP) and power (5V_IN) protected by 5.1k resistors (R1_USB1, R1_USB3) and 22 ohm resistors (R1_USB2, R2_USB1). Include a 3.3V voltage regulator (NCP1117-3.3_SOT223) powered by 5V_IN, with input and output filtering capacitors (C1_VREG1, C2_VREG1). Provide a 16MHz crystal oscillator (Y1) connected to OSC_IN and OSC_OUT. Implement a boot selection mechanism using a DIP switch (SW_DIP_x01) connected to BOOT0 and BOOT1 pins, with pull-down resistors (R1_BOOT1, R1_RST1). Include LEDs for visual indication connected to PC13, TX, RX, and a general LED connected to the microcontroller. Add pull-up resistors for I2C communication (R1_SDA1, R2_SCL1). Include connectors for a Micro SD card (J1), CAN bus (J8), SPI communication (J7), SWD debugging (J6), serial communication (J5), and multiple general-purpose I/O pins (J3, J4) via 2x16 pin headers. Include mounting holes (H0-H3). Add a Schottky diode (D5) for reverse polarity protection on the 5V_IN line. Include decoupling capacitors on the BOOT pin (C1_ST1, C2_ST1, C3_ST1, C4_ST1, C5_ST1, C6_ST1, C7_ST1, C7_ST2) and VCAP pins (C1_VCAP1, C1_VCAP2). Include current limiting resistors for the LEDs (R1_RX1, R2_TX1, R1_PC13).",
        "content": ".title KiCad schematic\nR1_BOOT1 GND Net-_BOOT1-Pad2_ 10k\nC1_VCAP1 VCAP_1 GND 4.7u\nC1_VCAP2 GND VCAP_2 4.7u\nC7_ST1 GND BOOT 1u\nC6_ST1 GND BOOT 100n\nC5_ST1 GND BOOT 100n\nC4_ST1 GND BOOT 100n\nC3_ST1 GND BOOT 100n\nC2_ST1 GND BOOT 100n\nC1_ST1 GND BOOT 100n\nR1_L1 GND Net-_D1-Pad1_ 330\nD1 Net-_D1-Pad1_ 5V_IN LED\nC2_VREG1 GND BOOT 10u\nC1_VREG1 5V_IN GND 10u\nY1 OSC_IN GND OSC_OUT 16Mhz\nU2 GND BOOT 5V_IN NCP1117-3.3_SOT223\nU1 SCK1 PE3 NSS1 MISO1 MOSI1 BOOT LED PC14 PC15 GND BOOT OSC_IN OSC_OUT NRST PC0 PC1 PC2 PC3 GND BOOT BOOT PA0 PA1 PA2 PA3 GND BOOT NSS SCK MISO MOSI PC4 PC5 PB0 PB1 PB2 PE7 PE8 PE9 PE10 PE11 PE12 PE13 PE14 PE15 PB10 PB11 VCAP_1 GND BOOT PB12 PB13 PB14 PB15 PD8 PD9 PD10 PD11 PD12 PD13 PD14 PD15 PC6 PC7 PC8 PC9 PA8 TX RX USB_DM USB_DP SWDIO VCAP_2 GND BOOT SWCLK PA15 PC10 PC11 PC12 CAN_RX CAN_TX PD2 PD3 PD4 PD5 PD6 PD7 PB3 PB4 PB5 SCL SDA BOOT PB8 PB9 PE0 PE1 GND BOOT STM32F746VGTx\nJ2 GND NC_01 NC_02 5V_IN Net-_J2-PadA5_ Net-_J2-PadA6_ Net-_J2-PadA7_ NC_03 5V_IN NC_04 NC_05 GND GND NC_06 NC_07 5V_IN Net-_J2-PadB5_ Net-_J2-PadA6_ Net-_J2-PadA7_ NC_08 5V_IN NC_09 NC_10 GND GND USB_C_Receptacle\nR1_USB1 GND Net-_J2-PadB5_ 5.1k\nR1_USB3 GND Net-_J2-PadA5_ 5.1k\nD3 TX Net-_D3-Pad2_ LED\nD2 RX Net-_D2-Pad2_ LED\nR1_RX1 Net-_D2-Pad2_ 5V_IN 330\nR2_TX1 Net-_D3-Pad2_ 5V_IN 330\nR1_SDA1 SDA BOOT 10k\nR2_SCL1 BOOT SCL 10k\nD4 GND Net-_D4-Pad2_ LED\nR1_PC13 Net-_D4-Pad2_ LED 330\nH2 GND MountingHole_Pad\nH3 GND MountingHole_Pad\nH1 GND MountingHole_Pad\nH0 GND MountingHole_Pad\nR1_USB2 Net-_J2-PadA6_ USB_DP 22\nR2_USB1 Net-_J2-PadA7_ USB_DM 22\nJ1 NC_11 NSS1 MOSI1 BOOT SCK1 GND MISO1 NC_12 GND Micro_SD_Card\nBOOT2 NRST Net-_BOOT2-Pad2_ SW_DIP_x01\nR1_RST1 GND Net-_BOOT2-Pad2_ 10k\nC7_ST2 GND BOOT 100n\nD5 5V_IN GND GND CM1213A-01SO\nBOOT1 BOOT Net-_BOOT1-Pad2_ SW_DIP_x01\nJ9 SDA SCL Conn_01x02\nJ8 CAN_TX CAN_RX Conn_01x02\nJ7 NSS SCK MISO MOSI Conn_01x04\nJ6 SWDIO SWCLK BOOT GND Conn_01x04\nJ5 TX RX 5V_IN GND Conn_01x04\nJ3 PB8 PB9 PB5 PB4 PB3 PD7 PD6 PD5 PD4 PD3 PD2 PC12 PC11 PC10 PA15 PA8 PC8 PC9 PC6 PC7 PD14 PD15 PD12 PD13 PD10 PD11 PD8 PD9 PB14 PB15 PB12 PB13 Conn_02x16_Odd_Even\nJ4 PE1 PE0 PC14 PE3 PC0 PC15 PC2 PC1 PA0 PC3 PA2 PA1 PC4 PA3 PB0 PC5 PB2 PB1 PE8 PE7 PE10 PE9 PE12 PE11 PE14 PE13 PB10 PE15 5V_IN PB11 BOOT GND Conn_02x16_Odd_Even\n.end\n"
    },
    {
        "filename": "477.cir",
        "prompt": "Design a circuit with an operational amplifier (OPA333xxD) configured as a voltage follower. The input is connected via a connector (InConnector) through two capacitors (C138, C139) and a junction (J46). The output is connected via another connector (OutConnector) and is fed back to the amplifier's inverting input through a resistor network (R278, R279, R280). Include necessary net labels for connections.",
        "content": ".title KiCad schematic\nC138 NC_01 Net-_C138-Pad2_ C\nC140 NC_02 Net-_C138-Pad2_ C\nC139 Net-_C139-Pad1_ NC_03 C\nC141 Net-_C139-Pad1_ NC_04 C\nJ46 Net-_C138-Pad2_ NC_05 NC_06 NC_07 NC_08 Net-_C139-Pad1_ InConnector\nJ47 NC_09 NC_10 Net-_J47-Pad3_ Net-_J47-Pad3_ NC_11 NC_12 OutConnector\nU28 NC_13 Net-_R278-Pad1_ Net-_J47-Pad3_ NC_14 NC_15 Net-_R279-Pad2_ NC_16 NC_17 OPA333xxD\nR280 Net-_R279-Pad2_ Net-_R278-Pad1_ R\nR278 Net-_R278-Pad1_ NC_18 R\nR279 Net-_J47-Pad3_ Net-_R279-Pad2_ R\n.end\n"
    },
    {
        "filename": "1355.cir",
        "prompt": "Create a simple voltage regulator circuit using a 7805 linear regulator. Include input and output capacitors for stability. The input voltage is labeled Vin+ and the output voltage is split into VOUT+ and VOUT-. Use a capacitor labeled C1 between Vin+ and VOUT- and a capacitor labeled C2 between VOUT+ and VOUT-. The 7805 regulator is labeled U1.",
        "content": ".title KiCad schematic\nU1 /Vin+ /VOUT- /VOUT+ L7805\nC2 /VOUT+ /VOUT- C\nC1 /Vin+ /VOUT- C\n.end\n"
    },
    {
        "filename": "1291.cir",
        "prompt": "Create a circuit with two 19-pin connectors (P1 and P2) and a PYB30 chip. Connector P1 has pins 1 and 12 connected to pins 1 and 2 of the PYB30 chip respectively. Connector P2 has pins 1, 2, 6, and 8 connected to pins 2, 6, 8, and 1 of the PYB30 chip respectively. All other pins on both connectors are left unconnected.",
        "content": ".title KiCad schematic\nP1 Net-_P1-Pad1_ NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 Net-_P1-Pad12_ NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 CONN_01X19\nP2 Net-_P2-Pad1_ Net-_P2-Pad2_ NC_18 NC_19 NC_20 Net-_P2-Pad6_ NC_21 Net-_P2-Pad8_ NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 CONN_01X19\nU1 Net-_P1-Pad12_ Net-_P1-Pad1_ Net-_P2-Pad2_ Net-_P2-Pad6_ Net-_P2-Pad8_ Net-_P2-Pad1_ PYB30\n.end\n"
    },
    {
        "filename": "416.cir",
        "prompt": "Create a simple voltage divider circuit with a temperature sensor connected to one of the resistors. The circuit should be powered by a +5V supply. Include a decoupling capacitor connected between +5V and ground. The temperature sensor (U6) has three pins: +5V, signal output, and ground. The signal output is connected through a resistor (R18) to a node named /V_Temp. Another resistor (R25) connects /V_Temp to ground. A capacitor (C10) provides decoupling between +5V and ground. Use standard 0603 size resistors and capacitors.",
        "content": ".title KiCad schematic\nU6 +5V Net-_R18-Pad2_ GND Temp_SOT23-3\nC10 GND +5V CAP_0603\nR18 /V_Temp Net-_R18-Pad2_ RES_0603\nR25 /V_Temp GND RES_0603\n.end\n"
    },
    {
        "filename": "1850.cir",
        "prompt": "Design a system with two Arduino UNO R3 microcontrollers (A1 and A2) communicating wirelessly using two RFM95W-868S2 modules (U1 and U4) connected to antennas (AE1 and AE2). Each Arduino has an associated Raspberry Pi connector (J1 and implicitly connected to A2). Arduino A1 controls two LEDs (D1 and D2) with current-limiting resistors (R1 and R2). Arduino A2 controls two servo motors (M1 and M2).  Include two ADG417BN analog multiplexers (U2 and U3) connected to Arduino A1, with specific pin connections as defined in the netlist. The netlist details all component connections and pin assignments.",
        "content": ".title KiCad schematic\nR1 Net-_A1-Pad29_ Net-_D1-Pad1_ R_US\nD1 Net-_D1-Pad1_ Net-_A1-Pad23_ LED\nR2 Net-_D2-Pad1_ Net-_A1-Pad29_ R_US\nD2 Net-_D2-Pad1_ Net-_A1-Pad24_ LED\nAE1 Net-_AE1-Pad1_ Antenna\nU1 NC_01 Net-_A1-Pad26_ Net-_A1-Pad27_ Net-_A1-Pad28_ Net-_A1-Pad25_ NC_02 NC_03 NC_04 Net-_AE1-Pad1_ NC_05 NC_06 NC_07 Net-_A1-Pad4_ NC_08 NC_09 NC_10 RFM95W-868S2\nA1 NC_11 NC_12 NC_13 Net-_A1-Pad4_ Net-_A1-Pad5_ NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 Net-_A1-Pad20_ NC_28 Net-_A1-Pad22_ Net-_A1-Pad23_ Net-_A1-Pad24_ Net-_A1-Pad25_ Net-_A1-Pad26_ Net-_A1-Pad27_ Net-_A1-Pad28_ Net-_A1-Pad29_ NC_29 NC_30 NC_31 Arduino_UNO_R3\nU3 Net-_A1-Pad22_ Net-_A1-Pad29_ Net-_A1-Pad5_ ADG417BN\nU2 Net-_A1-Pad20_ NC_32 NC_33 NC_34 NC_35 Net-_A1-Pad29_ NC_36 Net-_A1-Pad5_ ADG417BN\nU4 NC_37 Net-_A2-Pad26_ Net-_A2-Pad27_ Net-_A2-Pad28_ Net-_A2-Pad25_ NC_38 NC_39 NC_40 Net-_AE2-Pad1_ NC_41 NC_42 NC_43 Net-_A2-Pad4_ NC_44 NC_45 NC_46 RFM95W-868S2\nAE2 Net-_AE2-Pad1_ Antenna\nJ1 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 Raspberry_Pi_2_3\nA2 NC_87 NC_88 NC_89 Net-_A2-Pad4_ Net-_A2-Pad5_ NC_90 Net-_A2-Pad7_ NC_91 NC_92 NC_93 NC_94 NC_95 NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 NC_104 NC_105 Net-_A2-Pad23_ Net-_A2-Pad24_ Net-_A2-Pad25_ Net-_A2-Pad26_ Net-_A2-Pad27_ Net-_A2-Pad28_ NC_106 NC_107 NC_108 NC_109 Arduino_UNO_R3\nM1 Net-_A2-Pad23_ Net-_A2-Pad5_ Net-_A2-Pad7_ Motor_Servo\nM2 Net-_A2-Pad24_ Net-_A2-Pad5_ Net-_A2-Pad7_ Motor_Servo\n.end\n"
    },
    {
        "filename": "231.cir",
        "prompt": "Design a dual-supply (+15V, -15V, +12V, -12V) precision instrumentation amplifier circuit with input protection, filtering, and adjustable gain. The circuit should include two AD8603 operational amplifiers configured for differential amplification, an AD8421 for buffering/driving, and L7812/L7912 voltage regulators for stable supply rails. Implement EMI filtering at the input using LCL filters. Include input connectors (coaxial and 3-pin) and test points for key signals. Utilize trimpot for gain adjustment and decoupling capacitors throughout the circuit. Include mounting holes for physical stability.",
        "content": ".title KiCad schematic\nR6 Net-_R2-Pad1_ +15V Net-_R10-Pad1_ 2SCR544P5T100\nU3 Net-_R9-Pad3_ +15V Net-_R12-Pad1_ D44H11\nU7 Net-_J3-Pad2_ Net-_R14-Pad1_ Net-_R14-Pad2_ GND -12VA Net-_TP3-Pad1_ Net-_R11-Pad1_ +12VA AD8421BRZ\nU5 +15V GND +12VA L7812\nU6 GND -15V -12VA L7912\nC12 GND -15V 1u\nC11 +15V GND 1u\nFL2 Net-_FL2-Pad1_ GND -15V EMI_Filter_LCL\nFL1 Net-_FL1-Pad1_ GND +15V EMI_Filter_LCL\nC16 GND -12VA 1u\nC15 +12VA GND 1u\nC14 GND -12VA 10u\nC13 +12VA GND 10u\nJ1 Net-_FL2-Pad1_ GND Net-_FL1-Pad1_ Conn_01x03\nU1 Net-_C2-Pad1_ -12VA Net-_C1-Pad2_ Net-_C2-Pad2_ +12VA AD8603\nR7 +15V Net-_D1-Pad2_ 1k\nC9 +15V GND 10u\nC10 GND -15V 10u\nC7 +15V GND 10u\nC8 GND -15V 10u\nC5 +15V GND 10u\nC6 GND -15V 10u\nC3 +15V GND 10u\nC4 GND -15V 10u\nC18 GND -12VA 1u\nC19 +12VA GND 1u\nC20 GND -12VA 1u\nJ2 Net-_J2-Pad1_ GND Conn_Coaxial\nR5 Net-_R2-Pad1_ Net-_D1-Pad1_ -15V 2SAR544P5T100\nR9 Net-_D1-Pad2_ +15V Net-_R9-Pad3_ 2SCR544P5T100\nR10 Net-_R10-Pad1_ Net-_R10-Pad2_ Net-_R10-Pad3_ 2SAR544P5T100\nU4 Net-_R10-Pad3_ Net-_R10-Pad2_ -15V D44H11\nR12 Net-_R12-Pad1_ Net-_J3-Pad1_ 0.1\nR13 Net-_J3-Pad1_ Net-_R10-Pad2_ 0.1\nR8 Net-_R10-Pad1_ -15V 1k\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ 1N4148\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Conn_Coaxial\nR15 Net-_J3-Pad2_ GND 0.01\nR14 Net-_R14-Pad1_ Net-_R14-Pad2_ 100\nU2 Net-_TP3-Pad1_ -12VA Net-_C21-Pad2_ Net-_TP3-Pad1_ +12VA AD8603\nR3 +12VA Net-_R3-Pad2_ 1k\nR4 Net-_R4-Pad1_ -12VA 1k\nRV1 Net-_R3-Pad2_ Net-_C21-Pad2_ Net-_R4-Pad1_ R_POT_TRIM\nR11 Net-_R11-Pad1_ Net-_C2-Pad2_ 5k\nR2 Net-_R2-Pad1_ Net-_C2-Pad1_ 100\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 2.2n\nR1 Net-_C1-Pad2_ Net-_J2-Pad1_ 1k\nC1 GND Net-_C1-Pad2_ 22n\nC17 +12VA GND 1u\nC21 GND Net-_C21-Pad2_ 2.2n\nTP1 Net-_C1-Pad2_ TestPoint\nTP4 Net-_J3-Pad1_ TestPoint\nTP2 Net-_C2-Pad2_ TestPoint\nTP3 Net-_TP3-Pad1_ TestPoint\nTP5 GND TestPoint\nTP6 +15V TestPoint\nTP7 -15V TestPoint\nH2 MountingHole\nH1 GND MountingHole_Pad\nH3 MountingHole\nH4 MountingHole\n.end\n"
    },
    {
        "filename": "32.cir",
        "prompt": "Design a microcontroller development board breakout with the following features: two identical 30-pin headers (J11 and J12) providing access to: 5V, GND, 3.3V, three LEDs, I2C (SDA/SCL), USB data lines (D+/D-), five RGB LED pins, five row pins, four multiplexer control pins, two mouse pins (X/Y), a boot switch, and unconnected pins. Include a 5-pin header (J1) for the RGB LEDs, a 5-pin header (J2) for the row pins, a 4-pin header (J3) for the multiplexer control, a 4-pin header (J4) for USB and ground, a 5-pin header (J5) for ground connections, a 5-pin header (J6) for 3.3V connections, a 2-pin header (J7) for I2C, a 3-pin header (J8) for LEDs, a 3-pin header (J9) for mouse inputs, and a 2-pin header (J10) for the boot switch. All ground connections should be connected together. All 3.3V connections should be connected together.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 /RGB4 /RGB3 /RGB2 /RGB1 /RGB0 Conn_01x05\nJ2 /ROW0 /ROW1 /ROW2 /ROW3 /ROW4 Conn_01x05\nJ3 /MUX3 /MUX2 /MUX0 /MUX1 Conn_01x04\nJ4 GND /USB_D- /USB_D+ +5V Conn_01x04\nJ5 GND GND GND GND GND Conn_01x05\nJ6 +3V3 +3V3 +3V3 +3V3 +3V3 Conn_01x05\nJ7 /SDA /SCL Conn_01x02\nJ8 /LED0 /LED1 /LED2 Conn_01x03\nJ11 +5V GND +3V3 /LED0 /LED1 /LED2 /SDA /SCL /USB_D- /USB_D+ /RGB4 /RGB3 /RGB2 /RGB1 /RGB0 /ROW0 /ROW1 /ROW2 /ROW3 /ROW4 /MUX3 /MUX2 /MUX0 /MUX1 GND +3V3 /MOUSE_X /MOUSE_Y /BOOT_SWITCH NC_01 Conn_01x30\nJ12 +5V GND +3V3 /LED0 /LED1 /LED2 /SDA /SCL /USB_D- /USB_D+ /RGB4 /RGB3 /RGB2 /RGB1 /RGB0 /ROW0 /ROW1 /ROW2 /ROW3 /ROW4 /MUX3 /MUX2 /MUX0 /MUX1 GND +3V3 /MOUSE_X /MOUSE_Y /BOOT_SWITCH NC_02 Conn_01x30\nJ9 /MOUSE_X /MOUSE_Y GND Conn_01x03\nJ10 /BOOT_SWITCH GND Conn_01x02\n.end\n"
    },
    {
        "filename": "1899.cir",
        "prompt": "Design a circuit featuring a STM32F303K8 microcontroller (stm_nucleo_F303K8_fstqv) connected to two identical MPU9250 inertial measurement units (SparkFun_MPU9250) via an ISO1050 isolator. The microcontroller provides signals to the isolator (U1), which then communicates with both MPU9250s (U3 and U4). The microcontroller also has several unconnected pins (NC_01 through NC_11, NC_13, NC_14, NC_15 through NC_20). The MPU9250s share common communication lines connected to the isolator. The microcontroller also has a connection to itself (Net-_U1-Pad3_ to Net-_U2-Pad7_ and Net-_U2-Pad8_ to Net-_U1-Pad8_).",
        "content": ".title KiCad schematic\nU2 Net-_U1-Pad3_ Net-_U2-Pad7_ Net-_U2-Pad8_ Net-_U1-Pad2_ NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 Net-_U1-Pad8_ NC_10 NC_11 stm_nucleo_F303K8_fstqv\nU1 NC_12 Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad4_ NC_13 NC_14 Net-_U1-Pad8_ ISO1050\nU3 Net-_U2-Pad8_ Net-_U2-Pad7_ NC_15 NC_16 NC_17 SparkFun_MPU9250\nU4 Net-_U2-Pad8_ Net-_U2-Pad7_ NC_18 NC_19 NC_20 SparkFun_MPU9250\n.end\n"
    },
    {
        "filename": "706.cir",
        "prompt": "Design a circuit with the following features: a 13.56MHz RFID reader section utilizing a tuned circuit (Y1, C5, C9) connected to an antenna (AE1) and impedance matching network (L1, C6); a 3.3V DC-DC boost converter (AAT1217-3.3, U2, L3, C1, R1) powered by a battery (BT1); a precision analog-to-digital converter (AD7740, U3) with a 3MHz clock input (Y2, C10, C11) and a potentiometer (RV1) for reference voltage adjustment; and a power supply filtering and decoupling network (C2, C3, C4, C7, C8, C12, C13) providing stable 3.3V and GND rails. Include an LED (D1, R2) for visual indication. The MAX7044 (U1) is also present, likely for power management or display driving, connected to the 3.3V rail and other signals. Include a 100nH inductor (L2) connected to the 3.3V rail and C6.",
        "content": ".title KiCad schematic\nU1 Net-_C5-Pad2_ GND GND Net-_C6-Pad2_ NC_01 /FPOT +3V3 Net-_C9-Pad2_ MAX7044\nL2 +3V3 Net-_C6-Pad2_ 100nH\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 100pF\nC4 +3V3 GND 680pF\nC3 +3V3 GND 220pF\nC2 +3V3 GND 100nF\nAE1 Net-_AE1-Pad1_ Antenna\nL1 Net-_C6-Pad1_ Net-_AE1-Pad1_ 47nH\nC7 +3V3 GND 100nF\nC5 GND Net-_C5-Pad2_ 10pF\nC9 GND Net-_C9-Pad2_ 10pF\nU3 Net-_C11-Pad1_ Net-_C10-Pad1_ GND +3V3 Net-_RV1-Pad2_ +3V3 /FPOT GND AD7740\nRV1 +3V3 Net-_RV1-Pad2_ GND POT\nC12 GND +3V3 .1uF\nC13 GND +3V3 10uF\nY2 Net-_C10-Pad1_ Net-_C11-Pad1_ 3MHz\nC10 Net-_C10-Pad1_ GND 22pF\nC11 Net-_C11-Pad1_ GND 22pF\nBT1 +BATT GND Battery_Cell\nU2 Net-_L3-Pad1_ GND NC_02 Net-_R1-Pad2_ +3V3 +BATT AAT1217-3.3\nL3 Net-_L3-Pad1_ +BATT 4.7uH\nC1 GND +BATT 4.7uF\nR1 +BATT Net-_R1-Pad2_ 1M\nC8 +3V3 GND 4.7uF\nY1 Net-_C5-Pad2_ GND Net-_C9-Pad2_ GND 13.56MHz\nD1 Net-_D1-Pad1_ +3V3 LED\nR2 Net-_D1-Pad1_ GND 100\n.end\n"
    },
    {
        "filename": "884.cir",
        "prompt": "Design a circuit with a 5V positive rail, a -5V negative rail, and a signal input/output connector (P1) with multiple pins. The circuit includes an astable multivibrator implemented with two NPN (2N2222) and two PNP (2N2907A) transistors (T1, T2, and T3). The multivibrator's frequency is determined by timing capacitors C1 (10nF) and C2 (1nF), and resistors R1 (2800 ohms), R2 (1000 ohms), R3 (330 ohms), and R4 (330 ohms). A decoupling capacitor C3 (33nF) is connected from the -5V rail to a node within the multivibrator. A second connector (P2) provides access to the +5V, -5V, and a node within the multivibrator.",
        "content": ".title KiCad schematic\nR1 /+5V Net-_R1-Pad2_ 2800\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 10nF\nR2 Net-_R1-Pad2_ Net-_P1-Pad1_ 1000\nR3 /+5V Net-_C2-Pad2_ 330\nT1 Net-_C1-Pad1_ Net-_C2-Pad2_ Net-_T1-Pad3_ 2N2222\nT2 NC_01 /-5V Net-_T1-Pad3_ 2N2907A\nR4 Net-_C2-Pad1_ /-5V 330\nT3 Net-_C2-Pad2_ Net-_C2-Pad1_ /+5V 2N2907A\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 1nF\nC3 /-5V Net-_C2-Pad1_ 33nF\nP1 Net-_P1-Pad1_ NC_02 NC_03 Net-_C1-Pad2_ NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 CONN_01X19\nP2 NC_19 /+5V NC_20 NC_21 Net-_C2-Pad1_ NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 /-5V NC_34 CONN_01X19\n.end\n"
    },
    {
        "filename": "1474.cir",
        "prompt": "Design a dual-port USB power distribution circuit using two TPS2561A load switches and a TPS2513A power path management switch. The circuit should accept power from a USB input (J1) and distribute it to two separate USB outputs (J2). Include input and output filtering capacitors (C4, C5) of value CP1. Implement fault detection with pull-up resistors (R1, R2) to /~FAULT1 and /~FAULT2, and a current limiting resistor (R3) of 25.5k\u03a9 connected to the TPS2561A's current limit pin. Add decoupling capacitors (C1, C2, C3) for the 5V rail and fault signals. The USB connectors are standard USB-A types.",
        "content": ".title KiCad schematic\nJ1 /USB_1_SUPPLY Net-_J1-Pad2_ Net-_J1-Pad3_ GND GND USB_A\nU2 Net-_J1-Pad3_ GND Net-_J2-Pad3_ Net-_J2-Pad2_ /5VIN Net-_J1-Pad2_ TPS2513A\nU1 GND /5VIN /5VIN /~FAULT1 /~FAULT2 /~FAULT1 Net-_R3-Pad1_ /USB_2_SUPPLY /USB_1_SUPPLY /~FAULT2 GND TPS2561A\nJ2 /USB_2_SUPPLY Net-_J2-Pad2_ Net-_J2-Pad3_ GND GND USB_A\nC5 /USB_1_SUPPLY GND CP1\nC4 /USB_2_SUPPLY GND CP1\nR3 Net-_R3-Pad1_ GND 25.5K\nC1 /5VIN GND C\nR1 /5VIN /~FAULT1 R\nR2 /5VIN /~FAULT2 R\nC2 /~FAULT1 GND 0.22uF\nC3 /~FAULT2 GND 0.22uF\n.end\n"
    },
    {
        "filename": "170.cir",
        "prompt": "Design a simple LED indicator circuit powered by a 3V button cell battery (CR2032). The circuit should include a 7555 timer configured as an astable multivibrator to blink the LED. Use a 1uF capacitor to set the oscillation frequency, a 470k resistor for timing, and a 1k resistor as a current limiting resistor for the LED. The LED should be connected to the output of the timer through the current limiting resistor and grounded. Include appropriate power and ground connections.",
        "content": ".title KiCad schematic\nU1 GND Net-_C1-Pad1_ Net-_R2-Pad1_ VCC NC_01 Net-_C1-Pad1_ Net-_R1-Pad1_ VCC 7555\nC1 Net-_C1-Pad1_ GND 1uF\nR1 Net-_R1-Pad1_ Net-_C1-Pad1_ 470k\nVR1 VCC Net-_R1-Pad1_ VR\nR2 Net-_R2-Pad1_ Net-_D1-Pad1_ 1k\nD1 Net-_D1-Pad1_ GND LED\nBT1 VCC GND CR2032\n.end\n"
    },
    {
        "filename": "1148.cir",
        "prompt": "Create a circuit with a boost converter (IS31LT3360) driving a chain of ten LEDs. The boost converter's output is filtered by a 47uH inductor and a 1uF capacitor. A 0.22 Ohm resistor limits current to the capacitor. A 100uF capacitor provides bulk capacitance on the input voltage (VCC) along with a 0.1uF decoupling capacitor. A 100 Ohm resistor (R1) is connected to a non-connected net (NC_01). A PMEG4010EGWX diode protects the boost converter. The LEDs are connected in series from the boost converter output to ground, with each LED represented by a simple LED model.",
        "content": ".title KiCad schematic\nU4 Net-_D34-Pad2_ GND Net-_R1-Pad1_ Net-_C12-Pad1_ VCC IS31LT3360\nL4 Net-_D34-Pad2_ Net-_C12-Pad2_ 47uH\nC12 Net-_C12-Pad1_ Net-_C12-Pad2_ 1uF\nC11 VCC GND 0.1uF\nR5 Net-_C12-Pad1_ VCC 0.22\nD35 Net-_D35-Pad1_ Net-_C12-Pad1_ LED\nD36 Net-_D36-Pad1_ Net-_D35-Pad1_ LED\nD37 Net-_D37-Pad1_ Net-_D36-Pad1_ LED\nD38 Net-_D38-Pad1_ Net-_D37-Pad1_ LED\nD39 Net-_D39-Pad1_ Net-_D38-Pad1_ LED\nD40 Net-_D40-Pad1_ Net-_D39-Pad1_ LED\nD41 Net-_D41-Pad1_ Net-_D40-Pad1_ LED\nD42 Net-_D42-Pad1_ Net-_D41-Pad1_ LED\nD43 Net-_D43-Pad1_ Net-_D42-Pad1_ LED\nD44 Net-_C12-Pad2_ Net-_D43-Pad1_ LED\nC1 VCC GND 100uF\nD34 VCC Net-_D34-Pad2_ PMEG4010EGWX\nR1 Net-_R1-Pad1_ NC_01 100\n.end\n"
    },
    {
        "filename": "1344.cir",
        "prompt": "Create a digital circuit simulation with an OR gate. The circuit should include two input signals, 'a' and 'b', driven by pulsed voltage sources with a 3.3V amplitude and a 50ns pulse width, offset by 50ns. A 3.3V DC voltage source provides VDD. The OR gate ('X1') has inputs 'a' and 'b' and an output 'out'. A 10 megohm resistor connects the output 'out' to ground. Simulate the circuit for 30 microseconds with a 0.25 microsecond maximum step size. Use a spice model library located at \"/home/akshay/Desktop/digital ciruits/libs/spice_models.lib\".",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Desktop/digital ciruits/libs/spice_models.lib\"\nX1 a b out VDD OR\nV1 a GND dc 0 pulse(0 3.3 0 0 0 50m 100m)\nV2 b GND dc 0 pulse(0 3.3 50m 0 0 50m 100m)\nV3 VDD GND dc 3.3\nR1 out GND 10meg\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "1510.cir",
        "prompt": "Create a SPICE netlist representing a black-box model of a NXP i.MX6Y2DVM processor. The netlist should consist solely of a single instance of the i.MX6Y2DVM component (MCIMX6Y2DVM) with 28 unconnected pins labeled NC_01 through NC_28. The netlist should include a title indicating it originates from a KiCad schematic.",
        "content": ".title KiCad schematic\nU201 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 MCIMX6Y2DVM\n.end\n"
    },
    {
        "filename": "1421.cir",
        "prompt": "Design a microcontroller-based system featuring an ESP32-WROOM module for wireless communication and control. The system includes a USB-to-serial converter (CP2102) for programming and debugging, a battery charging circuit (MCP73831) with battery monitoring, and an e-ink display interface. It incorporates programmable reset and enable buttons for the ESP32, as well as multiple GPIO pins broken out to connectors for interfacing with external components like buttons, potentiometers, and an LED strip (WS2812B). The system should also include power supply filtering and protection circuitry, including a PTC fuse for battery protection and reverse polarity protection. The e-ink display interface includes dedicated control signals and power rails. Include a boost converter for the LED strip.",
        "content": ".title KiCad schematic\nU101 GND +3V3 /EN /I36 NC_01 NC_02 /BAT_MON /IO32 /IO33 /IO25 /I2C_SDA /I2C_SCL /IO14 /IO12 GND /IO13 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 /IO15 /IO2 /IO0 /EINK_MOSI /EINK_SCLK /EINK_CS /EINK_D/C /EINK_RST /EINK_BUSY NC_09 /IO21 /TXD /RXD /IO22 /IO23 GND GND ESP32-WROOM\nR101 /IO0 Net-_C101-Pad1_ 470R\nC101 Net-_C101-Pad1_ GND 1uF 6.3V\nSW101 GND Net-_C101-Pad1_ PRGM\nR102 /EN Net-_C102-Pad1_ 470R\nC102 Net-_C102-Pad1_ GND 1uF 6.3V\nSW102 GND Net-_C102-Pad1_ RESET\nR106 /EN +3V3 12K\nP101 /USB_VCC /USB_D- /USB_D+ NC_10 GND GND USB\nU102 NC_11 NC_12 GND /USB_D+ /USB_D- +3V3 +3V3 /USB_VCC NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 /RTS /RXD Net-_R105-Pad2_ NC_28 /DTR GND CP2102\nC107 /USB_VCC GND 0.1uF\nC106 /USB_VCC GND 10uF\nC105 +3V3 GND 0.1uF\nC104 +3V3 GND 10uF\nR105 /TXD Net-_R105-Pad2_ 470R\nR108 Net-_Q102-Pad1_ /RTS 12K(1%)\nR107 Net-_Q101-Pad1_ /DTR 12K(1%)\nR103 /BAT_MON /BAT+ 1M 1%\nR104 /BAT_MON GND 100K 1%\nP102 GND Net-_F101-Pad1_ BATTERY\nF101 Net-_F101-Pad1_ /BAT+ 1A PTC\nD101 /BAT+ GND SS14\nP106 /IO12 /IO14 POT_SHORT\nP109 NC_29 MECH\nP108 NC_30 MECH\nP107 NC_31 MECH\nQ101 Net-_Q101-Pad1_ /RTS /EN S8050\nQ102 Net-_Q102-Pad1_ /DTR /IO0 S8050\nP103 /IO2 /IO15 /IO13 POT_LONG\nP104 /IO33 BUTTON_A\nP105 /IO32 BUTTON_B\nJ101 +3V3 /I36 /IO23 /LED_DOUT /IO21 /IO0 /IO25 /I2C_SDA /I2C_SCL GND EDGE_CONNECTOR\nC103 /EN GND 1uF\nR203 Net-_R203-Pad1_ Net-_D203-Pad1_ 470R\nD203 Net-_D203-Pad1_ Net-_C201-Pad1_ CHRG\nC201 Net-_C201-Pad1_ GND 4.7uF\nR202 Net-_R202-Pad1_ GND 2K 5%\nSW201 /hipster-power/UNREG_V /LED_VIN ON|OFF\nC203 +3V3 GND 1uF\nC204 +3V3 GND 100uF 10V X5R\nU201 Net-_R203-Pad1_ GND /BAT+ Net-_C201-Pad1_ Net-_R202-Pad1_ MCP73831\nC202 /BAT+ GND 4.7uF\nD201 /hipster-power/UNREG_V /USB_VCC SS14\nR201 /USB_VCC GND 12K\nD202 Net-_C201-Pad1_ /USB_VCC SS14\nQ201 /USB_VCC /BAT+ /hipster-power/UNREG_V FDN340P\nU202 /LED_VIN GND /LED_VIN NC_32 +3V3 XC6210A33MR-G\nP301 NC_33 /E-Ink Display/GDR /E-Ink Display/RESE /E-Ink Display/VGL /E-Ink Display/VGH NC_34 NC_35 GND /EINK_BUSY /EINK_RST /EINK_D/C /EINK_CS /EINK_SCLK /EINK_MOSI +3V3 +3V3 GND /E-Ink Display/LCD_VDD NC_36 /E-Ink Display/VSH /E-Ink Display/PREVGH /E-Ink Display/VSL /E-Ink Display/PREVGL /E-Ink Display/VCOM eInk\nC304 /E-Ink Display/VGL GND 1uF 25V\nC305 /E-Ink Display/VGH GND 1uF 25V\nC308 GND +3V3 1uF 25V\nC309 GND +3V3 1uF 25V\nC310 /E-Ink Display/VSH GND 1uF 25V\nC311 /E-Ink Display/VSL GND 1uF 25V\nC312 /E-Ink Display/VCOM GND 1uF 25V\nR301 +3V3 /E-Ink Display/LCD_VDD 0R NP\nC301 GND /E-Ink Display/LCD_VDD 1uF\nC307 Net-_C307-Pad1_ GND 1uF 25V\nL301 Net-_C307-Pad1_ Net-_C306-Pad1_ 47uH 410MA\nD301 /E-Ink Display/PREVGH Net-_C306-Pad1_ SD103AWS\nC302 /E-Ink Display/PREVGH GND 1uF 25V\nD302 GND Net-_C306-Pad2_ SD103AWS\nC303 /E-Ink Display/PREVGL GND 1uF 25V\nD303 Net-_C306-Pad2_ /E-Ink Display/PREVGL SD103AWS\nC306 Net-_C306-Pad1_ Net-_C306-Pad2_ 1uF 25V\nR302 /E-Ink Display/RESE GND 2R7, 1%\nQ301 /E-Ink Display/GDR /E-Ink Display/RESE Net-_C306-Pad1_ IRLML0030TRPBF\nQ401 /IO22 GND /LED BlinkenLights/LED_GND Q_NMOS_GSD\nR402 /IO22 GND 12K\nLED401 /LED_VIN Net-_LED401-Pad2_ /LED BlinkenLights/LED_GND Net-_LED401-Pad4_ WS2812B\nR401 Net-_LED401-Pad4_ /IO23 470R\nC401 /LED_VIN /LED BlinkenLights/LED_GND 4.7uF\nLED402 /LED_VIN Net-_LED402-Pad2_ /LED BlinkenLights/LED_GND Net-_LED401-Pad2_ WS2812B\nLED403 /LED_VIN Net-_LED403-Pad2_ /LED BlinkenLights/LED_GND Net-_LED402-Pad2_ WS2812B\nLED404 /LED_VIN /LED_DOUT /LED BlinkenLights/LED_GND Net-_LED403-Pad2_ WS2812B\n.end\n"
    },
    {
        "filename": "157.cir",
        "prompt": "Design a circuit with an input connector (J18), an output connector (J19), and an operational amplifier (OPA333xxD) configured as a non-inverting amplifier. The input signal from J18 is fed through a resistor network (R111, R113) to the non-inverting input of the op-amp (U11). The output of the op-amp is connected to the output connector (J19) through a feedback resistor (R115) and a resistor to ground (R112). Additional resistors (R114, R116) are present in the input and feedback networks. Capacitors (C45, C47, C46, C48) are used for decoupling and filtering. Connect unused pins of the op-amp to ground or no-connect as appropriate.",
        "content": ".title KiCad schematic\nC45 NC_01 Net-_C45-Pad2_ C\nC47 NC_02 Net-_C45-Pad2_ C\nC46 Net-_C46-Pad1_ NC_03 C\nC48 Net-_C46-Pad1_ NC_04 C\nJ18 Net-_C45-Pad2_ NC_05 Net-_J18-Pad3_ Net-_J18-Pad3_ NC_06 Net-_C46-Pad1_ InConnector\nJ19 NC_07 NC_08 Net-_J19-Pad3_ Net-_J19-Pad3_ NC_09 NC_10 OutConnector\nU11 NC_11 Net-_R115-Pad1_ Net-_R113-Pad2_ NC_12 NC_13 Net-_J19-Pad3_ NC_14 NC_15 OPA333xxD\nR115 Net-_R115-Pad1_ Net-_J19-Pad3_ R\nR114 NC_16 Net-_R113-Pad2_ R\nR112 Net-_R111-Pad2_ Net-_J19-Pad3_ R\nR113 Net-_R111-Pad2_ Net-_R113-Pad2_ R\nR111 Net-_J18-Pad3_ Net-_R111-Pad2_ R\nR116 NC_17 Net-_R115-Pad1_ R\n.end\n"
    },
    {
        "filename": "948.cir",
        "prompt": "Design a circuit with two USB 2.0 ports and a USB 2.0 hub controller. The hub controller (U3, Terminus_Technology_FE2.1) connects to both USB ports (J10 and J11/J12). Each USB port utilizes a standard USB 2.0 connector (2Port_USB2_0) with differential data lines (D+/D-) and power/ground connections. The hub controller's data pins connect to the D+/D- pairs of both USB ports. The hub controller also has several unused pins (NC_01, NC_02, NC_03, NC_04). The USB ports share common ground and power connections.",
        "content": ".title KiCad schematic\nJ11 Net-_J10-Pad1_ /D4- /D4+ Net-_J10-Pad4_ Net-_J10-Pad1_ /D3- /D3+ Net-_J10-Pad4_ Net-_J10-Pad4_ 2Port_USB2_0\nJ12 Net-_J10-Pad1_ /D7- /D7+ Net-_J10-Pad4_ Net-_J10-Pad1_ /D6- /D6+ Net-_J10-Pad4_ Net-_J10-Pad4_ 2Port_USB2_0\nU3 /D4- /D4+ /D3- /D3+ D2- D2+ D1- D1+ NC_01 NC_02 NC_03 NC_04 /D6- /D6+ /D7- /D7+ Terminus_Technology_FE2.1\nJ10 Net-_J10-Pad1_ D1- D1+ Net-_J10-Pad4_ Net-_J10-Pad1_ D2- D2+ Net-_J10-Pad4_ Net-_J10-Pad4_ 2Port_USB2_0\n.end\n"
    },
    {
        "filename": "1714.cir",
        "prompt": "Create a simple DC-DC boost converter circuit using a FAN4860 boost converter IC. The circuit should include input voltage (+BATT), ground (GND), output voltage (VOUT), feedback (FB), enable (EN), and switch (SW) pins connected according to a typical application circuit. Include a connector (CONN_01X06) connected to +BATT, SW, EN, FB, and VOUT, with GND as a common return. The schematic title is \"KiCad schematic\".",
        "content": ".title KiCad schematic\nU1 GND VOUT FB EN SW +BATT GND FAN4860\nP1 +BATT SW EN FB VOUT GND CONN_01X06\n.end\n"
    },
    {
        "filename": "820.cir",
        "prompt": "Create a circuit with two identical L6235PD motor driver ICs, labeled U2 and U3. U2 controls MotorA and U3 controls MotorB. Each IC has several unconnected pins (NC_XX). Both ICs share connections for diagnostic signals (/MotorA/Diagnostic and /MotorB/Diagnostic) and common control/power lines (Net-_U2-Pad10_, Net-_U2-Pad17_, Net-_U2-Pad18_, Net-_U3-Pad10_, Net-_U3-Pad17_, Net-_U3-Pad18_). The netlist indicates multiple connections between some pins on each IC (e.g., Net-_U2-Pad18_ connected to itself multiple times).",
        "content": ".title KiCad schematic\nU2 NC_01 /MotorA/Diagnostic Net-_U2-Pad10_ NC_02 NC_03 Net-_U2-Pad18_ Net-_U2-Pad18_ NC_04 NC_05 Net-_U2-Pad10_ NC_06 /MotorA/Diagnostic NC_07 NC_08 NC_09 NC_10 Net-_U2-Pad17_ Net-_U2-Pad18_ Net-_U2-Pad18_ Net-_U2-Pad17_ NC_11 NC_12 NC_13 NC_14 L6235PD\nU3 NC_15 /MotorB/Diagnostic Net-_U3-Pad10_ NC_16 NC_17 Net-_U3-Pad18_ Net-_U3-Pad18_ NC_18 NC_19 Net-_U3-Pad10_ NC_20 /MotorB/Diagnostic NC_21 NC_22 NC_23 NC_24 Net-_U3-Pad17_ Net-_U3-Pad18_ Net-_U3-Pad18_ Net-_U3-Pad17_ NC_25 NC_26 NC_27 NC_28 L6235PD\n.end\n"
    },
    {
        "filename": "703.cir",
        "prompt": "Create a circuit with a single operational amplifier (PYB30) configured as a voltage follower. The non-inverting input (NC_01) is connected to a voltage source, and the output (NC_02) is directly connected back to the inverting input (NC_03). Both the positive and negative power supplies are grounded (GND connections to NC_04 and GND). The circuit should have no other components.",
        "content": ".title KiCad schematic\nU1 NC_01 GND NC_02 NC_03 NC_04 GND PYB30\n.end\n"
    },
    {
        "filename": "1511.cir",
        "prompt": "Design a voltage-controlled oscillator (VCO) and function generator circuit utilizing op-amps (TL074, TL072, LM4040) and an AS3340 phase-locked loop (PLL) chip. The circuit should generate triangle, square, and sawtooth waveforms, with frequency control via voltage-controlled inputs (CVIN, 1VOCTIN, HIFTRACK). Include synchronization input (SYNCIN1), a frequency modulation (FM) input (FMINPUT), a pulse-width modulation (PWM) input (PWMIN), and a reference voltage adjustment (REF TRIM). Provide buffered power supplies (+12V, -12V) with filtering. Include test points for key voltages (REF) and output connectors for all waveforms and control inputs. The VCO should have octave adjustment and a track/hold function. Implement voltage level adjustment for CVIN (CVLVL) and high-frequency track adjustment (HFTRACK).",
        "content": ".title KiCad schematic\nU3 Net-_R3-Pad1_ Net-_R5-Pad1_ Net-_R6-Pad2_ VP VPWM Net-_C4-Pad1_ HIFTRACK VSO NC_01 VTO Net-_C6-Pad2_ GND Net-_R1-Pad1_ Net-_R8-Pad2_ CVINPUTS +12V AS3340\nC12 GND +12V 100nF\nR3 Net-_R3-Pad1_ Net-_R3-Pad2_ 24K\nR5 Net-_R5-Pad1_ Net-_R5-Pad2_ 5K6\nC4 Net-_C4-Pad1_ SYNCIN1 1nF\nR4 Net-_R1-Pad1_ +12V 1M5\nR2 Net-_R1-Pad1_ GND 470R\nR1 Net-_R1-Pad1_ Net-_C1-Pad2_ 1M\nC1 FMINPUT Net-_C1-Pad2_ 100nF\nC7 GND Net-_C7-Pad2_ 10nF\nR7 Net-_C7-Pad2_ CVINPUTS 470R\nC6 GND Net-_C6-Pad2_ 1nF\nR8 GND Net-_R8-Pad2_ 1K8\nR6 -12V Net-_R6-Pad2_ 680R\nC5 -12V GND 100nF\nU1 Net-_R19-Pad2_ Net-_R19-Pad2_ Net-_J13-Pad6_ +12V 1V Net-_RV7-Pad1_ Net-_RV7-Pad1_ RAMPOUT RAMPOUT VSO -12V VTO TRIANGLEOUT TRIANGLEOUT TL074\nRV1 Net-_R3-Pad2_ Net-_R5-Pad2_ Net-_R6-Pad2_ 10K Track\nU2 SQUAREOUT SQUAREOUT VP -12V Net-_R11-Pad2_ Net-_R14-Pad2_ VPWM +12V TL072\nR9 VP GND 47K\nJ13 GND 1V Net-_J13-Pad3_ Net-_J13-Pad4_ REF Net-_J13-Pad6_ Octave\nR16 1V GND 10K\nR17 Net-_J13-Pad3_ 1V 10K\nR18 Net-_J13-Pad4_ Net-_J13-Pad3_ 10K\nR21 REF Net-_J13-Pad4_ 10K\nR19 CVINPUTS Net-_R19-Pad2_ 100K\nRV7 Net-_RV7-Pad1_ Net-_R24-Pad2_ GND 10OK\nR24 CVINPUTS Net-_R24-Pad2_ 100K\nRV6 GND Net-_R23-Pad2_ +12V 10OK\nR23 CVINPUTS Net-_R23-Pad2_ 100K\nC2 GND +12V 100nF\nC3 GND -12V 100nF\nC10 GND +12V 100nF\nC11 GND -12V 100nF\nR42 Net-_R42-Pad1_ +12V 220R\nU4 Net-_R42-Pad1_ GND LM4040\nRV3 GND REF Net-_R42-Pad1_ 100K REF TRIM\nTP1 REF Voltage Test Point  4V\nRV4 Net-_R13-Pad1_ Net-_R12-Pad2_ Net-_R10-Pad1_ 10OK\nR10 Net-_R10-Pad1_ GND 1K\nR12 Net-_R11-Pad2_ Net-_R12-Pad2_ 470K\nR11 Net-_R11-Pad1_ Net-_R11-Pad2_ 470K\nRV2 PWMIN Net-_R11-Pad1_ GND 10OK\nR14 VPWM Net-_R14-Pad2_ 100K\nR15 VPWM GND 4K7\nR13 Net-_R13-Pad1_ +12V 470K\nR22 CVINPUTS 1VOCTIN 100K\nRV5 CVIN Net-_R20-Pad2_ GND 10OK CVLVL\nR20 CVINPUTS Net-_R20-Pad2_ 470K\nRV8 HIFTRACK Net-_R26-Pad2_ GND 20K HFTRACK\nR26 CVINPUTS Net-_R26-Pad2_ 1M\nJ8 GND PWMIN NC_02 PWM\nJ2 GND SQUAREOUT NC_03 SQR\nJ9 GND FMINPUT NC_04 FM\nJ3 GND TRIANGLEOUT NC_05 TRI\nJ7 GND SYNCIN1 NC_06 SNC\nJ4 GND RAMPOUT NC_07 RMP\nJ6 GND CVIN NC_08 CV\nJ5 GND 1VOCTIN NC_09 1VO\nJ1 +12V +12V GND GND GND GND GND GND -12V -12V Filtered Power\nC8 +12V GND 10uF\nC9 GND -12V 10uF\n.end\n"
    },
    {
        "filename": "922.cir",
        "prompt": "Create a SPICE netlist representing a circuit with three identical LDL212PUR components (likely logic gates) connected in a simple configuration where all inputs and outputs are connected to named nets. Each component has six pins, with the first and last pins connected to a net specific to that component, and the middle four pins connected to unique, sequentially numbered nets (NC_01 through NC_15). The circuit should have no explicit power or ground connections.",
        "content": ".title KiCad schematic\nIC1 Net-_IC1-Pad1_ NC_01 NC_02 NC_03 NC_04 NC_05 Net-_IC1-Pad1_ LDL212PUR\nIC2 Net-_IC2-Pad1_ NC_06 NC_07 NC_08 NC_09 NC_10 Net-_IC2-Pad1_ LDL212PUR\nIC3 Net-_IC3-Pad1_ NC_11 NC_12 NC_13 NC_14 NC_15 Net-_IC3-Pad1_ LDL212PUR\n.end\n"
    },
    {
        "filename": "1395.cir",
        "prompt": "Create a circuit featuring three ESP32-MINI-32 modules connected to multiple external connectors. Each ESP32 module has pins connected to 3.3V, 5V, and GND. The ESP32s share common connections for signals like RST, SVP, IO pins (IO00-IO35), TCK, TDI, TMS, TDO, SDA, SCL, RXD, TXD, SD0-SD3, CMD, CLK, SVN, and NC1/NC2.  Four connectors (J3-J6) provide access to SCL, SDA, 3.3V, and GND.  A larger 32-pin connector (J1, J2) breaks out many of the ESP32's IO pins, power, and ground. Additional 4-pin connectors (J7-J15, J8-J12, J14) provide access to specific IO pins, 3.3V, and GND. The circuit is designed for interfacing and potentially debugging the ESP32 modules.",
        "content": ".title KiCad schematic\nIU1 /RST /SVP /IO26 /IO18 /IO19 /IO23 /IO05 /3.3V /TCK /SD3 /SD0 /TD0 /5V /GND /IO16 /IO17 /SDA /SCL /RXD /TXD /GND /NC1 /SVN /IO35 /IO33 /IO34 /TMS /NC2 /SD2 /CMD /CLK /SD1 /IO02 /IO00 /IO04 /TDI /IO32 /IO25 /IO27 /GND ESP32-MINI-32\nIU2 /RST /SVP /IO26 /IO18 /IO19 /IO23 /IO05 /3.3V /TCK /SD3 /SD0 /TD0 /5V /GND /IO16 /IO17 /SDA /SCL /RXD /TXD /GND /NC1 /SVN /IO35 /IO33 /IO34 /TMS /NC2 /SD2 /CMD /CLK /SD1 /IO02 /IO00 /IO04 /TDI /IO32 /IO25 /IO27 /GND ESP32-MINI-32\nIU3 /RST /SVP /IO26 /IO18 /IO19 /IO23 /IO05 /3.3V /TCK /SD3 /SD0 /TD0 /5V /GND /IO16 /IO17 /SDA /SCL /RXD /TXD /GND /NC1 /SVN /IO35 /IO33 /IO34 /TMS /NC2 /SD2 /CMD /CLK /SD1 /IO02 /IO00 /IO04 /TDI /IO32 /IO25 /IO27 /GND ESP32-MINI-32\nJ3 /SCL /SDA /3.3V /GND Conn_01x04\nJ5 /SCL /SDA /3.3V /GND Conn_01x04\nJ6 /SCL /SDA /3.3V /GND Conn_01x04\nJ4 /SCL /SDA /3.3V /GND Conn_01x04\nJ1 /IO02 /NC2 /IO00 /TMS /IO04 /IO34 /TDI /IO33 /IO32 /IO35 /IO25 /SVN /IO27 /NC1 /TD0 /TCK /5V /3.3V /GND /IO05 /IO16 /IO23 /IO17 /IO19 /SDA /IO18 /SCL /IO26 /RXD /SVP /TXD /RST Conn_02x16_Odd_Even\nJ2 /IO02 /NC2 /IO00 /TMS /IO04 /IO34 /TDI /IO33 /IO32 /IO35 /IO25 /SVN /IO27 /NC1 /TD0 /TCK /5V /3.3V /GND /IO05 /IO16 /IO23 /IO17 /IO19 /SDA /IO18 /SCL /IO26 /RXD /SVP /TXD /RST Conn_02x16_Odd_Even\nJ7 /IO33 /IO32 /3.3V /GND Conn_01x04\nJ9 /IO26 /IO25 /3.3V /GND Conn_01x04\nJ11 /TMS /IO27 /3.3V /GND Conn_01x04\nJ13 /TD0 /IO04 /3.3V /GND Conn_01x04\nJ15 /IO34 /IO35 /3.3V /GND Conn_01x04\nJ8 /SVP /SVN /3.3V /GND Conn_01x04\nJ10 /IO18 /IO19 /3.3V /GND Conn_01x04\nJ12 /IO16 /IO17 /3.3V /GND Conn_01x04\nJ14 /RXD /TXD /3.3V /GND Conn_01x04\n.end\n"
    },
    {
        "filename": "1479.cir",
        "prompt": "Design a circuit featuring an ESP32-WROOM module (U1) powered by a 3.3V regulator (U3) derived from a 5V supply (VCC). The ESP32 communicates via UART (TX/RX - J1, J2) and SPI (SCK, MOSI, MISO, NSS - U2). A push button (SW1) is connected to a digital input (IO0) of the ESP32. An addressable RGB LED (D1) is controlled by another ESP32 pin (IO23) through a current limiting resistor (R1). The ESP32 also has connections for DIO1-3, BUSY, NRESET, TX_EN, RX_EN, and an analog input (A). Include decoupling capacitors (C1, C2, C3) for stable power supply. Use appropriate connectors (J1, J2, J3) for external connections. The ESP32 module is an ESP32-WROOM and the regulator is an AMS1117-3.3. The RGB LED is a WS2812B and the SPI module is an E28-2G4M20S.",
        "content": ".title KiCad schematic\nJ1 GND VCC IO13=RX IO14=TX Conn_01x04_Female\nC1 VCC GND 10uF\nC2 +3V3 GND 10uF\nSW1 GND IO0=SW1 SW_Push\nC3 +3V3 GND 100uF\nU1 GND +3V3 +3V3 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 IO25=SCK IO26=MOSI IO27=MISO IO14=TX NC_07 GND IO13=RX NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 IO15=A NC_14 IO0=SW1 IO4=DIO3 IO16=DIO2 IO17=DIO1 IO5=BUSY IO18=NRESET IO19=TX_EN NC_15 IO21=NSS RX0 TX0 IO22=RX_EN IO23=RGBLED GND GND ESP32-WROOM\nU3 GND +3V3 VCC AMS1117-3.3\nJ2 GND +3V3 TX0 RX0 Conn_01x04_Female\nJ3 IO15=A Conn_01x01_Female\nD1 /LED_VDD NC_16 GND IO23=RGBLED WS2812B\nR1 +3V3 /LED_VDD 75\nU2 +3V3 GND IO27=MISO IO26=MOSI IO25=SCK IO21=NSS GND IO22=RX_EN IO19=TX_EN GND IO18=NRESET IO5=BUSY IO17=DIO1 IO16=DIO2 IO4=DIO3 GND E28-2G4M20S\n.end\n"
    },
    {
        "filename": "1867.cir",
        "prompt": "Design a circuit that provides multiple regulated voltage rails (+24V input, +5V, +3.3V outputs) with protection features. The circuit utilizes two LTM8022/8023 step-down converters (U1 and U2) to generate the +5V and +3.3V rails respectively. A +24V rail is directly supplied. Input protection includes a fuse (F1) and Zener diodes (D1, D2, D3) for overvoltage clamping. Output protection includes Zener diodes (D4, D5, D6, D7) on the +5V and +3.3V rails. Decoupling capacitors (C1-C8) are used for each rail. A PMOS transistor (Q1) is used for potential input voltage control or switching. Resistors (R1-R5) are used for voltage division or current limiting. The circuit includes numerous unconnected pins (NC_01, NC_02, NC_03, NC_04) on the LTM8022/8023 ICs.",
        "content": ".title KiCad schematic\nQ1 Net-_D1-Pad2_ Net-_F1-Pad1_ +24V Q_PMOS_GDS\nR1 Net-_D1-Pad2_ GND R\nD1 +24V Net-_D1-Pad2_ D_Zener\nU1 +5V +5V +5V GND GND +24V +24V +5V +5V +5V GND GND +24V +24V +5V +5V +5V GND GND +24V +24V +5V +5V +5V GND GND GND GND GND GND GND Net-_U1-Pad5F_ Net-_U1-Pad5F_ GND GND GND GND GND GND GND NC_01 GND GND GND GND GND NC_02 Net-_R3-Pad2_ Net-_R2-Pad2_ LTM8022or8023\nR2 GND Net-_R2-Pad2_ R\nR3 GND Net-_R3-Pad2_ R\nC4 +5V GND C\nC3 +5V GND CP\nC2 +24V GND CP\nC1 +24V GND C\nU2 +3V3 +3V3 +3V3 GND GND +24V +24V +3V3 +3V3 +3V3 GND GND +24V +24V +3V3 +3V3 +3V3 GND GND +24V +24V +3V3 +3V3 +3V3 GND GND GND GND GND GND GND Net-_U2-Pad5F_ Net-_U2-Pad5F_ GND GND GND GND GND GND GND NC_03 GND GND GND GND GND NC_04 Net-_R5-Pad2_ Net-_R4-Pad2_ LTM8022or8023\nR4 GND Net-_R4-Pad2_ R\nR5 GND Net-_R5-Pad2_ R\nC8 +3V3 GND C\nC7 +3V3 GND CP\nC6 +24V GND CP\nC5 +24V GND C\nF1 Net-_F1-Pad1_ +BATT Fuse\nD2 +24V GND D_Zener\nD3 +24V GND D_Zener\nD4 +5V GND D_Zener\nD5 +5V GND D_Zener\nD6 +3V3 GND D_Zener\nD7 +3V3 GND D_Zener\n.end\n"
    },
    {
        "filename": "1741.cir",
        "prompt": "Design a DC-DC buck converter circuit using an LM2675M-5 switching regulator. The input voltage is connected to /Vcc through a 10k resistor (R5). The output is 5V, filtered by a 47uH inductor (L3) and a 10nF capacitor (C6). A Schottky diode (D4) provides freewheeling. The regulator (U3) connections are: input voltage to /Vcc, ground to /GND, 5V output to /5V, feedback to Net-_R5-Pad2_, and switch output to Net-_C6-Pad2_. NC_01 and NC_02 are not connected. Include a small capacitor (C7) from /5V to /GND for stability.",
        "content": ".title KiCad schematic\nR5 /Vcc Net-_R5-Pad2_ 10k\nD4 Net-_C6-Pad2_ /GND D_Schottky\nC7 /5V /GND CP1_Small\nL3 Net-_C6-Pad2_ /5V 47uH\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 10nF\nU3 Net-_C6-Pad1_ NC_01 NC_02 /5V Net-_R5-Pad2_ /GND /Vcc Net-_C6-Pad2_ LM2675M-5\n.end\n"
    },
    {
        "filename": "488.cir",
        "prompt": "Create a circuit board with a microcontroller (MCU) and a Field-Programmable Gate Array (FPGA) for debugging and programming. The board includes JTAG interfaces for both the MCU and FPGA, utilizing pull-up resistors on the JTAG lines. A USB interface is present for communication. A crystal oscillator provides a clock signal. A 3.3V voltage regulator powers the board, with decoupling capacitors distributed throughout. An RGB LED is included, driven by current-limiting resistors. Several data lines (D0-D31) and control lines (/CS#, /RD#, /WR0#-#WR3#, /BCLK, /FPGA_RES#) connect the MCU and FPGA. Include net labels for internal connections (Net-_R11-Pad1_, Net-_R16-Pad1_, Net-_R18-Pad1_, Net-_R22-Pad1_). The board also has non-connected pins (NC_01, NC_02, NC_03, NC_04, NC_05).",
        "content": ".title KiCad schematic\nU2 GND +3V3 GND +3V3 GND /D20 +3V3 /D23 /D6 /FPGA_RES# /D9 /D10 /D17 /D18 /D1 /D22 /D4 /D25 GND /D8 /D11 GND +3V3 +3V3 /D16 /D0 /D2 /D3 /D24 +3V3 /D12 GND /D19 /D21 GND /D5 /D7 /CS# /D13 +3V3 /D15 /MCU_EMLE GND /D14 /D26 /D27 +3V3 +3V3 GND /D28 /A0 GND Net-_R11-Pad1_ NC_01 /MCU_MD /MCU_TRST# /D29 /D30 /A1 +3V3 NC_02 GND /MCU_RES# GND /A4 /A3 /A2 /D31 /CLK24 +3V3 /MCU_TMS /A5 GND /A7 /A6 /MCU_TDI /MCU_TCK +3V3 /A8 /MCU_TDO /A9 +3V3 +3V3 Net-_R22-Pad1_ +3V3 /WR0# +3V3 /WR3# GND GND GND /WR1# /MCU_UB GND GND GND /USB_DM /RD# +3V3 /WR2# GND /USB_DP +3V3 /BCLK GND +3V3 R5F571MLDDBG_MagSim\nU3 GND /LED_B /LED_G /LED_R /A8 /A6 /A7 /A2 /A9 /D26 /A0 /D31 GND GND /D28 /D27 /D15 GND Net-_R16-Pad1_ Net-_R18-Pad1_ +3V3 +3V3 +3V3 /FPGA_RES# /D29 /D10 /D11 GND +3V3 +3V3 GND GND +3V3 /D14 /D9 /D8 GND /FPAG_JTAGEN Net-_R15-Pad1_ /A3 GND /D13 /D12 +3V3 GND /FPGA_TDI /FPGA_TDO +3V3 /CS# +3V3 /A1 /D30 /FPGA_TMS /FPGA_TCK +3V3 +3V3 GND +3V3 /A4 +3V3 /D7 /D6 +3V3 /D24 +3V3 GND /D25 +3V3 GND /A5 +3V3 /D4 /D23 +3V3 +3V3 /BCLK +3V3 /D5 /D3 /D20 /D22 +3V3 +3V3 +3V3 GND /D0 /D2 /D18 /D1 GND /D21 /D16 /D17 GND /WR2# /WR3# /RD# /WR1# /WR0# /D19 GND MAX10_16SCU169_MagSim\nR15 Net-_R15-Pad1_ +3V3 4.7k\nR16 Net-_R16-Pad1_ +3V3 4.7k\nR18 Net-_R18-Pad1_ +3V3 4.7k\nJ3 GND /FPAG_JTAGEN /FPGA_TDI /FPGA_TMS /FPGA_TDO /FPGA_TCK GND FPGA_JTAG\nR12 +3V3 /FPGA_TMS 4.7k\nR13 +3V3 /FPGA_TDI 4.7k\nR14 +3V3 /FPAG_JTAGEN 4.7k\nR21 /FPGA_TCK GND 4.7k\nJ2 GND /MCU_EMLE /MCU_TRST# /MCU_MD /MCU_RES# /MCU_TMS /MCU_TCK /MCU_TDI /MCU_TDO /MCU_UB +3V3 GND MCU_JTAG\nR2 +3V3 /MCU_UB 4.7k\nR3 +3V3 /MCU_TDO 4.7k\nR4 +3V3 /MCU_TDI 4.7k\nR5 +3V3 /MCU_TCK 4.7k\nR6 +3V3 /MCU_TMS 4.7k\nR7 +3V3 /MCU_RES# 4.7k\nR8 +3V3 /MCU_MD 4.7k\nR9 /MCU_TRST# GND 4.7k\nR10 /MCU_EMLE GND 4.7k\nR11 Net-_R11-Pad1_ GND 4.7k\nJ1 Net-_C2-Pad1_ /USB_DM /USB_DP GND GND USB_A\nO1 NC_03 GND /CLK24 +3V3 DSC1001CI5-024.0000\nU1 Net-_C2-Pad1_ Net-_C2-Pad1_ Net-_C3-Pad1_ GND NC_04 NC_05 +3V3 +3V3 GND MCP1725\nR1 Net-_C3-Pad1_ Net-_C2-Pad1_ 100k\nC3 Net-_C3-Pad1_ GND 4.7u\nC2 Net-_C2-Pad1_ GND 4.7u\nC1 +3V3 GND 4.7u\nC4 +3V3 GND 0.01u\nR22 Net-_R22-Pad1_ GND 2.2k\nLED1 +3V3 Net-_LED1-Pad2_ Net-_LED1-Pad3_ Net-_LED1-Pad4_ RGB_LED\nR17 Net-_LED1-Pad4_ /LED_R 330\nR19 Net-_LED1-Pad3_ /LED_G 330\nR20 Net-_LED1-Pad2_ /LED_B 330\nC5 +3V3 GND 0.01u\nC6 +3V3 GND 0.01u\nC7 +3V3 GND 0.01u\nC8 +3V3 GND 0.01u\nC9 +3V3 GND 0.01u\nC10 +3V3 GND 0.01u\nC11 +3V3 GND 0.01u\nC12 +3V3 GND 0.01u\nC13 +3V3 GND 0.01u\nC14 +3V3 GND 0.01u\nC15 +3V3 GND 0.01u\nC16 +3V3 GND 0.01u\nC17 +3V3 GND 0.01u\nC18 +3V3 GND 0.01u\nC19 +3V3 GND 0.01u\nC20 +3V3 GND 0.01u\nC21 +3V3 GND 0.01u\nC22 +3V3 GND 0.01u\nC23 +3V3 GND 0.01u\nC24 +3V3 GND 0.01u\nC25 +3V3 GND 0.1u\nC26 +3V3 GND 0.1u\nC27 +3V3 GND 4.7u\nC28 +3V3 GND 4.7u\n.end\n"
    },
    {
        "filename": "1859.cir",
        "prompt": "Design a circuit featuring a STM32F103C8 microcontroller (U1) interfacing with a BME280 environmental sensor and a 16x2 character LCD display (WC1602A driven by DS1). The LCD is powered by +5V and grounded. The STM32 is powered by +3.3V and grounded. A 10k potentiometer (R_Poti1) is connected between +5V and ground, with its wiper connected to an LCD data pin (Net-_DS1-Pad3_). A pull-up resistor (R220) is connected between +5V and another LCD pin (Net-_DS1-Pad15_). The STM32 communicates with the BME280 and LCD via various GPIO pins as defined in the netlist. Include all necessary power and ground connections.\n\n\n\n",
        "content": ".title KiCad schematic\nDS1 GND +5V Net-_DS1-Pad3_ Net-_DS1-Pad4_ GND Net-_DS1-Pad6_ NC_01 NC_02 NC_03 NC_04 Net-_DS1-Pad11_ Net-_DS1-Pad12_ Net-_DS1-Pad13_ Net-_DS1-Pad14_ Net-_DS1-Pad15_ GND WC1602A\nU2 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 Net-_DS1-Pad14_ Net-_DS1-Pad13_ Net-_DS1-Pad12_ Net-_DS1-Pad11_ NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 Net-_DS1-Pad6_ Net-_DS1-Pad4_ NC_21 +3V3 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 Net-_U1-Pad2_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad3_ NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 STM32F103C8Tx\nU1 GND Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ NC_42 GND +3V3 BME280\nR220 +5V Net-_DS1-Pad15_ R\nR_Poti1 GND Net-_DS1-Pad3_ +5V 10kOhm\n.end\n"
    },
    {
        "filename": "759.cir",
        "prompt": "Design a circuit with the following functionality: a sequence generator with external control voltage inputs for rate, position, and pulse length. The circuit includes manual switches for reset and zeroing the sequence. It features multiple output channels (A-F) and offset inputs for each. There are also inputs for external clock and direction control, with options for internal clock generation. Include LED indicators for internal clock and step pulse. The circuit should have a common ground and power supply connections. Utilize potentiometers for adjusting the control voltage scaling (attenuation) and offset for rate, position, and pulse length. Include connectors for all input and output signals.",
        "content": ".title KiCad schematic\nJ4 GND Net-_D7-Pad2_ NC_01 RESET_IN\nD7 /SEQ_RESET_D Net-_D7-Pad2_ D\nR3 GND Net-_D7-Pad2_ 10K\nJ2 GND Net-_D3-Pad2_ /INT_CLOCK_D EXT_CLOCK_IN\nJ5 GND Net-_D8-Pad2_ NC_02 ZERO_IN\nD8 /SEQ_ZERO_D Net-_D8-Pad2_ D\nR5 GND Net-_D8-Pad2_ 10K\nSW1 +5V /EXT_CLOCK_D CLOCK_SW\nR1 Net-_D3-Pad2_ GND 10K\nD3 /EXT_CLOCK_D Net-_D3-Pad2_ D\nJ3 GND Net-_D6-Pad2_ Net-_J3-PadTN_ DIR_IN\nR2 GND Net-_D6-Pad2_ 10K\nD6 /SEQ_DIR_D Net-_D6-Pad2_ D\nSW4 NC_03 +5V Net-_J3-PadTN_ SEQ_DIR\nJ1 GND Net-_J1-PadT_ NC_04 INT_CLOCK_OUT\nR4 Net-_D4-Pad1_ Net-_J1-PadT_ 1K\nD4 Net-_D4-Pad1_ /INT_CLOCK_D D\nD1 GND /INT_CLOCK_D LED_INT_CLOCK\nJ6 GND Net-_J6-PadT_ NC_05 STEP_OUT\nR6 Net-_D5-Pad1_ Net-_J6-PadT_ 1K\nD5 Net-_D5-Pad1_ /STEP_PULSE_D D\nD2 GND /STEP_PULSE_D LED_STEP_PULSE\nJ7 GND Net-_J7-PadT_ NC_06 EXT_RATE_CV\nRV4 Net-_J7-PadT_ Net-_R10-Pad2_ GND RATE_ATT\nR10 /EXT_RATE_A Net-_R10-Pad2_ 100K\nR7 Net-_R7-Pad1_ /EXT_RATE_A 100K\nRV1 +5V Net-_R7-Pad1_ GND RATE_OFFSET\nJ8 GND Net-_J8-PadT_ NC_07 EXT_POS_CV\nRV5 Net-_J8-PadT_ Net-_R11-Pad2_ GND EXTPOS_ATT\nR11 /EXT_POS_A Net-_R11-Pad2_ 100K\nR8 Net-_R8-Pad1_ /EXT_POS_A 100K\nRV2 +5V Net-_R8-Pad1_ GND EXTPOS_OFFSET\nJ9 GND Net-_J9-PadT_ NC_08 PULSELEN_CV\nRV6 Net-_J9-PadT_ Net-_R12-Pad2_ GND PULSELEN_ATT\nR12 /PULSELEN_A Net-_R12-Pad2_ 100K\nR9 Net-_R9-Pad1_ /PULSELEN_A 100K\nRV3 +5V Net-_R9-Pad1_ GND PULSELEN_OFFSET\nJ11 GND /OFFSET_B NC_09 OFFSET_B\nJ12 GND /OFFSET_C NC_10 OFFSET_C\nJ13 GND /OFFSET_D NC_11 OFFSET_D\nJ14 GND /OUTPUT_A NC_12 OUTPUT_A\nJ15 GND /OUTPUT_B NC_13 OUTPUT_B\nJ16 GND /OUTPUT_C NC_14 OUTPUT_C\nJ17 GND /OUTPUT_D NC_15 OUTPUT_D\nJ18 GND /OUTPUT_E NC_16 OUTPUT_E\nJ19 GND /OUTPUT_F NC_17 OUTPUT_F\nSW2 +5V /SEQ_RESET_D RESET_SW\nSW3 /SEQ_ZERO_D +5V ZERO_SW\nH1 GND M3\nH2 GND M3\nH3 GND M3\nH4 GND M3\nJ10 GND /OFFSET_A NC_18 OFFSET_A\nJ20 GND NC_19 /STEP_PULSE_D /INT_CLOCK_D /EXT_CLOCK_D /OUTPUT_F /OUTPUT_E /OUTPUT_D /OFFSET_D /OUTPUT_C /OFFSET_C /OUTPUT_B /OFFSET_B /OUTPUT_A /OFFSET_A GND TOP\nJ21 GND NC_20 NC_21 /SEQ_RESET_D /SEQ_ZERO_D /SEQ_DIR_D +5V GND BOTTOM\nJ22 /EXT_POS_A /PULSELEN_A /EXT_RATE_A GND RIGHT\n.end\n"
    },
    {
        "filename": "1651.cir",
        "prompt": "Design a circuit with two LEDs, each with a current-limiting resistor, connected to the collector of an NPN transistor. The base of the transistor is connected to a voltage divider formed by two 47k resistors, both connected to the 9V supply. Two 47uF capacitors are used, one connected between the first resistor and ground, and the other between the second resistor and ground. The transistor is a BC846BDW1. The 9V supply is connected to the collector of the transistor through a connection point labeled BT1. The LEDs are labeled D1 and D2, and the resistors are labeled R1, R2, R3, and R4.",
        "content": ".title KiCad schematic\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ 9V\nD1 Net-_D1-Pad1_ Net-_BT1-Pad1_ LED\nD2 Net-_D2-Pad1_ Net-_BT1-Pad1_ LED\nR1 Net-_D1-Pad1_ Net-_C1-Pad1_ 470R\nR4 Net-_D2-Pad1_ Net-_C2-Pad1_ 470R\nR3 Net-_BT1-Pad1_ Net-_C2-Pad2_ 47k\nR2 Net-_BT1-Pad1_ Net-_C1-Pad2_ 47k\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 47uF\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 47uF\nU1 Net-_BT1-Pad2_ Net-_C2-Pad2_ Net-_C2-Pad1_ Net-_BT1-Pad2_ Net-_C1-Pad2_ Net-_C1-Pad1_ BC846BDW1\n.end\n"
    },
    {
        "filename": "1456.cir",
        "prompt": "Create a circuit with two identical 64-pin HARFLEX-64P integrated circuits (U1 and U2). Each IC has 64 pins numbered 1 through 64, plus four unconnected pins labeled NC_01 through NC_04 for U1 and NC_05 through NC_08 for U2. The circuit description should only define the components and their connections as specified in the netlist; no further functionality or external components are implied.",
        "content": ".title KiCad schematic\nU1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 NC_01 NC_02 NC_03 NC_04 HARFLEX-64P\nU2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 NC_05 NC_06 NC_07 NC_08 HARFLEX-64P\n.end\n"
    },
    {
        "filename": "1077.cir",
        "prompt": "Design a circuit featuring an Arduino Nano microcontroller interfaced with two quadrature encoders, an I2C LCD, I2C communication for potentiometers, SPI communication, a voltage sensor, a 9V power supply with filtering capacitors, and an LED indicator. The encoders connect to digital pins (likely interrupt-capable pins) and provide signals for A and B phases, as well as potentially an index pulse. The I2C LCD connects to the SDA and SCL lines, pulled high with 3k resistors. The voltage sensor divides a voltage to the Arduino's analog input. The SPI interface connects to MOSI, MISO, and SCK pins. The 9V supply is filtered with electrolytic and ceramic capacitors. An LED is driven through a resistor from a power rail. Include connectors for the Arduino, encoders, LCD, potentiometers, voltage source, and SPI interface. A 5V rail is also present. The voltage sensor uses a 510k and 100k resistor divider.\n\n\n\n",
        "content": ".title KiCad schematic\nARDUINO1 NC_01 NC_02 NC_03 GND /E0A /E1A /E0S /E1S /E0B /E1B /LED /IN1_SENSE Net-_ARDUINO1-Pad13_ /MOSI /MISO /SCK NC_04 NC_05 Net-_ARDUINO1-Pad19_ Net-_ARDUINO1-Pad20_ Net-_ARDUINO1-Pad21_ Net-_ARDUINO1-Pad22_ /SDA /SCL NC_06 /VSENSE VCC NC_07 GND +9V ARDUINO_NANO\nC2 /E1B GND 10n\nC3 /E1A GND 10n\nC4 /E0B GND 10n\nC5 /E0A GND 10n\nC6 /E0S GND 10n\nC1 /E1S GND 10n\nR1 VCC /SCL 3K\nR2 VCC /SDA 3K\nJ1 GND /E0S /E0B /E0A Enc_MAIN\nJ2 GND /E1S /E1B /E1A Enc_INPUT\nJ3 GND VCC Net-_J3-Pad3_ LED\nR3 Net-_J10-Pad1_ /VSENSE 510K\nR4 /VSENSE GND 100K\nJ10 Net-_J10-Pad1_ VBAT\nJ14 GND +9V PWR\nJ11 GND /SDA /SCL Audio\nJ12 GND VCC /SDA /SCL LCD\nC8 +9V GND 10uf\nC7 +9V GND 10uf\nJ5 Net-_ARDUINO1-Pad22_ A3\nJ6 Net-_ARDUINO1-Pad21_ A2\nJ7 Net-_ARDUINO1-Pad20_ A1\nJ8 Net-_ARDUINO1-Pad19_ A0\nJ4 Net-_ARDUINO1-Pad13_ D10\nJ9 GND /SCK /MISO /MOSI SPI\nJ13 GND /SDA /SCL D_Pots\nJ15 /IN1_SENSE IN1_SENS\nR5 Net-_J3-Pad3_ /LED 470\nJ16 GND VCC 5V\n.end\n"
    },
    {
        "filename": "927.cir",
        "prompt": "Create a SPICE netlist representing a 3x32 pin connector with all pins connected to ground except for one input pin labeled 'V20171120' and another labeled 'OHWLOGO'. The connector is named 'J1' and uses a ground node named 'GNDA'. All pins are numbered sequentially from NC_01 to NC_34.",
        "content": ".title KiCad schematic\nN2 V20171120\nN1 OHWLOGO\nJ1 NC_01 GNDA NC_02 NC_03 GNDA NC_04 GNDA NC_05 GNDA NC_06 GNDA NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 GND PINS_3X32\n.end\n"
    },
    {
        "filename": "1440.cir",
        "prompt": "Create a schematic for a matrix keypad interface with a PIC18F4550 microcontroller. The keypad is an 8x8 matrix, with rows labeled ROW0-ROW7 and columns labeled COL0-COL15. Each key press connects a row to a column. The microcontroller scans the rows and columns to detect key presses. Include debouncing diodes (D_Small) for each key. The microcontroller has encoder inputs (ENC0, ENC1, ENC2) connected to specific columns for additional functionality.  There are also \"FLIP\" connections between certain columns and rows. Include a 20MHz crystal oscillator (Y1) for the microcontroller's clock. Provide a USB_B connector (P1) for communication and an RJ12 connector (J1) for potential external connections. Include decoupling capacitors (100nF and 10uF) for the microcontroller's power supply. A 50k resistor connects VCC to the RJ12 connector. Include 15pF and 470nF capacitors for oscillator stability. The microcontroller is in a TQFP package. Include tactile switches (TACT) connected to specific columns. Include concentric switches (Concentric) connected to specific columns. Include encoder connections.",
        "content": ".title KiCad schematic\nU1 NC_01 COL9 COL11 COL13 COL15 GND VCC COL0 COL2 COL4 COL6 NC_02 NC_03 COL8 COL10 COL12 COL14 Net-_J1-Pad1_ ROW0 ROW1 ROW2 ROW3 ROW4 ROW5 ENC0 ENC1 ENC2 VCC GND Net-_C3-Pad2_ Net-_C2-Pad1_ NC_04 NC_05 NC_06 ROW6 NC_07 Net-_C1-Pad1_ COL1 COL3 COL5 COL7 Net-_P1-Pad2_ Net-_P1-Pad3_ NC_08 PIC18F4550_TQFP\nC1 Net-_C1-Pad1_ GND 470n\nP1 VCC Net-_P1-Pad2_ Net-_P1-Pad3_ GND GND USB_B\nJ1 Net-_J1-Pad1_ VCC GND COL14 COL12 NC_09 GND GND RJ12\nY1 Net-_C2-Pad1_ Net-_C3-Pad2_ 20Mhz\nC2 Net-_C2-Pad1_ GND 15p\nC3 GND Net-_C3-Pad2_ 15p\nC4 GND VCC 100n\nC5 GND VCC 100n\nR1 VCC Net-_J1-Pad1_ 50k\nC6 VCC GND 10u\nD02 ROW0 Net-_D02-Pad2_ D_Small\nD03 ROW0 Net-_D03-Pad2_ D_Small\nD00 ROW0 Net-_D00-Pad2_ D_Small\nD01 ROW0 Net-_D01-Pad2_ D_Small\nD06 ROW0 Net-_D06-Pad2_ D_Small\nD07 ROW0 Net-_D07-Pad2_ D_Small\nD04 ROW0 Net-_D04-Pad2_ D_Small\nD05 ROW0 Net-_D05-Pad2_ D_Small\nD08 ROW0 Net-_D08-Pad2_ D_Small\nD12 ROW1 Net-_D12-Pad2_ D_Small\nD13 ROW1 Net-_D13-Pad2_ D_Small\nD10 ROW1 Net-_D10-Pad2_ D_Small\nD11 ROW1 Net-_D11-Pad2_ D_Small\nD16 ROW1 Net-_D16-Pad2_ D_Small\nD17 ROW1 Net-_D17-Pad2_ D_Small\nD14 ROW1 Net-_D14-Pad2_ D_Small\nD15 ROW1 Net-_D15-Pad2_ D_Small\nD110 ROW1 Net-_D110-Pad2_ D_Small\nD111 ROW1 Net-_D111-Pad2_ D_Small\nD18 ROW1 Net-_D18-Pad2_ D_Small\nD19 ROW1 Net-_D19-Pad2_ D_Small\nD114 ROW1 Net-_D114-Pad2_ D_Small\nD115 ROW1 Net-_D115-Pad2_ D_Small\nD112 ROW1 Net-_D112-Pad2_ D_Small\nD113 ROW1 Net-_D113-Pad2_ D_Small\nD22 ROW2 Net-_D22-Pad2_ D_Small\nD23 ROW2 Net-_D23-Pad2_ D_Small\nD20 ROW2 Net-_D20-Pad2_ D_Small\nD21 ROW2 Net-_D21-Pad2_ D_Small\nD26 ROW2 Net-_D26-Pad2_ D_Small\nD27 ROW2 Net-_D27-Pad2_ D_Small\nD24 ROW2 Net-_D24-Pad2_ D_Small\nD25 ROW2 Net-_D25-Pad2_ D_Small\nD210 ROW2 Net-_D210-Pad2_ D_Small\nD211 ROW2 Net-_D211-Pad2_ D_Small\nD28 ROW2 Net-_D28-Pad2_ D_Small\nD29 ROW2 Net-_D29-Pad2_ D_Small\nD212 ROW2 Net-_D212-Pad2_ D_Small\nD32 ROW3 Net-_D32-Pad2_ D_Small\nD33 ROW3 Net-_D33-Pad2_ D_Small\nD30 ROW3 Net-_D30-Pad2_ D_Small\nD31 ROW3 Net-_D31-Pad2_ D_Small\nD36 ROW3 Net-_D36-Pad2_ D_Small\nD37 ROW3 Net-_D37-Pad2_ D_Small\nD34 ROW3 Net-_D34-Pad2_ D_Small\nD35 ROW3 Net-_D35-Pad2_ D_Small\nD310 ROW3 Net-_D310-Pad2_ D_Small\nD311 ROW3 Net-_D311-Pad2_ D_Small\nD38 ROW3 Net-_D38-Pad2_ D_Small\nD39 ROW3 Net-_D39-Pad2_ D_Small\nD314 ROW3 Net-_D314-Pad2_ D_Small\nD315 ROW3 Net-_D315-Pad2_ D_Small\nD312 ROW3 Net-_D312-Pad2_ D_Small\nD313 ROW3 Net-_D313-Pad2_ D_Small\nD09 ROW0 Net-_D09-Pad2_ D_Small\nSWE00 Net-_DE02-Pad1_ COL5 Net-_D15-Pad2_ ENC0 Net-_DE03-Pad1_ Net-_DE00-Pad1_ ENC0 Net-_DE01-Pad1_ Concentric\nSWE04 Net-_DE06-Pad1_ COL6 Net-_D16-Pad2_ ENC0 Net-_DE07-Pad1_ Net-_DE04-Pad1_ ENC0 Net-_DE05-Pad1_ Concentric\nSWE08 Net-_DE010-Pad1_ COL13 Net-_D113-Pad2_ ENC0 Net-_DE011-Pad1_ Net-_DE08-Pad1_ ENC0 Net-_DE09-Pad1_ Concentric\nSWE012 Net-_DE014-Pad1_ COL14 Net-_D114-Pad2_ ENC0 Net-_DE015-Pad1_ Net-_DE012-Pad1_ ENC0 Net-_DE013-Pad1_ Concentric\nSWE10 Net-_DE11-Pad1_ ENC1 Net-_DE10-Pad1_ Net-_D12-Pad2_ COL2 Encoder\nSWE12 Net-_DE13-Pad1_ ENC1 Net-_DE12-Pad1_ Net-_D18-Pad2_ COL8 Encoder\nSWE14 Net-_DE15-Pad1_ ENC1 Net-_DE14-Pad1_ Net-_D112-Pad2_ COL12 Encoder\nSWE16 Net-_DE17-Pad1_ ENC1 Net-_DE16-Pad1_ Net-_D115-Pad2_ COL15 Encoder\nSWE18 Net-_DE110-Pad1_ COL12 Net-_D212-Pad2_ ENC1 Net-_DE111-Pad1_ Net-_DE18-Pad1_ ENC1 Net-_DE19-Pad1_ Concentric\nSWE24 Net-_DE25-Pad1_ ENC2 Net-_DE24-Pad1_ Net-_D310-Pad2_ COL10 Encoder\nSWE26 Net-_DE27-Pad1_ ENC2 Net-_DE26-Pad1_ Net-_D311-Pad2_ COL11 Encoder\nSWE28 Net-_DE29-Pad1_ ENC2 Net-_DE28-Pad1_ Net-_D312-Pad2_ COL12 Encoder\nSWE210 Net-_DE211-Pad1_ ENC2 Net-_DE210-Pad1_ Net-_D313-Pad2_ COL13 Encoder\nSWE212 Net-_DE213-Pad1_ ENC2 Net-_DE212-Pad1_ Net-_D314-Pad2_ COL14 Encoder\nSWE214 Net-_DE215-Pad1_ ENC2 Net-_DE214-Pad1_ Net-_D315-Pad2_ COL15 Encoder\nSW414 COL15 Net-_D414-Pad2_ COL14 FLIP\nD414 ROW4 Net-_D414-Pad2_ D_Small\nSW514 COL15 Net-_D514-Pad2_ COL14 FLIP\nD514 ROW5 Net-_D514-Pad2_ D_Small\nSW614 COL15 Net-_D614-Pad2_ COL14 FLIP\nD614 ROW6 Net-_D614-Pad2_ D_Small\nSW412 COL13 Net-_D412-Pad2_ COL12 FLIP\nD412 ROW4 Net-_D412-Pad2_ D_Small\nSW512 COL13 Net-_D512-Pad2_ COL12 FLIP\nD512 ROW5 Net-_D512-Pad2_ D_Small\nSW612 COL13 Net-_D612-Pad2_ COL12 FLIP\nD612 ROW6 Net-_D612-Pad2_ D_Small\nSW410 COL11 Net-_D410-Pad2_ COL10 FLIP\nD410 ROW4 Net-_D410-Pad2_ D_Small\nSW510 COL11 Net-_D510-Pad2_ COL10 FLIP\nD510 ROW5 Net-_D510-Pad2_ D_Small\nSW610 COL11 Net-_D610-Pad2_ COL10 FLIP\nD610 ROW6 Net-_D610-Pad2_ D_Small\nSW48 COL9 Net-_D48-Pad2_ COL8 FLIP\nD48 ROW4 Net-_D48-Pad2_ D_Small\nSW58 COL9 Net-_D58-Pad2_ COL8 FLIP\nD58 ROW5 Net-_D58-Pad2_ D_Small\nSW68 COL9 Net-_D68-Pad2_ COL8 FLIP\nD68 ROW6 Net-_D68-Pad2_ D_Small\nSW46 COL7 Net-_D46-Pad2_ COL6 FLIP\nD46 ROW4 Net-_D46-Pad2_ D_Small\nSW56 COL7 Net-_D56-Pad2_ COL6 FLIP\nD56 ROW5 Net-_D56-Pad2_ D_Small\nSW66 COL7 Net-_D66-Pad2_ COL6 FLIP\nD66 ROW6 Net-_D66-Pad2_ D_Small\nSW44 COL5 Net-_D44-Pad2_ COL4 FLIP\nD44 ROW4 Net-_D44-Pad2_ D_Small\nSW54 COL5 Net-_D54-Pad2_ COL4 FLIP\nD54 ROW5 Net-_D54-Pad2_ D_Small\nSW64 COL5 Net-_D64-Pad2_ COL4 FLIP\nD64 ROW6 Net-_D64-Pad2_ D_Small\nD40 ROW4 Net-_D40-Pad2_ D_Small\nD41 ROW4 Net-_D41-Pad2_ D_Small\nSW00 COL0 Net-_D00-Pad2_ TACT\nSW01 COL1 Net-_D01-Pad2_ TACT\nSW02 COL2 Net-_D02-Pad2_ TACT\nSW03 COL3 Net-_D03-Pad2_ TACT\nSW04 COL4 Net-_D04-Pad2_ TACT\nSW05 COL5 Net-_D05-Pad2_ TACT\nSW06 COL6 Net-_D06-Pad2_ TACT\nSW14 COL4 Net-_D14-Pad2_ TACT\nSW13 COL3 Net-_D13-Pad2_ TACT\nSW11 COL1 Net-_D11-Pad2_ TACT\nSW10 COL0 Net-_D10-Pad2_ TACT\nSW20 COL0 Net-_D20-Pad2_ TACT\nSW21 COL1 Net-_D21-Pad2_ TACT\nSW22 COL2 Net-_D22-Pad2_ TACT\nSW23 COL3 Net-_D23-Pad2_ TACT\nSW24 COL4 Net-_D24-Pad2_ TACT\nSW25 COL5 Net-_D25-Pad2_ TACT\nSW26 COL6 Net-_D26-Pad2_ TACT\nSW30 COL0 Net-_D30-Pad2_ TACT\nSW31 COL1 Net-_D31-Pad2_ TACT\nSW32 COL2 Net-_D32-Pad2_ TACT\nSW33 COL3 Net-_D33-Pad2_ TACT\nSW34 COL4 Net-_D34-Pad2_ TACT\nSW35 COL5 Net-_D35-Pad2_ TACT\nSW36 COL6 Net-_D36-Pad2_ TACT\nSW37 COL7 Net-_D37-Pad2_ TACT\nSW27 COL7 Net-_D27-Pad2_ TACT\nSW17 COL7 Net-_D17-Pad2_ TACT\nSW07 COL7 Net-_D07-Pad2_ TACT\nSW08 COL8 Net-_D08-Pad2_ TACT\nSW28 COL8 Net-_D28-Pad2_ TACT\nSW38 COL8 Net-_D38-Pad2_ TACT\nSW39 COL9 Net-_D39-Pad2_ TACT\nSW29 COL9 Net-_D29-Pad2_ TACT\nSW19 COL9 Net-_D19-Pad2_ TACT\nSW110 COL10 Net-_D110-Pad2_ TACT\nSW210 COL10 Net-_D210-Pad2_ TACT\nSW211 COL11 Net-_D211-Pad2_ TACT\nSW111 COL11 Net-_D111-Pad2_ TACT\nSW09 COL9 Net-_D09-Pad2_ TACT\nSWE20 Net-_DE21-Pad1_ ENC2 Net-_DE20-Pad1_ Net-_D40-Pad2_ COL0 Encoder\nSWE22 Net-_DE23-Pad1_ ENC2 Net-_DE22-Pad1_ Net-_D41-Pad2_ COL1 Encoder\nDE01 Net-_DE01-Pad1_ COL1 D_Small\nDE00 Net-_DE00-Pad1_ COL0 D_Small\nDE03 Net-_DE03-Pad1_ COL3 D_Small\nDE02 Net-_DE02-Pad1_ COL2 D_Small\nDE05 Net-_DE05-Pad1_ COL5 D_Small\nDE04 Net-_DE04-Pad1_ COL4 D_Small\nDE07 Net-_DE07-Pad1_ COL7 D_Small\nDE06 Net-_DE06-Pad1_ COL6 D_Small\nDE09 Net-_DE09-Pad1_ COL9 D_Small\nDE08 Net-_DE08-Pad1_ COL8 D_Small\nDE011 Net-_DE011-Pad1_ COL11 D_Small\nDE010 Net-_DE010-Pad1_ COL10 D_Small\nDE013 Net-_DE013-Pad1_ COL13 D_Small\nDE012 Net-_DE012-Pad1_ COL12 D_Small\nDE015 Net-_DE015-Pad1_ COL15 D_Small\nDE014 Net-_DE014-Pad1_ COL14 D_Small\nDE11 Net-_DE11-Pad1_ COL1 D_Small\nDE10 Net-_DE10-Pad1_ COL0 D_Small\nDE13 Net-_DE13-Pad1_ COL3 D_Small\nDE12 Net-_DE12-Pad1_ COL2 D_Small\nDE15 Net-_DE15-Pad1_ COL5 D_Small\nDE14 Net-_DE14-Pad1_ COL4 D_Small\nDE17 Net-_DE17-Pad1_ COL7 D_Small\nDE16 Net-_DE16-Pad1_ COL6 D_Small\nDE19 Net-_DE19-Pad1_ COL9 D_Small\nDE18 Net-_DE18-Pad1_ COL8 D_Small\nDE111 Net-_DE111-Pad1_ COL11 D_Small\nDE110 Net-_DE110-Pad1_ COL10 D_Small\nDE21 Net-_DE21-Pad1_ COL1 D_Small\nDE20 Net-_DE20-Pad1_ COL0 D_Small\nDE23 Net-_DE23-Pad1_ COL3 D_Small\nDE22 Net-_DE22-Pad1_ COL2 D_Small\nDE25 Net-_DE25-Pad1_ COL5 D_Small\nDE24 Net-_DE24-Pad1_ COL4 D_Small\nDE27 Net-_DE27-Pad1_ COL7 D_Small\nDE26 Net-_DE26-Pad1_ COL6 D_Small\nDE29 Net-_DE29-Pad1_ COL9 D_Small\nDE28 Net-_DE28-Pad1_ COL8 D_Small\nDE211 Net-_DE211-Pad1_ COL11 D_Small\nDE210 Net-_DE210-Pad1_ COL10 D_Small\nDE213 Net-_DE213-Pad1_ COL13 D_Small\nDE212 Net-_DE212-Pad1_ COL12 D_Small\nDE215 Net-_DE215-Pad1_ COL15 D_Small\nDE214 Net-_DE214-Pad1_ COL14 D_Small\n.end\n"
    },
    {
        "filename": "139.cir",
        "prompt": "Create a SPICE netlist representing a keyboard matrix. The circuit consists of multiple rows and columns interconnected by diodes. Each column has a KEYSW component connected to it, representing a key switch. The rows are connected to the anodes of the diodes, and the columns to the cathodes. Include a USB connector (J1) with multiple pins. Also include several unconnected components (NC_XX) and a Teensy 2.0 microcontroller representation (U1) with numerous connections, some to ground (GND) and some to the keyboard matrix. The netlist details specific connections between keyswitches, diodes, and the USB/microcontroller components, defining a complex keyboard layout.",
        "content": ".title KiCad schematic\nKesc1 col1 Net-_D1-Pad2_ KEYSW\nD1 row1 Net-_D1-Pad2_ D\nKf1b1 col3 Net-_D3-Pad2_ KEYSW\nD2 row1 Net-_D2-Pad2_ D\nKprnt1 col16 Net-_D15-Pad2_ KEYSW\nD15 row1 Net-_D15-Pad2_ D\nKscrll1 col17 Net-_D16-Pad2_ KEYSW\nD16 row1 Net-_D16-Pad2_ D\nKpause1 col18 Net-_D17-Pad2_ KEYSW\nD17 row1 Net-_D17-Pad2_ D\nKtilde1 col1 Net-_D19-Pad2_ KEYSW\nD19 row2 Net-_D19-Pad2_ D\nK1 col2 Net-_D20-Pad2_ KEYSW\nD20 row2 Net-_D20-Pad2_ D\nK2 col3 Net-_D21-Pad2_ KEYSW\nD21 row2 Net-_D21-Pad2_ D\nK3 col4 Net-_D22-Pad2_ KEYSW\nD22 row2 Net-_D22-Pad2_ D\nK4 col5 Net-_D23-Pad2_ KEYSW\nD23 row2 Net-_D23-Pad2_ D\nK5 col6 Net-_D24-Pad2_ KEYSW\nD24 row2 Net-_D24-Pad2_ D\nK6 col7 Net-_D25-Pad2_ KEYSW\nD25 row2 Net-_D25-Pad2_ D\nK7 col8 Net-_D26-Pad2_ KEYSW\nD26 row2 Net-_D26-Pad2_ D\nK8 col9 Net-_D27-Pad2_ KEYSW\nD27 row2 Net-_D27-Pad2_ D\nK9 col10 Net-_D28-Pad2_ KEYSW\nD28 row2 Net-_D28-Pad2_ D\nK0 col11 Net-_D29-Pad2_ KEYSW\nD29 row2 Net-_D29-Pad2_ D\nK-1 col12 Net-_D30-Pad2_ KEYSW\nD30 row2 Net-_D30-Pad2_ D\nK=1 col13 Net-_D31-Pad2_ KEYSW\nD31 row2 Net-_D31-Pad2_ D\nKbsa1 Net-_D32-Pad2_ col15 KEYSW\nD32 row2 Net-_D32-Pad2_ D\nKdel2 col14 Net-_D33-Pad2_ KEYSW\nD33 row2 Net-_D33-Pad2_ D\nKbsb1 Net-_D32-Pad2_ col15 KEYSW\nK7b1 col16 Net-_D52-Pad2_ KEYSW\nD52 row3 Net-_D52-Pad2_ D\nK8b1 col17 Net-_D53-Pad2_ KEYSW\nD53 row3 Net-_D53-Pad2_ D\nK9b1 col18 Net-_D54-Pad2_ KEYSW\nD54 row3 Net-_D54-Pad2_ D\nKtab1 col1 Net-_D38-Pad2_ KEYSW\nD38 row3 Net-_D38-Pad2_ D\nq1 col2 Net-_D39-Pad2_ KEYSW\nD39 row3 Net-_D39-Pad2_ D\nw1 col3 Net-_D40-Pad2_ KEYSW\nD40 row3 Net-_D40-Pad2_ D\ne1 col4 Net-_D41-Pad2_ KEYSW\nD41 row3 Net-_D41-Pad2_ D\nr1 col5 Net-_D42-Pad2_ KEYSW\nD42 row3 Net-_D42-Pad2_ D\nt1 col6 Net-_D43-Pad2_ KEYSW\nD43 row3 Net-_D43-Pad2_ D\ny1 col7 Net-_D44-Pad2_ KEYSW\nD44 row3 Net-_D44-Pad2_ D\nu1 col8 Net-_D45-Pad2_ KEYSW\nD45 row3 Net-_D45-Pad2_ D\ni1 col9 Net-_D46-Pad2_ KEYSW\nD46 row3 Net-_D46-Pad2_ D\no1 col10 Net-_D47-Pad2_ KEYSW\nD47 row3 Net-_D47-Pad2_ D\np1 col11 Net-_D48-Pad2_ KEYSW\nD48 row3 Net-_D48-Pad2_ D\nK11 col12 Net-_D49-Pad2_ KEYSW\nD49 row3 Net-_D49-Pad2_ D\nK12 col13 Net-_D50-Pad2_ KEYSW\nD50 row3 Net-_D50-Pad2_ D\nKnum1 col16 Net-_D34-Pad2_ KEYSW\nD34 row2 Net-_D34-Pad2_ D\nK/b1 col17 Net-_D35-Pad2_ KEYSW\nD35 row2 Net-_D35-Pad2_ D\nK*b1 col18 Net-_D36-Pad2_ KEYSW\nD36 row2 Net-_D36-Pad2_ D\nKcaps1 col1 Net-_D56-Pad2_ KEYSW\nD56 col15 Net-_D56-Pad2_ D\na1 Net-_D57-Pad2_ col2 KEYSW\nD57 col15 Net-_D57-Pad2_ D\ns1 Net-_D58-Pad2_ col3 KEYSW\nD58 col15 Net-_D58-Pad2_ D\nd1 Net-_D59-Pad2_ col4 KEYSW\nD59 col15 Net-_D59-Pad2_ D\nf1 Net-_D60-Pad2_ col5 KEYSW\nD60 col15 Net-_D60-Pad2_ D\ng1 Net-_D61-Pad2_ col6 KEYSW\nD61 col15 Net-_D61-Pad2_ D\nh1 Net-_D62-Pad2_ col7 KEYSW\nD62 col15 Net-_D62-Pad2_ D\nj1 Net-_D63-Pad2_ col8 KEYSW\nD63 col15 Net-_D63-Pad2_ D\nk1 Net-_D64-Pad2_ col9 KEYSW\nD64 col15 Net-_D64-Pad2_ D\nl1 Net-_D65-Pad2_ col10 KEYSW\nD65 col15 Net-_D65-Pad2_ D\n;1 Net-_;1-Pad1_ col11 KEYSW\nD66 col15 Net-_;1-Pad1_ D\nK'1 Net-_D67-Pad2_ col12 KEYSW\nD67 col15 Net-_D67-Pad2_ D\nKenter1 col14 Net-_D18-Pad2_ KEYSW\nD68 col15 Net-_D68-Pad2_ D\nKshftc1 col1 Net-_D73-Pad2_ KEYSW\nD73 row5 Net-_D73-Pad2_ D\nD74 row5 Net-_D74-Pad2_ D\nx1 col4 Net-_D76-Pad2_ KEYSW\nD75 row5 Net-_D75-Pad2_ D\nc1 col5 Net-_D77-Pad2_ KEYSW\nD76 row5 Net-_D76-Pad2_ D\nv1 col6 Net-_D78-Pad2_ KEYSW\nD77 row5 Net-_D77-Pad2_ D\nb1 col7 Net-_D79-Pad2_ KEYSW\nD78 row5 Net-_D78-Pad2_ D\nn1 col8 Net-_D80-Pad2_ KEYSW\nD79 row5 Net-_D79-Pad2_ D\nm1 col9 Net-_D81-Pad2_ KEYSW\nD80 row5 Net-_D80-Pad2_ D\nK,1 col10 Net-_D82-Pad2_ KEYSW\nD81 row5 Net-_D81-Pad2_ D\nK.1 col11 Net-_D83-Pad2_ KEYSW\nD82 row5 Net-_D82-Pad2_ D\nK/a1 col12 Net-_D84-Pad2_ KEYSW\nD83 row5 Net-_D83-Pad2_ D\nK/b2 col13 Net-_D85-Pad2_ KEYSW\nD84 row5 Net-_D84-Pad2_ D\nKshftb1 col1 Net-_D73-Pad2_ KEYSW\nK2b1 col17 Net-_D87-Pad2_ KEYSW\nD87 row5 Net-_D87-Pad2_ D\nKctrlb1 col1 Net-_D90-Pad2_ KEYSW\nD90 row6 Net-_D90-Pad2_ D\nKwinb1 col2 Net-_D91-Pad2_ KEYSW\nD91 row6 Net-_D91-Pad2_ D\nKaltb1 col3 Net-_D92-Pad2_ KEYSW\nD92 row6 Net-_D92-Pad2_ D\nKspaceg1 col7 Net-_D94-Pad2_ KEYSW\nD94 row6 Net-_D94-Pad2_ D\nKctrld1 col12 Net-_D97-Pad2_ KEYSW\nD97 row6 Net-_D97-Pad2_ D\nD98 row6 Net-_D98-Pad2_ D\nKaltd1 col14 Net-_D99-Pad2_ KEYSW\nD99 row6 Net-_D99-Pad2_ D\nK0c1 col17 Net-_D101-Pad2_ KEYSW\nD101 row6 Net-_D101-Pad2_ D\nK.b1 col18 Net-_D102-Pad2_ KEYSW\nD102 row6 Net-_D102-Pad2_ D\nz1 col3 Net-_D75-Pad2_ KEYSW\nKfn1 Net-_D37-Pad2_ col14 KEYSW\nD85 row5 Net-_D85-Pad2_ D\nKshfte1 col14 Net-_D37-Pad2_ KEYSW\nKf1a1 col2 Net-_D2-Pad2_ KEYSW\nKf2b1 col4 Net-_D4-Pad2_ KEYSW\nD3 row1 Net-_D3-Pad2_ D\nKf2a1 Net-_D3-Pad2_ col3 KEYSW\nKf3b1 col5 Net-_D5-Pad2_ KEYSW\nD4 row1 Net-_D4-Pad2_ D\nKf3a1 Net-_D4-Pad2_ col4 KEYSW\nKf4b1 col6 Net-_D6-Pad2_ KEYSW\nD5 row1 Net-_D5-Pad2_ D\nKf4a1 Net-_D5-Pad2_ col5 KEYSW\nD6 row1 Net-_D6-Pad2_ D\nKf5a1 col6 Net-_D6-Pad2_ KEYSW\nD7 row1 Net-_D7-Pad2_ D\nKf6a1 col7 Net-_D7-Pad2_ KEYSW\nD8 row1 Net-_D8-Pad2_ D\nKf7a1 col8 Net-_D8-Pad2_ KEYSW\nKf8b1 col10 Net-_D10-Pad2_ KEYSW\nD9 row1 Net-_D9-Pad2_ D\nKf8a1 col9 Net-_D9-Pad2_ KEYSW\nKf9b1 col11 Net-_D11-Pad2_ KEYSW\nD10 row1 Net-_D10-Pad2_ D\nKf9a1 Net-_D10-Pad2_ col10 KEYSW\nKf10b1 col12 Net-_D12-Pad2_ KEYSW\nD11 row1 Net-_D11-Pad2_ D\nKf10a1 Net-_D11-Pad2_ col11 KEYSW\nKf11b1 col13 Net-_D13-Pad2_ KEYSW\nD12 row1 Net-_D12-Pad2_ D\nKf11a1 Net-_D12-Pad2_ col12 KEYSW\nD13 row1 Net-_D13-Pad2_ D\nKf12a1 Net-_D13-Pad2_ col13 KEYSW\nD14 row1 Net-_D14-Pad2_ D\nKesc2 col14 Net-_D14-Pad2_ KEYSW\nK0b1 col16 Net-_D100-Pad2_ KEYSW\nD100 row6 Net-_D100-Pad2_ D\nKctrla1 col1 Net-_D90-Pad2_ KEYSW\nKwina1 col2 Net-_D91-Pad2_ KEYSW\nKalta1 col3 Net-_D92-Pad2_ KEYSW\nkctrlc1 col12 Net-_D97-Pad2_ KEYSW\nKwinc1 col13 Net-_D98-Pad2_ KEYSW\nKwind1 col13 Net-_D98-Pad2_ KEYSW\nKaltc1 col14 Net-_D99-Pad2_ KEYSW\nKspaced1 col7 Net-_D94-Pad2_ KEYSW\nD93 row6 Net-_D93-Pad2_ D\nKspaceb1 col5 Net-_D93-Pad2_ KEYSW\nD95 row6 Net-_D95-Pad2_ D\nKspacei1 Net-_D95-Pad2_ col9 KEYSW\nKspacea1 Net-_D93-Pad2_ col5 KEYSW\nKspaceh1 col9 Net-_D95-Pad2_ KEYSW\nKiso1u1 col2 Net-_D74-Pad2_ KEYSW\nD51 row3 Net-_D51-Pad2_ D\nK\\1 col14 Net-_D51-Pad2_ KEYSW\nU1 NC_01 NC_02 col11 col12 col13 col14 col15 col16 col17 col18 row1 row2 row3 NC_03 NC_04 NC_05 col15 row5 row6 col1 col2 col3 col4 col5 col7 col6 col8 col9 GND NC_06 col10 TEENSY2.0\nKtilde2 Net-_D19-Pad2_ col1 KEYSW\nK10 col2 Net-_D20-Pad2_ KEYSW\nK13 col3 Net-_D21-Pad2_ KEYSW\nK14 col4 Net-_D22-Pad2_ KEYSW\nK15 col5 Net-_D23-Pad2_ KEYSW\nK16 col6 Net-_D24-Pad2_ KEYSW\nK17 col7 Net-_D25-Pad2_ KEYSW\nK18 col8 Net-_D26-Pad2_ KEYSW\nK19 col9 Net-_D27-Pad2_ KEYSW\nK20 col10 Net-_D28-Pad2_ KEYSW\nK21 col11 Net-_D29-Pad2_ KEYSW\nK-2 col12 Net-_D30-Pad2_ KEYSW\nK=2 col13 Net-_D31-Pad2_ KEYSW\nKbsa2 col15 Net-_D32-Pad2_ KEYSW\nKcaps2 col1 Net-_D56-Pad2_ KEYSW\na2 col2 Net-_D57-Pad2_ KEYSW\ns2 col3 Net-_D58-Pad2_ KEYSW\nd2 col4 Net-_D59-Pad2_ KEYSW\nf2 col5 Net-_D60-Pad2_ KEYSW\ng2 col6 Net-_D61-Pad2_ KEYSW\nh2 col7 Net-_D62-Pad2_ KEYSW\nj2 col8 Net-_D63-Pad2_ KEYSW\nk2 col9 Net-_D64-Pad2_ KEYSW\nl2 col10 Net-_D65-Pad2_ KEYSW\n;2 col11 Net-_;1-Pad1_ KEYSW\nK'2 col12 Net-_D67-Pad2_ KEYSW\nKenter2 col13 Net-_D68-Pad2_ KEYSW\nKenter3 Net-_D18-Pad2_ col14 KEYSW\nD18 col15 Net-_D18-Pad2_ D\nKshftc2 col1 Net-_D73-Pad2_ KEYSW\nKiso1u2 Net-_D74-Pad2_ col2 KEYSW\nz2 Net-_D75-Pad2_ col3 KEYSW\nx2 Net-_D76-Pad2_ col4 KEYSW\nc2 Net-_D77-Pad2_ col5 KEYSW\nv2 Net-_D78-Pad2_ col6 KEYSW\nb2 Net-_D79-Pad2_ col7 KEYSW\nn2 Net-_D80-Pad2_ col8 KEYSW\nm2 Net-_D81-Pad2_ col9 KEYSW\nK,2 Net-_D82-Pad2_ col10 KEYSW\nK.2 Net-_D83-Pad2_ col11 KEYSW\nK/a2 Net-_D84-Pad2_ col12 KEYSW\nKfn2 col13 Net-_D85-Pad2_ KEYSW\nD37 row5 Net-_D37-Pad2_ D\nKfn3 col14 Net-_D37-Pad2_ KEYSW\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ NC_07 USB_mini_micro_B\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ CONN_05LOCK\nKortho1 col2 Net-_D2-Pad2_ KEYSW\nKortho2 col3 Net-_D3-Pad2_ KEYSW\nKortho3 col4 Net-_D4-Pad2_ KEYSW\nKortho4 col5 Net-_D5-Pad2_ KEYSW\nKortho5 col6 Net-_D6-Pad2_ KEYSW\nKortho6 col7 Net-_D7-Pad2_ KEYSW\nKortho7 col8 Net-_D8-Pad2_ KEYSW\nKortho8 col9 Net-_D9-Pad2_ KEYSW\nKortho9 col10 Net-_D10-Pad2_ KEYSW\nKortho10 col11 Net-_D11-Pad2_ KEYSW\nKortho11 col12 Net-_D12-Pad2_ KEYSW\nKortho12 col13 Net-_D13-Pad2_ KEYSW\nKortho13 NC_08 Net-_D14-Pad2_ KEYSW\nKortho14 NC_09 Net-_D55-Pad2_ KEYSW\nKortho15 col1 Net-_D38-Pad2_ KEYSW\nKortho16 col2 Net-_D39-Pad2_ KEYSW\nKortho17 col3 Net-_D40-Pad2_ KEYSW\nKortho18 col4 Net-_D41-Pad2_ KEYSW\nKortho19 col5 Net-_D42-Pad2_ KEYSW\nKortho20 col6 NC_10 KEYSW\nKortho21 col7 NC_11 KEYSW\nKortho22 col8 Net-_D45-Pad2_ KEYSW\nKortho23 col9 Net-_D46-Pad2_ KEYSW\nKortho24 col10 Net-_D47-Pad2_ KEYSW\nKortho25 col11 Net-_D48-Pad2_ KEYSW\nKortho26 col12 Net-_D49-Pad2_ KEYSW\nKortho27 col13 Net-_D50-Pad2_ KEYSW\nKortho28 col14 Net-_D51-Pad2_ KEYSW\nKortho29 col15 Net-_D69-Pad2_ KEYSW\nKortho30 col1 Net-_D56-Pad2_ KEYSW\nKortho31 col2 Net-_D57-Pad2_ KEYSW\nKortho32 col3 Net-_D58-Pad2_ KEYSW\nKortho33 col4 Net-_D59-Pad2_ KEYSW\nKortho34 col5 Net-_D60-Pad2_ KEYSW\nKortho35 col6 Net-_D61-Pad2_ KEYSW\nKortho36 col7 Net-_D62-Pad2_ KEYSW\nKortho37 col8 Net-_D63-Pad2_ KEYSW\nKortho38 col9 Net-_D64-Pad2_ KEYSW\nKortho39 col10 Net-_D65-Pad2_ KEYSW\nKortho40 col11 Net-_;1-Pad1_ KEYSW\nKortho41 col12 Net-_D67-Pad2_ KEYSW\nKortho42 col13 Net-_D68-Pad2_ KEYSW\nKortho43 col14 NC_12 KEYSW\nKortho44 col15 Net-_D70-Pad2_ KEYSW\nKortho45 col1 Net-_D73-Pad2_ KEYSW\nKortho46 col2 Net-_D74-Pad2_ KEYSW\nKortho47 col3 Net-_D75-Pad2_ KEYSW\nKortho48 col4 Net-_D76-Pad2_ KEYSW\nKortho49 col5 Net-_D77-Pad2_ KEYSW\nKortho50 col6 Net-_D78-Pad2_ KEYSW\nKortho51 col7 Net-_D79-Pad2_ KEYSW\nKortho52 col8 Net-_D80-Pad2_ KEYSW\nKortho53 col9 Net-_D81-Pad2_ KEYSW\nKortho54 col10 Net-_D82-Pad2_ KEYSW\nKortho55 col11 Net-_D83-Pad2_ KEYSW\nKortho56 col12 Net-_D84-Pad2_ KEYSW\nKortho57 col13 Net-_D85-Pad2_ KEYSW\nKortho58 col14 Net-_D37-Pad2_ KEYSW\nKortho59 col15 Net-_D71-Pad2_ KEYSW\nKortho61 col1 Net-_D90-Pad2_ KEYSW\nKortho62 col2 Net-_D91-Pad2_ KEYSW\nKortho63 col3 Net-_D92-Pad2_ KEYSW\nKortho64 col4 Net-_D72-Pad2_ KEYSW\nKortho65 col5 Net-_D93-Pad2_ KEYSW\nKortho66 col6 Net-_D86-Pad2_ KEYSW\nKortho60 col7 Net-_D94-Pad2_ KEYSW\nKortho67 col8 Net-_D88-Pad2_ KEYSW\nKortho68 col9 Net-_D95-Pad2_ KEYSW\nKortho69 col10 Net-_D89-Pad2_ KEYSW\nKortho70 col11 Net-_D96-Pad2_ KEYSW\nKortho71 col12 Net-_D97-Pad2_ KEYSW\nKortho72 col13 Net-_D98-Pad2_ KEYSW\nKortho73 col14 Net-_D99-Pad2_ KEYSW\nKortho74 col15 Net-_D103-Pad2_ KEYSW\nD55 row1 Net-_D55-Pad2_ D\nD69 row3 Net-_D69-Pad2_ D\nD70 col15 Net-_D70-Pad2_ D\nD71 row5 Net-_D71-Pad2_ D\nD103 row6 Net-_D103-Pad2_ D\nD96 row6 Net-_D96-Pad2_ D\nD89 row6 Net-_D89-Pad2_ D\nD88 row6 Net-_D88-Pad2_ D\nD86 row6 Net-_D86-Pad2_ D\nD72 row6 Net-_D72-Pad2_ D\n.end\n"
    },
    {
        "filename": "8.cir",
        "prompt": "Design a circuit featuring a central AP6356S module for wireless connectivity, including SDIO and Bluetooth interfaces. The circuit should include two U.FL connectors (J1 and J2) for antenna connections, a 37.4MHz crystal oscillator (Y1, Epson FA-118T) with loading capacitors (C1 and C2), a 32kHz clock input (/CLK32K), and power supply decoupling with capacitors (C4, C5, C3). Implement a Bluetooth UART interface with RX, TX, CTS, and RTS lines connected through connector J50. Include a reset line (/BT_RST_N) and wake-up lines (/AP_WAKE_BT, /BT_WAKE_AP) for power management. A 10k resistor (R1) should connect /VDDIO to a filtered power rail, and a 4.7uH inductor (L1) should be paired with C3 for additional filtering. Connector J49 provides SDIO data lines (/SDIO_DATA_0-3), a command line (/SDIO_DATA_CMD), and a clock line (/SDIO_DATA_CLK). The circuit should operate from /VCC and GND.",
        "content": ".title KiCad schematic\nJ49 GND /SDIO_DATA_0 /SDIO_DATA_CLK /SDIO_DATA_1 GND /SDIO_DATA_2 /SDIO_DATA_CMD /SDIO_DATA_3 /WL_REG_ON /CLK32K /WL_WAKE_AP GND /VCC /VCC SBBJ49\nJ50 NC_01 /BT_UART_RX NC_02 /BT_UART_TX NC_03 /BT_UART_CTS NC_04 /BT_UART_RTS GND GND /BT_WAKE_AP /BT_RST_N /AP_WAKE_BT /VDDIO GND GND SBBJ50\nU1 GND Net-_J1-Pad1_ GND GND GND GND GND GND Net-_J2-Pad1_ GND GND NC_05 Net-_C2-Pad1_ Net-_C1-Pad1_ /WL_REG_ON /WL_WAKE_AP /SDIO_DATA_CMD /SDIO_DATA_CLK /SDIO_DATA_3 /SDIO_DATA_2 /SDIO_DATA_0 /SDIO_DATA_1 GND Net-_R1-Pad2_ Net-_C3-Pad1_ Net-_L1-Pad1_ NC_06 NC_07 NC_08 NC_09 /CLK32K GND NC_10 /VDDIO NC_11 /VCC NC_12 /BT_RST_N GND /BT_UART_TX /BT_UART_RX /BT_UART_RTS /BT_UART_CTS NC_13 NC_14 NC_15 NC_16 NC_17 /AP_WAKE_BT /BT_WAKE_AP ap6356s\nY1 Net-_C1-Pad1_ GND Net-_C2-Pad1_ GND 37.4MHz, 1.6x1.2mm, Epson FA-118T\nC1 Net-_C1-Pad1_ GND C\nC2 Net-_C2-Pad1_ GND C\nJ1 Net-_J1-Pad1_ GND GND UFL\nJ2 Net-_J2-Pad1_ GND GND UFL\nC3 Net-_C3-Pad1_ GND 4.7u, 0603, X5R, 10V\nR1 /VDDIO Net-_R1-Pad2_ 10K, 1%\nL1 Net-_L1-Pad1_ Net-_C3-Pad1_ 4.7uH, 1A\nC4 /VCC GND 1uF\nC5 /VCC GND 4.7uF\n.end\n"
    },
    {
        "filename": "862.cir",
        "prompt": "Design a circuit with a 24V input, protected by a fuse and Schottky diode, regulated to 5V using a ferrite bead and TVS diodes for overvoltage protection. Include input and output decoupling capacitors (1uF and 100nF) and a current-limiting resistor with an LED indicator on the 5V rail. The 24V rail also has a decoupling capacitor (1uF).",
        "content": ".title KiCad schematic\nVR1 +24V GND Net-_FB1-Pad2_ Wurth-FDSM\nF1 +24V Net-_D1-Pad1_ Fuse\nD1 Net-_D1-Pad1_ NC_01 D_Schottky\nD2 +24V GND D_TVS\nC1 +24V GND 1u\nC2 +5V GND 1u\nC3 +5V GND 100n\nFB1 +5V Net-_FB1-Pad2_ Ferrite_Bead\nD4 Net-_D4-Pad1_ +5V RED\nR1 Net-_D4-Pad1_ GND 510\nD3 +5V GND D_TVS\n.end\n"
    },
    {
        "filename": "1419.cir",
        "prompt": "Create a circuit with a boost converter (IS31LT3360) driving a chain of ten LEDs. The boost converter takes an input voltage (VCC and GND) and steps it up. A 47uH inductor (L2) and a 1uF capacitor (C6) form the primary components of the boost converter's output filter. A 0.22 Ohm resistor (R3) is connected between the output capacitor and VCC. A 0.1uF and 100uF decoupling capacitors (C5 and C4 respectively) are connected between VCC and GND. A diode (D2, PMEG4010EGWX) rectifies the boost converter output. The LEDs (D13-D22) are connected in series, with the first LED (D13) connected to the boost converter output (via C6), and each subsequent LED connected to the anode of the previous one. A 100 Ohm resistor (R1) is connected to a non-connected node (NC_01).",
        "content": ".title KiCad schematic\nU2 Net-_D2-Pad2_ GND Net-_R1-Pad1_ Net-_C6-Pad1_ VCC IS31LT3360\nL2 Net-_D2-Pad2_ Net-_C6-Pad2_ 47uH\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 1uF\nC5 VCC GND 0.1uF\nR3 Net-_C6-Pad1_ VCC 0.22\nD13 Net-_D13-Pad1_ Net-_C6-Pad1_ LED\nD14 Net-_D14-Pad1_ Net-_D13-Pad1_ LED\nD15 Net-_D15-Pad1_ Net-_D14-Pad1_ LED\nD16 Net-_D16-Pad1_ Net-_D15-Pad1_ LED\nD17 Net-_D17-Pad1_ Net-_D16-Pad1_ LED\nD18 Net-_D18-Pad1_ Net-_D17-Pad1_ LED\nD19 Net-_D19-Pad1_ Net-_D18-Pad1_ LED\nD20 Net-_D20-Pad1_ Net-_D19-Pad1_ LED\nD21 Net-_D21-Pad1_ Net-_D20-Pad1_ LED\nD22 Net-_C6-Pad2_ Net-_D21-Pad1_ LED\nC4 VCC GND 100uF\nD2 VCC Net-_D2-Pad2_ PMEG4010EGWX\nR1 Net-_R1-Pad1_ NC_01 100\n.end\n"
    },
    {
        "filename": "1330.cir",
        "prompt": "Create a schematic for an ATmega328P-based microcontroller development board with a USB interface for programming and an I2C interface for external communication. The board features a matrix of pushbuttons for user input, arranged in 4 rows (ROW0-ROW3) and 12 columns (COL0-COL11). Each button is connected to a row and column line through a 1N4148 diode to prevent ghosting. The microcontroller is programmed via an AVR-ISP-6 connector. A 16MHz crystal oscillator provides the clock signal. Power is supplied via a USB connection and a +5V rail. Include reset circuitry with a pull-up resistor and a dedicated reset button. Add decoupling capacitors (4.7uF and 100nF) for power stability. Include two LEDs (Green and Red) connected to I2C lines with current limiting resistors. A USB connector provides power and data lines, protected by 3.6V TVS diodes. Include a boot selection switch connected to the RESET line. I2C communication is provided through a dedicated connector. A 100mA fuse protects the USB power supply.",
        "content": ".title KiCad schematic\nU1 /RESET /COL11 /COL10 /USB_D+ /USB_D- /COL9 +5V GND Net-_C2-Pad1_ Net-_C1-Pad2_ /COL8 /COL7 /COL6 /ROW0 /ROW1 /ROW2 /ROW3 /COL5 /COL4 +5V NC_01 GND /COL3 /COL2 /COL1 /COL0 /i2c_SDA /i2c_SCL ATmega328P-PU\nR4 +5V /RESET 10k\nJ2 /COL5 +5V /COL4 /ROW3 /RESET GND AVR-ISP-6\nJ1 Net-_F1-Pad2_ Net-_D50-Pad1_ Net-_D49-Pad1_ NC_02 GND NC_03 USB\nF1 +5V Net-_F1-Pad2_ 100mA\nR2 Net-_D50-Pad1_ /USB_D- 68\nR1 +5V Net-_D50-Pad1_ 1.5k\nC3 +5V GND 4.7u\nC4 +5V GND 100n\nC5 +5V GND 100n\nD49 Net-_D49-Pad1_ GND 3.6V\nD50 Net-_D50-Pad1_ GND 3.6V\nR3 /USB_D+ Net-_D49-Pad1_ 68\nY1 Net-_C2-Pad1_ Net-_C1-Pad2_ 16Mhz\nJ3 +5V /i2c_SCL /i2c_SDA GND I2C_Connector\nR6 +5V /i2c_SDA I2C\nSW49 GND /RESET RESET\nSW50 GND /COL8 BOOT\nR8 Net-_LED1-Pad2_ /i2c_SDA 1.5k\nR7 Net-_LED2-Pad2_ /i2c_SCL 1.5k\nLED2 GND Net-_LED2-Pad2_ RED\nLED1 GND Net-_LED1-Pad2_ Green\nR5 +5V /i2c_SCL I2C\nD48 /ROW3 Net-_D48-Pad2_ 1N4148\nD47 /ROW3 Net-_D47-Pad2_ 1N4148\nD46 /ROW3 Net-_D46-Pad2_ 1N4148\nD45 /ROW3 Net-_D45-Pad2_ 1N4148\nD44 /ROW3 Net-_D44-Pad2_ 1N4148\nD43 /ROW3 Net-_D43-Pad2_ 1N4148\nSW48 Net-_D48-Pad2_ /COL5 SW_Push\nSW47 Net-_D47-Pad2_ /COL4 SW_Push\nSW46 Net-_D46-Pad2_ /COL3 SW_Push\nSW45 Net-_D45-Pad2_ /COL2 SW_Push\nSW44 Net-_D44-Pad2_ /COL1 SW_Push\nSW43 Net-_D43-Pad2_ /COL0 SW_Push\nD42 /ROW3 Net-_D42-Pad2_ 1N4148\nD41 /ROW3 Net-_D41-Pad2_ 1N4148\nD40 /ROW3 Net-_D40-Pad2_ 1N4148\nD39 /ROW3 Net-_D39-Pad2_ 1N4148\nD38 /ROW3 Net-_D38-Pad2_ 1N4148\nD37 /ROW3 Net-_D37-Pad2_ 1N4148\nSW42 Net-_D42-Pad2_ /COL11 SW_Push\nSW41 Net-_D41-Pad2_ /COL10 SW_Push\nSW40 Net-_D40-Pad2_ /COL9 SW_Push\nSW39 Net-_D39-Pad2_ /COL8 SW_Push\nSW38 Net-_D38-Pad2_ /COL7 SW_Push\nSW37 Net-_D37-Pad2_ /COL6 SW_Push\nD36 /ROW2 Net-_D36-Pad2_ 1N4148\nD35 /ROW2 Net-_D35-Pad2_ 1N4148\nD34 /ROW2 Net-_D34-Pad2_ 1N4148\nD33 /ROW2 Net-_D33-Pad2_ 1N4148\nD32 /ROW2 Net-_D32-Pad2_ 1N4148\nD31 /ROW2 Net-_D31-Pad2_ 1N4148\nSW36 Net-_D36-Pad2_ /COL5 SW_Push\nSW35 Net-_D35-Pad2_ /COL4 SW_Push\nSW34 Net-_D34-Pad2_ /COL3 SW_Push\nSW33 Net-_D33-Pad2_ /COL2 SW_Push\nSW32 Net-_D32-Pad2_ /COL1 SW_Push\nSW31 Net-_D31-Pad2_ /COL0 SW_Push\nD30 /ROW2 Net-_D30-Pad2_ 1N4148\nD29 /ROW2 Net-_D29-Pad2_ 1N4148\nD28 /ROW2 Net-_D28-Pad2_ 1N4148\nD27 /ROW2 Net-_D27-Pad2_ 1N4148\nD26 /ROW2 Net-_D26-Pad2_ 1N4148\nD25 /ROW2 Net-_D25-Pad2_ 1N4148\nSW30 Net-_D30-Pad2_ /COL11 SW_Push\nSW29 Net-_D29-Pad2_ /COL10 SW_Push\nSW28 Net-_D28-Pad2_ /COL9 SW_Push\nSW27 Net-_D27-Pad2_ /COL8 SW_Push\nSW26 Net-_D26-Pad2_ /COL7 SW_Push\nSW25 Net-_D25-Pad2_ /COL6 SW_Push\nD24 /ROW1 Net-_D24-Pad2_ 1N4148\nD23 /ROW1 Net-_D23-Pad2_ 1N4148\nD22 /ROW1 Net-_D22-Pad2_ 1N4148\nD21 /ROW1 Net-_D21-Pad2_ 1N4148\nD20 /ROW1 Net-_D20-Pad2_ 1N4148\nD19 /ROW1 Net-_D19-Pad2_ 1N4148\nSW24 Net-_D24-Pad2_ /COL5 SW_Push\nSW23 Net-_D23-Pad2_ /COL4 SW_Push\nSW22 Net-_D22-Pad2_ /COL3 SW_Push\nSW21 Net-_D21-Pad2_ /COL2 SW_Push\nSW20 Net-_D20-Pad2_ /COL1 SW_Push\nSW19 Net-_D19-Pad2_ /COL0 SW_Push\nD18 /ROW1 Net-_D18-Pad2_ 1N4148\nD17 /ROW1 Net-_D17-Pad2_ 1N4148\nD16 /ROW1 Net-_D16-Pad2_ 1N4148\nD15 /ROW1 Net-_D15-Pad2_ 1N4148\nD14 /ROW1 Net-_D14-Pad2_ 1N4148\nD13 /ROW1 Net-_D13-Pad2_ 1N4148\nSW18 Net-_D18-Pad2_ /COL11 SW_Push\nSW17 Net-_D17-Pad2_ /COL10 SW_Push\nSW16 Net-_D16-Pad2_ /COL9 SW_Push\nSW15 Net-_D15-Pad2_ /COL8 SW_Push\nSW14 Net-_D14-Pad2_ /COL7 SW_Push\nSW13 Net-_D13-Pad2_ /COL6 SW_Push\nD12 /ROW0 Net-_D12-Pad2_ 1N4148\nD11 /ROW0 Net-_D11-Pad2_ 1N4148\nD10 /ROW0 Net-_D10-Pad2_ 1N4148\nD9 /ROW0 Net-_D9-Pad2_ 1N4148\nD8 /ROW0 Net-_D8-Pad2_ 1N4148\nSW12 Net-_D12-Pad2_ /COL5 SW_Push\nSW11 Net-_D11-Pad2_ /COL4 SW_Push\nSW10 Net-_D10-Pad2_ /COL3 SW_Push\nSW9 Net-_D9-Pad2_ /COL2 SW_Push\nSW8 Net-_D8-Pad2_ /COL1 SW_Push\nD5 /ROW0 Net-_D5-Pad2_ 1N4148\nD4 /ROW0 Net-_D4-Pad2_ 1N4148\nD3 /ROW0 Net-_D3-Pad2_ 1N4148\nSW5 Net-_D5-Pad2_ /COL10 SW_Push\nSW4 Net-_D4-Pad2_ /COL9 SW_Push\nSW3 Net-_D3-Pad2_ /COL8 SW_Push\nSW2 Net-_D2-Pad2_ /COL7 SW_Push\nSW1 Net-_D1-Pad2_ /COL6 SW_Push\nD2 /ROW0 Net-_D2-Pad2_ 1N4148\nD1 /ROW0 Net-_D1-Pad2_ 1N4148\nSW6 Net-_D6-Pad2_ /COL11 SW_Push\nD6 /ROW0 Net-_D6-Pad2_ 1N4148\nSW7 Net-_D7-Pad2_ /COL0 SW_Push\nD7 /ROW0 Net-_D7-Pad2_ 1N4148\nC1 GND Net-_C1-Pad2_ 22p\nC2 Net-_C2-Pad1_ GND 22p\n.end\n"
    },
    {
        "filename": "1441.cir",
        "prompt": "Design a circuit with a CC3220MODSFMOB WiFi module (U1) connected to a JTAG interface (J4) and controlled by a microcontroller (U2). Include pull-down resistors (100k) on the SOP0, SOP1, and SOP2 pins of the CC3220, and on the JTAG TCK pin. Implement a reset circuit with a 10k resistor (R6) and a 0.1uF capacitor (C3) connected to the CC_nRESET pin. Provide power supply decoupling with 100uF (C1, C2) and 0.1uF (C4, C5, C6) capacitors. Include two status LEDs (STATUS_LED_1, STATUS_LED_2) driven by BSS138 transistors (Q1, Q2) with 270-ohm current-limiting resistors (R1, R2) and pull-up resistors (R10, R13). Include two unpopulated resistor footprints (R8, R9) connected to +3V3. The CC3220 is connected to ground via multiple nets. The J4 connector is a SMA connector.\n\n\n\n",
        "content": ".title KiCad schematic\nU2 GND GND NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 GND NC_14 NC_15 NC_16 NC_17 JTAG_TCK NC_18 SOP2 SOP1 NC_19 NC_20 GND GND NC_21 GND Net-_U1-Pad1_ GND NC_22 SOP0 CC_nRESET Net-_R8-Pad1_ +3V3 GND Net-_R9-Pad1_ +3V3 NC_23 NC_24 GND STATUS_LED_1 NC_25 NC_26 NC_27 STATUS_LED_2 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 GND GND GND GND GND GND GND GND GND CC3220MODSFMOB\nU1 Net-_U1-Pad1_ GND Net-_J4-Pad1_ GND DEA202450BT-1294C1-H\nJ4 Net-_J4-Pad1_ GND WIFI SMA\nR4 SOP0 GND 100k\nR5 SOP1 GND 100k\nR7 SOP2 GND 100k\nR3 JTAG_TCK GND 100k\nR6 +3V3 CC_nRESET 10k\nC3 CC_nRESET GND 0.1uF\nR8 Net-_R8-Pad1_ +3V3 DNP\nC1 +3V3 GND 100uF\nC2 +3V3 GND 100uF\nC4 +3V3 GND 0.1uF\nC5 +3V3 GND 0.1uF\nC6 +3V3 GND 0.1uF\nR9 Net-_R9-Pad1_ +3V3 DNP\nR2 Net-_Q2-Pad3_ Net-_D6-Pad1_ 270\nD6 Net-_D6-Pad1_ +3V3 LED\nQ2 STATUS_LED_1 GND Net-_Q2-Pad3_ BSS138\nR13 GND STATUS_LED_1 100k\nR1 Net-_Q1-Pad3_ Net-_D5-Pad1_ 270\nD5 Net-_D5-Pad1_ +3V3 LED\nQ1 STATUS_LED_2 GND Net-_Q1-Pad3_ BSS138\nR10 GND STATUS_LED_2 100k\n.end\n"
    },
    {
        "filename": "286.cir",
        "prompt": "Design a DC-DC buck converter circuit using an MP1584ENBB switching regulator. The circuit should include input and output filtering capacitors (C1, C2, and C3), and coupled inductors (L1 and L2) for the switching stage. Include Schottky diode (D1) for freewheeling. Provide connection points (J1-J10) for input, output, and potentially for monitoring/control signals. The circuit should operate from an input voltage connected to J2 and provide a regulated output voltage available at J3, J6, J5, J7, J8, J9, and J10. Ground should be a common reference.",
        "content": ".title KiCad schematic\nL1 Net-_D1-Pad1_ Net-_C1-Pad1_ Net-_J2-Pad1_ GND L_Core_Ferrite_Coupled\nU1 Net-_C1-Pad1_ GND GND Net-_C2-Pad1_ MP1584ENBB\nL2 GND Net-_C3-Pad2_ Net-_C2-Pad1_ Net-_C3-Pad1_ L_Core_Ferrite_Coupled\nC1 Net-_C1-Pad1_ GND CP\nC2 Net-_C2-Pad1_ GND CP\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D_Schottky\nJ3 Net-_C3-Pad2_ Conn_01x01\nJ4 Net-_C3-Pad1_ Conn_01x01\nJ1 Net-_D1-Pad2_ Conn_01x01\nJ2 Net-_J2-Pad1_ Conn_01x01\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ CP\nJ6 Net-_C3-Pad2_ Conn_01x01\nJ5 Net-_C3-Pad2_ Conn_01x01\nJ7 Net-_C3-Pad2_ Conn_01x01\nJ8 Net-_C3-Pad1_ Conn_01x01\nJ9 Net-_C3-Pad1_ Conn_01x01\nJ10 Net-_C3-Pad1_ Conn_01x01\n.end\n"
    },
    {
        "filename": "444.cir",
        "prompt": "Create a non-inverting amplifier circuit using an operational amplifier (OPAMP) powered by +15V and -15V supplies. The input signal is a 10V peak-to-peak sine wave at 50Hz, applied through a voltage source (V1). The feedback network consists of two resistors (R1 = 1k\u03a9 and R2 = 5k\u03a9) connected in series between the output and the inverting input of the op-amp. A third resistor (R3 = 833\u03a9) connects the non-inverting input to the input signal source.",
        "content": ".title KiCad schematic\nR1 Net-_R1-Pad1_ 0 1k\nR3 Net-_R3-Pad1_ Net-_R3-Pad2_ 833\nR2 Net-_R2-Pad1_ Net-_R1-Pad1_ 5k\nV1 Net-_R3-Pad2_ 0 sin(0 10 50 0)\nV2 Net-_U1-Pad5_ 0 +15v\nV3 Net-_U1-Pad4_ 0 -15v\nU1 Net-_R3-Pad1_ Net-_R1-Pad1_ Net-_R2-Pad1_ Net-_U1-Pad4_ Net-_U1-Pad5_ OPAMP\n.end\n"
    },
    {
        "filename": "1011.cir",
        "prompt": "Design a circuit featuring a PIC18F452-IP microcontroller and an LM324 quad operational amplifier. The PIC microcontroller has numerous unconnected pins (NC_01 through NC_36), with power connected to +5V and GND as indicated. The LM324 also has unconnected pins (NC_37 through NC_36). The circuit should represent a basic configuration with power supply connections for both ICs, but no specific functional connections between the PIC and the op-amp or any external components are required. Focus on accurately representing the pin connections as described in the netlist.",
        "content": ".title KiCad schematic\nU2 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 +5V GND NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 GND +5V NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 PIC18F452-IP\nU3 NC_37 NC_38 NC_39 LM324\n.end\n"
    },
    {
        "filename": "454.cir",
        "prompt": "Design a circuit with two differential amplifier stages using OPA333xxD and ADA4807-2ARM op-amps. Each stage has an input connector (InConnector) and an output connector (OutConnector). The input signals are capacitively coupled to the amplifiers. Each amplifier stage includes a feedback network composed of resistors to set the gain. The circuit also includes several decoupling capacitors and associated resistors for biasing and signal conditioning. The first stage uses two OPA333xxD op-amps, and the second stage uses two ADA4807-2ARM op-amps. The circuit should be suitable for amplifying differential signals.",
        "content": ".title KiCad schematic\nC57 NC_01 Net-_C57-Pad2_ C\nC59 NC_02 Net-_C57-Pad2_ C\nC58 Net-_C58-Pad1_ NC_03 C\nC60 Net-_C58-Pad1_ NC_04 C\nJ24 Net-_C57-Pad2_ NC_05 Net-_J24-Pad3_ Net-_J24-Pad4_ NC_06 Net-_C58-Pad1_ InConnector\nJ25 Net-_C61-Pad2_ NC_07 Net-_J25-Pad3_ Net-_J25-Pad4_ NC_08 Net-_C62-Pad1_ OutConnector\nU14 NC_09 Net-_R161-Pad1_ Net-_R156-Pad2_ NC_10 NC_11 Net-_J25-Pad3_ NC_12 NC_13 OPA333xxD\nR161 Net-_R161-Pad1_ Net-_J25-Pad3_ R\nR159 NC_14 Net-_R156-Pad2_ R\nR155 Net-_R153-Pad2_ Net-_J25-Pad3_ R\nR156 Net-_R153-Pad2_ Net-_R156-Pad2_ R\nR153 Net-_J24-Pad3_ Net-_R153-Pad2_ R\nR162 NC_15 Net-_R161-Pad1_ R\nU15 NC_16 Net-_R163-Pad1_ Net-_R158-Pad2_ NC_17 NC_18 Net-_J25-Pad4_ NC_19 NC_20 OPA333xxD\nR163 Net-_R163-Pad1_ Net-_J25-Pad4_ R\nR160 NC_21 Net-_R158-Pad2_ R\nR157 Net-_R154-Pad2_ Net-_J25-Pad4_ R\nR158 Net-_R154-Pad2_ Net-_R158-Pad2_ R\nR154 Net-_J24-Pad4_ Net-_R154-Pad2_ R\nR164 NC_22 Net-_R163-Pad1_ R\nC61 NC_23 Net-_C61-Pad2_ C\nC63 NC_24 Net-_C61-Pad2_ C\nC62 Net-_C62-Pad1_ NC_25 C\nC64 Net-_C62-Pad1_ NC_26 C\nC65 NC_27 Net-_C65-Pad2_ C\nC67 NC_28 Net-_C65-Pad2_ C\nC66 Net-_C66-Pad1_ NC_29 C\nC68 Net-_C66-Pad1_ NC_30 C\nJ26 Net-_C65-Pad2_ NC_31 Net-_J26-Pad3_ Net-_J26-Pad4_ NC_32 Net-_C66-Pad1_ InConnector\nJ27 Net-_C69-Pad2_ NC_33 Net-_J27-Pad3_ Net-_J27-Pad4_ NC_34 Net-_C70-Pad1_ OutConnector\nR171 NC_35 Net-_R168-Pad2_ R\nR167 Net-_R165-Pad2_ Net-_R167-Pad2_ R\nR168 Net-_R165-Pad2_ Net-_R168-Pad2_ R\nR165 Net-_J26-Pad3_ Net-_R165-Pad2_ R\nU16 Net-_J27-Pad3_ Net-_R185-Pad1_ Net-_R180-Pad2_ NC_36 Net-_R168-Pad2_ Net-_R173-Pad1_ Net-_R167-Pad2_ NC_37 ADA4807-2ARM\nR183 NC_38 Net-_R180-Pad2_ R\nR179 Net-_R177-Pad2_ Net-_J27-Pad3_ R\nR180 Net-_R177-Pad2_ Net-_R180-Pad2_ R\nR177 Net-_R167-Pad2_ Net-_R177-Pad2_ R\nR173 Net-_R173-Pad1_ Net-_R167-Pad2_ R\nR174 NC_39 Net-_R173-Pad1_ R\nR185 Net-_R185-Pad1_ Net-_J27-Pad3_ R\nR186 NC_40 Net-_R185-Pad1_ R\nC69 NC_41 Net-_C69-Pad2_ C\nC71 NC_42 Net-_C69-Pad2_ C\nC70 Net-_C70-Pad1_ NC_43 C\nC72 Net-_C70-Pad1_ NC_44 C\nR172 NC_45 Net-_R170-Pad2_ R\nR169 Net-_R166-Pad2_ Net-_R169-Pad2_ R\nR170 Net-_R166-Pad2_ Net-_R170-Pad2_ R\nR166 Net-_J26-Pad4_ Net-_R166-Pad2_ R\nU17 Net-_J27-Pad4_ Net-_R187-Pad1_ Net-_R182-Pad2_ NC_46 Net-_R170-Pad2_ Net-_R175-Pad1_ Net-_R169-Pad2_ NC_47 ADA4807-2ARM\nR184 NC_48 Net-_R182-Pad2_ R\nR181 Net-_R178-Pad2_ Net-_J27-Pad4_ R\nR182 Net-_R178-Pad2_ Net-_R182-Pad2_ R\nR178 Net-_R169-Pad2_ Net-_R178-Pad2_ R\nR175 Net-_R175-Pad1_ Net-_R169-Pad2_ R\nR176 NC_49 Net-_R175-Pad1_ R\nR187 Net-_R187-Pad1_ Net-_J27-Pad4_ R\nR188 NC_50 Net-_R187-Pad1_ R\n.end\n"
    },
    {
        "filename": "1380.cir",
        "prompt": "Create a schematic representing a Nordic Semiconductor nRF52833 Bluetooth Low Energy module breakout board, with all pins labeled NC_01 through NRF52833_BE33_module. The netlist only defines the component and its pins; no connections or other components are specified.\n\n\n\n",
        "content": ".title KiCad schematic\nM1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NRF52833_BE33_module\n.end\n"
    },
    {
        "filename": "602.cir",
        "prompt": "Generate a simple RLC low-pass filter circuit. The input voltage (V1) is an AC source with a voltage of 10V. The filter consists of a 1k\u03a9 resistor (R1), a 100mH inductor (L1), and a 0.01\u00b5F capacitor (C1). The output is taken across the capacitor (C1) to ground. Perform an AC analysis with a decade sweep from 1 Hz to 1 MHz using 10 points per decade.",
        "content": ".title KiCad schematic\nV1 Net-_R1-Pad2_ GND ac 10 0\nR1 Net-_L1-Pad1_ Net-_R1-Pad2_ 1k\nL1 Net-_L1-Pad1_ Net-_C1-Pad1_ 100m\nC1 Net-_C1-Pad1_ GND 0.01u\n.ac dec 10 1 1meg\n.end\n"
    },
    {
        "filename": "604.cir",
        "prompt": "Create a simple DC-DC buck converter circuit with a transformer for voltage step-down, a full-bridge rectifier for DC conversion, and a large filter capacitor for smoothing the output voltage. The input is connected to a connector J2 with two pads. The transformer (T1) has a single primary winding connected to the connector and a single secondary winding connected to the rectifier. The rectifier (D1) converts the AC voltage from the transformer secondary to DC. The output DC voltage is filtered by capacitor C1 connected to ground and the positive rail (/Vcc).",
        "content": ".title KiCad schematic\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Conn_01x02\nT1 Net-_J2-Pad2_ Net-_J2-Pad1_ Net-_D1-Pad4_ Net-_D1-Pad3_ Transformer_1P_1S\nD1 /Vcc /GND Net-_D1-Pad3_ Net-_D1-Pad4_ FB_RECT\nC1 /Vcc /GND 470uF 50v\n.end\n"
    },
    {
        "filename": "363.cir",
        "prompt": "Design a circuit featuring an STM32F103C8T6 microcontroller controlling multiple TCRT5000 infrared reflectance sensors via LM393 comparators, and driving an L298N motor driver. The circuit includes pull-up resistors (R1-R8) connected to VCC for the sensor and comparator inputs. Each TCRT5000 sensor is connected to a dedicated LM393 comparator (U2, U6, U7, U3, U8, U9). The outputs of the comparators (U2, U6, U7, U3, U8, U9) are connected to specific GPIO pins on the STM32 microcontroller (U1). The STM32 microcontroller controls the L298N motor driver (U5). Include necessary power (VCC, GND) and net connections as indicated. Some microcontroller pins and resistor connections are left unconnected (NC).\n\n\n\n",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 Net-_R7-Pad1_ Net-_R1-Pad1_ NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 Net-_U1-Pad24_ Net-_R8-Pad1_ NC_22 NC_23 NC_24 NC_25 NC_26 Net-_U1-Pad31_ Net-_U1-Pad32_ Net-_U1-Pad33_ NC_27 NC_28 Net-_U1-Pad36_ Net-_U1-Pad37_ NC_29 Net-_R2-Pad1_ Net-_U1-Pad40_ STM32F103C8T6\nU4 Net-_R2-Pad1_ GND GND Net-_R4-Pad1_ tcrt5000\nU7 Net-_U1-Pad24_ GND VCC lm393\nU2 Net-_U1-Pad40_ GND VCC lm393\nU6 Net-_U1-Pad31_ GND VCC lm393\nU9 Net-_R8-Pad1_ GND GND Net-_R5-Pad1_ tcrt5000\nU3 Net-_R1-Pad1_ GND GND Net-_R3-Pad2_ tcrt5000\nU8 Net-_R7-Pad1_ GND GND Net-_R6-Pad2_ tcrt5000\nR2 Net-_R2-Pad1_ VCC R\nR8 Net-_R8-Pad1_ VCC R\nR1 Net-_R1-Pad1_ VCC R\nR7 Net-_R7-Pad1_ VCC R\nR6 NC_30 Net-_R6-Pad2_ R\nR3 VCC Net-_R3-Pad2_ R\nR4 Net-_R4-Pad1_ VCC R\nR5 Net-_R5-Pad1_ VCC R\nU5 Net-_U1-Pad32_ Net-_U1-Pad33_ Net-_U1-Pad36_ Net-_U1-Pad37_ l298mini\n.end\n"
    },
    {
        "filename": "973.cir",
        "prompt": "Create a circuit with four 8-bit parallel inputs (a, b, c, d) and one 8-bit parallel output (o). Each input bit has a corresponding pull-down resistor to ground. The circuit utilizes N-channel MOSFETs (2N7000) configured as switches. Each input bit controls a corresponding output bit through a series of AND gates implemented with MOSFETs, and then a final MOSFET switch to the output. There are also two select lines (s0, s1) that influence the signal path. A power supply (VCC) and ground (GND) are present. Include jumpers for LED power and solder jumpers. Each output bit also has a pull-up resistor to VCC. Finally, include eight LEDs connected to the output, each with a current-limiting resistor.",
        "content": ".title KiCad schematic\nJ1 /a0 /a1 /a2 /a3 /a4 /a5 /a6 /a7 Conn_01x08\nJ6 /o0 /o1 /o2 /o3 /o4 /o5 /o6 /o7 Conn_01x08\nJ2 /b0 /b1 /b2 /b3 /b4 /b5 /b6 /b7 Conn_01x08\nJ3 /c0 /c1 /c2 /c3 /c4 /c5 /c6 /c7 Conn_01x08\nJ4 /d0 /d1 /d2 /d3 /d4 /d5 /d6 /d7 Conn_01x08\nJ7 GND VCC PWR-2_pole_power_connector\nQ16 /sa_and /a0 Net-_Q16-Pad3_ 2N7000\nQ3 GND /sa /sa_and 2N7000\nR42 VCC Net-_Q16-Pad3_ R\nQ20 GND Net-_Q16-Pad3_ /o0 2N7000\nQ17 /sb_and /b0 Net-_Q16-Pad3_ 2N7000\nQ7 GND /sb /sb_and 2N7000\nR43 VCC /o0 R\nQ18 /sc_and /c0 Net-_Q16-Pad3_ 2N7000\nQ19 /sd_and /d0 Net-_Q16-Pad3_ 2N7000\nQ12 Net-_Q12-Pad1_ /s0 Net-_Q12-Pad3_ 2N7000\nQ13 GND /s1 Net-_Q12-Pad1_ 2N7000\nQ1 GND /s0 /sa 2N7000\nQ2 GND /s1 /sa 2N7000\nR35 VCC /sa R\nQ4 GND /s0 /sb 2N7000\nQ5 GND Net-_Q5-Pad2_ /sb 2N7000\nR36 VCC /sb R\nQ9 GND Net-_Q8-Pad3_ /sc 2N7000\nR39 VCC /sc R\nQ6 GND /s1 Net-_Q5-Pad2_ 2N7000\nR37 VCC Net-_Q5-Pad2_ R\nQ8 GND /s0 Net-_Q8-Pad3_ 2N7000\nR38 VCC Net-_Q8-Pad3_ R\nR40 VCC Net-_Q12-Pad3_ R\nQ14 GND Net-_Q12-Pad3_ /sd 2N7000\nR41 VCC /sd R\nJ5 /s0 /s1 Conn_01x02\nD1 Net-_D1-Pad1_ /LED_PWR LED\nR58 Net-_D1-Pad1_ Net-_Q56-Pad3_ R\nD2 Net-_D2-Pad1_ /LED_PWR LED\nR59 Net-_D2-Pad1_ Net-_Q57-Pad3_ R\nD3 Net-_D3-Pad1_ /LED_PWR LED\nR60 Net-_D3-Pad1_ Net-_Q58-Pad3_ R\nD4 Net-_D4-Pad1_ /LED_PWR LED\nR61 Net-_D4-Pad1_ Net-_Q59-Pad3_ R\nD5 Net-_D5-Pad1_ /LED_PWR LED\nR62 Net-_D5-Pad1_ Net-_Q60-Pad3_ R\nD6 Net-_D6-Pad1_ /LED_PWR LED\nR63 Net-_D6-Pad1_ Net-_Q61-Pad3_ R\nD7 Net-_D7-Pad1_ /LED_PWR LED\nR64 Net-_D7-Pad1_ Net-_Q62-Pad3_ R\nD8 Net-_D8-Pad1_ /LED_PWR LED\nR65 Net-_D8-Pad1_ Net-_Q63-Pad3_ R\nQ56 GND /a0 Net-_Q56-Pad3_ 2N7000\nQ57 GND /a1 Net-_Q57-Pad3_ 2N7000\nQ58 GND /a2 Net-_Q58-Pad3_ 2N7000\nQ59 GND /a3 Net-_Q59-Pad3_ 2N7000\nQ60 GND /a4 Net-_Q60-Pad3_ 2N7000\nQ61 GND /a5 Net-_Q61-Pad3_ 2N7000\nQ62 GND /a6 Net-_Q62-Pad3_ 2N7000\nQ63 GND /a7 Net-_Q63-Pad3_ 2N7000\nD9 Net-_D9-Pad1_ /LED_PWR LED\nR66 Net-_D9-Pad1_ Net-_Q64-Pad3_ R\nD10 Net-_D10-Pad1_ /LED_PWR LED\nR67 Net-_D10-Pad1_ Net-_Q65-Pad3_ R\nD11 Net-_D11-Pad1_ /LED_PWR LED\nR68 Net-_D11-Pad1_ Net-_Q66-Pad3_ R\nD12 Net-_D12-Pad1_ /LED_PWR LED\nR69 Net-_D12-Pad1_ Net-_Q67-Pad3_ R\nD13 Net-_D13-Pad1_ /LED_PWR LED\nR70 Net-_D13-Pad1_ Net-_Q68-Pad3_ R\nD14 Net-_D14-Pad1_ /LED_PWR LED\nR71 Net-_D14-Pad1_ Net-_Q69-Pad3_ R\nD15 Net-_D15-Pad1_ /LED_PWR LED\nR72 Net-_D15-Pad1_ Net-_Q70-Pad3_ R\nD16 Net-_D16-Pad1_ /LED_PWR LED\nR73 Net-_D16-Pad1_ Net-_Q71-Pad3_ R\nQ64 GND /b0 Net-_Q64-Pad3_ 2N7000\nQ65 GND /b1 Net-_Q65-Pad3_ 2N7000\nQ66 GND /b2 Net-_Q66-Pad3_ 2N7000\nQ67 GND /b3 Net-_Q67-Pad3_ 2N7000\nQ68 GND /b4 Net-_Q68-Pad3_ 2N7000\nQ69 GND /b5 Net-_Q69-Pad3_ 2N7000\nQ70 GND /b6 Net-_Q70-Pad3_ 2N7000\nQ71 GND /b7 Net-_Q71-Pad3_ 2N7000\nD17 Net-_D17-Pad1_ /LED_PWR LED\nR74 Net-_D17-Pad1_ Net-_Q72-Pad3_ R\nD18 Net-_D18-Pad1_ /LED_PWR LED\nR75 Net-_D18-Pad1_ Net-_Q73-Pad3_ R\nD19 Net-_D19-Pad1_ /LED_PWR LED\nR76 Net-_D19-Pad1_ Net-_Q74-Pad3_ R\nD20 Net-_D20-Pad1_ /LED_PWR LED\nR77 Net-_D20-Pad1_ Net-_Q75-Pad3_ R\nD21 Net-_D21-Pad1_ /LED_PWR LED\nR78 Net-_D21-Pad1_ Net-_Q76-Pad3_ R\nD22 Net-_D22-Pad1_ /LED_PWR LED\nR79 Net-_D22-Pad1_ Net-_Q77-Pad3_ R\nD23 Net-_D23-Pad1_ /LED_PWR LED\nR80 Net-_D23-Pad1_ Net-_Q78-Pad3_ R\nD24 Net-_D24-Pad1_ /LED_PWR LED\nR81 Net-_D24-Pad1_ Net-_Q79-Pad3_ R\nQ72 GND /c0 Net-_Q72-Pad3_ 2N7000\nQ73 GND /c1 Net-_Q73-Pad3_ 2N7000\nQ74 GND /c2 Net-_Q74-Pad3_ 2N7000\nQ75 GND /c3 Net-_Q75-Pad3_ 2N7000\nQ76 GND /c4 Net-_Q76-Pad3_ 2N7000\nQ77 GND /c5 Net-_Q77-Pad3_ 2N7000\nQ78 GND /c6 Net-_Q78-Pad3_ 2N7000\nQ79 GND /c7 Net-_Q79-Pad3_ 2N7000\nD25 Net-_D25-Pad1_ /LED_PWR LED\nR82 Net-_D25-Pad1_ Net-_Q80-Pad3_ R\nD26 Net-_D26-Pad1_ /LED_PWR LED\nR83 Net-_D26-Pad1_ Net-_Q81-Pad3_ R\nD27 Net-_D27-Pad1_ /LED_PWR LED\nR84 Net-_D27-Pad1_ Net-_Q82-Pad3_ R\nD28 Net-_D28-Pad1_ /LED_PWR LED\nR85 Net-_D28-Pad1_ Net-_Q83-Pad3_ R\nD29 Net-_D29-Pad1_ /LED_PWR LED\nR86 Net-_D29-Pad1_ Net-_Q84-Pad3_ R\nD30 Net-_D30-Pad1_ /LED_PWR LED\nR87 Net-_D30-Pad1_ Net-_Q85-Pad3_ R\nD31 Net-_D31-Pad1_ /LED_PWR LED\nR88 Net-_D31-Pad1_ Net-_Q86-Pad3_ R\nD32 Net-_D32-Pad1_ /LED_PWR LED\nR89 Net-_D32-Pad1_ Net-_Q87-Pad3_ R\nQ80 GND /d0 Net-_Q80-Pad3_ 2N7000\nQ81 GND /d1 Net-_Q81-Pad3_ 2N7000\nQ82 GND /d2 Net-_Q82-Pad3_ 2N7000\nQ83 GND /d3 Net-_Q83-Pad3_ 2N7000\nQ84 GND /d4 Net-_Q84-Pad3_ 2N7000\nQ85 GND /d5 Net-_Q85-Pad3_ 2N7000\nQ86 GND /d6 Net-_Q86-Pad3_ 2N7000\nQ87 GND /d7 Net-_Q87-Pad3_ 2N7000\nD37 Net-_D37-Pad1_ /LED_PWR LED\nR94 Net-_D37-Pad1_ Net-_Q92-Pad3_ R\nD38 Net-_D38-Pad1_ /LED_PWR LED\nR95 Net-_D38-Pad1_ Net-_Q93-Pad3_ R\nD39 Net-_D39-Pad1_ /LED_PWR LED\nR96 Net-_D39-Pad1_ Net-_Q94-Pad3_ R\nD40 Net-_D40-Pad1_ /LED_PWR LED\nR97 Net-_D40-Pad1_ Net-_Q95-Pad3_ R\nD41 Net-_D41-Pad1_ /LED_PWR LED\nR98 Net-_D41-Pad1_ Net-_Q96-Pad3_ R\nD42 Net-_D42-Pad1_ /LED_PWR LED\nR99 Net-_D42-Pad1_ Net-_Q97-Pad3_ R\nD43 Net-_D43-Pad1_ /LED_PWR LED\nR100 Net-_D43-Pad1_ Net-_Q98-Pad3_ R\nD44 Net-_D44-Pad1_ /LED_PWR LED\nR101 Net-_D44-Pad1_ Net-_Q99-Pad3_ R\nQ92 GND /o0 Net-_Q92-Pad3_ 2N7000\nQ93 GND /o1 Net-_Q93-Pad3_ 2N7000\nQ94 GND /o2 Net-_Q94-Pad3_ 2N7000\nQ95 GND /o3 Net-_Q95-Pad3_ 2N7000\nQ96 GND /o4 Net-_Q96-Pad3_ 2N7000\nQ97 GND /o5 Net-_Q97-Pad3_ 2N7000\nQ98 GND /o6 Net-_Q98-Pad3_ 2N7000\nQ99 GND /o7 Net-_Q99-Pad3_ 2N7000\nD33 Net-_D33-Pad1_ /LED_PWR LED\nR90 Net-_D33-Pad1_ Net-_Q88-Pad3_ R\nD34 Net-_D34-Pad1_ /LED_PWR LED\nR91 Net-_D34-Pad1_ Net-_Q89-Pad3_ R\nD35 Net-_D35-Pad1_ /LED_PWR LED\nR92 Net-_D35-Pad1_ Net-_Q90-Pad3_ R\nD36 Net-_D36-Pad1_ /LED_PWR LED\nR93 Net-_D36-Pad1_ Net-_Q91-Pad3_ R\nQ88 GND /sa Net-_Q88-Pad3_ 2N7000\nQ89 GND /sb Net-_Q89-Pad3_ 2N7000\nQ90 GND /sc Net-_Q90-Pad3_ 2N7000\nQ91 GND /sd Net-_Q91-Pad3_ 2N7000\nQ11 GND /sc /sc_and 2N7000\nQ15 GND /sd /sd_and 2N7000\nQ21 /sa_and /a1 Net-_Q21-Pad3_ 2N7000\nR44 VCC Net-_Q21-Pad3_ R\nQ25 GND Net-_Q21-Pad3_ /o1 2N7000\nQ22 /sb_and /b1 Net-_Q21-Pad3_ 2N7000\nR45 VCC /o1 R\nQ23 /sc_and /c1 Net-_Q21-Pad3_ 2N7000\nQ24 /sd_and /d1 Net-_Q21-Pad3_ 2N7000\nQ26 /sa_and /a2 Net-_Q26-Pad3_ 2N7000\nR46 VCC Net-_Q26-Pad3_ R\nQ30 GND Net-_Q26-Pad3_ /o2 2N7000\nQ27 /sb_and /b2 Net-_Q26-Pad3_ 2N7000\nR47 VCC /o2 R\nQ28 /sc_and /c2 Net-_Q26-Pad3_ 2N7000\nQ29 /sd_and /d2 Net-_Q26-Pad3_ 2N7000\nQ31 /sa_and /a3 Net-_Q31-Pad3_ 2N7000\nR48 VCC Net-_Q31-Pad3_ R\nQ35 GND Net-_Q31-Pad3_ /o3 2N7000\nQ32 /sb_and /b3 Net-_Q31-Pad3_ 2N7000\nR49 VCC /o3 R\nQ33 /sc_and /c3 Net-_Q31-Pad3_ 2N7000\nQ34 /sd_and /d3 Net-_Q31-Pad3_ 2N7000\nQ36 /sa_and /a4 Net-_Q36-Pad3_ 2N7000\nR50 VCC Net-_Q36-Pad3_ R\nQ40 GND Net-_Q36-Pad3_ /o4 2N7000\nQ37 /sb_and /b4 Net-_Q36-Pad3_ 2N7000\nR51 VCC /o4 R\nQ38 /sc_and /c4 Net-_Q36-Pad3_ 2N7000\nQ39 /sd_and /d4 Net-_Q36-Pad3_ 2N7000\nQ41 /sa_and /a5 Net-_Q41-Pad3_ 2N7000\nR52 VCC Net-_Q41-Pad3_ R\nQ45 GND Net-_Q41-Pad3_ /o5 2N7000\nQ42 /sb_and /b5 Net-_Q41-Pad3_ 2N7000\nR53 VCC /o5 R\nQ43 /sc_and /c5 Net-_Q41-Pad3_ 2N7000\nQ44 /sd_and /d5 Net-_Q41-Pad3_ 2N7000\nQ46 /sa_and /a6 Net-_Q46-Pad3_ 2N7000\nR54 VCC Net-_Q46-Pad3_ R\nQ50 GND Net-_Q46-Pad3_ /o6 2N7000\nQ47 /sb_and /b6 Net-_Q46-Pad3_ 2N7000\nR55 VCC /o6 R\nQ48 /sc_and /c6 Net-_Q46-Pad3_ 2N7000\nQ49 /sd_and /d6 Net-_Q46-Pad3_ 2N7000\nQ51 /sa_and /a7 Net-_Q51-Pad3_ 2N7000\nR56 VCC Net-_Q51-Pad3_ R\nQ55 GND Net-_Q51-Pad3_ /o7 2N7000\nQ52 /sb_and /b7 Net-_Q51-Pad3_ 2N7000\nR57 VCC /o7 R\nQ53 /sc_and /c7 Net-_Q51-Pad3_ 2N7000\nQ54 /sd_and /d7 Net-_Q51-Pad3_ 2N7000\nQ10 GND /s1 /sc 2N7000\nJP1 /LED_PWR VCC Jumper_2_Open\nJP2 /LED_PWR VCC SolderJumper_2_Open\nR1 /a0 GND R\nR2 /a1 GND R\nR3 /a2 GND R\nR4 /a3 GND R\nR5 /a4 GND R\nR6 /a5 GND R\nR7 /a6 GND R\nR8 /a7 GND R\nR9 /b0 GND R\nR10 /b1 GND R\nR11 /b2 GND R\nR12 /b3 GND R\nR13 /b4 GND R\nR14 /b5 GND R\nR15 /b6 GND R\nR16 /b7 GND R\nR17 /c0 GND R\nR18 /c1 GND R\nR19 /c2 GND R\nR20 /c3 GND R\nR21 /c4 GND R\nR22 /c5 GND R\nR23 /c6 GND R\nR24 /c7 GND R\nR25 /d0 GND R\nR26 /d1 GND R\nR27 /d2 GND R\nR28 /d3 GND R\nR29 /d4 GND R\nR30 /d5 GND R\nR31 /d6 GND R\nR32 /d7 GND R\nR33 /s0 GND R\nR34 /s1 GND R\n.end\n"
    },
    {
        "filename": "1039.cir",
        "prompt": "Create a circuit with a 74LS125 quad buffer, each buffer input connected to a 10k pull-down resistor to ground and a 10k pull-up resistor to VCC. Each buffer output is connected to a test point. Include two small value capacitors connected from VCC to ground for power supply decoupling. Label the inputs I1 through I4 and the outputs O1 through O4, corresponding to the buffer order in the 74LS125.",
        "content": ".title KiCad schematic\nU1 Net-_R1-Pad1_ Net-_TP1-Pad1_ Net-_TP5-Pad1_ Net-_R2-Pad1_ Net-_TP2-Pad1_ Net-_TP6-Pad1_ GND Net-_TP7-Pad1_ Net-_TP3-Pad1_ Net-_R3-Pad1_ Net-_TP8-Pad1_ Net-_TP4-Pad1_ Net-_R4-Pad1_ VCC 74LS125\nR1 Net-_R1-Pad1_ GND 10K\nTP1 Net-_TP1-Pad1_ I1\nTP5 Net-_TP5-Pad1_ O1\nR5 VCC Net-_R1-Pad1_ 10K\nR2 Net-_R2-Pad1_ GND 10K\nTP2 Net-_TP2-Pad1_ I1\nTP6 Net-_TP6-Pad1_ O1\nR6 VCC Net-_R2-Pad1_ 10K\nR3 Net-_R3-Pad1_ GND 10K\nTP3 Net-_TP3-Pad1_ I1\nTP7 Net-_TP7-Pad1_ O1\nR7 VCC Net-_R3-Pad1_ 10K\nR4 Net-_R4-Pad1_ GND 10K\nTP4 Net-_TP4-Pad1_ I1\nTP8 Net-_TP8-Pad1_ O1\nR8 VCC Net-_R4-Pad1_ 10K\nC1 VCC GND C_Small\nC2 VCC GND C_Small\n.end\n"
    },
    {
        "filename": "153.cir",
        "prompt": "Create a SPICE netlist representing a STM32F446RE microcontroller. The microcontroller has 64 unconnected pins labeled NC_01 through NC_64. The netlist should include a title indicating it originated from a KiCad schematic.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 STM32F446RE\n.end\n"
    },
    {
        "filename": "322.cir",
        "prompt": "Design a circuit featuring a 29AL064 EEPROM memory chip interfaced with an address and data bus. The circuit includes a header (J1) for the 21-bit address lines (ADDR), a header (J2) for data input/output (DAT), control signals (/~BYTE, /~CS, /~OE, /~RST, /~WE, /RY~BY, /~WP), and power connections (VCC, GND). A decoupling capacitor (100nF) is connected between VCC and GND. The EEPROM (U1) has its address lines connected to the ADDR header, data lines to the DAT header, and control lines to their respective signals. Include necessary connections for the enable pin (EN29AL064) and unused pins (NC_01, NC_02, NC_03, NC_04).",
        "content": ".title KiCad schematic\nJ2 /D14 /D15 /D12 /D13 /D10 /D11 /D8 /D9 /D6 /D7 /D4 /D5 /D2 /D3 /D0 /D1 GND VCC VCC /~BYTE /~CS /~OE /~RST /~WE /RY~BY /~WP DAT\nC1 VCC GND 100nF\nU1 /A15 /A14 /A13 /A12 /A11 /A10 /A9 /A8 /A20 /~WE /~RST /A21 /~WP /RY~BY /A18 /A17 /A7 /A19 /A5 /A4 /A3 /A2 /A1 /A0 /~CS GND /~OE /D0 /D8 /D1 /D9 /D2 /D10 /D3 /D11 VCC /D4 /D12 /D5 /D13 /D6 /D14 /D7 /D15 GND /~BYTE /A16 EN29AL064\nJ1 /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /A10 /A11 /A12 /A13 /A14 /A15 /A16 /A17 /A18 /A19 /A20 /A21 NC_01 NC_02 NC_03 NC_04 ADDR\n.end\n"
    },
    {
        "filename": "652.cir",
        "prompt": "Create a microcontroller-based system with multiple communication interfaces and peripheral support. The system features an ATmega1284-AU microcontroller operating with a 16MHz crystal oscillator, powered by a 7.5V input regulated down to +5V and +3.3V using LM1117 regulators. Include a real-time clock (MCP7940N) with a 32.768kHz crystal. Implement SPI communication with a CAN transceiver (SPI_CAN_BREAKOUT), a temperature sensor (MAX31865), and a MicroSD card interface. Utilize level shifting (TXB0104D) for communication between the 3.3V and 5V domains. Provide UART communication with a GPS module (Ulti_GPS_v3). Include I2C communication with an IMU (J4) and a CVT_IR sensor. Add digital input/output pins accessible through multiple connectors (J1-J14) for various peripherals like rotary encoders (J8, J9, J7, J10), a tachometer (J11), and output signals (J3, J5). Incorporate a reset button (SW1) and a Bluetooth module (RN4871) with associated LEDs (D1, D2) and a reset pin (SW2). Include pull-up resistors on several signal lines and decoupling capacitors throughout the circuit. A coin cell battery (BT1) provides backup power for the RTC.",
        "content": ".title KiCad schematic\nC2 GND Net-_C2-Pad2_ 0.1uF\nC1 +5V GND 1uF\nC3 +5V GND 1uF\nC6 +5V GND 1uF\nRP8 Net-_PLED_5V1-Pad2_ +5V 1k\nPLED_5V1 GND Net-_PLED_5V1-Pad2_ Green\nICSP1 /MISO +5V /SCK /MOSI /RESET GND ICSP\nY1 /XTAL1 /XTAL2 16MHz\nC5 GND /XTAL2 20pF\nC4 GND /XTAL1 20pF\nMCU0 /MOSI /MISO /SCK /RESET +5V GND /XTAL2 /XTAL1 /RX0 /TX0 /RX1 /TX1 /PCINT28 /PCINT29 /PCINT30 /PCINT31 +5V GND /SCL /SDA /PCINT18 /PCINT19 /PCINT20 /PCINT21 /PCINT22 /PCINT23 +5V GND Net-_C2-Pad2_ NC_01 NC_02 NC_03 NC_04 /A3 /A2 /A1 /A0 +5V GND /PCINT8 /PCINT9 /PCINT10 /PCINT11 NC_05 ATmega1284-AU\nU6 Net-_C17-Pad2_ Net-_C18-Pad1_ Net-_BT1-Pad1_ GND /SDA /SCL NC_06 +5V MCP7940N-xSN\nC16 +5V GND 1uF\nY2 Net-_C17-Pad2_ Net-_C18-Pad1_ 32.768 kHz\nC18 Net-_C18-Pad1_ GND 18pF\nC17 GND Net-_C17-Pad2_ 18pF\nRP3 +5V /SCL 4.7k\nRP4 +5V /SDA 4.7k\nU2 GND +3V3 +7.5V LM1117-3.3\nC7 +3V3 GND 1uF\nRP2 Net-_PLED_3V3-Pad2_ +3V3 1k\nPLED_3V3 GND Net-_PLED_3V3-Pad2_ Green\nC8 +5V GND 4.7uF_16V\nBT1 Net-_BT1-Pad1_ GND 3V Coin Cell\nU5 +3V3 /MOSI_3V3 /MISO_3V3 /SCK_3V3 /CS_3V3 NC_07 GND Net-_RP7-Pad2_ NC_08 /PCINT28 /SCK /MISO /MOSI +5V TXB0104D\nC13 +3V3 GND 0.1uF\nC14 GND +5V 0.1uF\nC11 GND +5V 0.1uF\nC9 +3V3 GND 0.1uF\nU3 +3V3 /TX_3V3 /RX_3V3 /P2_0 /P0_0 NC_09 GND Net-_RP5-Pad2_ NC_10 /PCINT19 /PCINT18 /TX1 /RX1 +5V TXB0104D\nRP5 +3V3 Net-_RP5-Pad2_ 1k\nRP7 +3V3 Net-_RP7-Pad2_ 1k\nPOWER1 +7.5V GND Vsupply\nR1 /XTAL1 /XTAL2 1M\nJ2 +7.5V GND Net-_J2-Pad3_ RF_BHE\nJ10 /A3 +5V GND RR_rh\nJ8 /A2 +5V GND LR_rh\nJ7 /A0 +5V GND LF_rh\nJ9 /A1 +5V GND RF_rh\nC15 +3V3 GND 1uF\nJ13 NC_11 /CS_3V3 /MOSI_3V3 +3V3 /SCK_3V3 GND /MISO_3V3 NC_12 NC_13 NC_14 GND Micro_SD_Card_Det_Hirose_DM3AT\nRP1 +5V /RESET 10k\nSW1 GND /RESET BT_RST\nJ6 /SDA /SCL +5V GND CVT_IR\nJ11 /PCINT8 +5V GND Tach\nCAN1 GND NC_15 /MOSI /MISO /SCK /PCINT30 /RESET NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 +5V GND SPI_CAN_BREAKOUT\nJ12 +5V GND NC_23 /SCK /MISO /MOSI /PCINT29 NC_24 MAX31865\nJ14 NC_25 Net-_J14-Pad2_ NC_26 NC_27 /RX0 /TX0 GND +5V NC_28 Ulti_GPS_v3\nRP9 Net-_J14-Pad2_ +5V 10k\nC12 GND +5V 0.1uF\nC10 +3V3 GND 0.1uF\nU4 +3V3 /BT_RST /P3_6 /P1_6 /P1_7 NC_29 GND Net-_RP6-Pad2_ NC_30 /PCINT23 /PCINT22 /PCINT21 /PCINT20 +5V TXB0104D\nRP6 +3V3 Net-_RP6-Pad2_ 1k\nR4 Net-_J2-Pad3_ /PCINT9 1k\nR2 GND /PCINT9 4.7k\nR6 GND /PCINT10 4.7k\nR7 Net-_J5-Pad3_ /PCINT10 1k\nJ3 +7.5V GND Net-_J3-Pad3_ Output_BHE\nR3 GND /PCINT11 4.7k\nR5 Net-_J3-Pad3_ /PCINT11 1k\nJ4 +5V GND /SDA /SCL /PCINT31 IMU_bout\nU1 GND +5V +7.5V LM1117-5.0\nJ5 +7.5V GND Net-_J5-Pad3_ LF_BHE\nC19 +3V3 GND 10uF\nSW2 GND /BlueTooth/RST_BT BT_RST\nRP12 +3V3 /BlueTooth/RST_BT 10k\nD2 /BlueTooth/P2_7 Net-_D2-Pad2_ BT_TX_LED\nRP11 Net-_D2-Pad2_ +3V3 1k\nRP10 Net-_D1-Pad2_ +3V3 1k\nD1 /BlueTooth/P0_2 Net-_D1-Pad2_ BT_PLED\nU7 NC_31 GND NC_32 NC_33 /P1_7 /P1_6 /RX_3V3 /TX_3V3 /P3_6 /BT_RST /P0_0 /BlueTooth/P0_2 GND +3V3 /BlueTooth/P2_7 /P2_0 RN4871-V/RM118\n.end\n"
    },
    {
        "filename": "206.cir",
        "prompt": "Design a circuit with the following features: a battery monitoring system with multiple voltage cells (VCell_0 to VCell_12) connected in series and monitored via resistors (R1-R12), a CAN bus interface with isolation (CAN_H_ISO, CAN_L_ISO) connected through DB9 and DB37 connectors, an RS485 interface (RS485+, RS485-) connected through a DB37 connector, a high voltage input/output (HVIL_IN, HVIL_OUT), a 24V DC power supply connection (VCC_24V_DC), precharge command circuitry (Precharge_CMD), main and auxiliary command lines (MAIN+_CMD, MAIN-_CMD, AUX_MAIN+, AUX_MAIN-), and temperature sensing using NTC thermistors (NTC_1, NTC_2, NTC_3) connected to a DIL10 connector. Include connections for a Battery Management Unit enable signal (BMU_ENABLE) and various ground connections (GND_LV, GND_ISO, GND_CON). Utilize multiple connectors (CONN_2, CONN_4, CONN_6X2) for signal routing. Include numerous no-connect (N.C.) pins on the DB37 connectors.\n\n\n\n",
        "content": ".title KiCad schematic\nR13 VCell_12 S3 0\nR14 VCell_0 S1 0\nP12 VCell_8 VCell_7 CONN_2\nP11 VCC_24V_DC BMU_ENABLE CONN_2\nP8 RS485+ RS485- GND_LV NC_01 CONN_4\nP10 HVIL_IN HVIL_OUT CONN_2\nP4 VCell_12 VCell_0 CONN_2\nP9 VCC_24V_DC GND_LV CONN_2\nP7 VCC_Con+_Protect Precharge_CMD CONN_2\nP6 VCC_Con+_Protect MAIN-_CMD AUX_MAIN- GND_CON CONN_4\nP5 VCC_Con+_Protect MAIN+_CMD AUX_MAIN+ GND_CON CONN_4\nJ1 N.C._2_CAN CAN_H_ISO N.C._2_CAN N.C._2_CAN GND_ISO N.C._2_CAN CAN_L_ISO N.C._2_CAN N.C._2_CAN DB9\nJ3 CAN_H_ISO GND_ISO CAN_L_ISO N.C._2 NC_02 NC_03 HVIL_OUT NC_04 RS485+ NC_05 NC_06 BMU_ENABLE VCC_24V_DC NC_07 NC_08 NC_09 GND_LV NC_10 NC_11 CAN_L_ISO GND_ISO CAN_H_ISO N.C._2 GND_LV HVIL_IN GND_LV RS485- GND_LV NC_12 VCC_24V_DC GND_LV GND_LV N.C._2 NC_13 NC_14 GND_LV GND_LV DB37\nJ7 NC_15 NC_16 GND_CON MAIN+_CMD MAIN-_CMD NC_17 NC_18 Precharge_CMD GND_CON VCC_Con+_Protect GND_CON NC_19 GND_CON NC_20 GND_CON NC_21 NC_22 GND_CON NC_23 GND_CON NC_24 NC_25 AUX_MAIN+ AUX_MAIN- NC_26 NC_27 NC_28 NC_29 GND_CON NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 DB37\nP1 NTC_1 NTC_1 VBAT- VBAT- NTC_2 NTC_2 VBAT- VBAT- NTC_3 NTC_3 VBAT- VBAT- CONN_6X2\nR7 VCell_7 S2 R\nR8 VCell_8 VCell_7 R\nR9 VCell_9 VCell_8 R\nR10 VCell_10 VCell_9 R\nR11 VCell_11 VCell_10 R\nR12 VCell_12 VCell_11 R\nR6 VCell_5 S2 R\nR1 VCell_0 VCell_1 R\nR2 VCell_1 VCell_2 R\nR3 VCell_2 VCell_3 R\nR5 VCell_4 VCell_5 R\nR4 VCell_3 VCell_4 R\nP2 VCell_1 NTC_1 S1 VCell_10 VCell_0 VCell_11 NTC_2 VCell_12 NTC_3 S3 DIL10\nP3 S2 NC_38 VCell_5 S2 VCell_4 VCell_7 VCell_3 VCell_8 VCell_2 VCell_9 N.C._1 N.C._1 N.C._1 N.C._1 N.C._1 N.C._1 DIL16\n.end\n"
    },
    {
        "filename": "790.cir",
        "prompt": "Create a schematic for a development board centered around an AI7688H chip. The board includes multiple interfaces: Ethernet (MDI_P0_R_P, MDI_P0_R_N, MDI_P0_T_P, MDI_P0_T_N, and additional MDI signals for multiple ports), USB (USB_D_P, USB_D_N, USB_OTG with ESD protection), UART (UART_7688_TXD0, UART_7688_RXD0, UART_7688_TXD1, UART_7688_RXD1), I2C (I2C_SCLK, I2C_SD), I2S (I2S_SDI, I2S_SDO, I2S_WS, I2S_SCLK), PCIe (PCIE_TX0_P, PCIE_TX0_N, PCIE_RX0_P, PCIE_RX0_N, PCIE_CK0_P, PCIE_CK0_N), JTAG (JTCLK_GPIO_40, JTMS_GPIO_41, JTDI_GPIO_42, JTDO_EPHY_LED0_N), SPI, and GPIOs (GPIO_0, JRST_GPIO_39, etc.). Include power connections (+3V3, +5V, GND). Add a micro SD card connector, a reset switch (PORST_N, WDT_RST_N), LEDs (WLED_N, EPHY_LED0_N), a SMA connector for RF, and various connectors (USB_A, PWR-JACK, 01x14, 01x16, 01x12, 01x04, 02x05). Include ESD protection on USB lines (D_P, D_N) and a TVS diode. Include decoupling capacitors (100nF, 10uF, 100uF, 220uF) for power rails. Include pull-up resistors (10K, 1K) on some GPIOs. Include a fuse for power protection. Include a 3.3V LDO (LM2734Y) for power regulation. Include 22R resistors on some signal lines. Include 330R resistors on some signal lines. Include 560R resistors for LED current limiting. Include 27R resistors for USB data lines. Include 10.5k and 33k resistors for a voltage divider. Include a 10uH inductor.\n\n\n\n",
        "content": ".title KiCad schematic\nU2 GND /AI7688H/JTMS_GPIO_41 /AI7688H/JTDO_EPHY_LED0_N /AI7688H/JRST_GPIO_39 /AI7688H/UART_7688_TXD1 /AI7688H/UART_7688_RXD1 /AI7688H/I2S_SDI /AI7688H/I2S_SDO /AI7688H/I2S_WS /AI7688H/I2S_SCLK /AI7688H/I2C_SCLK /AI7688H/I2C_SD GND /AI7688H/MDI_P0_R_P /AI7688H/MDI_P0_R_N /AI7688H/MDI_P0_T_P /AI7688H/MDI_P0_T_N /AI7688H/GPIO_0 /AI7688H/UART_7688_TXD0 /AI7688H/UART_7688_RXD0 /AI7688H/USB_D_P /AI7688H/USB_D_N GND /AI7688H/MDI_TN_P3 /AI7688H/MDI_RP_P3 /AI7688H/MDI_RN_P3 /AI7688H/MDI_RP_P4 /AI7688H/MDI_RN_P4 /AI7688H/MDI_TP_P4 /AI7688H/MDI_TN_P4 GND /AI7688H/MDI_TN_P2 /AI7688H/MDI_TP_P2 /AI7688H/MDI_RN_P2 /AI7688H/MDI_RP_P2 /AI7688H/MDI_RN_P1 /AI7688H/MDI_RP_P1 /AI7688H/MDI_TN_P1 /AI7688H/MDI_TP_P1 GND GND GND GND GND /AI7688H/WLED_N /AI7688H/REF_CLKO /AI7688H/PERST_N /AI7688H/WDT_RST_N /AI7688H/PORST_N /AI7688H/PCIE_TX0_P /AI7688H/PCIE_TX0_N /AI7688H/PCIE_RX0_P /AI7688H/PCIE_RX0_N +3V3 /AI7688H/PCIE_CK0_N /AI7688H/PCIE_CK0_P /AI7688H/JTCLK_GPIO_40 /AI7688H/JTDI_GPIO_42 GND /AI7688H/RF GND GND GND GND GND AI7688H\nR9 +3V3 Net-_P3-Pad9_ 330R\nR10 +3V3 Net-_P3-Pad12_ 330R\nC12 GND Net-_C12-Pad2_ 100nF\nC13 GND Net-_C13-Pad2_ 100nF\nP3 /AI7688H/MDI_P0_R_P /AI7688H/MDI_P0_R_N Net-_C12-Pad2_ GND GND Net-_C13-Pad2_ /AI7688H/MDI_P0_T_P /AI7688H/MDI_P0_T_N Net-_P3-Pad9_ /AI7688H/EPHY_LED0_N /AI7688H/EPHY_LED0_N Net-_P3-Pad12_ GND GND HR911102A\nSW3 /AI7688H/PORST_N GND MPU_RESET\nC1 GND /AI7688H/MDI_P0_R_P DNP\nC4 GND /AI7688H/MDI_P0_R_N DNP\nC5 GND /AI7688H/MDI_P0_T_P DNP\nC6 GND /AI7688H/MDI_P0_T_N DNP\nP2 +5V /AI7688H/USB_D_N /AI7688H/USB_D_P GND GND USB_A\nC3 GND +5V 100nF\nC2 GND +5V 10uF\nD3 /AI7688H/USB_D_P GND TVS\nD4 /AI7688H/USB_D_N GND TVS\nC17 GND +3V3 100nF\nC16 GND +3V3 100uF\nP1 Net-_FB1-Pad1_ Net-_D2-Pad1_ Net-_D1-Pad1_ NC_01 GND GND USB_OTG\nD1 Net-_D1-Pad1_ GND TVS\nFB1 Net-_FB1-Pad1_ +5V_USBOTG FBM0805PT800S\nC7 GND +5V_USBOTG 10uF\nD2 Net-_D2-Pad1_ GND TVS\nCON1 /AI7688H/MDI_TN_P4 /AI7688H/MDI_TP_P4 /AI7688H/MDI_RN_P4 +3V3 Net-_C8-Pad2_ GND /AI7688H/MDI_RN_P3 /AI7688H/MDI_RP_P3 /AI7688H/MDI_TN_P3 GND GND GND GND NC_02 NC_03 TF-Micro-SDCard\nC11 GND +3V3 100nF\nC9 GND +3V3 NC\nR8 /AI7688H/MDI_TN_P4 +3V3 10K\nR7 /AI7688H/MDI_TP_P4 +3V3 10K\nR6 /AI7688H/MDI_RN_P4 +3V3 10K\nR4 /AI7688H/MDI_RN_P3 +3V3 10K\nR3 /AI7688H/MDI_RP_P3 +3V3 10K\nR2 /AI7688H/MDI_TN_P3 +3V3 10K\nSW2 /AI7688H/JTCLK_GPIO_40 GND SW_USR2\nC25 /AI7688H/PORST_N GND 100nF\nSW1 /AI7688H/JTDI_GPIO_42 GND SW_USR1\nR31 /AI7688H/JTDI_GPIO_42 +3V3 10K\nR30 /AI7688H/JTCLK_GPIO_40 +3V3 10K\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ LED\nQ2 Net-_Q2-Pad1_ GND Net-_D8-Pad1_ LMBT3904\nR34 Net-_D8-Pad2_ +5V 560R\nR33 /AI7688H/JTMS_GPIO_41 Net-_Q2-Pad1_ 2.2K\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED\nQ1 Net-_Q1-Pad1_ GND Net-_D5-Pad1_ LMBT3904\nR28 Net-_D5-Pad2_ +5V 560R\nR27 /AI7688H/JRST_GPIO_39 Net-_Q1-Pad1_ 2.2K\nR29 Net-_D6-Pad2_ +3V3 560R\nD6 GND Net-_D6-Pad2_ LED\nD7 /AI7688H/WLED_N Net-_D7-Pad2_ LED\nR32 +3V3 Net-_D7-Pad2_ 330R\nR1 /AI7688H/MDI_RP_P4 Net-_C8-Pad2_ 22R\nC8 GND Net-_C8-Pad2_ NC\nR17 /AI7688H/EJTAG_DINT +3V3 10K\nR18 /AI7688H/JTCLK_GPIO_40 +3V3 1K\nR19 /AI7688H/JTMS_GPIO_41 +3V3 1K\nR20 /AI7688H/EPHY_LED0_N +3V3 1K\nR24 /AI7688H/JTDO_EPHY_LED0_N /AI7688H/EPHY_LED0_N 22R\nR22 GND /AI7688H/JRST_GPIO_39 1K\nR15 /AI7688H/UART_7688_TXD1 +3V3 4.7K\nR16 GND /AI7688H/UART_7688_TXD1 DNP\nC19 GND /AI7688H/RF DNP\nR23 Net-_C20-Pad2_ /AI7688H/RF 0R\nC20 GND Net-_C20-Pad2_ DNP\nJ1 Net-_C20-Pad2_ GND GND GND GND CONN_SMA\nSW4 /AI7688H/WDT_RST_N GND WIFI_RESET\nC26 /AI7688H/WDT_RST_N GND 100nF\nR25 GND Net-_C27-Pad1_ 10.5k\nR26 Net-_C27-Pad1_ +3V3 33K\nR13 /AI7688H/MDI_TN_P2 Net-_R13-Pad2_ 22R\nR14 /AI7688H/MDI_TP_P2 Net-_R14-Pad2_ 22R\nMH1 NC_04 MH_32.8MM\nMH2 NC_05 MH_32.8MM\nMH3 NC_06 MH_32.8MM\nMH4 NC_07 MH_32.8MM\nP9 +5V GND GND CONN-PWR-JACK\nD9 +5V +5V_USBOTG D_SS24\nP8 /AI7688H/EJTAG_DINT /AI7688H/EJTAG_PORST_N /AI7688H/JTCLK_GPIO_40 /AI7688H/JTMS_GPIO_41 /AI7688H/EPHY_LED0_N /AI7688H/JTDI_GPIO_42 /AI7688H/JRST_GPIO_39 +3V3 +3V3 GND CONN_02X05\nP4 +5V +3V3 GND /AI7688H/I2C_SD /AI7688H/I2C_SCLK /AI7688H/I2S_SCLK /AI7688H/I2S_WS /AI7688H/I2S_SDO /AI7688H/I2S_SDI /AI7688H/UART_7688_RXD1 /AI7688H/UART_7688_TXD1 /AI7688H/JRST_GPIO_39 /AI7688H/JTDO_EPHY_LED0_N /AI7688H/JTMS_GPIO_41 CONN_01X14\nP7 +5V +3V3 GND /AI7688H/WLED_N /AI7688H/REF_CLKO /AI7688H/PERST_N /AI7688H/WDT_RST_N /AI7688H/PORST_N /AI7688H/PCIE_TX0_P /AI7688H/PCIE_TX0_N /AI7688H/PCIE_RX0_P /AI7688H/PCIE_RX0_N /AI7688H/PCIE_CK0_N /AI7688H/PCIE_CK0_P /AI7688H/JTCLK_GPIO_40 /AI7688H/JTDI_GPIO_42 CONN_01X16\nP5 +5V +3V3 GND /AI7688H/MDI_TP_P1 /AI7688H/MDI_TN_P1 /AI7688H/MDI_RP_P1 /AI7688H/MDI_RN_P1 /AI7688H/MDI_RP_P2 /AI7688H/MDI_RN_P2 /AI7688H/MDI_TP_P2 /AI7688H/MDI_TN_P2 GND CONN_01X12\nP6 GND /AI7688H/UART_7688_TXD0 /AI7688H/UART_7688_RXD0 /AI7688H/GPIO_0 CONN_01X04\nR21 /AI7688H/EJTAG_PORST_N /AI7688H/PORST_N 22R\nU1 NC_08 NC_09 GND /AI7688H/D+ /AI7688H/D- +3V3 +3V3 +5V_USBOTG NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 Net-_R14-Pad2_ Net-_R13-Pad2_ NC_26 NC_27 GND CP2102\nR12 /AI7688H/D+ Net-_D1-Pad1_ 27R\nR11 /AI7688H/D- Net-_D2-Pad1_ 27R\nC18 GND +3V3 10uF\nC21 GND +3V3 100nF\nC14 GND +5V_USBOTG 10uF\nC15 GND +5V_USBOTG 100nF\nP10 +3V3 /AI7688H/MDI_TN_P2 /AI7688H/MDI_TP_P2 GND CONN_01X04\nF1 Net-_D10-Pad2_ +5V Fuse\nC22 Net-_C22-Pad1_ GND 220uF/16V\nC23 GND Net-_C22-Pad1_ 100nF\nL1 Net-_C24-Pad2_ +3V3 10uH, 1.5A\nC29 GND +3V3 100nF\nC28 +3V3 GND 220uF/16V\nD12 Net-_D10-Pad2_ GND TVS\nD10 Net-_C22-Pad1_ Net-_D10-Pad2_ D_SS24\nD11 Net-_C24-Pad2_ GND D_SS24\nU3 Net-_C24-Pad1_ GND Net-_C27-Pad1_ Net-_R5-Pad2_ Net-_C22-Pad1_ Net-_C24-Pad2_ LM2734Y\nC24 Net-_C24-Pad1_ Net-_C24-Pad2_ 100nF\nD13 Net-_C24-Pad1_ +3V3 D_SS24\nC27 Net-_C27-Pad1_ +3V3 100nF\nR5 Net-_C22-Pad1_ Net-_R5-Pad2_ 100k\n.end\n"
    },
    {
        "filename": "246.cir",
        "prompt": "Design a circuit featuring two ATmega328 microcontrollers (one AU package, one PU package), a 5V power supply, two LEDs with current-limiting resistors (360\u03a9 and 1k\u03a9), a push-button switch, and two 2-pin female connectors for power input. One LED (with 360\u03a9 resistor) is connected directly to ground. The other LED (with 1k\u03a9 resistor) and the push-button switch are connected to inputs of the second ATmega328. The first ATmega328 has numerous unconnected pins.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 GND +5V GND +5V NC_03 NC_04 NC_05 NC_06 Net-_R1-Pad2_ NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 GND NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 ATmega328-AU\nJ1 GND +5V Conn_01x02_Female\nR1 Net-_D1-Pad2_ Net-_R1-Pad2_ 361\nD1 GND Net-_D1-Pad2_ LED\nR3 +5V Net-_R3-Pad2_ 1k\nR2 Net-_D2-Pad1_ GND 360\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nSW1 GND Net-_SW1-Pad2_ Pulsador\nJ2 GND +5V Conn_01x02_Female\nU2 Net-_R3-Pad2_ Net-_D2-Pad2_ Net-_SW1-Pad2_ NC_27 NC_28 NC_29 +5V GND NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 GND NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 ATmega328-PU\n.end\n"
    },
    {
        "filename": "1428.cir",
        "prompt": "Design a circuit featuring a STM32F103C8T6 microcontroller for wireless communication using an RFM95W-868S2 LoRa module. The system is powered by a 3.3V regulator (MIC5219-3.3) and includes decoupling capacitors. The STM32 is programmed via SWD interface (SWCLK, SWDIO). A push button (SW_Push) is connected for user input. An LED is used for visual indication. The RFM95W module connects to the STM32 via SPI and has an antenna connection. An expansion header provides access to additional STM32 GPIO pins. Include a connection for a serial interface (TX/RX) for debugging or communication.",
        "content": ".title KiCad schematic\nU1 VCC GND VCC NC_01 +3V3 MIC5219-3.3\nJ1 GND VCC PA10=RX PA9=TX DATA\nJ2 GND SWCLK SWDIO +3V3 Programming\nC2 +3V3 GND 1u\nC3 +3V3 GND 100n\nC4 +3V3 GND 100n\nC5 +3V3 GND 100n\nC6 +3V3 GND 100n\nY1 Net-_U2-Pad5_ GND Net-_U2-Pad6_ 8Mhz\nU2 +3V3 NC_02 NC_03 NC_04 Net-_U2-Pad5_ Net-_U2-Pad6_ +3V3 GND +3V3 NC_05 NC_06 NC_07 NC_08 PA4=NSS PA5=SCK PA6=MISO PA7=MOSI PB0=RESET PB1=DIO3 NC_09 PB10=DIO5 PB11=LED GND +3V3 NC_10 NC_11 NC_12 NC_13 NC_14 PA9=TX PA10=RX Net-_SW1-Pad1_ NC_15 SWDIO GND +3V3 SWCLK NC_16 NC_17 PB4=DIO2 PB5=DIO1 PB6=DIO0 PB7=DIO4 GND PB8 PB9 GND +3V3 STM32F103C8Tx\nD1 GND Net-_D1-Pad2_ LED\nR1 PB11=LED Net-_D1-Pad2_ R\nSW1 Net-_SW1-Pad1_ GND SW_Push\nU3 GND PA6=MISO PA7=MOSI PA5=SCK PA4=NSS PB0=RESET PB10=DIO5 GND /ANT GND PB1=DIO3 PB7=DIO4 +3V3 PB6=DIO0 PB5=DIO1 PB4=DIO2 RFM95W-868S2\nAE1 /ANT GND Antenna_Dipole\nJ3 GND PB8 PB9 +3V3 Expansion\n.end\n"
    },
    {
        "filename": "1768.cir",
        "prompt": "Design a microcontroller circuit based on an ATmega328P, featuring a 16MHz crystal oscillator, a 3.3V voltage regulator (AMS1117-3.3), and multiple communication interfaces. Include a reset switch, a serial communication port (via J6), an ESP01 module interface (via J2 with level shifting resistors), an AVR-ISP-6 programming header (J7), two JST-XH connectors (J3 & J4) for motor control signals, a 6-pin male connector (J1) for serial communication, a screw terminal (J8) for power, and an LED indicator with current limiting resistor. The circuit should also include decoupling capacitors for both 3.3V and 5V rails, and a 6-pin header (J5) with various connections. The ESP01 module is powered by 3.3V.\n\n\n\n",
        "content": ".title KiCad schematic\nSW1 GND /~RST SW_Push\nR3 +5V /~RST 10K\nY1 Net-_U2-Pad9_ Net-_U2-Pad10_ Crystal\nC4 +5V GND .1uF\nU2 /~RST /RX_DBG /TX_DBG /DIR_A1 /DIR_A2 /EN_A +5V GND Net-_U2-Pad9_ Net-_U2-Pad10_ /EN_B /DIR_B2 /DIR_B1 /RXD /TXD NC_01 /MOSI /MISO /SCK +5V NC_02 GND Net-_J5-Pad1_ Net-_J5-Pad3_ Net-_J5-Pad5_ Net-_J5-Pad7_ Net-_J5-Pad9_ NC_03 ATmega328-PU\nC5 +5V GND .1uF\nC3 +5V GND CP\nJ1 NC_04 /RXD /TXD GND +5V NC_05 Conn_01x06_Male\nC1 +5V GND .1uF\nJ5 Net-_J5-Pad1_ +5V Net-_J5-Pad3_ GND Net-_J5-Pad5_ NC_06 Net-_J5-Pad7_ NC_07 Net-_J5-Pad9_ NC_08 .\nJ3 /EN_A /DIR_A2 /DIR_A1 JST_XH_3P\nJ4 /EN_B /DIR_B2 /DIR_B1 JST_XH_3P\nJ2 GND /TXD NC_09 +3V3 NC_10 NC_11 Net-_J2-Pad7_ +3V3 ESP01 Module\nU1 GND +3V3 +5V AMS1117-3.3\nC2 +3V3 GND CP\nR1 /RXD Net-_J2-Pad7_ 1K\nR2 Net-_J2-Pad7_ GND 1K\nJ7 /MISO NC_12 /SCK /MOSI /~RST NC_13 AVR-ISP-6\nJ6 GND /TX_DBG /RX_DBG Serial_Conn\nJ8 GND +5V Screw_Terminal_01x02\nR4 +5V Net-_D1-Pad2_ 1K\nD1 GND Net-_D1-Pad2_ LED\n.end\n"
    },
    {
        "filename": "1817.cir",
        "prompt": "Create a circuit with a single, unnamed IC component (LDL212PUR) connected only to non-connecting (NC) pins. The IC has six pins: Pad1, NC_01, NC_02, NC_03, NC_04, and NC_05. Pad1 is connected to itself. All NC pins are unconnected.",
        "content": ".title KiCad schematic\nIC1 Net-_IC1-Pad1_ NC_01 NC_02 NC_03 NC_04 NC_05 Net-_IC1-Pad1_ LDL212PUR\n.end\n"
    },
    {
        "filename": "1839.cir",
        "prompt": "Create a schematic of a multi-key keyboard matrix. The keyboard has multiple rows and columns of keys, each represented by a switch (KEYSW) and a diode (D) to prevent ghosting. The matrix is connected to a microcontroller (TEENSY2.0) via numerous input pins. Include a USB connector (USB_mini_micro_B) for communication. The keys are arranged in multiple layers, including alphanumeric keys, function keys, number pad, and modifier keys (Shift, Ctrl, Alt, Windows). Specifically, include keys for Esc, 0-9, -, =, Backspace, Tab, Caps Lock, a-z, ;, ', Enter, Shift, Ctrl, Alt, Space, and function keys F1-F12. The microcontroller has numerous pins connected to the keyboard matrix, and some pins are not connected (NC). The schematic should accurately reflect the connections between the keys, diodes, microcontroller, and USB connector as described in the provided netlist.",
        "content": ".title KiCad schematic\nKesc1 col1 Net-_D1-Pad2_ KEYSW\nD1 row1 Net-_D1-Pad2_ D\nKf1b1 col3 Net-_D3-Pad2_ KEYSW\nD2 row1 Net-_D2-Pad2_ D\nKprnt1 col16 Net-_D15-Pad2_ KEYSW\nD15 row1 Net-_D15-Pad2_ D\nKscrll1 col17 Net-_D16-Pad2_ KEYSW\nD16 row1 Net-_D16-Pad2_ D\nKpause1 col18 Net-_D17-Pad2_ KEYSW\nD17 row1 Net-_D17-Pad2_ D\nKtilde1 col1 Net-_D19-Pad2_ KEYSW\nD19 row2 Net-_D19-Pad2_ D\nK1 col2 Net-_D20-Pad2_ KEYSW\nD20 row2 Net-_D20-Pad2_ D\nK2 col3 Net-_D21-Pad2_ KEYSW\nD21 row2 Net-_D21-Pad2_ D\nK3 col4 Net-_D22-Pad2_ KEYSW\nD22 row2 Net-_D22-Pad2_ D\nK4 col5 Net-_D23-Pad2_ KEYSW\nD23 row2 Net-_D23-Pad2_ D\nK5 col6 Net-_D24-Pad2_ KEYSW\nD24 row2 Net-_D24-Pad2_ D\nK6 col7 Net-_D25-Pad2_ KEYSW\nD25 row2 Net-_D25-Pad2_ D\nK7 col8 Net-_D26-Pad2_ KEYSW\nD26 row2 Net-_D26-Pad2_ D\nK8 col9 Net-_D27-Pad2_ KEYSW\nD27 row2 Net-_D27-Pad2_ D\nK9 col10 Net-_D28-Pad2_ KEYSW\nD28 row2 Net-_D28-Pad2_ D\nK0 col11 Net-_D29-Pad2_ KEYSW\nD29 row2 Net-_D29-Pad2_ D\nK-1 col12 Net-_D30-Pad2_ KEYSW\nD30 row2 Net-_D30-Pad2_ D\nK=1 col13 Net-_D31-Pad2_ KEYSW\nD31 row2 Net-_D31-Pad2_ D\nKbsa1 Net-_D32-Pad2_ col15 KEYSW\nD32 row2 Net-_D32-Pad2_ D\nKdel2 col14 Net-_D33-Pad2_ KEYSW\nD33 row2 Net-_D33-Pad2_ D\nKbsb1 Net-_D32-Pad2_ col15 KEYSW\nK7b1 col16 Net-_D52-Pad2_ KEYSW\nD52 row3 Net-_D52-Pad2_ D\nK8b1 col17 Net-_D53-Pad2_ KEYSW\nD53 row3 Net-_D53-Pad2_ D\nK9b1 col18 Net-_D54-Pad2_ KEYSW\nD54 row3 Net-_D54-Pad2_ D\nKtab1 col1 Net-_D38-Pad2_ KEYSW\nD38 row3 Net-_D38-Pad2_ D\nq1 col2 Net-_D39-Pad2_ KEYSW\nD39 row3 Net-_D39-Pad2_ D\nw1 col3 Net-_D40-Pad2_ KEYSW\nD40 row3 Net-_D40-Pad2_ D\ne1 col4 Net-_D41-Pad2_ KEYSW\nD41 row3 Net-_D41-Pad2_ D\nr1 col5 Net-_D42-Pad2_ KEYSW\nD42 row3 Net-_D42-Pad2_ D\nt1 col6 Net-_D43-Pad2_ KEYSW\nD43 row3 Net-_D43-Pad2_ D\ny1 col7 Net-_D44-Pad2_ KEYSW\nD44 row3 Net-_D44-Pad2_ D\nu1 col8 Net-_D45-Pad2_ KEYSW\nD45 row3 Net-_D45-Pad2_ D\ni1 col9 Net-_D46-Pad2_ KEYSW\nD46 row3 Net-_D46-Pad2_ D\no1 col10 Net-_D47-Pad2_ KEYSW\nD47 row3 Net-_D47-Pad2_ D\np1 col11 Net-_D48-Pad2_ KEYSW\nD48 row3 Net-_D48-Pad2_ D\nK11 col12 Net-_D49-Pad2_ KEYSW\nD49 row3 Net-_D49-Pad2_ D\nK12 col13 Net-_D50-Pad2_ KEYSW\nD50 row3 Net-_D50-Pad2_ D\nKnum1 col16 Net-_D34-Pad2_ KEYSW\nD34 row2 Net-_D34-Pad2_ D\nK/b1 col17 Net-_D35-Pad2_ KEYSW\nD35 row2 Net-_D35-Pad2_ D\nK*b1 col18 Net-_D36-Pad2_ KEYSW\nD36 row2 Net-_D36-Pad2_ D\nKcaps1 col1 Net-_D56-Pad2_ KEYSW\nD56 row4 Net-_D56-Pad2_ D\na1 Net-_D57-Pad2_ col2 KEYSW\nD57 row4 Net-_D57-Pad2_ D\ns1 Net-_D58-Pad2_ col3 KEYSW\nD58 row4 Net-_D58-Pad2_ D\nd1 Net-_D59-Pad2_ col4 KEYSW\nD59 row4 Net-_D59-Pad2_ D\nf1 Net-_D60-Pad2_ col5 KEYSW\nD60 row4 Net-_D60-Pad2_ D\ng1 Net-_D61-Pad2_ col6 KEYSW\nD61 row4 Net-_D61-Pad2_ D\nh1 Net-_D62-Pad2_ col7 KEYSW\nD62 row4 Net-_D62-Pad2_ D\nj1 Net-_D63-Pad2_ col8 KEYSW\nD63 row4 Net-_D63-Pad2_ D\nk1 Net-_D64-Pad2_ col9 KEYSW\nD64 row4 Net-_D64-Pad2_ D\nl1 Net-_D65-Pad2_ col10 KEYSW\nD65 row4 Net-_D65-Pad2_ D\n;1 Net-_;1-Pad1_ col11 KEYSW\nD66 row4 Net-_;1-Pad1_ D\nK'1 Net-_D67-Pad2_ col12 KEYSW\nD67 row4 Net-_D67-Pad2_ D\nKenter1 col14 Net-_D18-Pad2_ KEYSW\nD68 row4 Net-_D68-Pad2_ D\nKshftc1 col1 Net-_D73-Pad2_ KEYSW\nD73 row5 Net-_D73-Pad2_ D\nD74 row5 Net-_D74-Pad2_ D\nx1 col4 Net-_D76-Pad2_ KEYSW\nD75 row5 Net-_D75-Pad2_ D\nc1 col5 Net-_D77-Pad2_ KEYSW\nD76 row5 Net-_D76-Pad2_ D\nv1 col6 Net-_D78-Pad2_ KEYSW\nD77 row5 Net-_D77-Pad2_ D\nb1 col7 Net-_D79-Pad2_ KEYSW\nD78 row5 Net-_D78-Pad2_ D\nn1 col8 Net-_D80-Pad2_ KEYSW\nD79 row5 Net-_D79-Pad2_ D\nm1 col9 Net-_D81-Pad2_ KEYSW\nD80 row5 Net-_D80-Pad2_ D\nK,1 col10 Net-_D82-Pad2_ KEYSW\nD81 row5 Net-_D81-Pad2_ D\nK.1 col11 Net-_D83-Pad2_ KEYSW\nD82 row5 Net-_D82-Pad2_ D\nK/a1 col12 Net-_D84-Pad2_ KEYSW\nD83 row5 Net-_D83-Pad2_ D\nK/b2 col13 Net-_D85-Pad2_ KEYSW\nD84 row5 Net-_D84-Pad2_ D\nKshftb1 col1 Net-_D73-Pad2_ KEYSW\nK2b1 col17 Net-_D87-Pad2_ KEYSW\nD87 row5 Net-_D87-Pad2_ D\nKctrlb1 col1 Net-_D90-Pad2_ KEYSW\nD90 row6 Net-_D90-Pad2_ D\nKwinb1 col2 Net-_D91-Pad2_ KEYSW\nD91 row6 Net-_D91-Pad2_ D\nKaltb1 col3 Net-_D92-Pad2_ KEYSW\nD92 row6 Net-_D92-Pad2_ D\nKspaceg1 col7 Net-_D94-Pad2_ KEYSW\nD94 row6 Net-_D94-Pad2_ D\nKctrld1 col12 Net-_D97-Pad2_ KEYSW\nD97 row6 Net-_D97-Pad2_ D\nD98 row6 Net-_D98-Pad2_ D\nKaltd1 col14 Net-_D99-Pad2_ KEYSW\nD99 row6 Net-_D99-Pad2_ D\nK0c1 col17 Net-_D101-Pad2_ KEYSW\nD101 row6 Net-_D101-Pad2_ D\nK.b1 col18 Net-_D102-Pad2_ KEYSW\nD102 row6 Net-_D102-Pad2_ D\nz1 col3 Net-_D75-Pad2_ KEYSW\nKfn1 Net-_D37-Pad2_ col14 KEYSW\nD85 row5 Net-_D85-Pad2_ D\nKshfte1 col14 Net-_D37-Pad2_ KEYSW\nKf1a1 col2 Net-_D2-Pad2_ KEYSW\nKf2b1 col4 Net-_D4-Pad2_ KEYSW\nD3 row1 Net-_D3-Pad2_ D\nKf2a1 Net-_D3-Pad2_ col3 KEYSW\nKf3b1 col5 Net-_D5-Pad2_ KEYSW\nD4 row1 Net-_D4-Pad2_ D\nKf3a1 Net-_D4-Pad2_ col4 KEYSW\nKf4b1 col6 Net-_D6-Pad2_ KEYSW\nD5 row1 Net-_D5-Pad2_ D\nKf4a1 Net-_D5-Pad2_ col5 KEYSW\nD6 row1 Net-_D6-Pad2_ D\nKf5a1 col6 Net-_D6-Pad2_ KEYSW\nD7 row1 Net-_D7-Pad2_ D\nKf6a1 col7 Net-_D7-Pad2_ KEYSW\nD8 row1 Net-_D8-Pad2_ D\nKf7a1 col8 Net-_D8-Pad2_ KEYSW\nKf8b1 col10 Net-_D10-Pad2_ KEYSW\nD9 row1 Net-_D9-Pad2_ D\nKf8a1 col9 Net-_D9-Pad2_ KEYSW\nKf9b1 col11 Net-_D11-Pad2_ KEYSW\nD10 row1 Net-_D10-Pad2_ D\nKf9a1 Net-_D10-Pad2_ col10 KEYSW\nKf10b1 col12 Net-_D12-Pad2_ KEYSW\nD11 row1 Net-_D11-Pad2_ D\nKf10a1 Net-_D11-Pad2_ col11 KEYSW\nKf11b1 col13 Net-_D13-Pad2_ KEYSW\nD12 row1 Net-_D12-Pad2_ D\nKf11a1 Net-_D12-Pad2_ col12 KEYSW\nD13 row1 Net-_D13-Pad2_ D\nKf12a1 Net-_D13-Pad2_ col13 KEYSW\nD14 row1 Net-_D14-Pad2_ D\nKesc2 col14 Net-_D14-Pad2_ KEYSW\nK0b1 col16 Net-_D100-Pad2_ KEYSW\nD100 row6 Net-_D100-Pad2_ D\nKctrla1 col1 Net-_D90-Pad2_ KEYSW\nKwina1 col2 Net-_D91-Pad2_ KEYSW\nKalta1 col3 Net-_D92-Pad2_ KEYSW\nkctrlc1 col12 Net-_D97-Pad2_ KEYSW\nKwinc1 col13 Net-_D98-Pad2_ KEYSW\nKwind1 col13 Net-_D98-Pad2_ KEYSW\nKaltc1 col14 Net-_D99-Pad2_ KEYSW\nKspaced1 col7 Net-_D94-Pad2_ KEYSW\nD93 row6 Net-_D93-Pad2_ D\nKspaceb1 col5 Net-_D93-Pad2_ KEYSW\nD95 row6 Net-_D95-Pad2_ D\nKspacei1 Net-_D95-Pad2_ col9 KEYSW\nKspacea1 Net-_D93-Pad2_ col5 KEYSW\nKspaceh1 col9 Net-_D95-Pad2_ KEYSW\nKiso1u1 col2 Net-_D74-Pad2_ KEYSW\nD51 row3 Net-_D51-Pad2_ D\nK\\1 col14 Net-_D51-Pad2_ KEYSW\nU1 NC_01 NC_02 col11 col12 col13 col14 col15 col16 col17 col18 row1 row2 row3 NC_03 NC_04 NC_05 row4 row5 row6 col1 col2 col3 col4 col5 col7 col6 col8 col9 GND NC_06 col10 TEENSY2.0\nKtilde2 Net-_D19-Pad2_ col1 KEYSW\nK10 col2 Net-_D20-Pad2_ KEYSW\nK13 col3 Net-_D21-Pad2_ KEYSW\nK14 col4 Net-_D22-Pad2_ KEYSW\nK15 col5 Net-_D23-Pad2_ KEYSW\nK16 col6 Net-_D24-Pad2_ KEYSW\nK17 col7 Net-_D25-Pad2_ KEYSW\nK18 col8 Net-_D26-Pad2_ KEYSW\nK19 col9 Net-_D27-Pad2_ KEYSW\nK20 col10 Net-_D28-Pad2_ KEYSW\nK21 col11 Net-_D29-Pad2_ KEYSW\nK-2 col12 Net-_D30-Pad2_ KEYSW\nK=2 col13 Net-_D31-Pad2_ KEYSW\nKbsa2 col15 Net-_D32-Pad2_ KEYSW\nKcaps2 col1 Net-_D56-Pad2_ KEYSW\na2 col2 Net-_D57-Pad2_ KEYSW\ns2 col3 Net-_D58-Pad2_ KEYSW\nd2 col4 Net-_D59-Pad2_ KEYSW\nf2 col5 Net-_D60-Pad2_ KEYSW\ng2 col6 Net-_D61-Pad2_ KEYSW\nh2 col7 Net-_D62-Pad2_ KEYSW\nj2 col8 Net-_D63-Pad2_ KEYSW\nk2 col9 Net-_D64-Pad2_ KEYSW\nl2 col10 Net-_D65-Pad2_ KEYSW\n;2 col11 Net-_;1-Pad1_ KEYSW\nK'2 col12 Net-_D67-Pad2_ KEYSW\nKenter2 col13 Net-_D68-Pad2_ KEYSW\nKenter3 Net-_D18-Pad2_ col14 KEYSW\nD18 row4 Net-_D18-Pad2_ D\nKshftc2 col1 Net-_D73-Pad2_ KEYSW\nKiso1u2 Net-_D74-Pad2_ col2 KEYSW\nz2 Net-_D75-Pad2_ col3 KEYSW\nx2 Net-_D76-Pad2_ col4 KEYSW\nc2 Net-_D77-Pad2_ col5 KEYSW\nv2 Net-_D78-Pad2_ col6 KEYSW\nb2 Net-_D79-Pad2_ col7 KEYSW\nn2 Net-_D80-Pad2_ col8 KEYSW\nm2 Net-_D81-Pad2_ col9 KEYSW\nK,2 Net-_D82-Pad2_ col10 KEYSW\nK.2 Net-_D83-Pad2_ col11 KEYSW\nK/a2 Net-_D84-Pad2_ col12 KEYSW\nKfn2 col13 Net-_D85-Pad2_ KEYSW\nD37 row5 Net-_D37-Pad2_ D\nKfn3 col14 Net-_D37-Pad2_ KEYSW\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ NC_07 USB_mini_micro_B\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ CONN_05LOCK\n.end\n"
    },
    {
        "filename": "775.cir",
        "prompt": "Design a multi-output power supply circuit with a primary 12V input and a regulated 5V output. The 12V input should have filtering (multiple capacitors) and a switching mechanism. The 5V output should be generated using a buck converter (LMZ22005) with appropriate feedback and filtering components. Include an indicator LED (Green) for the 5V output. The circuit should also include protection elements like a fuse (F1) and a Schottky diode (SK54) for reverse polarity protection. Include connectors for 12V input, switched 12V output, 5V output, and a display connection. A MOSFET (FDD6685 and 2N7002K) is used in the 12V switching section. Include bypass capacitors for both 12V and 5V rails. A small signal diode (BAS16J) is used for a voltage reference. An inductor (L1) and additional capacitors (C16, C19, C21) are used in the 12V section.",
        "content": ".title KiCad schematic\nR4 Net-_C12-Pad1_ Net-_C4-Pad2_ 10k\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 1u\nR5 Net-_C12-Pad1_ Net-_C4-Pad1_ 100k\nC5 Net-_C12-Pad1_ Net-_C4-Pad1_ 100n\nQ1 Net-_C4-Pad1_ +12V Net-_C12-Pad1_ FDD6685\nQ2 Net-_C6-Pad2_ GND Net-_C4-Pad1_ 2N7002K\nC7 Net-_C6-Pad2_ GND 100n\nC6 +12V Net-_C6-Pad2_ 100n\nR6 Net-_D1-Pad1_ Net-_C6-Pad2_ 180k\nR7 +12V Net-_D1-Pad1_ 100k\nD1 Net-_D1-Pad1_ NC_01 Net-_C4-Pad2_ BAS16J\nSW1 GND Net-_C4-Pad2_ ON_OFF\nC10 +12V GND 10u\nC12 Net-_C12-Pad1_ GND 10u\nL1 Net-_C12-Pad1_ Net-_C16-Pad1_ 74279226101\nC16 Net-_C16-Pad1_ GND 22u/35V\nD2 Net-_C16-Pad1_ GND SK54\nF1 Net-_C16-Pad1_ Net-_C19-Pad1_ 5A\nC19 Net-_C19-Pad1_ GND 100n\nC21 Net-_C19-Pad1_ GND 10u\nJ4 Net-_C19-Pad1_ GND 12V_IN\nC11 +12V GND 100n\nC13 +12V GND 1u\nFB2 Net-_C15-Pad1_ +12V TBD\nC15 Net-_C15-Pad1_ GND 100n\nC17 Net-_C15-Pad1_ GND 1u\nJ3 Net-_C15-Pad1_ GND GND Net-_C15-Pad1_ 12V_SWITCHED\nFB1 Net-_C8-Pad1_ +12V TBD\nC8 Net-_C8-Pad1_ GND 47u/35V\nC9 Net-_C8-Pad1_ GND 100n\nU2 Net-_C8-Pad1_ Net-_R8-Pad2_ NC_02 GND Net-_R10-Pad1_ Net-_C14-Pad1_ Net-_C18-Pad1_ GND LMZ22005\nR8 GND Net-_R8-Pad2_ 1k5\nR9 GND Net-_R10-Pad1_ 620\nC14 Net-_C14-Pad1_ GND 100n\nR10 Net-_R10-Pad1_ Net-_R10-Pad2_ 3k3\nR11 Net-_R10-Pad2_ Net-_C18-Pad1_ 47\nC18 Net-_C18-Pad1_ GND 100n\nC20 Net-_C18-Pad1_ GND 10u\nC22 Net-_C18-Pad1_ GND 100u/10V\nFB3 Net-_C18-Pad1_ +5V TBD\nC23 +5V GND 100n\nC24 +5V GND 10u\nC25 +5V GND 100u/10V\nC26 +5V GND 10u\nC27 +5V GND 100u/6.3V\nJ5 +5V GND +5V 5V/3A\nR12 Net-_D3-Pad2_ +5V 1k5\nD3 GND Net-_D3-Pad2_ Green\nJ6 +5V NC_03 NC_04 NC_05 GND TO_DISPLAY\n.end\n"
    },
    {
        "filename": "1195.cir",
        "prompt": "Create a schematic for a microcontroller-based system featuring a USB interface, 3.3V and 5V power rails, RGB LED control, a keypad matrix, and rotary encoder inputs. The system utilizes an STM32F303RCTx microcontroller with an 8MHz crystal oscillator. Include a USB Type-C connector with CC resistors, a 5V to 3.3V LDO regulator (MCP1700-3302E), and decoupling capacitors. Implement a 4x4 keypad matrix with rows and columns connected to the microcontroller. Incorporate three rotary encoders with switch inputs. Provide RGB LED control with WS2812B LEDs. Include a reset button and status LEDs. The 5V rail should be fused and protected with a Schottky diode. Include necessary pull-up/down resistors and connections for programming (SWDIO, SWCLK).",
        "content": ".title KiCad schematic\nUSB1 GND VCC NC_01 Net-_R_CC1-Pad2_ USB_D- USB_D+ USB_D- USB_D+ NC_02 Net-_R_CC2-Pad2_ VCC GND NC_03 HRO-TYPE-C-31-M-12\nR_CC1 GND Net-_R_CC1-Pad2_ 5.1k\nR_CC2 GND Net-_R_CC2-Pad2_ 5.1k\nU2 USB_D- GND USB_D+ USB_D- VCC USB_D+ SRV05-4\nF1 VCC +5V 500ma\nD_PWR1 +5V GND SMF9.0CA\nU1 GND +3V3 +5V MCP1700-3302E_SOT23\nR_LDO1 +5V GND 100k\nC_LDO1 +5V GND 1u\nR_LDO2 +3V3 GND 100k\nC_LDO2 +3V3 GND 1u\nD_LDO1 +5V +3V3 RB060MM-60TR\nC_VDD3 +3V3 GND 100n\nC_VDD1 +3V3 GND 100n\nC_VDD2 +3V3 GND 100n\nC_VDD5 +3V3 GND 4.7u\nC_VDDA1 +3V3 GND 10u\nC_VDDA2 +3V3 GND 1u\nSW1 NRST GND SW_Push\nR_BOOT1 Net-_BOOT1-Pad2_ BOOT0 10k\nBOOT1 +3V3 Net-_BOOT1-Pad2_ GND SW_SPDT\nY1 XTAL_IN XTAL_OUT 8MHz\nC_XTAL1 XTAL_OUT GND 30pF\nC_XTAL2 XTAL_IN GND 30pF\nJSWD1 +3V3 SWDIO GND SWCLK GND NC_04 NC_05 NC_06 GND NRST Conn_02x05_Odd_Even\nRGB3 +5V Net-_RGB3-Pad2_ GND Net-_RGB2-Pad2_ WS2812B\nRGB4 +5V Net-_RGB4-Pad2_ GND Net-_RGB3-Pad2_ WS2812B\nRGB2 +5V Net-_RGB2-Pad2_ GND Net-_RGB1-Pad2_ WS2812B\nRGB5 +5V Net-_RGB5-Pad2_ GND Net-_RGB4-Pad2_ WS2812B\nRGB6 +5V Net-_RGB6-Pad2_ GND Net-_RGB5-Pad2_ WS2812B\nRGB1 +5V Net-_RGB1-Pad2_ GND RGB WS2812B\nRGB7 +5V Net-_RGB7-Pad2_ GND Net-_RGB6-Pad2_ WS2812B\nRGB8 +5V NC_07 GND Net-_RGB7-Pad2_ WS2812B\nC1 +5V GND 0.1uF\nC2 +5V GND 0.1uF\nC3 +5V GND 0.1uF\nC4 +5V GND 0.1uF\nC5 +5V GND 0.1uF\nC6 +5V GND 0.1uF\nC7 +5V GND 0.1uF\nC8 +5V GND 0.1uF\nMX1 COL0 Net-_D1-Pad2_ MX-NoLED\nR_STAT1 LEDSTAT1 Net-_D_LEDSTAT1-Pad2_ 200ohms\nD_LEDSTAT1 GND Net-_D_LEDSTAT1-Pad2_ LED\nR_STAT2 LEDSTAT2 Net-_D_LEDSTAT2-Pad2_ 200ohms\nD_LEDSTAT2 GND Net-_D_LEDSTAT2-Pad2_ LED\nR_STAT3 LEDSTAT3 Net-_D_LEDSTAT3-Pad2_ 200ohms\nD_LEDSTAT3 GND Net-_D_LEDSTAT3-Pad2_ LED\nD1 ROW0 Net-_D1-Pad2_ D_Small\nMX2 COL1 Net-_D2-Pad2_ MX-NoLED\nD2 ROW0 Net-_D2-Pad2_ D_Small\nMX3 COL2 Net-_D3-Pad2_ MX-NoLED\nD3 ROW0 Net-_D3-Pad2_ D_Small\nMX4 COL3 Net-_D4-Pad2_ MX-NoLED\nD4 ROW0 Net-_D4-Pad2_ D_Small\nMX5 COL4 Net-_D5-Pad2_ MX-NoLED\nD5 ROW0 Net-_D5-Pad2_ D_Small\nMX6 COL5 Net-_D6-Pad2_ MX-NoLED\nD6 ROW0 Net-_D6-Pad2_ D_Small\nMX7 COL6 Net-_D7-Pad2_ MX-NoLED\nD7 ROW0 Net-_D7-Pad2_ D_Small\nMX8 ALTCOL Net-_D8-Pad2_ MX-NoLED\nD8 ROW0 Net-_D8-Pad2_ D_Small\nMX9 COL8 Net-_D9-Pad2_ MX-NoLED\nD9 ROW0 Net-_D9-Pad2_ D_Small\nMX10 625SPCCOL Net-_D10-Pad2_ MX-NoLED\nD10 ROW0 Net-_D10-Pad2_ D_Small\nMX11 COL10 Net-_D11-Pad2_ MX-NoLED\nD11 ROW0 Net-_D11-Pad2_ D_Small\nMX12 COL11 Net-_D12-Pad2_ MX-NoLED\nD12 ROW0 Net-_D12-Pad2_ D_Small\nMX13 COL12 Net-_D13-Pad2_ MX-NoLED\nD13 ROW0 Net-_D13-Pad2_ D_Small\nMX14 COL13 Net-_D14-Pad2_ MX-NoLED\nD14 ROW0 Net-_D14-Pad2_ D_Small\nMX15 COL14 Net-_D15-Pad2_ MX-NoLED\nD15 ROW0 Net-_D15-Pad2_ D_Small\nMX16 COL15 Net-_D16-Pad2_ MX-NoLED\nD16 ROW0 Net-_D16-Pad2_ D_Small\nMX17 COL16 Net-_D17-Pad2_ MX-NoLED\nD17 ROW0 Net-_D17-Pad2_ D_Small\nMX18 COL17 Net-_D18-Pad2_ MX-NoLED\nD18 ROW0 Net-_D18-Pad2_ D_Small\nMX19 COL0 Net-_D19-Pad2_ MX-NoLED\nD19 ROW1 Net-_D19-Pad2_ D_Small\nMX20 COL1 Net-_D20-Pad2_ MX-NoLED\nD20 ROW1 Net-_D20-Pad2_ D_Small\nMX21 COL2 Net-_D21-Pad2_ MX-NoLED\nD21 ROW1 Net-_D21-Pad2_ D_Small\nMX22 COL3 Net-_D22-Pad2_ MX-NoLED\nD22 ROW1 Net-_D22-Pad2_ D_Small\nMX23 COL4 ENC1ROW MX-NoLED\nD23 ROW1 ENC1ROW D_Small\nMX24 COL5 Net-_D24-Pad2_ MX-NoLED\nD24 ROW1 Net-_D24-Pad2_ D_Small\nMX25 COL6 Net-_D25-Pad2_ MX-NoLED\nD25 ROW1 Net-_D25-Pad2_ D_Small\nMX26 ALTCOL Net-_D26-Pad2_ MX-NoLED\nD26 ROW1 Net-_D26-Pad2_ D_Small\nMX27 COL8 Net-_D27-Pad2_ MX-NoLED\nD27 ROW1 Net-_D27-Pad2_ D_Small\nMX28 625SPCCOL Net-_D28-Pad2_ MX-NoLED\nD28 ROW1 Net-_D28-Pad2_ D_Small\nMX29 COL10 Net-_D29-Pad2_ MX-NoLED\nD29 ROW1 Net-_D29-Pad2_ D_Small\nMX30 COL11 Net-_D30-Pad2_ MX-NoLED\nD30 ROW1 Net-_D30-Pad2_ D_Small\nMX31 COL12 Net-_D31-Pad2_ MX-NoLED\nD31 ROW1 Net-_D31-Pad2_ D_Small\nMX32 COL13 Net-_D32-Pad2_ MX-NoLED\nD32 ROW1 Net-_D32-Pad2_ D_Small\nMX33 COL14 Net-_D33-Pad2_ MX-NoLED\nD33 ROW1 Net-_D33-Pad2_ D_Small\nMX34 COL15 Net-_D34-Pad2_ MX-NoLED\nD34 ROW1 Net-_D34-Pad2_ D_Small\nMX35 COL16 Net-_D35-Pad2_ MX-NoLED\nD35 ROW1 Net-_D35-Pad2_ D_Small\nMX36 COL17 Net-_D36-Pad2_ MX-NoLED\nD36 ROW1 Net-_D36-Pad2_ D_Small\nMX37 COL18 Net-_D37-Pad2_ MX-NoLED\nD37 ROW1 Net-_D37-Pad2_ D_Small\nMX39 COL0 Net-_D38-Pad2_ MX-NoLED\nD38 ROW2 Net-_D38-Pad2_ D_Small\nMX40 COL1 Net-_D39-Pad2_ MX-NoLED\nD39 ROW2 Net-_D39-Pad2_ D_Small\nMX41 COL2 Net-_D40-Pad2_ MX-NoLED\nD40 ROW2 Net-_D40-Pad2_ D_Small\nMX42 COL3 NP+ROW MX-NoLED\nD41 ROW2 NP+ROW D_Small\nMX43 COL4 ENC2ROW MX-NoLED\nD42 ROW2 ENC2ROW D_Small\nMX44 COL5 Net-_D43-Pad2_ MX-NoLED\nD43 ROW2 Net-_D43-Pad2_ D_Small\nMX45 COL6 Net-_D44-Pad2_ MX-NoLED\nD44 ROW2 Net-_D44-Pad2_ D_Small\nMX46 ALTCOL Net-_D45-Pad2_ MX-NoLED\nD45 ROW2 Net-_D45-Pad2_ D_Small\nMX47 COL8 Net-_D46-Pad2_ MX-NoLED\nD46 ROW2 Net-_D46-Pad2_ D_Small\nMX48 625SPCCOL Net-_D47-Pad2_ MX-NoLED\nD47 ROW2 Net-_D47-Pad2_ D_Small\nMX49 COL10 Net-_D48-Pad2_ MX-NoLED\nD48 ROW2 Net-_D48-Pad2_ D_Small\nMX50 COL11 Net-_D49-Pad2_ MX-NoLED\nD49 ROW2 Net-_D49-Pad2_ D_Small\nMX51 COL12 Net-_D50-Pad2_ MX-NoLED\nD50 ROW2 Net-_D50-Pad2_ D_Small\nMX52 COL13 Net-_D51-Pad2_ MX-NoLED\nD51 ROW2 Net-_D51-Pad2_ D_Small\nMX53 COL14 Net-_D52-Pad2_ MX-NoLED\nD52 ROW2 Net-_D52-Pad2_ D_Small\nMX54 COL15 Net-_D53-Pad2_ MX-NoLED\nD53 ROW2 Net-_D53-Pad2_ D_Small\nMX55 COL16 Net-_D54-Pad2_ MX-NoLED\nD54 ROW2 Net-_D54-Pad2_ D_Small\nMX56 COL17 Net-_D55-Pad2_ MX-NoLED\nD55 ROW2 Net-_D55-Pad2_ D_Small\nMX59 COL0 Net-_D57-Pad2_ MX-NoLED\nD57 ROW3 Net-_D57-Pad2_ D_Small\nMX60 COL1 Net-_D58-Pad2_ MX-NoLED\nD58 ROW3 Net-_D58-Pad2_ D_Small\nMX61 COL2 Net-_D59-Pad2_ MX-NoLED\nD59 ROW3 Net-_D59-Pad2_ D_Small\nMX62 COL3 Net-_D60-Pad2_ MX-NoLED\nD60 ROW3 Net-_D60-Pad2_ D_Small\nMX63 COL4 ENC3ROW MX-NoLED\nD61 ROW3 ENC3ROW D_Small\nMX64 COL5 Net-_D62-Pad2_ MX-NoLED\nD62 ROW3 Net-_D62-Pad2_ D_Small\nMX65 COL6 Net-_D63-Pad2_ MX-NoLED\nD63 ROW3 Net-_D63-Pad2_ D_Small\nMX66 ALTCOL Net-_D64-Pad2_ MX-NoLED\nD64 ROW3 Net-_D64-Pad2_ D_Small\nMX67 COL8 Net-_D65-Pad2_ MX-NoLED\nD65 ROW3 Net-_D65-Pad2_ D_Small\nMX68 625SPCCOL Net-_D66-Pad2_ MX-NoLED\nD66 ROW3 Net-_D66-Pad2_ D_Small\nMX69 COL10 Net-_D67-Pad2_ MX-NoLED\nD67 ROW3 Net-_D67-Pad2_ D_Small\nMX70 COL11 Net-_D68-Pad2_ MX-NoLED\nD68 ROW3 Net-_D68-Pad2_ D_Small\nMX71 COL12 Net-_D69-Pad2_ MX-NoLED\nD69 ROW3 Net-_D69-Pad2_ D_Small\nMX72 COL13 Net-_D70-Pad2_ MX-NoLED\nD70 ROW3 Net-_D70-Pad2_ D_Small\nMX73 COL14 Net-_D71-Pad2_ MX-NoLED\nD71 ROW3 Net-_D71-Pad2_ D_Small\nMX74 COL15 Net-_D72-Pad2_ MX-NoLED\nD72 ROW3 Net-_D72-Pad2_ D_Small\nMX75 COL16 Net-_D73-Pad2_ MX-NoLED\nD73 ROW3 Net-_D73-Pad2_ D_Small\nMX79 COL0 Net-_D75-Pad2_ MX-NoLED\nD75 ROW4 Net-_D75-Pad2_ D_Small\nMX80 COL1 Net-_D76-Pad2_ MX-NoLED\nD76 ROW4 Net-_D76-Pad2_ D_Small\nMX81 COL2 Net-_D77-Pad2_ MX-NoLED\nD77 ROW4 Net-_D77-Pad2_ D_Small\nMX82 COL3 Net-_D78-Pad2_ MX-NoLED\nD78 ROW4 Net-_D78-Pad2_ D_Small\nMX83 COL4 Net-_D79-Pad2_ MX-NoLED\nD79 ROW4 Net-_D79-Pad2_ D_Small\nMX84 COL5 SHIFTROW MX-NoLED\nD80 ROW4 SHIFTROW D_Small\nMX85 COL6 Net-_D81-Pad2_ MX-NoLED\nD81 ROW4 Net-_D81-Pad2_ D_Small\nMX86 ALTCOL Net-_D82-Pad2_ MX-NoLED\nD82 ROW4 Net-_D82-Pad2_ D_Small\nMX87 COL8 Net-_D83-Pad2_ MX-NoLED\nD83 ROW4 Net-_D83-Pad2_ D_Small\nMX88 625SPCCOL Net-_D84-Pad2_ MX-NoLED\nD84 ROW4 Net-_D84-Pad2_ D_Small\nMX89 COL10 Net-_D85-Pad2_ MX-NoLED\nD85 ROW4 Net-_D85-Pad2_ D_Small\nMX90 COL11 Net-_D86-Pad2_ MX-NoLED\nD86 ROW4 Net-_D86-Pad2_ D_Small\nMX91 COL12 Net-_D87-Pad2_ MX-NoLED\nD87 ROW4 Net-_D87-Pad2_ D_Small\nMX92 COL13 Net-_D88-Pad2_ MX-NoLED\nD88 ROW4 Net-_D88-Pad2_ D_Small\nMX93 COL14 Net-_D89-Pad2_ MX-NoLED\nD89 ROW4 Net-_D89-Pad2_ D_Small\nMX94 COL15 Net-_D90-Pad2_ MX-NoLED\nD90 ROW4 Net-_D90-Pad2_ D_Small\nMX95 COL16 Net-_D91-Pad2_ MX-NoLED\nD91 ROW4 Net-_D91-Pad2_ D_Small\nMX96 COL17 UNSPLITROW MX-NoLED\nD92 ROW4 UNSPLITROW D_Small\nMX99 COL0 NP0ROW MX-NoLED\nD94 ROW5 NP0ROW D_Small\nMX100 COL1 Net-_D95-Pad2_ MX-NoLED\nD95 ROW5 Net-_D95-Pad2_ D_Small\nMX101 COL2 Net-_D96-Pad2_ MX-NoLED\nD96 ROW5 Net-_D96-Pad2_ D_Small\nMX102 COL3 Net-_D97-Pad2_ MX-NoLED\nD97 ROW5 Net-_D97-Pad2_ D_Small\nMX103 COL4 Net-_D98-Pad2_ MX-NoLED\nD98 ROW5 Net-_D98-Pad2_ D_Small\nMX104 COL5 Net-_D99-Pad2_ MX-NoLED\nD99 ROW5 Net-_D99-Pad2_ D_Small\nMX105 COL6 CONTROLROW MX-NoLED\nD100 ROW5 CONTROLROW D_Small\nMX106 ALTCOL ALTROW MX-NoLED\nD101 ROW5 ALTROW D_Small\nMX107 COL8 Net-_D102-Pad2_ MX-NoLED\nD102 ROW5 Net-_D102-Pad2_ D_Small\nMX108 625SPCCOL 625SPCROW MX-NoLED\nD103 ROW5 625SPCROW D_Small\nMX109 COL10 Net-_D104-Pad2_ MX-NoLED\nD104 ROW5 Net-_D104-Pad2_ D_Small\nMX110 COL11 Net-_D105-Pad2_ MX-NoLED\nD105 ROW5 Net-_D105-Pad2_ D_Small\nMX111 COL12 MOD1ROW MX-NoLED\nD106 ROW5 MOD1ROW D_Small\nMX112 COL13 MOD2ROW MX-NoLED\nD107 ROW5 MOD2ROW D_Small\nMX113 COL14 MOD3ROW MX-NoLED\nD108 ROW5 MOD3ROW D_Small\nMX120 COL0 NP0ROW MX-NoLED\nMX38 COL3 NP+ROW MX-NoLED\nMX78 COL5 SHIFTROW MX-NoLED\nMX58 COL18 ISOENTERROW MX-NoLED\nMX77 COL17 ISOKEYROW MX-NoLED\nMX97 COL18 Net-_D93-Pad2_ MX-NoLED\nD93 ROW4 Net-_D93-Pad2_ D_Small\nMX98 COL17 UNSPLITROW MX-NoLED\nMX114 COL6 CONTROLROW MX-NoLED\nMX115 ALTCOL ALTROW MX-NoLED\nMX116 625SPCCOL 625SPCROW MX-NoLED\nMX117 COL12 MOD1ROW MX-NoLED\nMX118 COL13 MOD2ROW MX-NoLED\nMX119 COL14 MOD3ROW MX-NoLED\nSW2 ENC1A ENC1B GND ENC1ROW COL4 Rotary_Encoder_Switch\nSW3 ENC2A ENC2B GND ENC2ROW COL4 Rotary_Encoder_Switch\nSW4 ENC3A ENC3B GND ENC3ROW COL4 Rotary_Encoder_Switch\nC_VDD4 +3V3 GND 100n\nR_USB1 +3V3 USB_D+ 1.5k\nMX76 COL17 ISOKEYROW MX-NoLED\nD74 ROW3 ISOKEYROW D_Small\nD56 ROW2 ISOENTERROW D_Small\nMX57 COL18 ISOENTERROW MX-NoLED\nU3 +3V3 ALTCOL COL8 625SPCCOL XTAL_IN XTAL_OUT NRST ENC1A ENC2A ENC3A ENC1B GND +3V3 COL10 COL11 COL12 COL13 NC_08 +3V3 COL14 NC_09 NC_10 COL15 ENC2B ENC3B ROW0 ROW1 ROW2 NC_11 NC_12 GND +3V3 NC_13 NC_14 NC_15 NC_16 COL0 COL1 COL2 COL3 COL16 COL17 COL18 USB_D- USB_D+ SWDIO GND +3V3 SWCLK NC_17 COL4 COL5 COL6 NC_18 ROW3 ROW4 RGB LEDSTAT1 LEDSTAT2 BOOT0 LEDSTAT3 ROW5 GND +3V3 STM32F303RCTx\nC_RESET1 GND NRST 100nF\nR_RGB1 RGB +5V 10k\n.end\n"
    },
    {
        "filename": "1576.cir",
        "prompt": "Design a buck-boost converter circuit using a TPS54560BDDAR switching regulator. The input voltage is nominally 12V (represented by a net named \"/12V+\"). The output is feedbacked to the regulator via a voltage divider network composed of R5 (143k\u03a9) and R6 (10.2k\u03a9) connected to the /FB pin. Input filtering is provided by C1, C2, C3, and C4 (all 225pF capacitors). A 100nF capacitor (C5) is used for output filtering, along with an inductor (L1) and a Schottky diode (D1). R1 (1050k\u03a9) and R2 (80.6k\u03a9) are connected to the input of the regulator. R3 (162k\u03a9) is connected to the output enable pin. R4 (13k\u03a9) and C6 (4700pF) are part of the compensation network. Additional 226\u00b5F capacitors (C8, C9, C10) provide bulk capacitance for the 12V input.\n\n\n\n",
        "content": ".title KiCad schematic\nIC1 Net-_C5-Pad2_ Net-_C1-Pad1_ Net-_IC1-Pad3_ Net-_IC1-Pad4_ /FB Net-_C7-Pad1_ GND Net-_C5-Pad1_ GND TPS54560BDDAR\nR2 Net-_IC1-Pad3_ GND 80.6k\nR1 Net-_C1-Pad1_ Net-_IC1-Pad3_ 1050k\nC4 Net-_C1-Pad1_ GND 1210B225K101CT\nC3 Net-_C1-Pad1_ GND 1210B225K101CT\nC2 Net-_C1-Pad1_ GND 1210B225K101CT\nC1 Net-_C1-Pad1_ GND 1210B225K101CT\nC8 /12V+ GND EMK325BJ226KM-P\nC9 /12V+ GND EMK325BJ226KM-P\nC10 /12V+ GND EMK325BJ226KM-P\nL1 Net-_C5-Pad1_ /12V+ PA4343.133NLT\nD1 Net-_C5-Pad1_ GND B560C-13-F\nR4 Net-_C7-Pad1_ Net-_C6-Pad1_ 13k\nC6 Net-_C6-Pad1_ GND 4700pF\nR5 /12V+ /FB 143k\nR6 /FB GND 10.2k\nC7 Net-_C7-Pad1_ GND 47pF\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 100nF_min8V\nR3 Net-_IC1-Pad4_ GND 162k\n.end\n"
    },
    {
        "filename": "741.cir",
        "prompt": "Create a circuit with three 50-pin headers (J1, J2, and J3) providing power rails (+3.3V and +5V) and a collection of GPIO pins, SPI interface signals (SCK, MOSI, MISO, CS0, CS1), SD card interface signals (SD_CLK, SD_CMD, SD_D0-SD_D3), UART signals (TX, RX), and I2C signals (SCL, SDA). J1 is connected to a \"RPi\" device, while J2 and J3 are connected to a \"Conn_01x50_shd\" device. All headers share the same pinout and connections, effectively creating a pass-through or distribution network for these signals. Include ground connections (GND) throughout the circuit.",
        "content": ".title KiCad schematic\nJ2 GND GND +5V +5V GND +3V3 +3V3 GND GP21 GP20 SD_D2 GND GP19 GP16 GP13 GND GP12 GP6 GP5 GND ID_SC ID_SD SCK GND CS0 CS1 MISO MOSI GND SD_D1 SD_D0 GND SD_CLK SD_CMD SD_D3 GND GP18 RX TX GND GP17 GP4 SCL SDA GND +3V3 +3V3 GND +5V +5V GND Conn_01x50_shd\nJ1 +3V3 +5V SDA +5V SCL GND GP4 TX GND RX GP17 GP18 SD_D3 GND SD_CLK SD_CMD +3V3 SD_D0 MOSI GND MISO SD_D1 SCK CS0 GND CS1 ID_SD ID_SC GP5 GND GP6 GP12 GP13 GND GP19 GP16 SD_D2 GP20 GND GP21 RPi\nJ3 GND GND +5V +5V GND +3V3 +3V3 GND GP21 GP20 SD_D2 GND GP19 GP16 GP13 GND GP12 GP6 GP5 GND ID_SC ID_SD SCK GND CS0 CS1 MISO MOSI GND SD_D1 SD_D0 GND SD_CLK SD_CMD SD_D3 GND GP18 RX TX GND GP17 GP4 SCL SDA GND +3V3 +3V3 GND +5V +5V GND Conn_01x50_shd\n.end\n"
    },
    {
        "filename": "272.cir",
        "prompt": "Create a circuit with two capacitors (C9 and C11) connected in parallel between an input connector (J6) and a node. Another two capacitors (C10 and C12) are connected in parallel between that same node and an output connector (J7). The input and output connectors have multiple unconnected pins.",
        "content": ".title KiCad schematic\nC9 NC_01 Net-_C11-Pad2_ C\nC11 NC_02 Net-_C11-Pad2_ C\nC10 Net-_C10-Pad1_ NC_03 C\nC12 Net-_C10-Pad1_ NC_04 C\nJ6 Net-_C11-Pad2_ NC_05 NC_06 NC_07 NC_08 Net-_C10-Pad1_ InConnector\nJ7 NC_09 NC_10 Net-_J7-Pad3_ Net-_J7-Pad3_ NC_11 NC_12 OutConnector\n.end\n"
    },
    {
        "filename": "1434.cir",
        "prompt": "Create a circuit with two 2x battery holders (BT1 and BT2) connected in parallel, feeding into a 1A fuse (F1). A 2-pin connector (P1) is connected across the positive terminals of the battery holders. All negative terminals of the battery holders are connected together.",
        "content": ".title KiCad schematic\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ Net-_BT1-Pad3_ Net-_BT1-Pad3_ 2x_Battery_Holder\nP1 Net-_BT1-Pad3_ Net-_BT1-Pad1_ CONN_01X02\nBT2 Net-_BT1-Pad1_ Net-_BT1-Pad2_ Net-_BT1-Pad3_ Net-_BT1-Pad3_ 2x_Battery_Holder\nF1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ 1A\n.end\n"
    },
    {
        "filename": "1762.cir",
        "prompt": "Generate a circuit with a 5V sinusoidal input, a 1k resistor to ground, an 833 ohm resistor to ground, a 5k resistor connected between the input and the output of an LM741 op-amp configured as a non-inverting amplifier with a gain determined by the resistor values, and two 15V DC voltage sources connected to ground to provide power rails. The op-amp's non-inverting input is connected to the 1k resistor's node, and the inverting input is connected to the output through the 5k resistor. The output is also connected to the 833 ohm resistor.",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_R2-Pad1_ Net-_R1-Pad1_ Net-_BT1-Pad2_ NC_02 Net-_R3-Pad1_ Net-_BT2-Pad1_ NC_03 LM741\nR1 Net-_R1-Pad1_ Net-_5V1-Pad1_ 1k\nV5V1 Net-_5V1-Pad1_ 0 sin(1m 5 10000 2m 1)\nR2 Net-_R2-Pad1_ 0 833\nR3 Net-_R3-Pad1_ Net-_R1-Pad1_ 5k\nBT2 Net-_BT2-Pad1_ Earth 15V\nBT1 Earth Net-_BT1-Pad2_ 15V\n.end\n"
    },
    {
        "filename": "886.cir",
        "prompt": "Create a schematic for a microcontroller-based USB development board featuring an ATmega32U4. The board should include a USB Micro-B connector for programming and communication, a 24MHz crystal oscillator with loading capacitors, decoupling capacitors for power stability, a reset button with pull-up resistor, and a 4x16 matrix of tactile push buttons with associated diodes. Provide connections for SPI (MOSI, MISO, SCK), a reset signal (~RES~), and various digital I/O pins labeled /col0 through /col13, /row0 through /row4, and /PF4 through /PF7. Include mounting holes for physical support. The power supply should be 5V (VCC) and ground (GND). Include 22 ohm resistors for the USB data lines (D+ and D-).",
        "content": ".title KiCad schematic\nU2 /col2 VCC D- D+ GND Net-_C4-Pad1_ VCC /col8 /SCK /MOSI /MISO /col9 /~RES~ VCC GND XTAL2 XTAL1 /row0 /row1 /row2 /row3 /row4 GND VCC /col6 /col13 /col12 /col11 /col10 /col5 /col4 /col3 Net-_R4-Pad1_ VCC GND /PF7 /PF6 /PF5 /PF4 /col1 /col0 NC_01 GND VCC ATmega32U4-AU\nJ1 VCC Net-_J1-Pad2_ Net-_J1-Pad3_ NC_02 GND GND USB_B_Micro\nU1 NC_03 GND NC_04 Net-_J1-Pad2_ VCC Net-_J1-Pad3_ USBLC6-2SC6\nR1 D+ Net-_J1-Pad3_ 22\nR2 D- Net-_J1-Pad2_ 22\nC4 Net-_C4-Pad1_ GND 1uF (\u00b110%)\nY1 XTAL1 GND XTAL2 GND Crystal_GND24\nC1 GND XTAL1 22pF\nC2 XTAL2 GND 22pF\nC3 VCC GND 10uF\nSWR1 GND /~RES~ SW_Push\nR3 VCC /~RES~ 10K\nC5 VCC GND 1uF\nC6 VCC GND 0.1uF\nC8 VCC GND 0.1uF\nC7 VCC GND 0.1uF\nC9 VCC GND 0.1uF\nR4 Net-_R4-Pad1_ GND 10K\nJ8 /PF4 PF4\nJ9 /PF5 PF5\nJ10 /PF6 PF6\nJ11 /PF7 PF7\nJ2 /MISO MISO\nJ3 VCC VCC\nJ4 /SCK SCK\nJ5 /MOSI MOSI\nJ6 /~RES~ RES\nJ7 GND GND\nJ13 Net-_J1-Pad3_ D+\nJ14 Net-_J1-Pad2_ D-\nJ12 VCC VCC\nJ15 GND GND\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nH5 MountingHole\nH6 MountingHole\nH7 MountingHole\nH8 MountingHole\nSW1 /col0 Net-_D1-Pad2_ SW_Push\nD1 /row0 Net-_D1-Pad2_ D\nSW6 /col1 Net-_D6-Pad2_ SW_Push\nSW2 /col0 Net-_D2-Pad2_ SW_Push\nD2 /row1 Net-_D2-Pad2_ D\nD6 /row0 Net-_D6-Pad2_ D\nSW7 /col1 Net-_D7-Pad2_ SW_Push\nD7 /row1 Net-_D7-Pad2_ D\nSW3 /col0 Net-_D3-Pad2_ SW_Push\nD3 /row2 Net-_D3-Pad2_ D\nSW4 /col0 Net-_D4-Pad2_ SW_Push\nSW5 /col0 Net-_D5-Pad2_ SW_Push\nD4 /row3 Net-_D4-Pad2_ D\nD5 /row4 Net-_D5-Pad2_ D\nSW8 /col1 Net-_D8-Pad2_ SW_Push\nSW9 /col1 Net-_D9-Pad2_ SW_Push\nD8 /row2 Net-_D8-Pad2_ D\nD9 /row3 Net-_D9-Pad2_ D\nSW10 /col2 Net-_D10-Pad2_ SW_Push\nD10 /row0 Net-_D10-Pad2_ D\nSW11 /col2 Net-_D11-Pad2_ SW_Push\nD11 /row1 Net-_D11-Pad2_ D\nSW12 /col2 Net-_D12-Pad2_ SW_Push\nSW13 /col2 Net-_D13-Pad2_ SW_Push\nSW14 /col2 Net-_D14-Pad2_ SW_Push\nD12 /row2 Net-_D12-Pad2_ D\nD13 /row3 Net-_D13-Pad2_ D\nD14 /row4 Net-_D14-Pad2_ D\nSW15 /col3 Net-_D15-Pad2_ SW_Push\nD15 /row0 Net-_D15-Pad2_ D\nSW16 /col3 Net-_D16-Pad2_ SW_Push\nD16 /row1 Net-_D16-Pad2_ D\nSW17 /col3 Net-_D17-Pad2_ SW_Push\nSW18 /col3 Net-_D18-Pad2_ SW_Push\nD17 /row2 Net-_D17-Pad2_ D\nD18 /row3 Net-_D18-Pad2_ D\nSW19 /col4 Net-_D19-Pad2_ SW_Push\nD19 /row0 Net-_D19-Pad2_ D\nSW20 /col4 Net-_D20-Pad2_ SW_Push\nD20 /row1 Net-_D20-Pad2_ D\nSW21 /col4 Net-_D21-Pad2_ SW_Push\nSW22 /col4 Net-_D22-Pad2_ SW_Push\nSW23 /col4 Net-_D23-Pad2_ SW_Push\nD21 /row2 Net-_D21-Pad2_ D\nD22 /row3 Net-_D22-Pad2_ D\nD23 /row4 Net-_D23-Pad2_ D\nSW24 /col5 Net-_D24-Pad2_ SW_Push\nD24 /row0 Net-_D24-Pad2_ D\nSW25 /col5 Net-_D25-Pad2_ SW_Push\nD25 /row1 Net-_D25-Pad2_ D\nSW26 /col5 Net-_D26-Pad2_ SW_Push\nSW27 /col5 Net-_D27-Pad2_ SW_Push\nSW28 /col5 Net-_D28-Pad2_ SW_Push\nD26 /row2 Net-_D26-Pad2_ D\nD27 /row3 Net-_D27-Pad2_ D\nD28 /row4 Net-_D28-Pad2_ D\nSW29 /col6 Net-_D29-Pad2_ SW_Push\nD29 /row0 Net-_D29-Pad2_ D\nSW30 /col6 Net-_D30-Pad2_ SW_Push\nD30 /row1 Net-_D30-Pad2_ D\nSW31 /col6 Net-_D31-Pad2_ SW_Push\nSW32 /col6 Net-_D32-Pad2_ SW_Push\nD31 /row2 Net-_D31-Pad2_ D\nD32 /row3 Net-_D32-Pad2_ D\nSW33 /SCK Net-_D33-Pad2_ SW_Push\nD33 /row0 Net-_D33-Pad2_ D\nSW34 /SCK Net-_D34-Pad2_ SW_Push\nD34 /row1 Net-_D34-Pad2_ D\nSW35 /SCK Net-_D35-Pad2_ SW_Push\nSW36 /SCK Net-_D36-Pad2_ SW_Push\nSW37 /SCK Net-_D37-Pad2_ SW_Push\nD35 /row2 Net-_D35-Pad2_ D\nD36 /row3 Net-_D36-Pad2_ D\nD37 /row4 Net-_D37-Pad2_ D\nSW38 /col8 Net-_D38-Pad2_ SW_Push\nD38 /row0 Net-_D38-Pad2_ D\nSW39 /col8 Net-_D39-Pad2_ SW_Push\nD39 /row1 Net-_D39-Pad2_ D\nSW40 /col8 Net-_D40-Pad2_ SW_Push\nSW41 /col8 Net-_D41-Pad2_ SW_Push\nD40 /row2 Net-_D40-Pad2_ D\nD41 /row3 Net-_D41-Pad2_ D\nSW42 /col9 Net-_D42-Pad2_ SW_Push\nD42 /row0 Net-_D42-Pad2_ D\nSW43 /col9 Net-_D43-Pad2_ SW_Push\nD43 /row1 Net-_D43-Pad2_ D\nSW44 /col9 Net-_D44-Pad2_ SW_Push\nSW45 /col9 Net-_D45-Pad2_ SW_Push\nSW46 /col9 Net-_D46-Pad2_ SW_Push\nD44 /row2 Net-_D44-Pad2_ D\nD45 /row3 Net-_D45-Pad2_ D\nD46 /row4 Net-_D46-Pad2_ D\nSW47 /col10 Net-_D47-Pad2_ SW_Push\nD47 /row0 Net-_D47-Pad2_ D\nSW48 /col10 Net-_D48-Pad2_ SW_Push\nD48 /row1 Net-_D48-Pad2_ D\nSW49 /col10 Net-_D49-Pad2_ SW_Push\nSW50 /col10 Net-_D50-Pad2_ SW_Push\nD49 /row2 Net-_D49-Pad2_ D\nD50 /row3 Net-_D50-Pad2_ D\nSW51 /col11 Net-_D51-Pad2_ SW_Push\nD51 /row0 Net-_D51-Pad2_ D\nSW52 /col11 Net-_D52-Pad2_ SW_Push\nD52 /row1 Net-_D52-Pad2_ D\nSW53 /col11 Net-_D53-Pad2_ SW_Push\nSW54 /col11 Net-_D54-Pad2_ SW_Push\nD53 /row2 Net-_D53-Pad2_ D\nD54 /row3 Net-_D54-Pad2_ D\nSW55 /col12 Net-_D55-Pad2_ SW_Push\nD55 /row0 Net-_D55-Pad2_ D\nSW56 /col12 Net-_D56-Pad2_ SW_Push\nD56 /row1 Net-_D56-Pad2_ D\nSW57 /col12 Net-_D57-Pad2_ SW_Push\nSW58 /col12 Net-_D58-Pad2_ SW_Push\nD57 /row2 Net-_D57-Pad2_ D\nD58 /row4 Net-_D58-Pad2_ D\nSW59 /col13 Net-_D59-Pad2_ SW_Push\nD59 /row0 Net-_D59-Pad2_ D\nSW60 /col13 Net-_D60-Pad2_ SW_Push\nD60 /row1 Net-_D60-Pad2_ D\nSW61 /col13 Net-_D61-Pad2_ SW_Push\nSW62 /col13 Net-_D62-Pad2_ SW_Push\nD61 /row3 Net-_D61-Pad2_ D\nD62 /row4 Net-_D62-Pad2_ D\nSW63 /MISO Net-_D63-Pad2_ SW_Push\nD63 /row0 Net-_D63-Pad2_ D\nSW64 /MISO Net-_D64-Pad2_ SW_Push\nD64 /row1 Net-_D64-Pad2_ D\nSW65 /MISO Net-_D65-Pad2_ SW_Push\nSW66 /MISO Net-_D66-Pad2_ SW_Push\nSW67 /MISO Net-_D67-Pad2_ SW_Push\nD65 /row2 Net-_D65-Pad2_ D\nD66 /row3 Net-_D66-Pad2_ D\nD67 /row4 Net-_D67-Pad2_ D\n. \n.end\n"
    },
    {
        "filename": "1140.cir",
        "prompt": "Design a circuit featuring an MSP430G2553 microcontroller powered by a 3.3V regulator (AMS1117-3.3) derived from a 5V USB input. Include decoupling capacitors (1uF and 10uF) for both 3.3V and 5V rails. Implement a reset circuit using a push button (SW1) and a pull-up resistor (100 ohms) to 3.3V, with a small capacitor (10nF) to ground for debouncing. Add two LEDs (D1, D2) with current-limiting resistors (100 ohms each) \u2013 one connected to ground and the other controlled by a microcontroller pin (/P1.0). Provide connectors for USB power (J1), microcontroller programming/communication (J2, 10-pin), and the reset button/signals (J3, 10-pin). The circuit should have a 3.3V supply rail.",
        "content": ".title KiCad schematic\nU1 +3V3 /P1.0 Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ Net-_J2-Pad10_ Net-_J3-Pad10_ Net-_J3-Pad9_ Net-_J3-Pad8_ Net-_J3-Pad7_ Net-_J3-Pad6_ /~RST Net-_J3-Pad4_ Net-_J3-Pad3_ Net-_J3-Pad2_ GND MSP430G2553_AK\nJ3 GND Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ /~RST Net-_J3-Pad6_ Net-_J3-Pad7_ Net-_J3-Pad8_ Net-_J3-Pad9_ Net-_J3-Pad10_ Conn_01x10\nJ2 +3V3 /P1.0 Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ Net-_J2-Pad10_ Conn_01x10\nC1 +3V3 GND 1uF\nU2 GND +3V3 +5V AMS1117-3.3\nC3 +3V3 GND 10uF\nC2 +5V GND 10uF\nD1 Net-_D1-Pad1_ +3V3 LED\nD2 Net-_D2-Pad1_ +3V3 LED\nR1 Net-_D1-Pad1_ GND 100\nR2 Net-_D2-Pad1_ /P1.0 100\nSW1 GND /~RST SW_Push\nR3 +3V3 /~RST 100\nC4 /~RST GND 10nF\nJ1 +5V NC_01 NC_02 NC_03 GND GND USB_B_Mini\n.end\n"
    },
    {
        "filename": "47.cir",
        "prompt": "Create a circuit with a 6116 static RAM chip (U1) controlled by two 4-bit DIP switches (SW1 and SW2) for address selection and a 2-bit DIP switch (SW3) for read/write control. The RAM chip is powered by VCC and grounded. Each address line connected to the RAM chip has a 1k\u03a9 pull-down resistor. Each data output line from the RAM chip has a 1k\u03a9 pull-down resistor. Eight LEDs (D1-D8) are connected to the data output lines via 330\u03a9 current-limiting resistors. A 1\u03bcF capacitor (C1) provides power supply decoupling. A 100nF capacitor (C2) is connected to a non-connected net (NC_01). There are also two 1k\u03a9 resistors (R5 and R6) connected to ground.",
        "content": ".title KiCad schematic\nR1 Net-_R1-Pad1_ GND 1K\nR3 Net-_R3-Pad1_ GND 1K\nR4 Net-_R4-Pad1_ GND 1K\nR7 Net-_D1-Pad2_ Net-_R22-Pad1_ 330\nR8 Net-_D2-Pad2_ Net-_R21-Pad1_ 330\nR9 Net-_D3-Pad2_ Net-_R20-Pad1_ 330\nR10 Net-_D4-Pad2_ Net-_R10-Pad2_ 330\nR11 Net-_D5-Pad2_ Net-_R11-Pad2_ 330\nR12 Net-_D6-Pad2_ Net-_R12-Pad2_ 330\nR13 Net-_D7-Pad2_ Net-_R13-Pad2_ 330\nR14 Net-_D8-Pad2_ Net-_R14-Pad2_ 330\nD1 GND Net-_D1-Pad2_ LED\nD2 GND Net-_D2-Pad2_ LED\nD3 GND Net-_D3-Pad2_ LED\nD4 GND Net-_D4-Pad2_ LED\nD5 GND Net-_D5-Pad2_ LED\nD6 GND Net-_D6-Pad2_ LED\nD7 GND Net-_D7-Pad2_ LED\nD8 GND Net-_D8-Pad2_ LED\nC1 VCC GND 1\u03bcF\nSW2 VCC VCC VCC VCC VCC VCC VCC VCC Net-_R14-Pad2_ Net-_R13-Pad2_ Net-_R12-Pad2_ Net-_R11-Pad2_ Net-_R10-Pad2_ Net-_R20-Pad1_ Net-_R21-Pad1_ Net-_R22-Pad1_ SW_DIP_x08\nSW1 VCC VCC VCC VCC Net-_R2-Pad1_ Net-_R1-Pad1_ Net-_R3-Pad1_ Net-_R4-Pad1_ SW_DIP_x04\nR2 Net-_R2-Pad1_ GND 1K\nR15 Net-_R14-Pad2_ GND 1K\nR16 Net-_R13-Pad2_ GND 1K\nR17 Net-_R12-Pad2_ GND 1K\nR18 Net-_R11-Pad2_ GND 1K\nR19 Net-_R10-Pad2_ GND 1K\nR20 Net-_R20-Pad1_ GND 1K\nR21 Net-_R21-Pad1_ GND 1K\nR22 Net-_R22-Pad1_ GND 1K\nU1 GND GND GND GND Net-_R2-Pad1_ Net-_R1-Pad1_ Net-_R3-Pad1_ Net-_R4-Pad1_ Net-_R22-Pad1_ Net-_R21-Pad1_ Net-_R20-Pad1_ GND Net-_R10-Pad2_ Net-_R11-Pad2_ Net-_R12-Pad2_ Net-_R13-Pad2_ Net-_R14-Pad2_ GND GND Net-_R6-Pad2_ Net-_R5-Pad2_ GND GND VCC 6116\nSW3 VCC VCC Net-_R5-Pad2_ Net-_R6-Pad2_ SW_DIP_x02\nR6 GND Net-_R6-Pad2_ 1K\nR5 GND Net-_R5-Pad2_ 1K\nC2 VCC NC_01 100 nF\n.end\n"
    },
    {
        "filename": "1872.cir",
        "prompt": "Create a SPICE netlist representing two identical DC motor controllers. Each controller consists of a Maxon 200142 motor driver and has six control/power pins, plus five no-connect (NC) pins. The two controllers, labeled K1 and K2, are independent and do not have any interconnections beyond shared net names for corresponding pins. Each controller's pins are paired, with pins 1 repeated twice, pins 3 repeated twice, and pins 5 repeated twice.",
        "content": ".title KiCad schematic\nK2 Net-_K2-Pad1_ Net-_K2-Pad1_ Net-_K2-Pad3_ Net-_K2-Pad3_ Net-_K2-Pad5_ Net-_K2-Pad5_ NC_01 NC_02 NC_03 NC_04 NC_05 Maxon-200142\nK1 Net-_K1-Pad1_ Net-_K1-Pad1_ Net-_K1-Pad3_ Net-_K1-Pad3_ Net-_K1-Pad5_ Net-_K1-Pad5_ NC_06 NC_07 NC_08 NC_09 NC_10 Maxon-200142\n.end\n"
    },
    {
        "filename": "758.cir",
        "prompt": "Design a simple circuit with a voltage source (V1), a Zener diode (D1), a resistor network (R1, R2), and an NPN transistor (Q1) configured to act as a basic voltage regulator or current source. The circuit should include a DC sweep analysis of the input voltage (V1) from 1V to 16V in 1V steps, with the output voltage (vout) as the measured variable. Utilize a Zener diode model (D1N750) and an NPN transistor model (FZT1049A).",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Downloads/Design_Of_Binary_Phase_Shift_Keying_(bpsk)_Modulator_&_Demodulator_Using_Esim_By_Prof_Raghu_K/Design_Of_BPSK_by_Raghu/BPSK/ZenerD1N750.lib\"\n.include \"/home/akshay/kicad-source-mirror-master/demos/simulation/laser_driver/fzt1049a.lib\"\nV1 Net-_Q1-Pad1_ GND VSOURCE\nR1 Net-_Q1-Pad1_ Net-_D1-Pad1_ 1.5k\nR2 vout GND 1k\nQ1 Net-_Q1-Pad1_ Net-_D1-Pad1_ vout FZT1049A\nD1 GND Net-_D1-Pad1_ D1N750\n.dc V1 1 16 1\n.end\n"
    },
    {
        "filename": "1450.cir",
        "prompt": "Create a simple SPICE netlist with a title \"KiCad schematic\", a date \"20190606\", and a logo identifier \"OHWLOGO\". The circuit itself should be empty, containing only these title and identifier statements.",
        "content": ".title KiCad schematic\nN2 20190606\nN1 OHWLOGO\n.end\n"
    },
    {
        "filename": "1730.cir",
        "prompt": "Design a phase-shift oscillator circuit using a single NPN transistor (BC548) with a Wien bridge network providing the feedback. The Wien bridge consists of two RC sections (R1=36k, C1=0.1uF and R2=190k, C2=0.1uF) to create the necessary 180-degree phase shift. A resistor (R4=4.8k) is used as a collector load for the transistor, and a resistor (R3=1.2k) biases the base. A capacitor (C3=20nF) couples the output, and a small capacitor (C4=5nF) is connected to the collector for stability. An inductor (L1=50mH) is included in the output to further refine the oscillation frequency. The circuit is powered by a 5V DC supply (V1). Simulate the transient response for 30ms with a maximum step size of 0.25us.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Downloads/Rc_Phase_Shift_Oscillator_By_Ms_Rohini.n,_Parkavi.k/NPN.lib\"\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.1u\nR2 Net-_R2-Pad1_ Net-_C1-Pad1_ 190k\nR1 Net-_C1-Pad1_ GND 36k\nR4 Net-_R2-Pad1_ out 4.8k\nR3 Net-_C2-Pad2_ GND 1.2k\nC2 GND Net-_C2-Pad2_ 0.1u\nV1 Net-_R2-Pad1_ GND dc 5\nC3 GND out 20n\nC4 Net-_C1-Pad2_ GND 5n\nL1 out Net-_C1-Pad2_ 50m\nQ1 out Net-_C1-Pad1_ Net-_C2-Pad2_ BC548\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "731.cir",
        "prompt": "Create a schematic for a keyboard matrix with 8 rows and 21 columns, utilizing key switches (KEYSW) and diodes (D) to prevent ghosting. Include a microcontroller (ATXMEGA-A4U) with pins connected to each column and row for scanning the key matrix. Provide power connections (+5V and GND) and a USB Type-C connector for power and data. Include decoupling capacitors (10uf and 0.4uf) and pull-up resistors (5.1k) for the USB data lines. Also include a programming header (TC2030-IDC) for the microcontroller. The microcontroller should have pins for PDI and RST. The schematic should also include a SparkFun Pro Micro board.",
        "content": ".title KiCad schematic\nK25 COL0 Net-_D23-Pad2_ KEYSW\nD23 ROW1 Net-_D23-Pad2_ D\nK26 COL1 Net-_D24-Pad2_ KEYSW\nD24 ROW1 Net-_D24-Pad2_ D\nK27 COL2 Net-_D25-Pad2_ KEYSW\nD25 ROW1 Net-_D25-Pad2_ D\nK28 COL3 Net-_D26-Pad2_ KEYSW\nD26 ROW1 Net-_D26-Pad2_ D\nK29 COL4 Net-_D27-Pad2_ KEYSW\nD27 ROW1 Net-_D27-Pad2_ D\nK30 COL5 Net-_D28-Pad2_ KEYSW\nD28 ROW1 Net-_D28-Pad2_ D\nK31 COL6 Net-_D29-Pad2_ KEYSW\nD29 ROW1 Net-_D29-Pad2_ D\nK32 COL7 Net-_D30-Pad2_ KEYSW\nD30 ROW1 Net-_D30-Pad2_ D\nK33 COL8 Net-_D31-Pad2_ KEYSW\nD31 ROW1 Net-_D31-Pad2_ D\nK34 COL9 Net-_D32-Pad2_ KEYSW\nD32 ROW1 Net-_D32-Pad2_ D\nK35 COL10 Net-_D33-Pad2_ KEYSW\nD33 ROW1 Net-_D33-Pad2_ D\nK36 COL11 Net-_D34-Pad2_ KEYSW\nD34 ROW1 Net-_D34-Pad2_ D\nK37 COL12 Net-_D35-Pad2_ KEYSW\nD35 ROW1 Net-_D35-Pad2_ D\nK38 COL13 Net-_D36-Pad2_ KEYSW\nD36 ROW1 Net-_D36-Pad2_ D\nK39 COL14 Net-_D37-Pad2_ KEYSW\nD37 ROW1 Net-_D37-Pad2_ D\nK40 COL15 Net-_D38-Pad2_ KEYSW\nD38 ROW1 Net-_D38-Pad2_ D\nK41 COL16 Net-_D39-Pad2_ KEYSW\nD39 ROW1 Net-_D39-Pad2_ D\nK42 COL17 Net-_D40-Pad2_ KEYSW\nD40 ROW1 Net-_D40-Pad2_ D\nK1 COL0 Net-_D1-Pad2_ KEYSW\nD1 COL12 Net-_D1-Pad2_ D\nK2 COL1 Net-_D2-Pad2_ KEYSW\nD2 COL12 Net-_D2-Pad2_ D\nK3 COL2 Net-_D3-Pad2_ KEYSW\nD3 COL12 Net-_D3-Pad2_ D\nK4 COL3 Net-_D4-Pad2_ KEYSW\nD4 COL12 Net-_D4-Pad2_ D\nK5 COL4 Net-_D5-Pad2_ KEYSW\nD5 COL12 Net-_D5-Pad2_ D\nK6 COL5 Net-_D6-Pad2_ KEYSW\nD6 COL12 Net-_D6-Pad2_ D\nK7 COL6 Net-_D7-Pad2_ KEYSW\nD7 COL12 Net-_D7-Pad2_ D\nK9 COL8 Net-_D9-Pad2_ KEYSW\nD9 COL12 Net-_D9-Pad2_ D\nK10 COL9 Net-_D10-Pad2_ KEYSW\nD10 COL12 Net-_D10-Pad2_ D\nK11 COL10 Net-_D11-Pad2_ KEYSW\nD11 COL12 Net-_D11-Pad2_ D\nK12 COL11 Net-_D12-Pad2_ KEYSW\nD12 COL12 Net-_D12-Pad2_ D\nK14 COL13 Net-_D14-Pad2_ KEYSW\nD14 COL12 Net-_D14-Pad2_ D\nK15 COL14 Net-_D15-Pad2_ KEYSW\nD15 COL12 Net-_D15-Pad2_ D\nK16 COL15 Net-_D16-Pad2_ KEYSW\nD16 COL12 Net-_D16-Pad2_ D\nK17 COL16 Net-_D17-Pad2_ KEYSW\nD17 COL12 Net-_D17-Pad2_ D\nK18 COL17 Net-_D18-Pad2_ KEYSW\nD18 COL12 Net-_D18-Pad2_ D\nK47 COL16 Net-_D39-Pad2_ KEYSW\nK48 COL0 Net-_D45-Pad2_ KEYSW\nD45 ROW2 Net-_D45-Pad2_ D\nK49 COL1 Net-_D46-Pad2_ KEYSW\nD46 ROW2 Net-_D46-Pad2_ D\nK50 COL2 Net-_D47-Pad2_ KEYSW\nD47 ROW2 Net-_D47-Pad2_ D\nK51 COL3 Net-_D48-Pad2_ KEYSW\nD48 ROW2 Net-_D48-Pad2_ D\nK52 COL4 Net-_D49-Pad2_ KEYSW\nD49 ROW2 Net-_D49-Pad2_ D\nK53 COL5 Net-_D50-Pad2_ KEYSW\nD50 ROW2 Net-_D50-Pad2_ D\nK54 COL6 Net-_D51-Pad2_ KEYSW\nD51 ROW2 Net-_D51-Pad2_ D\nK55 COL7 Net-_D52-Pad2_ KEYSW\nD52 ROW2 Net-_D52-Pad2_ D\nK56 COL8 Net-_D53-Pad2_ KEYSW\nD53 ROW2 Net-_D53-Pad2_ D\nK57 COL9 Net-_D54-Pad2_ KEYSW\nD54 ROW2 Net-_D54-Pad2_ D\nK58 COL10 Net-_D55-Pad2_ KEYSW\nD55 ROW2 Net-_D55-Pad2_ D\nK59 COL11 Net-_D56-Pad2_ KEYSW\nD56 ROW2 Net-_D56-Pad2_ D\nK60 COL12 Net-_D57-Pad2_ KEYSW\nD57 ROW2 Net-_D57-Pad2_ D\nK61 COL13 Net-_D58-Pad2_ KEYSW\nD58 ROW2 Net-_D58-Pad2_ D\nK62 COL14 Net-_D59-Pad2_ KEYSW\nD59 ROW2 Net-_D59-Pad2_ D\nK63 COL16 Net-_D60-Pad2_ KEYSW\nD60 ROW2 Net-_D60-Pad2_ D\nK64 COL17 Net-_D61-Pad2_ KEYSW\nD61 ROW2 Net-_D61-Pad2_ D\nK69 COL0 Net-_D66-Pad2_ KEYSW\nD66 ROW3 Net-_D66-Pad2_ D\nK70 COL1 Net-_D67-Pad2_ KEYSW\nD67 ROW3 Net-_D67-Pad2_ D\nK71 COL2 Net-_D68-Pad2_ KEYSW\nD68 ROW3 Net-_D68-Pad2_ D\nK72 COL3 Net-_D69-Pad2_ KEYSW\nD69 ROW3 Net-_D69-Pad2_ D\nK73 COL4 Net-_D70-Pad2_ KEYSW\nD70 ROW3 Net-_D70-Pad2_ D\nK74 COL5 Net-_D71-Pad2_ KEYSW\nD71 ROW3 Net-_D71-Pad2_ D\nK75 COL6 Net-_D72-Pad2_ KEYSW\nD72 ROW3 Net-_D72-Pad2_ D\nK76 COL7 Net-_D73-Pad2_ KEYSW\nD73 ROW3 Net-_D73-Pad2_ D\nK77 COL8 Net-_D74-Pad2_ KEYSW\nD74 ROW3 Net-_D74-Pad2_ D\nK78 COL9 Net-_D75-Pad2_ KEYSW\nD75 ROW3 Net-_D75-Pad2_ D\nK79 COL10 Net-_D76-Pad2_ KEYSW\nD76 ROW3 Net-_D76-Pad2_ D\nK80 COL11 Net-_D77-Pad2_ KEYSW\nD77 ROW3 Net-_D77-Pad2_ D\nK81 COL12 Net-_D78-Pad2_ KEYSW\nD78 ROW3 Net-_D78-Pad2_ D\nK82 COL13 Net-_D79-Pad2_ KEYSW\nD79 ROW3 Net-_D79-Pad2_ D\nK83 COL14 Net-_D80-Pad2_ KEYSW\nD80 ROW3 Net-_D80-Pad2_ D\nK84 COL17 Net-_D81-Pad2_ KEYSW\nD81 ROW3 Net-_D81-Pad2_ D\nK90 COL0 Net-_D86-Pad2_ KEYSW\nD86 ROW4 Net-_D86-Pad2_ D\nK91 COL1 Net-_D87-Pad2_ KEYSW\nD87 ROW4 Net-_D87-Pad2_ D\nK92 COL2 Net-_D88-Pad2_ KEYSW\nD88 ROW4 Net-_D88-Pad2_ D\nK93 COL3 Net-_D89-Pad2_ KEYSW\nD89 ROW4 Net-_D89-Pad2_ D\nK94 COL4 Net-_D90-Pad2_ KEYSW\nD90 ROW4 Net-_D90-Pad2_ D\nK95 COL5 Net-_D91-Pad2_ KEYSW\nD91 ROW4 Net-_D91-Pad2_ D\nK96 COL6 Net-_D92-Pad2_ KEYSW\nD92 ROW4 Net-_D92-Pad2_ D\nK97 COL7 Net-_D93-Pad2_ KEYSW\nD93 ROW4 Net-_D93-Pad2_ D\nK98 COL8 Net-_D94-Pad2_ KEYSW\nD94 ROW4 Net-_D94-Pad2_ D\nK99 COL9 Net-_D95-Pad2_ KEYSW\nD95 ROW4 Net-_D95-Pad2_ D\nK100 COL10 Net-_D96-Pad2_ KEYSW\nD96 ROW4 Net-_D96-Pad2_ D\nK101 COL11 Net-_D97-Pad2_ KEYSW\nD97 ROW4 Net-_D97-Pad2_ D\nK102 COL12 Net-_D98-Pad2_ KEYSW\nD98 ROW4 Net-_D98-Pad2_ D\nK103 COL13 Net-_D99-Pad2_ KEYSW\nD99 ROW4 Net-_D99-Pad2_ D\nK104 COL14 Net-_D100-Pad2_ KEYSW\nD100 ROW4 Net-_D100-Pad2_ D\nK105 COL16 Net-_D101-Pad2_ KEYSW\nD101 ROW4 Net-_D101-Pad2_ D\nK106 COL17 Net-_D102-Pad2_ KEYSW\nD102 ROW4 Net-_D102-Pad2_ D\nK111 COL3 Net-_D89-Pad2_ KEYSW\nK126 COL0 Net-_D107-Pad2_ KEYSW\nD107 ROW5 Net-_D107-Pad2_ D\nK127 COL1 Net-_D108-Pad2_ KEYSW\nD108 ROW5 Net-_D108-Pad2_ D\nK128 COL2 Net-_D109-Pad2_ KEYSW\nD109 ROW5 Net-_D109-Pad2_ D\nK130 COL5 Net-_D111-Pad2_ KEYSW\nD111 ROW5 Net-_D111-Pad2_ D\nD112 ROW5 Net-_D112-Pad2_ D\nD114 ROW5 Net-_D114-Pad2_ D\nK134 Net-_K115-Pad1_ Net-_D115-Pad2_ KEYSW\nK120 Net-_K115-Pad1_ Net-_D115-Pad2_ KEYSW\nD115 ROW5 Net-_D115-Pad2_ D\nK135 COL13 Net-_D116-Pad2_ KEYSW\nD116 ROW5 Net-_D116-Pad2_ D\nK136 COL14 Net-_D117-Pad2_ KEYSW\nD117 ROW5 Net-_D117-Pad2_ D\nK137 COL16 Net-_D118-Pad2_ KEYSW\nD118 ROW5 Net-_D118-Pad2_ D\nK138 COL17 Net-_D119-Pad2_ KEYSW\nD119 ROW5 Net-_D119-Pad2_ D\nU2 COL17 COL18 COL19 ROW1 ROW2 ROW3 ROW4 GND VCC ROW5 COL12 COL5 COL6 COL7 COL8 COL4 COL3 GND VCC COL2 COL1 COL0 NC_01 NC_02 COL21 Net-_J1-PadA7_ Net-_J1-PadA6_ NC_03 NC_04 GND VCC COL20 COL15 PDI RST COL14 COL13 GND VCC COL12 COL11 COL10 COL9 COL16 ATXMEGA-A4U\nJ1 GND +5V Net-_J1-PadA5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_05 +5V GND GND +5V Net-_J1-PadB5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_06 +5V GND GND USB_Type_C_2.0_Receptacle\nP1 PDI VCC NC_07 NC_08 RST GND TC2030-IDC\nU1 +5V GND +5V NC_09 VCC MIC550X\nR1 Net-_J1-PadB5_ GND 5.1k\nR2 Net-_J1-PadA5_ GND 5.1k\nC2 VCC GND 0.4uf\nC1 VCC GND 10uf\nK129 COL3 Net-_D110-Pad2_ KEYSW\nD110 ROW5 Net-_D110-Pad2_ D\nB1 NC_10 NC_11 NC_12 NC_13 COL20 COL21 COL12 ROW5 ROW4 ROW3 ROW2 ROW1 COL19 COL18 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 SPARKFUN_PRO_MICRO\nK143 COL2 Net-_D109-Pad2_ KEYSW\nK144 COL3 Net-_D110-Pad2_ KEYSW\nK145 COL5 Net-_D111-Pad2_ KEYSW\nK8 COL7 Net-_D8-Pad2_ KEYSW\nD8 COL12 Net-_D8-Pad2_ D\nK13 COL12 Net-_D13-Pad2_ KEYSW\nD13 COL12 Net-_D13-Pad2_ D\nK23 COL7 Net-_D8-Pad2_ KEYSW\nK24 COL12 Net-_D13-Pad2_ KEYSW\nK117 NC_24 NC_25 KEYSW\nK121 COL3 Net-_D110-Pad2_ KEYSW\nK125 COL13 Net-_D116-Pad2_ KEYSW\nK115 Net-_K115-Pad1_ Net-_D115-Pad2_ KEYSW\nK118 COL7 Net-_D112-Pad2_ KEYSW\nK122 COL7 Net-_D112-Pad2_ KEYSW\nK133 COL10 Net-_D114-Pad2_ KEYSW\nK124 COL10 Net-_D114-Pad2_ KEYSW\nD113 ROW5 Net-_D113-Pad2_ D\nK123 ROW4 Net-_D113-Pad2_ KEYSW\nK119 ROW4 Net-_D113-Pad2_ KEYSW\nK116 ROW4 Net-_D113-Pad2_ KEYSW\nK114 ROW4 Net-_D113-Pad2_ KEYSW\nK113 ROW4 Net-_D113-Pad2_ KEYSW\nK112 ROW4 Net-_D113-Pad2_ KEYSW\nK155 COL13 Net-_D116-Pad2_ KEYSW\nK43 COL18 Net-_D41-Pad2_ KEYSW\nD41 ROW1 Net-_D41-Pad2_ D\nK44 COL19 Net-_D42-Pad2_ KEYSW\nD42 ROW1 Net-_D42-Pad2_ D\nK45 COL20 Net-_D43-Pad2_ KEYSW\nD43 ROW1 Net-_D43-Pad2_ D\nK46 COL21 Net-_D44-Pad2_ KEYSW\nD44 ROW1 Net-_D44-Pad2_ D\nK19 COL18 Net-_D19-Pad2_ KEYSW\nD19 COL12 Net-_D19-Pad2_ D\nK20 COL19 Net-_D20-Pad2_ KEYSW\nD20 COL12 Net-_D20-Pad2_ D\nK21 COL20 Net-_D21-Pad2_ KEYSW\nD21 COL12 Net-_D21-Pad2_ D\nK22 COL21 Net-_D22-Pad2_ KEYSW\nD22 COL12 Net-_D22-Pad2_ D\nK65 COL18 Net-_D62-Pad2_ KEYSW\nD62 ROW2 Net-_D62-Pad2_ D\nK66 COL19 Net-_D63-Pad2_ KEYSW\nD63 ROW2 Net-_D63-Pad2_ D\nK67 COL20 Net-_D64-Pad2_ KEYSW\nD64 ROW2 Net-_D64-Pad2_ D\nK68 COL21 Net-_D65-Pad2_ KEYSW\nD65 ROW2 Net-_D65-Pad2_ D\nK89 COL21 Net-_D85-Pad2_ KEYSW\nK85 COL18 Net-_D82-Pad2_ KEYSW\nD82 ROW3 Net-_D82-Pad2_ D\nK86 COL19 Net-_D83-Pad2_ KEYSW\nD83 ROW3 Net-_D83-Pad2_ D\nK87 COL20 Net-_D84-Pad2_ KEYSW\nD84 ROW3 Net-_D84-Pad2_ D\nK88 COL21 Net-_D85-Pad2_ KEYSW\nD85 ROW3 Net-_D85-Pad2_ D\nK107 COL18 Net-_D103-Pad2_ KEYSW\nD103 ROW4 Net-_D103-Pad2_ D\nK108 COL19 Net-_D104-Pad2_ KEYSW\nD104 ROW4 Net-_D104-Pad2_ D\nK109 COL20 Net-_D105-Pad2_ KEYSW\nD105 ROW4 Net-_D105-Pad2_ D\nK110 COL21 Net-_D106-Pad2_ KEYSW\nD106 ROW4 Net-_D106-Pad2_ D\nK153 COL21 Net-_D123-Pad2_ KEYSW\nK139 COL18 Net-_D120-Pad2_ KEYSW\nD120 ROW5 Net-_D120-Pad2_ D\nK140 COL19 Net-_D121-Pad2_ KEYSW\nD121 ROW5 Net-_D121-Pad2_ D\nK141 COL20 Net-_D122-Pad2_ KEYSW\nD122 ROW5 Net-_D122-Pad2_ D\nD123 ROW5 Net-_D123-Pad2_ D\nK152 COL18 Net-_D120-Pad2_ KEYSW\nK142 COL21 Net-_D123-Pad2_ KEYSW\nK147 COL10 Net-_D114-Pad2_ KEYSW\n.end\n"
    },
    {
        "filename": "724.cir",
        "prompt": "Create a circuit with three 8-bit parallel data buses labeled 'a', 'b', and 'c'. Each bus connects to a J8-8_bit_bus_connector. Each bit of each bus is buffered by an N-channel MOSFET (2N7000) connected in a common-drain configuration (source follower). Each MOSFET has a pull-up resistor connected to VCC. The inputs to the MOSFET gates are the corresponding bits of the 'a', 'b', and 'c' buses. VCC and GND are provided via J2 and J1 connectors respectively. Each bit line ('a0'-'a7', 'b0'-'b7', 'c0'-'c7') also has a resistor connected to GND. There are also J6 and J4 connectors that duplicate the 'a', 'b', and 'c' buses.",
        "content": ".title KiCad schematic\nQ1 GND /a0 Net-_Q1-Pad3_ 2N7000\nR2 VCC Net-_Q1-Pad3_ R\nQ2 GND /b0 Net-_Q1-Pad3_ 2N7000\nQ5 Net-_Q5-Pad1_ /a0 Net-_Q5-Pad3_ 2N7000\nQ7 GND /b0 Net-_Q5-Pad1_ 2N7000\nR5 VCC Net-_Q5-Pad3_ R\nJ5 /a0 /a1 /a2 /a3 /a4 /a5 /a6 /a7 J8-8_bit_bus_connector\nJ7 /b0 /b1 /b2 /b3 /b4 /b5 /b6 /b7 J8-8_bit_bus_connector\nQ6 GND Net-_Q5-Pad3_ Net-_Q4-Pad2_ 2N7000\nR6 VCC Net-_Q4-Pad2_ R\nQ3 GND Net-_Q1-Pad3_ /c0 2N7000\nR3 VCC /c0 R\nQ4 GND Net-_Q4-Pad2_ /c0 2N7000\nJ3 /c0 /c1 /c2 /c3 /c4 /c5 /c6 /c7 J8-8_bit_bus_connector\nQ8 GND /a1 Net-_Q10-Pad2_ 2N7000\nR8 VCC Net-_Q10-Pad2_ R\nQ9 GND /b1 Net-_Q10-Pad2_ 2N7000\nQ12 Net-_Q12-Pad1_ /a1 Net-_Q12-Pad3_ 2N7000\nQ14 GND /b1 Net-_Q12-Pad1_ 2N7000\nR11 VCC Net-_Q12-Pad3_ R\nQ13 GND Net-_Q12-Pad3_ Net-_Q11-Pad2_ 2N7000\nR12 VCC Net-_Q11-Pad2_ R\nQ10 GND Net-_Q10-Pad2_ /c1 2N7000\nR9 VCC /c1 R\nQ11 GND Net-_Q11-Pad2_ /c1 2N7000\nQ15 GND /a2 Net-_Q15-Pad3_ 2N7000\nR14 VCC Net-_Q15-Pad3_ R\nQ16 GND /b2 Net-_Q15-Pad3_ 2N7000\nQ19 Net-_Q19-Pad1_ /a2 Net-_Q19-Pad3_ 2N7000\nQ21 GND /b2 Net-_Q19-Pad1_ 2N7000\nR17 VCC Net-_Q19-Pad3_ R\nQ20 GND Net-_Q19-Pad3_ Net-_Q18-Pad2_ 2N7000\nR18 VCC Net-_Q18-Pad2_ R\nQ17 GND Net-_Q15-Pad3_ /c2 2N7000\nR15 VCC /c2 R\nQ18 GND Net-_Q18-Pad2_ /c2 2N7000\nQ22 GND /a3 Net-_Q22-Pad3_ 2N7000\nR20 VCC Net-_Q22-Pad3_ R\nQ23 GND /b3 Net-_Q22-Pad3_ 2N7000\nQ26 Net-_Q26-Pad1_ /a3 Net-_Q26-Pad3_ 2N7000\nQ28 GND /b3 Net-_Q26-Pad1_ 2N7000\nR23 VCC Net-_Q26-Pad3_ R\nQ27 GND Net-_Q26-Pad3_ Net-_Q25-Pad2_ 2N7000\nR24 VCC Net-_Q25-Pad2_ R\nQ24 GND Net-_Q22-Pad3_ /c3 2N7000\nR21 VCC /c3 R\nQ25 GND Net-_Q25-Pad2_ /c3 2N7000\nQ29 GND /a4 Net-_Q29-Pad3_ 2N7000\nR26 VCC Net-_Q29-Pad3_ R\nQ30 GND /b4 Net-_Q29-Pad3_ 2N7000\nQ33 Net-_Q33-Pad1_ /a4 Net-_Q33-Pad3_ 2N7000\nQ35 GND /b4 Net-_Q33-Pad1_ 2N7000\nR29 VCC Net-_Q33-Pad3_ R\nQ34 GND Net-_Q33-Pad3_ Net-_Q32-Pad2_ 2N7000\nR30 VCC Net-_Q32-Pad2_ R\nQ31 GND Net-_Q29-Pad3_ /c4 2N7000\nR27 VCC /c4 R\nQ32 GND Net-_Q32-Pad2_ /c4 2N7000\nQ36 GND /a5 Net-_Q36-Pad3_ 2N7000\nR32 VCC Net-_Q36-Pad3_ R\nQ37 GND /b5 Net-_Q36-Pad3_ 2N7000\nQ40 Net-_Q40-Pad1_ /a5 Net-_Q40-Pad3_ 2N7000\nQ42 GND /b5 Net-_Q40-Pad1_ 2N7000\nR35 VCC Net-_Q40-Pad3_ R\nQ41 GND Net-_Q40-Pad3_ Net-_Q39-Pad2_ 2N7000\nR36 VCC Net-_Q39-Pad2_ R\nQ38 GND Net-_Q36-Pad3_ /c5 2N7000\nR33 VCC /c5 R\nQ39 GND Net-_Q39-Pad2_ /c5 2N7000\nQ43 GND /a6 Net-_Q43-Pad3_ 2N7000\nR38 VCC Net-_Q43-Pad3_ R\nQ44 GND /b6 Net-_Q43-Pad3_ 2N7000\nQ47 Net-_Q47-Pad1_ /a6 Net-_Q47-Pad3_ 2N7000\nQ49 GND /b6 Net-_Q47-Pad1_ 2N7000\nR41 VCC Net-_Q47-Pad3_ R\nQ48 GND Net-_Q47-Pad3_ Net-_Q46-Pad2_ 2N7000\nR42 VCC Net-_Q46-Pad2_ R\nQ45 GND Net-_Q43-Pad3_ /c6 2N7000\nR39 VCC /c6 R\nQ46 GND Net-_Q46-Pad2_ /c6 2N7000\nQ50 GND /a7 Net-_Q50-Pad3_ 2N7000\nR44 VCC Net-_Q50-Pad3_ R\nQ51 GND /b7 Net-_Q50-Pad3_ 2N7000\nQ54 Net-_Q54-Pad1_ /a7 Net-_Q54-Pad3_ 2N7000\nQ56 GND /b7 Net-_Q54-Pad1_ 2N7000\nR47 VCC Net-_Q54-Pad3_ R\nQ55 GND Net-_Q54-Pad3_ Net-_Q53-Pad2_ 2N7000\nR48 VCC Net-_Q53-Pad2_ R\nQ52 GND Net-_Q50-Pad3_ /c7 2N7000\nR45 VCC /c7 R\nQ53 GND Net-_Q53-Pad2_ /c7 2N7000\nR1 GND /a0 R\nR4 GND /b0 R\nR43 GND /a7 R\nR46 GND /b7 R\nR7 GND /a1 R\nR10 GND /b1 R\nR13 GND /a2 R\nR16 GND /b2 R\nR19 GND /a3 R\nR22 GND /b3 R\nR25 GND /a4 R\nR28 GND /b4 R\nR31 GND /a5 R\nR34 GND /b5 R\nR37 GND /a6 R\nR40 GND /b6 R\nJ1 VCC VCC J2-power_connector\nJ6 /a0 /a1 /a2 /a3 /a4 /a5 /a6 /a7 J8-8_bit_bus_connector\nJ8 /b0 /b1 /b2 /b3 /b4 /b5 /b6 /b7 J8-8_bit_bus_connector\nJ2 GND GND J2-2-pole_connector\nJ4 /c0 /c1 /c2 /c3 /c4 /c5 /c6 /c7 J8-8_bit_bus_connector\n.end\n"
    },
    {
        "filename": "1328.cir",
        "prompt": "Design a circuit with dual \u00b112V power supplies featuring two operational amplifiers (LM13700 and TL074/TL072), two 1N4148 diodes, and four LEDs. The circuit includes input protection with resistors and diodes, filtering capacitors, and adjustable potentiometers for gain control. It incorporates a comparator stage using the LM13700, followed by an operational amplifier stage (TL074) driving LEDs with current limiting resistors. A transistor stage (2N3906) is present, likely for signal conditioning or switching. Include input and output connectors, and decoupling capacitors for the power supplies. The circuit should have adjustable input sensitivity and a visual output indication via LEDs.",
        "content": ".title KiCad schematic\nJ2 S2 NC_01 V2 OUT VERT IN Conn_01x06\nJ3 GND CVIN +12V QR -12V QW Conn_01x06\nJ1 Net-_D2-Pad1_ Net-_D2-Pad1_ GND GND GND GND GND GND Net-_D1-Pad2_ Net-_D1-Pad2_ Conn_01x10\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ 1N4148\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ 1N4148\nC6 +12V GND 0.1uF\nC7 GND -12V 0.1uF\nU1 Net-_R3-Pad1_ NC_02 IN Net-_R10-Pad1_ Net-_C1-Pad1_ -12V NC_03 NC_04 NC_05 NC_06 +12V Net-_C2-Pad1_ Net-_R17-Pad2_ Net-_R13-Pad2_ NC_07 Net-_R23-Pad1_ LM13700\nR8 IN GND 220\nR10 Net-_R10-Pad1_ GND 220\nR9 Net-_R13-Pad1_ Net-_R10-Pad1_ 10K\nR16 Net-_R13-Pad2_ GND 220\nR18 Net-_R17-Pad2_ GND 220\nR13 Net-_R13-Pad1_ Net-_R13-Pad2_ 10K\nR17 Net-_C4-Pad1_ Net-_R17-Pad2_ 10K\nU2 Net-_C1-Pad2_ Net-_D3-Pad1_ QW +12V QR Net-_R24-Pad2_ OUT Net-_C3-Pad2_ Net-_C3-Pad1_ GND -12V VERT Net-_R11-Pad2_ Net-_R11-Pad1_ TL074\nRV6 Net-_C1-Pad2_ Net-_C1-Pad2_ Net-_D3-Pad1_ 10K\nD4 Net-_C1-Pad2_ Net-_D3-Pad1_ LED\nD3 Net-_D3-Pad1_ Net-_C1-Pad2_ LED\nR15 GND Net-_D3-Pad1_ 4.7K\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 1nF\nC2 Net-_C2-Pad1_ S2 1nF\nRV5 Net-_R11-Pad2_ Net-_R11-Pad2_ V2 100K\nR11 Net-_R11-Pad1_ Net-_R11-Pad2_ 100K\nR14 CVIN Net-_R11-Pad1_ 100K\nR19 Net-_R19-Pad1_ CVIN 1K\nRV7 GND Net-_R19-Pad1_ Net-_R19-Pad1_ 1K\nQ1 Net-_Q1-Pad1_ CVIN Net-_C3-Pad1_ 2N3906\nQ2 Net-_Q1-Pad1_ GND IABC 2N3906\nR22 Net-_C3-Pad2_ Net-_Q1-Pad1_ 4.7K\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 4.7nF\nR20 -12V Net-_C3-Pad1_ 470K\nR23 Net-_R23-Pad1_ IABC 10K\nR25 OUT Net-_R24-Pad2_ 10K\nR24 GND Net-_R24-Pad2_ 10K\nC5 +12V GND 0.1uF\nC8 GND -12V 0.1uF\nC10 GND -12V 10uF\nR1 +12V Net-_D1-Pad1_ 10\nC9 +12V GND 10uF\nR2 -12V Net-_D2-Pad2_ 10\nU3 Net-_R13-Pad1_ Net-_R13-Pad1_ Net-_C1-Pad1_ -12V Net-_C2-Pad1_ Net-_C4-Pad1_ Net-_C4-Pad1_ +12V TL072\nR3 Net-_R3-Pad1_ IABC 10K\nC4 Net-_C4-Pad1_ QR 0.47uF\n.end\n"
    },
    {
        "filename": "50.cir",
        "prompt": "Design a circuit that interfaces with a 53C80 SCSI-to-parallel converter chip. The circuit includes connectors for a SCSI ribbon cable (J1), a disk drive power and control connector (J6), and a header for SWIM programming (UJ1). It provides necessary signals for SCSI communication including data lines (DB0-DB7, D_24-D_31), control signals (/RST*, /BSY*, /SEL*, /ATN*, /ACKS*, /MSG*, /C-D*, /I-O*), and address/data strobes (/WRREQ, /ENABL1*, /ENABL2*, /RDDATA). Include a pull-up resistor network (RP10) for SCSI control signals and a connector (J5) for direct connection to the SCSI bus. The circuit should be powered by +5V.",
        "content": ".title KiCad schematic\nJ5 Net-_J5-Pad1_ /DB0 Net-_J5-Pad1_ /DB1 Net-_J5-Pad1_ /DB2 Net-_J5-Pad1_ /DB3 Net-_J5-Pad1_ /DB4 Net-_J5-Pad1_ /DB5 Net-_J5-Pad1_ /DB6 Net-_J5-Pad1_ /DB7 Net-_J5-Pad1_ /DBP Net-_J5-Pad1_ NC_01 Net-_J5-Pad1_ NC_02 Net-_J5-Pad1_ NC_03 Net-_J5-Pad1_ NC_04 Net-_J5-Pad1_ NC_05 Net-_J5-Pad1_ NC_06 Net-_J5-Pad1_ /ATN* Net-_J5-Pad1_ NC_07 Net-_J5-Pad1_ /BSY* Net-_J5-Pad1_ /ACKS* Net-_J5-Pad1_ /RST* Net-_J5-Pad1_ /MSG* Net-_J5-Pad1_ /SEL* Net-_J5-Pad1_ /C-D* Net-_J5-Pad1_ /I-O* Net-_J5-Pad1_ /I-O* SCSI\nJ6 Net-_J6-Pad1_ Net-_J6-Pad1_ Net-_J6-Pad1_ Net-_J6-Pad1_ NC_08 /+5V-DSK NC_09 NC_10 NC_11 /+5V-DSK /FPH0.F /FPH1.F /FPH2.F /FPH3.F /WRREQ.F /HDSEL.F /ENABL2*.F /RDDATA.F NC_12 Net-_J6-Pad1_ Net-_J6-Pad1_ DB-19\nUJ1 Net-_UJ1-Pad1_ NC_13 /WRREQ /D_24_ /D_25_ /D_26_ /D_27_ NC_14 +5VSWIM Net-_UJ1-Pad1_ /D_28_ /D_29_ /D_30_ NC_15 /D_31_ /ENABL2* /ENABL1* /RDDATA +5VSWIM Net-_UJ1-Pad1_ /RDDATA RESET* NC_16 NC_17 +5VSWIM /FPH3 /FPH1 NC_18 Net-_UJ1-Pad1_ /FPH0 /FPH2 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 +5VSWIM SWIM\nRP10 Net-_RP10-Pad1_ /RDDATA.F /ENABL2*.F /HDSEL.F /WRREQ.F /FPH3.F /FPH2.F /FPH1.F /FPH0.F Net-_RP10-Pad1_ Net-_RP10-Pad11_ /FPH0 /FPH1 /FPH2 /FPH3 /WRREQ HDSEL /ENABL2* /RDDATA Net-_RP10-Pad11_ RCNET\nJ1 Net-_J1-Pad1_ /FPH0 Net-_J1-Pad1_ /FPH1 Net-_J1-Pad1_ /FPH2 Net-_J1-Pad1_ /FPH3 NC_25 /WRREQ NC_26 HDSEL Net-_J1-Pad13_ /ENABL1* Net-_J1-Pad13_ /RDDATA Net-_J1-Pad13_ NC_27 Net-_J1-Pad13_ NC_28 Ribbon Connector\nUI1 /DB7 /RST* Net-_UI1-Pad3_ /BSY* /SEL* /ATN* RESET* NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 /D_31_ /D_30_ /D_29_ NC_41 /D_28_ /D_27_ /D_26_ /D_25_ /D_24_ /MSG* /C-D* Net-_UI1-Pad3_ /I-O* /ACKS* /I-O* /DBP NC_42 /DB0 /DB1 /DB2 /DB3 /DB4 NC_43 /DB5 /DB6 53C80\n.end\n"
    },
    {
        "filename": "1366.cir",
        "prompt": "Design a second-order active filter circuit using two AD8051 operational amplifiers. The first stage is a non-inverting amplifier with a gain of 1, followed by a Sallen-Key low-pass filter topology. The second stage is a buffer amplifier. All resistors are 1k\u03a9 except for a feedback resistor of 1k\u03a9 connected to the output. All capacitors are 0.1\u00b5F. The input signal is an AC source with a voltage of 1V. The op-amps are powered by a 15V DC supply (VDD and VSS). Perform an AC analysis from 1 Hz to 1 MHz with 10 points per decade. The output is taken from the second op-amp.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/kicad-source-mirror-master/demos/simulation/sallen_key/ad8051.lib\"\nR3 Net-_C2-Pad1_ Net-_C1-Pad1_ 1k\nR1 Net-_C1-Pad1_ ip 1k\nR2 Net-_R2-Pad1_ GND 1k\nR4 Net-_C1-Pad2_ Net-_R2-Pad1_ 1k\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.1u\nC2 Net-_C2-Pad1_ GND 0.1u\nV1 ip GND ac 1 0\nR6 Net-_C3-Pad1_ Net-_C1-Pad2_ 1k\nR7 Net-_C4-Pad1_ Net-_C3-Pad1_ 1k\nC3 Net-_C3-Pad1_ out 0.1u\nC4 Net-_C4-Pad1_ GND 0.1u\nR5 Net-_R5-Pad1_ GND 1k\nR8 out Net-_R5-Pad1_ 1k\nV2 VDD GND dc 15\nV3 GND VSS dc 15\nXU1 Net-_R2-Pad1_ Net-_C2-Pad1_ VDD VSS Net-_C1-Pad2_ AD8051\nXU2 Net-_R5-Pad1_ Net-_C4-Pad1_ VDD VSS out AD8051\n.ac dec 10 1 1meg\n.end\n"
    },
    {
        "filename": "429.cir",
        "prompt": "Design a circuit with four identical voltage divider and buffering stages, each using an LM321 op-amp configured as a voltage follower. Each stage takes an input voltage (+12V_IN_ADC_OUT, +5V_IN_ADC_OUT, +12V_BUS_ADC_OUT, +5V_BUS_ADC_OUT) and a corresponding resistor network (10k/3.3k, 3k/4.7k, 10k/3.3k, 3k/4.7k) to divide the voltage, then buffers it to a +3V3 output. Each stage also includes a 0.1uF decoupling capacitor connected between the +3V3 supply and ground. The input resistors are connected to nodes NC_01, NC_02, NC_03, and NC_04 respectively, and the output resistors are connected to ground. The op-amps are labeled U1, U2, U3, and U4. Include resistors R1-R8 as specified in the voltage divider networks.",
        "content": ".title KiCad schematic\nU3 Net-_R3-Pad2_ GND /+12V_IN_ADC_OUT /+12V_IN_ADC_OUT +3V3 LM321\nU1 NC_01 GND NC_02 NC_03 +3V3 LM321\nC2 +3V3 GND 0.1uf\nU2 Net-_R1-Pad2_ GND /+5V_IN_ADC_OUT /+5V_IN_ADC_OUT +3V3 LM321\nC1 +3V3 GND 0.1uf\nU5 Net-_R7-Pad2_ GND /+12V_BUS_ADC_OUT /+12V_BUS_ADC_OUT +3V3 LM321\nC4 +3V3 GND 0.1uf\nU4 Net-_R5-Pad2_ GND /+5V_BUS_ADC_OUT /+5V_BUS_ADC_OUT +3V3 LM321\nC3 +3V3 GND 0.1uf\nR3 NC_04 Net-_R3-Pad2_ 10K\nR4 Net-_R3-Pad2_ GND 3.3K\nR7 NC_05 Net-_R7-Pad2_ 10K\nR8 Net-_R7-Pad2_ GND 3.3K\nR5 NC_06 Net-_R5-Pad2_ 3K\nR6 Net-_R5-Pad2_ GND 4.7K\nR1 NC_07 Net-_R1-Pad2_ 3K\nR2 Net-_R1-Pad2_ GND 4.7K\n.end\n"
    },
    {
        "filename": "1136.cir",
        "prompt": "Create a circuit with a 3.3V and 5V power supply, a multi-pin connector for power input (J1), and three identical two-wire connectors (J2, J3, J4) for a signal, along with two additional multi-pin connectors (J5 and J6) for general purpose connections including ground. The connectors should be arranged as follows: J1 has pins connected to 3.3V, GND, and three unconnected pins. J2, J3, and J4 each have two pins connected to a shared signal pair (PRI_HI and PRI_LO). J5 has three pins, two unconnected and one connected to ground. J6 has three pins, one unconnected, one connected to ground, and one connected to 5V.",
        "content": ".title KiCad schematic\nJ1 3.3V GND NC_01 NC_02 NC_03 Conn_01x05\nJ3 PRI_HI PRI_LO Conn_01x02\nJ4 PRI_HI PRI_LO Conn_01x02\nJ2 PRI_HI PRI_LO Conn_01x02\nJ5 NC_04 NC_05 NC_06 Conn_01x03\nJ6 NC_07 GND 5V Conn_01x03\n.end\n"
    },
    {
        "filename": "692.cir",
        "prompt": "Design a circuit with a PIC18F452 microcontroller, a resistor network connected to an analog input (/AD0), and a screw terminal for a sensor input (/SNS) referenced to ground. The microcontroller is powered by +12V and -12V. An operational amplifier (OP07) is present but not fully connected, with its inputs (NC_01, NC_02) tied to various nodes and power rails. Include a resistor (R1 and R2) connecting /SNS to /AD0.",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_R1-Pad2_ GND -12V NC_02 /AD0 +12V NC_03 OP07\nR1 /SNS Net-_R1-Pad2_ R\nU2 NC_04 /AD0 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 PIC18F452-IP\nR2 Net-_R1-Pad2_ /AD0 R\nJ1 GND /SNS Screw_Terminal_01x02\n.end\n"
    },
    {
        "filename": "1536.cir",
        "prompt": "Design a circuit with a full-wave bridge rectifier using four diodes (D1-D4). The AC input is connected to nodes labeled \"FROM TRANSFORMER\" (J1) and \"TO RELAY\" (J2). The positive DC output is connected to a node labeled \"TO DC INPUT OF INVERTER\" (J3) and \"TO BATTERY FOR CHARGING\" (J4). All connections should be explicitly defined based on the diode arrangement for full-wave rectification.",
        "content": ".title KiCad schematic\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D\nD2 Net-_D2-Pad1_ Net-_D1-Pad2_ D\nD3 Net-_D3-Pad1_ Net-_D1-Pad1_ D\nD4 Net-_D3-Pad1_ Net-_D2-Pad1_ D\nJ2 Net-_D3-Pad1_ Net-_D1-Pad2_ TO RELAY\nJ1 Net-_D2-Pad1_ Net-_D1-Pad1_ FROM TRANSFORMER\nJ3 Net-_D3-Pad1_ Net-_D1-Pad2_ TO DC INPUT OF INVERTER\nJ4 Net-_D3-Pad1_ Net-_D1-Pad2_ TO BATTERY FOR CHARGING\n.end\n"
    },
    {
        "filename": "1563.cir",
        "prompt": "Design a microcontroller-based system featuring an STM32F401RC microcontroller, a WM8778 audio codec, a Micro SD card interface, a rotary encoder with a switch, three potentiometers, two momentary pushbuttons, an LCD display, and a UART interface. The STM32 provides I2C communication for the audio codec and LCD, SDIO for the SD card, and general-purpose I/O for the rotary encoder, potentiometers, and pushbuttons. Include pull-up resistors for I2C lines and the SD card detect pin. Add decoupling capacitors for the microcontroller's power supply and a crystal oscillator for timing. A programming header is included for firmware updates. The rotary encoder has a common ground and two channel outputs connected to timer inputs, with a switch connected to a separate GPIO. The potentiometers are connected as voltage dividers to analog input pins. The pushbuttons are connected to ground with a pull-up resistor on the microcontroller side. The UART interface is exposed via a header.\n\n\n\n",
        "content": ".title KiCad schematic\nU5 NC_01 NC_02 NC_03 Net-_U5-Pad5_ Net-_U5-Pad6_ NC_04 NC_05 NC_06 NC_07 /TIM2_CH1 /TIM2_CH2 /rot_but NC_08 NC_09 /ADC1_IN5 /ADC1_IN6 /ADC1_IN7 NC_10 NC_11 NC_12 NC_13 BOOT /DISP_SCL /I2S2_WS /I2S2_CK /I2S2ext /I2S2_SD /I2S2_MCK NC_14 /SDIO_D0 /SDIO_D1 NC_15 /USART1_TX /USART1_RX /stomp_start /stomp_stop Net-_J3-Pad4_ Net-_J3-Pad2_ /SDdetect /SDIO_D2 /SDIO_D3 /SDIO_CK /SDIO_CMD /DISP_SDA NC_16 NC_17 /I2C1_SCL /I2C1_SDA NC_18 NC_19 STM32F401RC\nJ3 3.3V Net-_J3-Pad2_ GND Net-_J3-Pad4_ programming header\nU1 NC_20 NC_21 /I2S2_CK /I2S2_MCK /I2S2_SD /I2S2_WS /I2S2_CK /I2S2_MCK /I2S2ext /I2S2_WS GND GND /I2C1_SDA /I2C1_SCL WM8778-units\nSW2 GND BOOT 3.3V RAM~FLASH\nJ4 /SDIO_D2 /SDIO_D3 /SDIO_CMD 3.3V /SDIO_CK GND /SDIO_D0 /SDIO_D1 GND /SDdetect GND Micro_SD_Card_Det\nR6 3.3V /I2C1_SDA 4.7k\nR5 3.3V /I2C1_SCL 4.7k\nR4 3.3V /SDdetect 4.7k\nSW5 /TIM2_CH2 /TIM2_CH1 GND /rot_but GND Rotary_Encoder_Switch\nR7 /rot_but 3.3V 4.7k\nC33 /rot_but GND 100nF\nU6 GND 3.3V /DISP_SCL /DISP_SDA lcd\nRV1 GND /ADC1_IN5 3.3V pot_in_l\nRV2 GND /ADC1_IN6 3.3V pot_in_r\nRV3 GND /ADC1_IN7 3.3V pot_out\nSW3 /stomp_start GND start\nSW4 /stomp_stop GND stop\nJ2 /USART1_RX /USART1_TX UART\nC32 GND 3.3V 10uF\nC31 GND 3.3V 4.7uF\nY1 Net-_U5-Pad5_ GND Net-_U5-Pad6_ CSTLS4M00G53-B0\n.end\n"
    },
    {
        "filename": "449.cir",
        "prompt": "Design a circuit with a primary 5V power rail generated by a TPS82140 boost converter, fed from a VBAT input. This 5V rail powers a section including a 523k resistor (R21) and a 47uF capacitor (C33) for filtering. A 3.3V rail is generated by a MCP1826T-3302E_DC regulator, taking 5V as input and using a 1uF capacitor (C1) for stability. The 3.3V rail is used to enable another IC (IC1) via a 1k resistor (R25). A BTS500601TEAAUMA2 IC (IC2) is present, connected to VBAT and 5V through resistors R20 (10k) and R24 (100k) respectively, and to GND through R23 (1k). Include test points for 5V, 3.3V, VBAT, and several intermediate net voltages (NC_01 through NC_11). Include connectors for VBAT (J8), a U.FL connector (J9), an MMCX connector (J10), and general purpose connectors (J6, J7). Add a 430pF capacitor (C34) connected to the output of the 5V rail and a 10uF capacitor (C32) connected to VBAT. A 100k resistor (R19) connects the 5V rail to the output of the 3.3V regulator. Include a TES-GPS-FLAG signal connected to the enable pin of IC1 (TES-EN) and J7.\n\n\n\n",
        "content": ".title KiCad schematic\nIC2 GND Net-_IC2-Pad2_ NC_01 Net-_IC2-Pad4_ VBAT BTS500601TEAAUMA2\nTP1 NC_02 TestPoint\nJ6 GND NC_03 NC_04 Conn_01x03\nJ10 Net-_J10-Pad1_ GND GND GND GND PCB.MMCX.F.ST.SMT.JACK.HT\nJ8 TES-GPS-FLAG VBAT Conn_01x02\nR21 +5V Net-_R21-Pad2_ 523k\nC34 Net-_C34-Pad1_ GND 430pF\nC33 +5V GND 47uF\nU8 VBAT VBAT GND +5V +5V Net-_R21-Pad2_ Net-_R19-Pad1_ Net-_C34-Pad1_ GND TPS82140\nIC1 TES-EN +5V GND +3V3 Net-_IC1-Pad5_ GND MCP1826T-3302E_DC\nJ9 GND GND Net-_J10-Pad1_ U.FL-R-SMT_10_\nJ7 GND TES-EN TES-GPS-FLAG Conn_01x03\nR23 GND Net-_IC2-Pad4_ 1k\nC1 +3V3 GND 1uF\nR22 NC_05 Net-_IC2-Pad4_ 10k\nR20 NC_06 Net-_IC2-Pad2_ 10k\nC32 VBAT GND 10uF\nR19 Net-_R19-Pad1_ +5V 100k\nR24 Net-_R21-Pad2_ GND 100k\nR25 +3V3 Net-_IC1-Pad5_ 1k\nTP3 NC_07 TestPoint\nTP5 NC_08 TestPoint\nTP7 NC_09 TestPoint\nTP2 +3V3 TestPoint\nTP4 +5V TestPoint\nTP6 NC_10 TestPoint\nTP8 NC_11 TestPoint\n.end\n"
    },
    {
        "filename": "1811.cir",
        "prompt": "Create a circuit with two identical 4x6 keypads, each connected to a Pro Micro microcontroller. Each keypad consists of 6 rows and 6 columns of pushbuttons. Each button is connected to a row and a column via a diode to prevent ghosting. The Pro Micro's SDA and SCL pins are connected to an OLED display for output. Each Pro Micro has a reset button. One Pro Micro receives data via a 9-pin connector (MJ-4PP-9) and the other outputs data to a similar connector. Both Pro Micros are powered by VCC and grounded. There are two reset switches, one for each Pro Micro.",
        "content": ".title KiCad schematic\nU1 NC_01 data GND GND SDA SCL row0 row1 row2 row3 NC_02 NC_03 NC_04 NC_05 col5 col4 col3 col2 col1 col0 VCC reset GND NC_06 ProMicro\nSW2 col1 Net-_D2-Pad2_ SW_PUSH\nD2 row0 Net-_D2-Pad2_ D\nSW3 col2 Net-_D3-Pad2_ SW_PUSH\nD3 row0 Net-_D3-Pad2_ D\nSW4 col3 Net-_D4-Pad2_ SW_PUSH\nSW5 col4 Net-_D5-Pad2_ SW_PUSH\nSW6 col5 Net-_D6-Pad2_ SW_PUSH\nD4 row0 Net-_D4-Pad2_ D\nD5 row0 Net-_D5-Pad2_ D\nD6 row0 Net-_D6-Pad2_ D\nSW1 col0 Net-_D1-Pad2_ SW_PUSH\nD1 row0 Net-_D1-Pad2_ D\nSW8 col1 Net-_D8-Pad2_ SW_PUSH\nD8 row1 Net-_D8-Pad2_ D\nSW9 col2 Net-_D9-Pad2_ SW_PUSH\nD9 row1 Net-_D9-Pad2_ D\nSW10 col3 Net-_D10-Pad2_ SW_PUSH\nSW11 col4 Net-_D11-Pad2_ SW_PUSH\nSW12 col5 Net-_D12-Pad2_ SW_PUSH\nD10 row1 Net-_D10-Pad2_ D\nD11 row1 Net-_D11-Pad2_ D\nD12 row1 Net-_D12-Pad2_ D\nSW7 col0 Net-_D7-Pad2_ SW_PUSH\nD7 row1 Net-_D7-Pad2_ D\nSW14 col1 Net-_D14-Pad2_ SW_PUSH\nD14 row2 Net-_D14-Pad2_ D\nSW15 col2 Net-_D15-Pad2_ SW_PUSH\nD15 row2 Net-_D15-Pad2_ D\nSW16 col3 Net-_D16-Pad2_ SW_PUSH\nSW17 col4 Net-_D17-Pad2_ SW_PUSH\nSW18 col5 Net-_D18-Pad2_ SW_PUSH\nD16 row2 Net-_D16-Pad2_ D\nD17 row2 Net-_D17-Pad2_ D\nD18 row2 Net-_D18-Pad2_ D\nSW13 col0 Net-_D13-Pad2_ SW_PUSH\nD13 row2 Net-_D13-Pad2_ D\nSW20 col4 Net-_D20-Pad2_ SW_PUSH\nD20 row3 Net-_D20-Pad2_ D\nSW21 col5 Net-_D21-Pad2_ SW_PUSH\nD21 row3 Net-_D21-Pad2_ D\nSW19 col3 Net-_D19-Pad2_ SW_PUSH\nD19 row3 Net-_D19-Pad2_ D\nRSW1 reset GND SW_PUSH\nJ2 SDA SCL VCC GND OLED\nJ1 NC_07 data GND VCC MJ-4PP-9\nU2 NC_08 data_r GNDA GNDA SDA_r SCL_r row0_r row1_r row2_r row3_r NC_09 NC_10 NC_11 NC_12 col5_r col4_r col3_r col2_r col1_r col0_r VDD reset_r GNDA NC_13 ProMicro\nSW23 col1_r Net-_D23-Pad2_ SW_PUSH\nD23 row0_r Net-_D23-Pad2_ D\nSW24 col2_r Net-_D24-Pad2_ SW_PUSH\nD24 row0_r Net-_D24-Pad2_ D\nSW25 col3_r Net-_D25-Pad2_ SW_PUSH\nSW26 col4_r Net-_D26-Pad2_ SW_PUSH\nSW27 col5_r Net-_D27-Pad2_ SW_PUSH\nD25 row0_r Net-_D25-Pad2_ D\nD26 row0_r Net-_D26-Pad2_ D\nD27 row0_r Net-_D27-Pad2_ D\nSW22 col0_r Net-_D22-Pad2_ SW_PUSH\nD22 row0_r Net-_D22-Pad2_ D\nSW29 col1_r Net-_D29-Pad2_ SW_PUSH\nD29 row1_r Net-_D29-Pad2_ D\nSW30 col2_r Net-_D30-Pad2_ SW_PUSH\nD30 row1_r Net-_D30-Pad2_ D\nSW31 col3_r Net-_D31-Pad2_ SW_PUSH\nSW32 col4_r Net-_D32-Pad2_ SW_PUSH\nSW33 col5_r Net-_D33-Pad2_ SW_PUSH\nD31 row1_r Net-_D31-Pad2_ D\nD32 row1_r Net-_D32-Pad2_ D\nD33 row1_r Net-_D33-Pad2_ D\nSW28 col0_r Net-_D28-Pad2_ SW_PUSH\nD28 row1_r Net-_D28-Pad2_ D\nSW35 col1_r Net-_D35-Pad2_ SW_PUSH\nD35 row2_r Net-_D35-Pad2_ D\nSW36 col2_r Net-_D36-Pad2_ SW_PUSH\nD36 row2_r Net-_D36-Pad2_ D\nSW37 col3_r Net-_D37-Pad2_ SW_PUSH\nSW38 col4_r Net-_D38-Pad2_ SW_PUSH\nSW39 col5_r Net-_D39-Pad2_ SW_PUSH\nD37 row2_r Net-_D37-Pad2_ D\nD38 row2_r Net-_D38-Pad2_ D\nD39 row2_r Net-_D39-Pad2_ D\nSW34 col0_r Net-_D34-Pad2_ SW_PUSH\nD34 row2_r Net-_D34-Pad2_ D\nSW41 col4_r Net-_D41-Pad2_ SW_PUSH\nD41 row3_r Net-_D41-Pad2_ D\nSW42 col5_r Net-_D42-Pad2_ SW_PUSH\nD42 row3_r Net-_D42-Pad2_ D\nSW40 col3_r Net-_D40-Pad2_ SW_PUSH\nD40 row3_r Net-_D40-Pad2_ D\nRSW2 reset_r GNDA SW_PUSH\nJ7 SDA_r SCL_r VDD GNDA OLED\nJ6 NC_14 data_r GNDA VDD MJ-4PP-9\n.end\n"
    },
    {
        "filename": "649.cir",
        "prompt": "Design a three-phase brushless DC (BLDC) motor driver circuit. The system includes a DRV830x motor driver IC, controlled by PWM and SPI signals from a microcontroller. It features Hall effect sensor inputs for rotor position feedback, a DC link capacitor bank for power smoothing, and voltage sensing for monitoring. The circuit incorporates a 3.3V linear regulator (AP111733) for powering the microcontroller and logic, and includes current sensing capabilities. The driver utilizes N-channel MOSFETs for the high-side switches and includes gate drive circuitry. The design should also include protection diodes and filtering capacitors for various power rails. The system is powered from a DC bus (SP_DC_BUS) and provides a regulated output (VCC) for the control logic. Include provisions for connecting to a motor (MOTOR_U, MOTOR_V, MOTOR_W) and associated connectors for power, control signals, and sensors.",
        "content": ".title KiCad schematic\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ PWM_IN\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ SPI\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Current\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ DIO\nC7 Net-_C7-Pad1_ SP_DC_BUS 1uF\nC6 Net-_C6-Pad1_ SP_DC_BUS 1uF\nC4 Net-_C4-Pad1_ SP_DC_BUS 1uF\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 0.047uF\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.047uF\nC2 Net-_C2-Pad1_ SP_DC_BUS 1uF\nR1 VPP Net-_R1-Pad2_ 100\nC5 VPP Net-_C5-Pad2_ 2.2uF\nJ5 GH_A MOTOR_U SL_A GL_A SN_DC_BUS GL_A DRV_Phase_U\nJ6 GH_B MOTOR_V SL_B GL_B SN_DC_BUS GL_B DRV_Phase_V\nJ7 GH_C MOTOR_W SL_C GL_C SN_DC_BUS NC_01 DRV_Phase_W\nU1 Net-_J1-Pad1_ Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J1-Pad2_ Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J1-Pad3_ SP_DC_BUS Net-_C7-Pad1_ Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ GL_C SN_DC_BUS GL_B SN_DC_BUS GL_A SN_DC_BUS GL_C SL_C MOTOR_W GH_C GH_B MOTOR_V SL_B GL_B GL_A SL_A MOTOR_U GH_A Net-_C6-Pad1_ Net-_C5-Pad2_ Net-_C3-Pad2_ Net-_C3-Pad1_ VPP Net-_C1-Pad2_ Net-_C1-Pad1_ Net-_R1-Pad2_ SP_DC_BUS Net-_C4-Pad1_ Net-_J1-Pad4_ Net-_C2-Pad1_ DRV830x\nR13 VCC Net-_R13-Pad2_ 10k\nR14 Net-_D2-Pad1_ Net-_R13-Pad2_ 330R\nD2 Net-_D2-Pad1_ VCC Red\nJ12 VCC SP_DC_BUS MCU_PWR\nQ1 MOTOR_U MOTOR_U MOTOR_U GH_A VPP U_High\nQ2 GL_A GL_A GL_A GL_A MOTOR_U U_Low\nR2 GL_A SN_DC_BUS 0.5mR\nC8 GL_A SN_DC_BUS 1000pF\nC9 VPP SP_DC_BUS 1uF\nQ3 MOTOR_V MOTOR_V MOTOR_V GH_B VPP U_High\nQ4 GL_B GL_B GL_B GL_B MOTOR_V U_Low\nR3 GL_B SN_DC_BUS 0.5mR\nC10 GL_B SN_DC_BUS 1000pF\nC11 VPP SP_DC_BUS 1uF\nQ5 MOTOR_W MOTOR_W MOTOR_W GH_C VPP U_High\nQ6 GL_C GL_C GL_C GL_C MOTOR_W U_Low\nR4 GL_C SN_DC_BUS 0.5mR\nC12 GL_C SN_DC_BUS 1000pF\nC13 VPP SP_DC_BUS 1uF\nJ8 Net-_D3-Pad2_ SP_DC_BUS MotorPower\nC14 VPP SP_DC_BUS 470uF\nC15 VPP SP_DC_BUS 470uF\nC16 VPP SP_DC_BUS 0.1uF\nC17 VPP SP_DC_BUS 0.1uF\nR5 VPP PVDD_Sense SenseUpper\nR6 PVDD_Sense SP_DC_BUS SenseLower\nD1 VPP PVDD_Sense 1N5817\nC18 PVDD_Sense SP_DC_BUS 0.1uF\nR20 MOTOR_U Vsen_A 62k\nR31 Vsen_B SP_DC_BUS 4k99\nR30 MOTOR_V Vsen_B 62k\nR41 Vsen_C SP_DC_BUS 4k99\nR40 MOTOR_W Vsen_C 62k\nR21 Vsen_A SP_DC_BUS 4k99\nJ14 MOTOR_U MOTOR_V MOTOR_W Motor\nU4 SP_DC_BUS VCC VPP VCC AP111733\nC22 VPP SP_DC_BUS 0.1uF\nC25 VCC SP_DC_BUS 0.1uF\nC23 VPP SP_DC_BUS 10uF\nC24 VCC SP_DC_BUS 10uF\nJ15 VCC SP_DC_BUS PWR_Out\nD3 VPP Net-_D3-Pad2_ 2N4001\nU3 Vsen_A SP_DC_BUS Vsen_B Vsen_C VCC PVDD_Sense CSRV065V0P\nJ13 Vsen_A Vsen_B Vsen_C PVDD_Sense MotorVSense\nR15 SN_DC_BUS SP_DC_BUS DC_Link\nC26 SN_DC_BUS SP_DC_BUS 1000pF\nU2 Net-_J9-Pad2_ Net-_C19-Pad1_ Net-_J9-Pad3_ Net-_J9-Pad5_ Net-_C20-Pad1_ Net-_J9-Pad4_ Net-_C21-Pad1_ VCC SN74LVC3G07MDCUREP\nJ11 Net-_C21-Pad1_ Net-_C20-Pad1_ Net-_C19-Pad1_ HALL_Sensor\nJ9 VCC Net-_J9-Pad2_ Net-_J9-Pad3_ Net-_J9-Pad4_ Net-_J9-Pad5_ MCU_HALL\nJ10 Net-_J10-Pad1_ SP_DC_BUS HALL_PWR\nR9 VCC Net-_J9-Pad4_ 10k\nR11 Net-_J10-Pad1_ Net-_C20-Pad1_ 1k\nR12 Net-_J10-Pad1_ Net-_C19-Pad1_ 1k\nR10 Net-_J10-Pad1_ Net-_C21-Pad1_ 1k\nR8 VCC Net-_J9-Pad3_ 10k\nR7 VCC Net-_J9-Pad2_ 10k\nC19 Net-_C19-Pad1_ SP_DC_BUS 1000pF\nC20 Net-_C20-Pad1_ SP_DC_BUS 1000pF\nC21 Net-_C21-Pad1_ SP_DC_BUS 1000pF\n.end\n"
    },
    {
        "filename": "1726.cir",
        "prompt": "Design a microcontroller-based system featuring an ATmega16M1, a CAN bus interface (MCP2561), and a DC-DC converter (TPS560430YF) for power regulation. The system includes input/output for Hall effect sensing, a linear potentiometer, and CAN communication via connectors. It incorporates overvoltage protection with a Zener diode, LED indicators, and filtering capacitors for power supply stability. Include a crystal oscillator for the microcontroller and multiple connectors for interfacing with external devices, including CAN transceivers and various sensors. The design should also include analog multiplexers (74HCT4051) for signal selection. The system is powered by a 12V supply and includes a 500mA fuse for protection.",
        "content": ".title KiCad schematic\nC102 Net-_C101-Pad1_ GND C_2.2uF\nC101 Net-_C101-Pad1_ GND C_0.1uF\nR103 Net-_COUT101-Pad1_ Net-_R102-Pad1_ R_100K\nC103 Net-_C103-Pad1_ Net-_C103-Pad2_ C_0.1uF\nCOUT101 Net-_COUT101-Pad1_ GND C_22uF\nCOUT103 Net-_COUT101-Pad1_ GND C_47uF\nCOUT102 Net-_COUT101-Pad1_ GND C_33uF\nR102 Net-_R102-Pad1_ GND R_25K\nF101 Net-_C101-Pad1_ /12V F_500mA_16V\nR104 Net-_COUT101-Pad1_ VCC R_0_2512\nD103 GND Net-_D103-Pad2_ LED_0805\nR105 VCC Net-_D103-Pad2_ R_200\nD101 Net-_C101-Pad1_ GND D_Zener_18V\nD102 GND Net-_D102-Pad2_ LED_0805\nU2 /MISO /MOSI /HALL_EFFECT_SENSE VCC GND /CAN_TX /CAN_RX NC_01 /LINEAR_POT_SENSE Net-_C5-Pad1_ Net-_C4-Pad1_ /SCK NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 Net-_C3-Pad1_ GND NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 /RESET NC_18 ATMEGA16M1\nR1 VCC Net-_C3-Pad1_ R_100\nC3 Net-_C3-Pad1_ GND C_100pF\nY1 Net-_C4-Pad1_ GND Net-_C5-Pad1_ GND Crystal_SMD\nC4 Net-_C4-Pad1_ GND C_30pF\nC5 Net-_C5-Pad1_ GND C_30pF\nR3 VCC /RESET R_10K\nU1 /CAN_TX GND VCC /CAN_RX NC_19 /CAN_LO /CAN_HI GND MCP2561-E_SN\nC1 VCC GND C_0.1uF\nR2 /CAN_HI /CAN_LO R_200\nJ1 /MISO VCC /SCK /MOSI /RESET GND CONN_02X03\nC2 VCC GND C_0.1uF\nU101 Net-_C103-Pad1_ GND Net-_R102-Pad1_ Net-_C101-Pad1_ Net-_C101-Pad1_ Net-_C103-Pad2_ TPS560430YF\nR101 Net-_C101-Pad1_ Net-_D102-Pad2_ R_1K\nL101 Net-_C103-Pad2_ Net-_COUT101-Pad1_ L_100uH\nU3 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 74HCT4051\nU4 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 74HCT4051\nJ2 NC_52 /12V GND /CAN_P /CAN_N /12V GND NC_53 NC_54 /CAN_P /CAN_N GND /CAN_P /CAN_N /12V GND /12V GND /CAN_P /CAN_N /12V GND NC_55 Ampseal_23_VT\nJ4 GND /MISO /MOSI /SCK NC_56 GND NanoFit_RA_TH_06\nJ5 NC_57 NC_58 MicroFit_V_2\nJ6 NC_59 NC_60 MicroFit_V_2\nJ7 NC_61 NC_62 MicroFit_V_2\nJ8 NC_63 NC_64 MicroFit_V_2\nJ9 NC_65 NC_66 MicroFit_V_2\nJ10 NC_67 NC_68 MicroFit_V_2\nJ15 NC_69 NC_70 MicroFit_V_2\nJ16 NC_71 NC_72 MicroFit_V_2\nJ12 NC_73 NC_74 MicroFit_V_2\nJ13 NC_75 NC_76 MicroFit_V_2\nJ14 NC_77 NC_78 MicroFit_V_2\nJ11 NC_79 NC_80 MicroFit_V_2\nJ17 /12V GND /CAN_P /CAN_N /HALL_EFFECT_+ /HALL_EFFECT_SENSE NC_81 GND MM_M_VT_08\nJ18 /12V GND /CAN_P /CAN_N /LINEAR_POT_+ /LINEAR_POT_SENSE /LINEAR_POT_- GND MM_M_VT_08\nJ3 /HALL_EFFECT_+ /12V GND /CAN_P /CAN_N /12V GND /LINEAR_POT_+ /HALL_EFFECT_SENSE /CAN_P /CAN_N GND /CAN_P /CAN_N /12V GND /12V GND /CAN_P /CAN_N /12V GND /LINEAR_POT_- Ampseal_23_VT\n.end\n"
    },
    {
        "filename": "651.cir",
        "prompt": "Design a 3.3V DC-DC buck converter using an LM2675M-3.3 regulator. Include a 10k\u03a9 pull-up resistor to Vcc, a 47\u00b5H inductor, and a 10nF capacitor for filtering. The input voltage is connected to 3.3V and ground. A Schottky diode is used for flyback protection.",
        "content": ".title KiCad schematic\nR6 /Vcc Net-_R6-Pad2_ 10k\nD5 Net-_C8-Pad2_ /GND D_Schottky\nC9 /3.3V /GND CP1_Small\nL4 Net-_C8-Pad2_ /3.3V 47uH\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 10nF\nU4 Net-_C8-Pad1_ NC_01 NC_02 /3.3V Net-_R6-Pad2_ /GND /Vcc Net-_C8-Pad2_ LM2675M-3.3\n.end\n"
    },
    {
        "filename": "1841.cir",
        "prompt": "Create a circuit with a single, unspecified integrated circuit (U$1) with 26 pins. The IC is powered by +5V and +12V rails, and also connected to ground. Several pins are connected to +5V, +12V, and ground directly. The remaining pins are left unconnected (NC_XX). The IC part number is 581_01_48_005_S.",
        "content": ".title KiCad schematic\nU$1 /+5V /+5V NC_01 NC_02 NC_03 NC_04 /+5V /+5V /GND NC_05 NC_06 NC_07 /GND /+5V /+5V NC_08 /+12V NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 /+12V /+12V /+12V /GND /GND /GND /GND /GND /GND /GND /GND /GND /GND 581_01_48_005_S\n.end\n"
    },
    {
        "filename": "1543.cir",
        "prompt": "Design a microcontroller circuit based on an ATmega328P-PU. Include a crystal oscillator (Y1, C2, C3) for timing, an ISP programming header (J1), a power connector (J2) providing +5V and Earth, and multiple 5-pin connectors (J3, J4, J5, J6) for general I/O. Each I/O pin on the connectors should have a pull-up resistor (R1-R20) connected to +5V. Include a decoupling capacitor (C1) connected between +5V and Earth. The circuit should be suitable for basic microcontroller applications and programming.",
        "content": ".title KiCad schematic\nU1 Net-_J1-Pad2_ Net-_J4-Pad1_ Net-_J3-Pad1_ Net-_J4-Pad2_ Net-_J3-Pad2_ Net-_J4-Pad3_ +5V Earth Net-_C3-Pad1_ Net-_C2-Pad1_ Net-_J3-Pad3_ Net-_J4-Pad4_ Net-_J3-Pad4_ Net-_J5-Pad1_ Net-_J6-Pad1_ Net-_J5-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad6_ Net-_J1-Pad4_ +5V NC_01 Earth Net-_J5-Pad4_ Net-_J5-Pad5_ Net-_J6-Pad4_ Net-_J4-Pad5_ Net-_J2-Pad2_ Net-_J2-Pad1_ ATMEGA328P-PU\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ +5V Earth Power/i2c\nY1 Net-_C2-Pad1_ Net-_C3-Pad1_ Crystal\nC2 Net-_C2-Pad1_ Earth C\nC3 Net-_C3-Pad1_ Earth C\nJ1 Earth Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ +5V Net-_J1-Pad6_ ISP\nR1 +5V Net-_J1-Pad2_ R\nC1 +5V Earth C\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Earth Conn_01x05\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Conn_01x05\nJ5 Net-_J5-Pad1_ Net-_J5-Pad2_ Net-_J1-Pad6_ Net-_J5-Pad4_ Net-_J5-Pad5_ Conn_01x05\nJ6 Net-_J6-Pad1_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J6-Pad4_ Earth Conn_01x05\nR10 +5V Net-_J5-Pad5_ R\nR9 +5V Net-_J5-Pad4_ R\nR8 +5V Net-_J1-Pad6_ R\nR7 +5V Net-_J5-Pad2_ R\nR6 +5V Net-_J5-Pad1_ R\nR14 +5V Net-_J6-Pad4_ R\nR13 +5V Net-_J1-Pad4_ R\nR12 +5V Net-_J1-Pad3_ R\nR11 +5V Net-_J6-Pad1_ R\nR19 +5V Net-_J4-Pad5_ R\nR18 +5V Net-_J4-Pad4_ R\nR17 +5V Net-_J4-Pad3_ R\nR16 +5V Net-_J4-Pad2_ R\nR15 +5V Net-_J4-Pad1_ R\nR5 +5V Net-_J3-Pad1_ R\nR4 +5V Net-_J3-Pad2_ R\nR3 +5V Net-_J3-Pad3_ R\nR2 +5V Net-_J3-Pad4_ R\n.end\n"
    },
    {
        "filename": "220.cir",
        "prompt": "Design a microcontroller-based system with multiple communication interfaces. The system features two UART ports (UART0 and UART1), an I2C interface, a USB interface, an SPI interface for a PCM codec, and an Ethernet PHY interface. It includes a reset button (RST) and a firmware reset button (FW_RST) with pull-up resistors. Power is supplied via +3.3V and +5V rails. Connectors are used for all external interfaces: a 2-pin connector for +3.3V, a 3-pin connector for UART0, a 3-pin connector for UART1, an 8-pin connector for general I/O, a 2-pin connector for USB, a 12-pin connector for PCM, and an 8-pin connector for Ethernet. Include necessary ground connections. The system also has dedicated pins for PCM clock, frame sync, data in, and data out.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 GND G11 PCM_CLK PCM_FS G17 G16 G15 Net-_J6-Pad2_ Net-_J6-Pad3_ MISO MOSI SCK CS PCM_DOUT PCM_DIN RST SDA SCL G19 G18 /E_RX+ /E_RX- /E_TX+ /E_TX- VCCQ FW_RST Net-_J5-Pad3_ Net-_J5-Pad2_ /U_D- /U_D+ +3V3 GND Omega2+\nJ3 +3V3 GND Conn_01x02\nJ5 GND Net-_J5-Pad2_ Net-_J5-Pad3_ UART0\nJ6 GND Net-_J6-Pad2_ Net-_J6-Pad3_ UART1\nJ7 VCCQ /E_TX- /E_TX+ /E_RX- /E_RX+ GND GND ETH\nJ4 +3V3 SDA SCL G17 GND I2C\nJ2 GND /U_D- /U_D+ +3V3 GND USB\nJ1 MOSI MISO SCK CS +3V3 GND PCM_CLK PCM_DIN PCM_DOUT PCM_FS GND +5V Conn_01x12\nSW2 Net-_R1-Pad2_ FW_RST FW_RST\nR1 +3V3 Net-_R1-Pad2_ 1K\nSW1 GND RST RST\nJ8 +3V3 G15 G16 G17 G11 G18 G19 GND Conn_01x08\n.end\n"
    },
    {
        "filename": "1435.cir",
        "prompt": "Create a circuit consisting of 64 resistors, each with a resistance of 1k\u03a9. Arrange the resistors in an 8x8 grid, labeled R201 through R908, where the first number indicates the row (2-9) and the second number indicates the column (01-08). Each resistor connects between two unique net names: NC_XX and NC_YY, where XX represents the resistor number (e.g., R201 connects NC_01 and NC_02).",
        "content": ".title KiCad schematic\nR201 NC_01 NC_02 1k\nR202 NC_03 NC_04 1k\nR203 NC_05 NC_06 1k\nR204 NC_07 NC_08 1k\nR205 NC_09 NC_10 1k\nR206 NC_11 NC_12 1k\nR207 NC_13 NC_14 1k\nR208 NC_15 NC_16 1k\nR301 NC_17 NC_18 1k\nR302 NC_19 NC_20 1k\nR303 NC_21 NC_22 1k\nR304 NC_23 NC_24 1k\nR305 NC_25 NC_26 1k\nR306 NC_27 NC_28 1k\nR307 NC_29 NC_30 1k\nR308 NC_31 NC_32 1k\nR401 NC_33 NC_34 1k\nR402 NC_35 NC_36 1k\nR403 NC_37 NC_38 1k\nR404 NC_39 NC_40 1k\nR405 NC_41 NC_42 1k\nR406 NC_43 NC_44 1k\nR407 NC_45 NC_46 1k\nR408 NC_47 NC_48 1k\nR501 NC_49 NC_50 1k\nR502 NC_51 NC_52 1k\nR503 NC_53 NC_54 1k\nR504 NC_55 NC_56 1k\nR505 NC_57 NC_58 1k\nR506 NC_59 NC_60 1k\nR507 NC_61 NC_62 1k\nR508 NC_63 NC_64 1k\nR601 NC_65 NC_66 1k\nR602 NC_67 NC_68 1k\nR603 NC_69 NC_70 1k\nR604 NC_71 NC_72 1k\nR605 NC_73 NC_74 1k\nR606 NC_75 NC_76 1k\nR607 NC_77 NC_78 1k\nR608 NC_79 NC_80 1k\nR701 NC_81 NC_82 1k\nR702 NC_83 NC_84 1k\nR703 NC_85 NC_86 1k\nR704 NC_87 NC_88 1k\nR705 NC_89 NC_90 1k\nR706 NC_91 NC_92 1k\nR707 NC_93 NC_94 1k\nR708 NC_95 NC_96 1k\nR801 NC_97 NC_98 1k\nR802 NC_99 NC_100 1k\nR803 NC_101 NC_102 1k\nR804 NC_103 NC_104 1k\nR805 NC_105 NC_106 1k\nR806 NC_107 NC_108 1k\nR807 NC_109 NC_110 1k\nR808 NC_111 NC_112 1k\nR901 NC_113 NC_114 1k\nR902 NC_115 NC_116 1k\nR903 NC_117 NC_118 1k\nR904 NC_119 NC_120 1k\nR905 NC_121 NC_122 1k\nR906 NC_123 NC_124 1k\nR907 NC_125 NC_126 1k\nR908 NC_127 NC_128 1k\n.end\n"
    },
    {
        "filename": "288.cir",
        "prompt": "Create a schematic representing a 65C22 Serial Input/Output Port (SIO) chip in a 40-pin PDIP package, with all pins labeled as \"NC_01\" through \"NC_40\". The chip designation is U601 and the model is W65C22S_PDIP. No connections or components are specified beyond the chip itself.",
        "content": ".title KiCad schematic\nU601 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 W65C22S_PDIP\n.end\n"
    },
    {
        "filename": "249.cir",
        "prompt": "Create a circuit with an ATmega328P microcontroller (Arduino Nano v3.x) connected to a power supply providing +12V and -12V via a EURO connector. The microcontroller has multiple output pins (Tr1-in to Tr9-in) each driving a 2N3904 NPN transistor configured as a switch. Each transistor controls an LED, with a 200\u03a9 resistor in series with the LED's anode and connected to the transistor's collector, and the LED's cathode connected to ground. Each transistor's base is driven by a microcontroller output pin through a 1k\u03a9 resistor. Each transistor's emitter is connected to +12V through a PJ301M-12 connector. A 10k\u03a9 resistor connects each transistor's collector to +5V. A large diode array (CC56-12CGKWA) is present, connected to several of the microcontroller pins and various resistors. A potentiometer (R_POT_US) is connected between ground and a microcontroller input pin, with the wiper connected to another microcontroller input. Several other resistors (R_US) are used throughout the circuit.",
        "content": ".title KiCad schematic\nU2 NC_01 NC_02 NC_03 Net-_R3-Pad2_ Net-_R4-Pad2_ Net-_R5-Pad2_ Net-_U1-Pad27_ GND NC_04 NC_05 Net-_R6-Pad2_ Net-_D1-Pad11_ Net-_D1-Pad7_ Net-_D1-Pad4_ Net-_D1-Pad2_ Net-_D1-Pad1_ Net-_D1-Pad10_ Net-_D1-Pad5_ NC_06 NC_07 NC_08 GND NC_09 NC_10 NC_11 NC_12 Net-_U1-Pad23_ Net-_U1-Pad24_ ATmega328P-PU\nU1 NC_13 NC_14 NC_15 GND Tr1-in Tr2-in Tr3-in Tr4-in Tr5-in Tr6-in Tr7-in Tr8-in Tr9-in NC_16 NC_17 NC_18 NC_19 Net-_R1-Pad3_ Net-_R1-Pad2_ NC_20 NC_21 NC_22 Net-_U1-Pad23_ Net-_U1-Pad24_ NC_23 NC_24 Net-_U1-Pad27_ NC_25 GND NC_26 Arduino_Nano_v3.x\nJ1 +12V +12V GND GND GND GND GND GND -12V -12V EURO_PWR_2x5\nR1 GND Net-_R1-Pad2_ Net-_R1-Pad3_ R_POT_US\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ NC_27 Net-_D1-Pad4_ Net-_D1-Pad5_ Net-_D1-Pad6_ Net-_D1-Pad7_ Net-_D1-Pad8_ Net-_D1-Pad9_ Net-_D1-Pad10_ Net-_D1-Pad11_ Net-_D1-Pad12_ CC56-12CGKWA\nR3 Net-_D1-Pad6_ Net-_R3-Pad2_ R_US\nR4 Net-_D1-Pad8_ Net-_R4-Pad2_ R_US\nR5 Net-_D1-Pad9_ Net-_R5-Pad2_ R_US\nR6 Net-_D1-Pad12_ Net-_R6-Pad2_ R_US\nQ5 Net-_J3-Pad3_ Net-_D4-Pad2_ +12V 2N3904\nJ3 GND GND Net-_J3-Pad3_ PJ301M-12\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nR13 GND Net-_D4-Pad1_ R_US\nR8 +5V Net-_Q1-Pad3_ 10k\nR9 Net-_Q2-Pad2_ Net-_Q1-Pad3_ 1k\nQ2 GND Net-_Q2-Pad2_ Net-_J2-Pad3_ 2N3904\nQ1 GND Net-_Q1-Pad2_ Net-_Q1-Pad3_ 2N3904\nR7 Tr1-in Net-_Q1-Pad2_ 1k\nR10 +12V Net-_J2-Pad3_ 1k\nJ2 GND GND Net-_J2-Pad3_ PJ301M-12\nD2 GND Net-_D2-Pad2_ LED\nR2 Tr1-in Net-_D2-Pad2_ 200\nR14 +5V Net-_Q3-Pad3_ 10k\nR15 Net-_Q4-Pad2_ Net-_Q3-Pad3_ 1k\nQ4 GND Net-_Q4-Pad2_ Net-_J4-Pad3_ 2N3904\nQ3 GND Net-_Q3-Pad2_ Net-_Q3-Pad3_ 2N3904\nR12 Tr2-in Net-_Q3-Pad2_ 1k\nR16 +12V Net-_J4-Pad3_ 1k\nJ4 GND GND Net-_J4-Pad3_ PJ301M-12\nD3 GND Net-_D3-Pad2_ LED\nR11 Tr2-in Net-_D3-Pad2_ 200\nR19 +5V Net-_Q6-Pad3_ 10k\nR20 Net-_Q7-Pad2_ Net-_Q6-Pad3_ 1k\nQ7 GND Net-_Q7-Pad2_ Net-_J5-Pad3_ 2N3904\nQ6 GND Net-_Q6-Pad2_ Net-_Q6-Pad3_ 2N3904\nR18 Tr3-in Net-_Q6-Pad2_ 1k\nR21 +12V Net-_J5-Pad3_ 1k\nJ5 GND GND Net-_J5-Pad3_ PJ301M-12\nD5 GND Net-_D5-Pad2_ LED\nR17 Tr3-in Net-_D5-Pad2_ 200\nR24 +5V Net-_Q8-Pad3_ 10k\nR25 Net-_Q9-Pad2_ Net-_Q8-Pad3_ 1k\nQ9 GND Net-_Q9-Pad2_ Net-_J6-Pad3_ 2N3904\nQ8 GND Net-_Q8-Pad2_ Net-_Q8-Pad3_ 2N3904\nR23 Tr4-in Net-_Q8-Pad2_ 1k\nR26 +12V Net-_J6-Pad3_ 1k\nJ6 GND GND Net-_J6-Pad3_ PJ301M-12\nD6 GND Net-_D6-Pad2_ LED\nR22 Tr4-in Net-_D6-Pad2_ 200\nR29 +5V Net-_Q10-Pad3_ 10k\nR30 Net-_Q11-Pad2_ Net-_Q10-Pad3_ 1k\nQ11 GND Net-_Q11-Pad2_ Net-_J7-Pad3_ 2N3904\nQ10 GND Net-_Q10-Pad2_ Net-_Q10-Pad3_ 2N3904\nR28 Tr5-in Net-_Q10-Pad2_ 1k\nR31 +12V Net-_J7-Pad3_ 1k\nJ7 GND GND Net-_J7-Pad3_ PJ301M-12\nD7 GND Net-_D7-Pad2_ LED\nR27 Tr5-in Net-_D7-Pad2_ 200\nR34 +5V Net-_Q12-Pad3_ 10k\nR35 Net-_Q13-Pad2_ Net-_Q12-Pad3_ 1k\nQ13 GND Net-_Q13-Pad2_ Net-_J8-Pad3_ 2N3904\nQ12 GND Net-_Q12-Pad2_ Net-_Q12-Pad3_ 2N3904\nR33 Tr6-in Net-_Q12-Pad2_ 1k\nR36 +12V Net-_J8-Pad3_ 1k\nJ8 GND GND Net-_J8-Pad3_ PJ301M-12\nD8 GND Net-_D8-Pad2_ LED\nR32 Tr6-in Net-_D8-Pad2_ 200\nR39 +5V Net-_Q14-Pad3_ 10k\nR40 Net-_Q15-Pad2_ Net-_Q14-Pad3_ 1k\nQ15 GND Net-_Q15-Pad2_ Net-_J9-Pad3_ 2N3904\nQ14 GND Net-_Q14-Pad2_ Net-_Q14-Pad3_ 2N3904\nR38 Tr7-in Net-_Q14-Pad2_ 1k\nR41 +12V Net-_J9-Pad3_ 1k\nJ9 GND GND Net-_J9-Pad3_ PJ301M-12\nD9 GND Net-_D9-Pad2_ LED\nR37 Tr7-in Net-_D9-Pad2_ 200\nR44 +5V Net-_Q16-Pad3_ 10k\nR45 Net-_Q17-Pad2_ Net-_Q16-Pad3_ 1k\nQ17 GND Net-_Q17-Pad2_ Net-_J10-Pad3_ 2N3904\nQ16 GND Net-_Q16-Pad2_ Net-_Q16-Pad3_ 2N3904\nR43 Tr8-in Net-_Q16-Pad2_ 1k\nR46 +12V Net-_J10-Pad3_ 1k\nJ10 GND GND Net-_J10-Pad3_ PJ301M-12\nD10 GND Net-_D10-Pad2_ LED\nR42 Tr8-in Net-_D10-Pad2_ 200\nR49 +5V Net-_Q18-Pad3_ 10k\nR50 Net-_Q19-Pad2_ Net-_Q18-Pad3_ 1k\nQ19 GND Net-_Q19-Pad2_ Net-_J11-Pad3_ 2N3904\nQ18 GND Net-_Q18-Pad2_ Net-_Q18-Pad3_ 2N3904\nR48 Tr9-in Net-_Q18-Pad2_ 1k\nR51 +12V Net-_J11-Pad3_ 1k\nJ11 GND GND Net-_J11-Pad3_ PJ301M-12\nD11 GND Net-_D11-Pad2_ LED\nR47 Tr9-in Net-_D11-Pad2_ 200\n.end\n"
    },
    {
        "filename": "1283.cir",
        "prompt": "Create a circuit with three small capacitors (C1, C2, C3) each connected between a net and ground. A four-pin connector (J1) is connected to ground and to the nets of each capacitor. A rotary encoder switch (SW1) is connected to ground and to the nets of each capacitor, allowing selection between them.",
        "content": ".title KiCad schematic\nJ1 GND Net-_C1-Pad1_ Net-_C3-Pad1_ Net-_C2-Pad1_ Conn_01x04\nSW1 Net-_C2-Pad1_ Net-_C3-Pad1_ GND GND Net-_C1-Pad1_ Rotary_Encoder_Switch\nC1 Net-_C1-Pad1_ GND C_Small\nC2 Net-_C2-Pad1_ GND C_Small\nC3 Net-_C3-Pad1_ GND C_Small\n.end\n"
    },
    {
        "filename": "1614.cir",
        "prompt": "Generate a circuit with a USB B Micro connector (J1) and a USB A connector (J2) connected to a 3.3V linear regulator (U1, AMS1117-3.3). Include 100nF decoupling capacitors (C1 and C2) on the input and output of the regulator, respectively. Both USB connectors share the same pin connections to the regulator and capacitors.",
        "content": ".title KiCad schematic\nJ1 Net-_C1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_C1-Pad2_ Net-_C1-Pad2_ USB_B_Micro\nJ2 Net-_C1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_C1-Pad2_ USB\nU1 Net-_C1-Pad2_ Net-_C2-Pad1_ Net-_C1-Pad1_ AMS1117-3.3\nC2 Net-_C2-Pad1_ Net-_C1-Pad2_ 100n\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 100n\n.end\n"
    },
    {
        "filename": "1767.cir",
        "prompt": "Design a microcontroller-based circuit featuring an ATmega328P, a 5V power supply, a crystal oscillator, and several input/output components. Include two LEDs (D1 and D2) with current-limiting resistors (R2 and R3), four pushbuttons (Sw1, Sw2, Sw3, and Sw4) for user input, and a transistor-based switching circuit using BC847 and BC856 transistors (Q1, Q2, Q3) with associated resistors (R1, R4, R5, R6, R7, R8) for controlling external devices. The circuit should also include bypass capacitors (C1 and C2) for the crystal oscillator and a connector (J1) for the 5V power supply. The ATmega328P should have its reset pin unconnected, and the circuit should be designed for basic digital logic and control applications. Include an optocoupler (U2) connected to the transistor circuit.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_R4-Pad2_ GND +5V GND +5V Net-_C1-Pad2_ Net-_C2-Pad2_ NC_02 NC_03 Net-_R2-Pad2_ NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 GND NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 Net-_R1-Pad2_ NC_20 Net-_Sw2-Pad1_ Net-_Sw3-Pad1_ ATmega328P-AU\nR1 +5V Net-_R1-Pad2_ R\nJ1 +5V GND Conn_01x02_Female\nY1 Net-_C1-Pad2_ Net-_C2-Pad2_ Crystal\nC1 GND Net-_C1-Pad2_ C\nC2 GND Net-_C2-Pad2_ C\nD1 GND Net-_D1-Pad2_ LED\nR2 Net-_D1-Pad2_ Net-_R2-Pad2_ R\nSw1 Net-_R1-Pad2_ GND Pulsador\nSw3 Net-_Sw3-Pad1_ GND Pulsador\nSw4 Net-_R5-Pad1_ +5V Pulsador\nSw2 Net-_Sw2-Pad1_ GND Pulsador\nR3 Net-_D2-Pad2_ +5V R\nD2 GND Net-_D2-Pad2_ LED\nQ3 Net-_Q1-Pad3_ GND Net-_Q2-Pad1_ BC847\nR6 +5V Net-_R6-Pad2_ R\nR5 Net-_R5-Pad1_ Net-_Q1-Pad3_ R\nR7 Net-_Q1-Pad3_ GND R\nR8 +5V Net-_Q2-Pad1_ R\nQ2 Net-_Q2-Pad1_ Net-_Q2-Pad2_ Net-_Q1-Pad3_ BC856\nQ1 Net-_Q1-Pad1_ GND Net-_Q1-Pad3_ BC847\nR4 Net-_Q1-Pad1_ Net-_R4-Pad2_ R\nU2 Net-_R6-Pad2_ Net-_Q2-Pad2_ NC_21 NC_22 PC817\n.end\n"
    },
    {
        "filename": "1790.cir",
        "prompt": "Create a circuit with a dual power supply (+12V and -12V) connected to a female connector (J2). The -12V rail also powers an LM741 operational amplifier (U1). A 2k resistor (R1) connects the output of the op-amp (NC_02) to a node also connected to a 100 ohm resistor (R2). This node (NC_01) is connected to another female connector (J1) along with ground. A 1k resistor (R3) connects the node between R1 and R2 to ground. The op-amp's positive input (NC_03) is connected to +12V and its negative input (NC_01) receives feedback from the output through R1 and R2.",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_J1-Pad2_ GND -12V NC_02 Net-_R2-Pad2_ +12V NC_03 LM741\nJ1 GND Net-_J1-Pad2_ Conn_01x02_Female\nR1 Net-_R1-Pad1_ Net-_J1-Pad2_ 2k\nR2 Net-_R1-Pad1_ Net-_R2-Pad2_ 100\nR3 GND Net-_R1-Pad1_ 1k\nJ2 GND +12V -12V Conn_01x03_Female\n.end\n"
    },
    {
        "filename": "70.cir",
        "prompt": "Design a digital circuit consisting of interconnected NAND gates forming a D flip-flop with clock input. The circuit should include a DC voltage source (VDD = 3.3V) and two pulse voltage sources: one for the data input (D) and one for the clock (CLK). The data input (D) should have a pulse from 0 to 3.3V with a pulse width of 100ms and a period of 200ms. The clock input (CLK) should have a pulse from 0 to 3.3V with a pulse width of 50ms and a period of 100ms. Include pull-up resistors (10M\u03a9) on the Q and nQ outputs. Simulate the circuit for 400ms with a 1\u00b5s timestep and plot the waveforms of D, CLK, Q, and nQ, with appropriate vertical offsets for clarity. Use a spice model library for the NAND gates.",
        "content": ".title KiCad schematic\n.include \"../libs/spice_models.lib\"\nV1 D 0 dc 0 pulse(0 3.3 0 0 0 100m 200m)\nV2 VDD GND 3.3\nV3 CLK 0 dc 0 pulse(0 3.3 25m 0 0 50m 100m)\nX1 Net-_X1-PadA_ nq q VDD NAND\nX2 Net-_X2-PadA_ CLK Net-_X1-PadA_ VDD NAND\nX3 Net-_X1-PadA_ CLK Net-_X3-PadC_ Net-_X3-PadOut_ VDD NAND3\nX4 q Net-_X3-PadOut_ nq VDD NAND\nX5 Net-_X3-PadC_ Net-_X1-PadA_ Net-_X2-PadA_ VDD NAND\nX6 Net-_X3-PadOut_ D Net-_X3-PadC_ VDD NAND\nR2 0 q 10meg\nR1 0 nq 10meg\n.tran 1m 400m\n.control\nrun\nplot v(D)+15 v(CLK)+10 v(Q)+5 v(nQ)\n.endc\n.end\n"
    },
    {
        "filename": "1049.cir",
        "prompt": "Design a microcontroller-based system with dual power rails (+24V and +5V) for data logging and communication. The system features a primary microcontroller (ATSAMD51P20A) with an integrated flash memory interface (W25Q64JVSSIM_TR) for data storage. It includes an Ethernet controller (W5500) for network connectivity and an SD card interface for expandable storage. A boost converter (LTM8022or8023) generates the +5V rail from the +24V input. The +24V rail is protected by a fuse (F1) and Zener diodes (D1, D2, D3). The +5V rail is also protected by Zener diodes (D4, D5). The system incorporates RGB LEDs (WS2812B) for visual indication, controlled by the microcontroller. Debugging is facilitated through a SWD interface (J2) and a JTAG connector. The system also includes a crystal oscillator (Y1) for timing, and various decoupling capacitors (C1-C31) for noise reduction. Include connectors for SD card (J1), Ethernet (J3), and a general-purpose connector (J5). Include programming headers for the microcontroller (J4). The SD card interface includes pull-up resistors. Include LEDs for TX and RX signals.",
        "content": ".title KiCad schematic\nQ1 Net-_D1-Pad2_ Net-_F1-Pad1_ +24V Q_PMOS_GDS\nR1 Net-_D1-Pad2_ GND R\nD1 +24V Net-_D1-Pad2_ D_Zener\nU1 +5V +5V +5V GND GND +24V +24V +5V +5V +5V GND GND +24V +24V +5V +5V +5V GND GND +24V +24V +5V +5V +5V GND GND GND GND GND GND GND Net-_U1-Pad5F_ Net-_U1-Pad5F_ GND GND GND GND GND GND GND NC_01 GND GND GND GND GND NC_02 Net-_R3-Pad2_ Net-_R2-Pad2_ LTM8022or8023\nR2 GND Net-_R2-Pad2_ R\nR3 GND Net-_R3-Pad2_ R\nC4 +5V GND C\nC3 +5V GND CP\nC2 +24V GND CP\nC1 +24V GND C\nU2 SD_CD SD_CD SD_CD GND GND +24V +24V SD_CD SD_CD SD_CD GND GND +24V +24V SD_CD SD_CD SD_CD GND GND +24V +24V SD_CD SD_CD SD_CD GND GND GND GND GND GND GND Net-_U2-Pad5F_ Net-_U2-Pad5F_ GND GND GND GND GND GND GND NC_03 GND GND GND GND GND NC_04 Net-_R5-Pad2_ Net-_R4-Pad2_ LTM8022or8023\nR4 GND Net-_R4-Pad2_ R\nR5 GND Net-_R5-Pad2_ R\nC8 SD_CD GND C\nC7 SD_CD GND CP\nC6 +24V GND CP\nC5 +24V GND C\nF1 Net-_F1-Pad1_ +BATT Fuse\nD2 +24V GND D_Zener\nD3 +24V GND D_Zener\nD4 +5V GND D_Zener\nD5 +5V GND D_Zener\nD6 SD_CD GND D_Zener\nD7 SD_CD GND D_Zener\nIC2 Net-_C15-Pad2_ Net-_C13-Pad2_ NC_05 NC_06 GND SD_CD NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 Net-_IC2-Pad13_ GND SD_CD Net-_IC2-Pad16_ NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 GND SD_CD NC_21 NC_22 NC_23 NC_24 GND SD_CD FLASH_IO0 FLASH_IO1 FLASH_IO2 FLASH_IO3 SD_CD GND FLASH_SCK FLASH_CS NC_25 NC_26 NC_27 NC_28 GND SD_CD NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 GND SD_CD NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 GND SD_CD NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 GND SD_CD NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 GND SD_CD NC_66 NC_67 D- D+ GND SD_CD NC_68 NC_69 NC_70 NC_71 SD_MOSI SD_SCK SD_CS SD_MISO GND SD_CD RGBLED Net-_IC2-Pad109_ Net-_IC2-Pad110_ Net-_IC2-Pad111_ Net-_IC2-Pad112_ Net-_IC2-Pad113_ Net-_C29-Pad1_ Net-_C11-Pad1_ GND Net-_IC2-Pad117_ SD_CD NC_72 SWDIO SWO SD_CD TXLED RXLED NC_73 D13 NC_74 NC_75 ATSAMD51P20A-AF\nL1 Net-_C11-Pad1_ Net-_IC2-Pad117_ L\nC14 Net-_C11-Pad1_ GND C\nC12 Net-_C11-Pad1_ GND CP\nC11 Net-_C11-Pad1_ GND CP\nC21 SD_CD GND C\nC22 SD_CD GND C\nC23 SD_CD GND C\nC24 SD_CD GND C\nC25 SD_CD GND C\nC16 SD_CD GND C\nC17 SD_CD GND C\nC18 SD_CD GND C\nC19 SD_CD GND C\nC20 SD_CD GND C\nC26 SD_CD GND C\nC27 SD_CD GND C\nC28 SD_CD GND C\nC29 Net-_C29-Pad1_ GND C\nR15 SD_CD Net-_C29-Pad1_ R\nY1 Net-_C13-Pad2_ Net-_C15-Pad2_ Crystal\nC13 GND Net-_C13-Pad2_ C\nC15 GND Net-_C15-Pad2_ C\nR11 GND Net-_IC2-Pad112_ R\nR12 GND Net-_IC2-Pad111_ R\nR13 GND Net-_IC2-Pad110_ R\nR14 GND Net-_IC2-Pad109_ R\nR10 GND Net-_IC2-Pad13_ R\nR9 GND Net-_IC2-Pad16_ R\nD13 Net-_D13-Pad1_ SD_CD LED\nR16 Net-_D13-Pad1_ RXLED R\nD14 Net-_D14-Pad1_ SD_CD LED\nR17 Net-_D14-Pad1_ TXLED R\nD15 Net-_D15-Pad1_ SD_CD LED\nR18 Net-_D15-Pad1_ GND R\nD16 Net-_D16-Pad1_ D13 LED\nR19 Net-_D16-Pad1_ GND R\nJ2 SD_CD SWDIO GND SWDCLK GND SWO NC_76 NC_77 NC_78 NC_79 Conn_ARM_JTAG_SWD_10\nR6 SWDCLK SD_CD R\nIC1 FLASH_CS FLASH_IO1 FLASH_IO2 GND FLASH_IO0 FLASH_SCK FLASH_IO3 Net-_C10-Pad1_ W25Q64JVSSIM_TR\nC10 Net-_C10-Pad1_ GND C\nJ1 NC_80 SD_CS SD_MOSI SD_CD SD_SCK GND SD_MISO NC_81 GND GND GND SD_CD GND DM3CS-SF\nC9 SD_CD GND C\nD9 SD_CD Net-_D10-Pad4_ GND RGBLED WS2812B\nD10 SD_CD Net-_D10-Pad2_ GND Net-_D10-Pad4_ WS2812B\nD11 SD_CD Net-_D11-Pad2_ GND Net-_D10-Pad2_ WS2812B\nD12 SD_CD NC_82 GND Net-_D11-Pad2_ WS2812B\nD8 GND D+ D- SD_CD PRTR5V0U2X\nJ3 NC_83 D+ D- GND 5787834-1\nR7 SD_CD Net-_IC2-Pad113_ R\nR8 Net-_IC2-Pad113_ GND R\nD17 GND Net-_C30-Pad1_ Net-_C31-Pad2_ SD_CD PRTR5V0U2X\nJ4 NC_84 Net-_C30-Pad1_ Net-_C31-Pad2_ GND 5787834-1\nR21 Net-_C31-Pad2_ NC_85 R\nR20 Net-_C30-Pad1_ NC_86 R\nC30 Net-_C30-Pad1_ GND C\nC31 GND Net-_C31-Pad2_ C\nJ5 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 NC_94 NC_95 NC_96 NC_97 NC_98 JD2-0001NL\nIC3 NC_99 NC_100 NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 NC_132 NC_133 NC_134 NC_135 NC_136 NC_137 NC_138 NC_139 NC_140 NC_141 NC_142 NC_143 NC_144 NC_145 NC_146 W5500\n.end\n"
    },
    {
        "filename": "2.cir",
        "prompt": "Design a digital logic circuit consisting of three independent input signals (A, B, and C) each driven by a pulsed voltage source, and a single output signal (Out). The circuit utilizes both NMOS and PMOS transistors configured to implement a logic function. Specifically, the circuit should demonstrate a combination of logic gates driven by the input pulses, with the output responding to the transitions of the inputs. The input pulses have varying frequencies and timings: A at 50m-100m, B at 100m-200m, and C at 200m-400m. The supply voltage (VDD) is 3.3V. Simulate the circuit for 400m with a 1m step size and plot the waveforms of the input signals (A, B, C) offset by 5, 10, and 15 volts respectively, along with the output signal (Out). Use level 8 models for both NMOS and PMOS transistors.",
        "content": ".title KiCad schematic\nV1 B 0 dc 0 pulse(0 3.3 0 0 0 100m 200m)\nV2 VDD 0 3.3\nM1 Out A VDD VDD MPMOS\nM2 Out A 1 1 MNMOS\nM4 Out B VDD VDD MPMOS\nM3 1 B 2 2 MNMOS\nV3 A 0 dc 0 pulse(0 3.3 0 0 0 50m 100m)\nM6 Out C VDD VDD MPMOS\nM5 2 C 0 0 MNMOS\nV4 C 0 dc 0 pulse(0 3.3 0 0 0 200m 400m)\n.tran 1m 400m\n.model mnmos nmos level=8 version=3.3.0\n.model mpmos pmos level=8 version=3.3.0\n.control\nrun\nplot v(a)+5 v(b)+10 v(c)+15 v(out)\n.endc\n.end\n"
    },
    {
        "filename": "255.cir",
        "prompt": "Create a schematic for a mixed-signal embedded system development board featuring a Teensy 4.1 microcontroller. The board should include dual AD5754 digital-to-analog converters (DACs) operating from +12V, -12V, and +3.3V rails, and an AD7606 analog-to-digital converter (ADC) operating from +5V and +3.3V. Provide power supply decoupling with 0.1uF and 10uF capacitors for +12V, +5V, +3.3V, and -12V rails. Include MIDI input and output via a 6N138 optocoupler with associated current limiting resistors (220 ohms). Implement digital interfaces for SPI communication (SCK, MISO, SDIN) for the DACs and ADC, as well as control signals (RESET, CONVST, SYNC, CS, BUSY, RANGE). Include analog input channels (VIN1-VIN8 with corresponding VGND1-VGND8) for the ADC. Add rotary encoder inputs (ENC1A, ENC1B, ENC1SW). Provide connections for a TFT display (SCK, MOSI, DC, CS). Include connectors for power (+12V, -12V, +5V, GND), MIDI I/O, SPI communication, and analog inputs. Include protection diodes for analog inputs. The board should also have a TEL-breakout connector with various signals.",
        "content": ".title KiCad schematic\nJ28 -12V -12V GND GND GND GND GND GND +12V +12V Net-_J27-Pad2_ Net-_J27-Pad2_ NC_01 NC_02 NC_03 NC_04 Conn_02x08_Odd_Even\nJ27 +5V Net-_J27-Pad2_ Conn_01x02\nR5 +3V3 Net-_R5-Pad2_ 4.7k\nR6 +3V3 Net-_R6-Pad2_ 4.7k\nC41 +5V GND 0.1u\nC35 +3V3 GND 0.1u\nC38 +5V GND 0.1u\nC36 +5V GND 0.1u\nR7 +3V3 Net-_R7-Pad2_ 4.7k\nC44 GND Net-_C44-Pad2_ 1u\nC43 GND Net-_C43-Pad2_ 1u\nC40 +5V GND 0.1u\nU6 +5V GND GND GND GND Net-_R5-Pad2_ Net-_R6-Pad2_ /ADC_RANGE /ADC_CONVST /ADC_CONVST /ADC_RESET /ADC_SCK /ADC_CS /ADC_BUSY NC_05 GND GND GND GND GND GND GND +3V3 /ADC_MISO GND GND GND GND GND GND GND GND GND Net-_R7-Pad2_ GND Net-_C44-Pad2_ +5V +5V Net-_C43-Pad2_ GND GND NC_06 GND Net-_C42-Pad2_ Net-_C42-Pad2_ GND GND +5V /VIN8 /VGND8 /VIN7 /VGND7 /VIN6 /VGND6 /VIN5 /VGND5 /VIN4 /VGND4 /VIN3 /VGND3 /VIN2 /VGND2 /VIN1 /VGND1 AD7606BSTZ\nC28 GND +5V 0.1u\nC27 GND +5V 10u\nC30 /DAC_REF2V5 GND 0.1u\nC29 /DAC_REF2V5 GND 10u\nU7 NC_07 Net-_D1-Pad1_ /MIDI_RX_PIN4 NC_08 GND /MIDI_RX NC_09 +3V3 6N138\nR37 Net-_D1-Pad1_ /MIDI_RX_PIN2 220\nD1 Net-_D1-Pad1_ /MIDI_RX_PIN4 D\nR38 /MIDI_TX_PIN2 +3V3 220\nC39 /DAC_REF2V5 GND 0.1u\nC37 /DAC_REF2V5 GND 10u\nC42 GND Net-_C42-Pad2_ 10u\nU5 GND /DAC_REF2V5 +5V MCP1700-2502E\nC33 GND -12V 10u\nC32 GND -12V 0.1u\nC24 +3V3 GND 0.1u\nC23 +12V GND 0.1u\nC19 +12V GND 10u\nC22 +3V3 GND 10u\nC26 +3V3 GND 0.1u\nC34 GND -12V 10u\nC21 +12V GND 10u\nC31 GND -12V 0.1u\nC25 +12V GND 0.1u\nU2 -12V NC_10 /VOUT1 /VOUT2 +3V3 NC_11 /DAC_SYNC /DAC_SCK /DAC_SDIN GND +3V3 NC_12 NC_13 +3V3 GND Net-_U2-Pad16_ /DAC_REF2V5 GND GND GND GND /VOUT4 /VOUT3 +12V -12V AD5754BREZ\nU3 -12V NC_14 /VOUT5 /VOUT6 +3V3 NC_15 /DAC_SYNC /DAC_SCK Net-_U2-Pad16_ GND +3V3 NC_16 NC_17 +3V3 GND NC_18 /DAC_REF2V5 GND GND GND GND /VOUT8 /VOUT7 +12V -12V AD5754BREZ\nR36 /MIDI_TX /MIDI_TX_PIN4 220\nR3 /IN2 /DIN2 4.7k\nR4 /IN1 /DIN1 4.7k\nD3 /IN2 GND D\nD2 +3V3 /IN2 D\nD4 +3V3 /IN1 D\nD5 /IN1 GND D\nBB1 GND /VIN1 /VGND1 /VIN2 /VGND2 /VIN3 /VGND3 /VIN4 /VGND4 /VIN5 /VGND5 /VIN6 /VGND6 /VIN7 /VGND7 /MIDI_TX_PIN2 /MIDI_TX_PIN4 /DIN1 /DIN2 NC_19 /VIN8 /VGND8 /VOUT1 /VOUT2 /VOUT3 /VOUT4 /VOUT5 /VOUT6 /VOUT7 /VOUT8 /TFT_SCK /TFT_MOSI /TFT_DC /TFT_CS /MIDI_RX_PIN2 /MIDI_RX_PIN4 /ENC1A /ENC1B /ENC1SW +5V NC_20 NC_21 NC_22 GND NC_23 NC_24 NC_25 NC_26 TEL-breakout\nR1 +3V3 /ADC_RESET 4.7k\nU4 GND /MIDI_RX /MIDI_TX /TFT_DC /ADC_BUSY /ADC_RESET /ADC_CONVST /TFT_CS NC_27 NC_28 NC_29 NC_30 /TFT_MOSI NC_31 NC_32 /IN2 /IN1 /DAC_SDIN /DAC_SCK /ENC1A /ENC1B /ENC1SW NC_33 NC_34 NC_35 NC_36 NC_37 /ADC_CS /ADC_RANGE /DAC_SYNC /MISO1 NC_38 NC_39 GND /TFT_SCK NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 +3V3 GND +5V Teensy4.1\nJ3 /MISO1 /ADC_MISO /MISO2 Conn_01x03\nJ1 /DAC_SCK /ADC_SCK /SCK2 Conn_01x03\nJ2 /MISO2 /SCK2 Conn_01x02\nC20 +3V3 GND 10u\n.end\n"
    },
    {
        "filename": "365.cir",
        "prompt": "Create a schematic for a microcontroller-based system with battery monitoring, I2C communication, serial communication (UART), and debugging capabilities. The system utilizes an STM32F405RG microcontroller and an AQM1602 display. It includes a crystal oscillator for timing, reset circuitry, power supply filtering, and LED indicators. Battery voltage is monitored via ADC inputs with voltage dividers for different cell configurations (1-cell to 5-cell). There are programmable I/O pins for general purpose use and dedicated pins for serial communication (TX/RX). A USB interface (MCP2221A) is included for serial communication and debugging via SWD. A boost converter (MC33063A) is present for generating a higher voltage rail. Include connectors for battery input, SWD debugging, and serial communication. Add a speaker output controlled by a transistor. Include LEDs connected to GPIO pins with current limiting resistors.",
        "content": ".title KiCad schematic\nC9 Net-_C9-Pad1_ GND 2.2u\nC7 Net-_C7-Pad1_ GND 2.2u\nR1 Net-_R1-Pad1_ GND 10k\nX1 /OSC_IN /OSC_OUT 8MHz\nC1 /OSC_IN GND 22p\nC3 /OSC_OUT GND 22p\nP2 +BATT /5cell_batt /4cell_batt /3cell_batt /2cell_batt /1cell_batt GND 6Cell\nC4 GND +3.3V 4.7u\nC5 GND +3.3V 0.1u\nC6 GND +3.3V 0.1u\nC8 GND +3.3V 0.1u\nC10 GND +3.3V 1u\nJP1 Net-_D1-Pad2_ Net-_JP1-Pad2_ 3.3_JP\nD1 +3.3V Net-_D1-Pad2_ DIODE\nC2 GND /~NRST 0.1u\nSW1 /~NRST GND RESET\nSP1 +3.3V Net-_D2-Pad2_ SPEAKER\nD2 +3.3V Net-_D2-Pad2_ DIODE\nR6 Net-_Q1-Pad2_ /TIM1_CH1 10\nC12 Net-_C12-Pad1_ +3.3V 1u\nC13 Net-_C13-Pad1_ Net-_C13-Pad2_ 1u\nR5 +3.3V /I2C1_SDA 10k\nC11 GND +3.3V 0.1u\nR2 +3.3V /I2C1_SCL 10k\nSW3 /PB4 GND SW1\nD8 Net-_D8-Pad1_ GND LED0\nR20 /PB8 Net-_D8-Pad1_ 510\nR15 +3.3V /PB4 10k\nQ1 GND Net-_Q1-Pad2_ Net-_D2-Pad2_ NPN\nD3 +BATT /1cell_batt DIODE\nD4 +BATT /2cell_batt DIODE\nD5 +BATT /3cell_batt DIODE\nD6 +BATT /4cell_batt DIODE\nD7 +BATT /5cell_batt DIODE\nSW2 /PB5 GND SW0\nR14 +3.3V /PB5 10k\nR16 Net-_D9-Pad1_ +BATT 4.7k\nD9 Net-_D9-Pad1_ GND BATT\nR17 Net-_D10-Pad1_ +3.3V 510\nD10 Net-_D10-Pad1_ GND 3.3V\nR3 /ADC12_IN10 /1cell_batt 4.7k\nR4 GND /ADC12_IN10 9.1k\nR7 /ADC12_IN11 /2cell_batt 6.8k\nR8 GND /ADC12_IN11 3.3k\nR10 /ADC12_IN12 /3cell_batt 3.9k\nR11 GND /ADC12_IN12 1.1k\nR12 /ADC12_IN13 /4cell_batt 9.1k\nR18 /ADC12_IN0 /5cell_batt 1.3k\nR21 /ADC12_IN1 +BATT 1.3k\nR13 GND /ADC12_IN13 1.8k\nR19 GND /ADC12_IN0 200\nR22 GND /ADC12_IN1 160\nP1 GND Net-_JP1-Pad2_ /SWCLK /SWDIO /~NRST NC_01 SWD\nD12 Net-_D12-Pad1_ GND LED1\nR26 /PB9 Net-_D12-Pad1_ 510\nU3 Net-_R24-Pad2_ Net-_D11-Pad1_ Net-_C15-Pad2_ GND Net-_R23-Pad1_ +BATT Net-_R24-Pad2_ Net-_R24-Pad2_ MC33063A\nC15 GND Net-_C15-Pad2_ 470p\nD11 Net-_D11-Pad1_ GND DIODE\nC16 GND +BATT 22u\nR23 Net-_R23-Pad1_ GND 1.2k\nR25 +3.3V Net-_R23-Pad1_ 2.2k\nL1 +3.3V Net-_D11-Pad1_ 220uH\nR24 +BATT Net-_R24-Pad2_ 10\nC14 +3.3V GND 100u\nU4 +3.3V /GP0 /GP1 Net-_R27-Pad1_ /USART3_TX /USART3_RX /GP2 NC_02 NC_03 NC_04 +3.3V /D- /D+ GND MCP2221A\nC17 +3.3V GND 0.1u\nR27 Net-_R27-Pad1_ +3.3V 10k\nP3 NC_05 /D- /D+ NC_06 GND NC_07 SERIAL0\nD13 +3.3V Net-_D13-Pad2_ RX\nD14 +3.3V Net-_D14-Pad2_ TX\nD15 +3.3V Net-_D15-Pad2_ SERIAL_ACTIVE\nR28 /GP0 Net-_D13-Pad2_ 510\nR29 /GP1 Net-_D14-Pad2_ 510\nR30 /GP2 Net-_D15-Pad2_ 510\nU1 +3.3V NC_08 NC_09 NC_10 /OSC_IN /OSC_OUT /~NRST /ADC12_IN10 /ADC12_IN11 /ADC12_IN12 /ADC12_IN13 GND +3.3V /ADC12_IN0 /ADC12_IN1 NC_11 NC_12 GND +3.3V NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 Net-_C7-Pad1_ +3.3V NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 /TIM1_CH1 NC_32 NC_33 NC_34 NC_35 /SWDIO Net-_C9-Pad1_ +3.3V /SWCLK NC_36 /USART3_TX /USART3_RX NC_37 NC_38 NC_39 /PB4 /PB5 /I2C1_SCL /I2C1_SDA Net-_R1-Pad1_ /PB8 /PB9 GND +3.3V STM32F405RG\nU2 NC_40 Net-_C12-Pad1_ Net-_C13-Pad1_ Net-_C13-Pad2_ +3.3V GND /I2C1_SDA /I2C1_SCL +3.3V AQM1602\nU5 LOGO\nU6 LOGO\nP4 /4cell_batt /3cell_batt /2cell_batt /1cell_batt GND 4Cell\nP5 /2cell_batt /1cell_batt GND 2Cell\nP7 /3cell_batt /2cell_batt /1cell_batt GND 3Cell\nP6 /1cell_batt GND 1Cell\nP8 /5cell_batt /4cell_batt /3cell_batt /2cell_batt /1cell_batt GND 5Cell\n.end\n"
    },
    {
        "filename": "1607.cir",
        "prompt": "Generate a circuit with a transformer primary winding (T1) connected between AC source and a diode (D1) in series with a resistor (R1). Another diode (D2) is connected in parallel with D1, both facing the same direction. The transformer has a single primary winding and is connected to earth on one side. The resistor is connected between the diode junction and earth.",
        "content": ".title KiCad schematic\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ DIODE\nT1 AC Earth Net-_D2-Pad1_ Net-_R1-Pad2_ Net-_D1-Pad1_ Transformer_1P_SS\nD2 Net-_D2-Pad1_ Net-_D1-Pad2_ DIODE\nR1 Net-_D1-Pad2_ Net-_R1-Pad2_ 500ohm\n.end\n"
    },
    {
        "filename": "941.cir",
        "prompt": "Create a circuit with a battery connected to two three-pin connectors. The battery (BT1) has positive and negative terminals. Connector J1 is connected to the positive terminal of the battery, and all three pins of J1 are shorted together. Connector J2 is connected to the negative terminal of the battery, and all three pins of J2 are shorted together.",
        "content": ".title KiCad schematic\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ Battery_Cell\nJ1 Net-_BT1-Pad1_ Net-_BT1-Pad1_ Net-_BT1-Pad1_ Conn_01x03_Female\nJ2 Net-_BT1-Pad2_ Net-_BT1-Pad2_ Net-_BT1-Pad2_ Conn_01x03_Female\n.end\n"
    },
    {
        "filename": "389.cir",
        "prompt": "Create a circuit with four 11-pin male connectors (J1, J2, J3, J4) and a series of small-value resistors (R_Small) connecting the pins of these connectors in a specific pattern. Connector J1 has its pins 1-11 connected to the first input of a 32-bit shifter. Connector J2 has its pins 1-11 connected to a series of resistors, each resistor connecting to a corresponding pin on connector J3. Connector J3 has its pins 1-11 connected to a series of resistors, each resistor connecting to a corresponding pin on connector J4. Connector J4 represents the 32-bit output of the shifter. The circuit should be labeled \"32bitShifter\".",
        "content": ".title KiCad schematic\nU1 Net-_R6-Pad2_ Net-_R7-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad2_ Net-_R10-Pad2_ Net-_R11-Pad2_ Net-_R13-Pad1_ Net-_R15-Pad1_ Net-_R17-Pad1_ Net-_R19-Pad1_ Net-_R21-Pad1_ Net-_R23-Pad1_ Net-_R25-Pad1_ Net-_R27-Pad1_ Net-_R29-Pad1_ Net-_R31-Pad1_ Net-_R32-Pad1_ Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ Net-_J4-Pad7_ Net-_J4-Pad8_ Net-_J4-Pad9_ Net-_J4-Pad10_ Net-_J4-Pad11_ Net-_J2-Pad1_ Net-_R30-Pad2_ Net-_R28-Pad2_ Net-_R26-Pad2_ Net-_R24-Pad2_ Net-_R22-Pad2_ Net-_R20-Pad2_ Net-_R18-Pad2_ Net-_R16-Pad2_ Net-_R14-Pad2_ Net-_R12-Pad2_ Net-_R1-Pad2_ Net-_R2-Pad2_ Net-_R3-Pad2_ Net-_R4-Pad2_ Net-_R5-Pad2_ 32bitShifter\nR16 Net-_J2-Pad9_ Net-_R16-Pad2_ R_Small\nR18 Net-_J2-Pad8_ Net-_R18-Pad2_ R_Small\nR14 Net-_J2-Pad10_ Net-_R14-Pad2_ R_Small\nR12 Net-_J2-Pad11_ Net-_R12-Pad2_ R_Small\nR30 Net-_J2-Pad2_ Net-_R30-Pad2_ R_Small\nR28 Net-_J2-Pad3_ Net-_R28-Pad2_ R_Small\nR26 Net-_J2-Pad4_ Net-_R26-Pad2_ R_Small\nR24 Net-_J2-Pad5_ Net-_R24-Pad2_ R_Small\nR22 Net-_J2-Pad6_ Net-_R22-Pad2_ R_Small\nR20 Net-_J2-Pad7_ Net-_R20-Pad2_ R_Small\nR8 Net-_J1-Pad8_ Net-_R8-Pad2_ R_Small\nR7 Net-_J1-Pad7_ Net-_R7-Pad2_ R_Small\nR9 Net-_J1-Pad9_ Net-_R9-Pad2_ R_Small\nR10 Net-_J1-Pad10_ Net-_R10-Pad2_ R_Small\nR1 Net-_J1-Pad1_ Net-_R1-Pad2_ R_Small\nR2 Net-_J1-Pad2_ Net-_R2-Pad2_ R_Small\nR3 Net-_J1-Pad3_ Net-_R3-Pad2_ R_Small\nR4 Net-_J1-Pad4_ Net-_R4-Pad2_ R_Small\nR5 Net-_J1-Pad5_ Net-_R5-Pad2_ R_Small\nR6 Net-_J1-Pad6_ Net-_R6-Pad2_ R_Small\nR11 Net-_J1-Pad11_ Net-_R11-Pad2_ R_Small\nR19 Net-_R19-Pad1_ Net-_J3-Pad4_ R_Small\nR21 Net-_R21-Pad1_ Net-_J3-Pad5_ R_Small\nR17 Net-_R17-Pad1_ Net-_J3-Pad3_ R_Small\nR15 Net-_R15-Pad1_ Net-_J3-Pad2_ R_Small\nR32 Net-_R32-Pad1_ Net-_J3-Pad11_ R_Small\nR31 Net-_R31-Pad1_ Net-_J3-Pad10_ R_Small\nR29 Net-_R29-Pad1_ Net-_J3-Pad9_ R_Small\nR27 Net-_R27-Pad1_ Net-_J3-Pad8_ R_Small\nR25 Net-_R25-Pad1_ Net-_J3-Pad7_ R_Small\nR23 Net-_R23-Pad1_ Net-_J3-Pad6_ R_Small\nR13 Net-_R13-Pad1_ Net-_J3-Pad1_ R_Small\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ Net-_J1-Pad11_ Conn_01x11_Male\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Net-_J2-Pad6_ Net-_J2-Pad7_ Net-_J2-Pad8_ Net-_J2-Pad9_ Net-_J2-Pad10_ Net-_J2-Pad11_ Conn_01x11_Male\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Net-_J3-Pad7_ Net-_J3-Pad8_ Net-_J3-Pad9_ Net-_J3-Pad10_ Net-_J3-Pad11_ Conn_01x11_Male\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ Net-_J4-Pad7_ Net-_J4-Pad8_ Net-_J4-Pad9_ Net-_J4-Pad10_ Net-_J4-Pad11_ Conn_01x11_Male\n.end\n"
    },
    {
        "filename": "1544.cir",
        "prompt": "Create a circuit consisting of two header connectors: a 1x16 pin header (JP3, 76mil spacing) and a 1x12 pin header (JP1, 2.54mm/100mil spacing). All pins of both headers are interconnected, creating a direct wire connection between corresponding pins. Label the overall circuit \"KiCad schematic\" and designate \"FEATHERWING\" as a global node.",
        "content": ".title KiCad schematic\nMS1 Net-_JP3-Pad16_ Net-_JP3-Pad15_ Net-_JP3-Pad14_ Net-_JP3-Pad13_ Net-_JP3-Pad12_ Net-_JP3-Pad11_ Net-_JP3-Pad10_ Net-_JP3-Pad9_ Net-_JP3-Pad8_ Net-_JP3-Pad7_ Net-_JP3-Pad6_ Net-_JP3-Pad5_ Net-_JP3-Pad4_ Net-_JP3-Pad3_ Net-_JP3-Pad2_ Net-_JP3-Pad1_ Net-_JP1-Pad12_ Net-_JP1-Pad11_ Net-_JP1-Pad10_ Net-_JP1-Pad9_ Net-_JP1-Pad8_ Net-_JP1-Pad7_ Net-_JP1-Pad6_ Net-_JP1-Pad5_ Net-_JP1-Pad4_ Net-_JP1-Pad3_ Net-_JP1-Pad2_ Net-_JP1-Pad1_ FEATHERWING\nJP3 Net-_JP3-Pad1_ Net-_JP3-Pad2_ Net-_JP3-Pad3_ Net-_JP3-Pad4_ Net-_JP3-Pad5_ Net-_JP3-Pad6_ Net-_JP3-Pad7_ Net-_JP3-Pad8_ Net-_JP3-Pad9_ Net-_JP3-Pad10_ Net-_JP3-Pad11_ Net-_JP3-Pad12_ Net-_JP3-Pad13_ Net-_JP3-Pad14_ Net-_JP3-Pad15_ Net-_JP3-Pad16_ HEADER-1X16_76MIL\nJP1 Net-_JP1-Pad1_ Net-_JP1-Pad2_ Net-_JP1-Pad3_ Net-_JP1-Pad4_ Net-_JP1-Pad5_ Net-_JP1-Pad6_ Net-_JP1-Pad7_ Net-_JP1-Pad8_ Net-_JP1-Pad9_ Net-_JP1-Pad10_ Net-_JP1-Pad11_ Net-_JP1-Pad12_ HEADER-1X1276MIL\n.end\n"
    },
    {
        "filename": "1889.cir",
        "prompt": "Design a circuit with two dual operational amplifiers (ADA4075-2) configured as voltage followers. The first op-amp (U9) has inputs connected to a network of resistors (R21-R26, R23, R24, R25, R26) and provides a buffered output. The second op-amp (U10) receives input from the output of the first op-amp via resistors (R34, R36) and provides a final buffered output. Input is provided through an input connector (J10) and output is provided through an output connector (J11). Include bypass capacitors (C17-C22, C37-C40) for power supply decoupling. The circuit should have multiple net labels for intermediate connections.",
        "content": ".title KiCad schematic\nC17 NC_01 Net-_C17-Pad2_ C\nC19 NC_02 Net-_C17-Pad2_ C\nC18 Net-_C18-Pad1_ NC_03 C\nC20 Net-_C18-Pad1_ NC_04 C\nJ10 Net-_C17-Pad2_ NC_05 Net-_J10-Pad3_ Net-_J10-Pad4_ NC_06 Net-_C18-Pad1_ InConnector\nJ11 Net-_C37-Pad2_ NC_07 Net-_J11-Pad3_ Net-_J11-Pad4_ NC_08 Net-_C38-Pad1_ OutConnector\nR37 Net-_R34-Pad2_ Net-_J11-Pad3_ R\nR31 NC_09 Net-_R29-Pad2_ R\nR33 Net-_R29-Pad2_ Net-_J11-Pad3_ R\nR34 Net-_R29-Pad2_ Net-_R34-Pad2_ R\nR29 Net-_R23-Pad2_ Net-_R29-Pad2_ R\nR27 NC_10 Net-_R24-Pad2_ R\nR23 Net-_R21-Pad2_ Net-_R23-Pad2_ R\nR24 Net-_R21-Pad2_ Net-_R24-Pad2_ R\nR21 Net-_J10-Pad3_ Net-_R21-Pad2_ R\nR38 Net-_R36-Pad2_ Net-_J11-Pad4_ R\nR32 NC_11 Net-_R30-Pad2_ R\nR35 Net-_R30-Pad2_ Net-_J11-Pad4_ R\nR36 Net-_R30-Pad2_ Net-_R36-Pad2_ R\nR30 Net-_R25-Pad2_ Net-_R30-Pad2_ R\nR28 NC_12 Net-_R26-Pad2_ R\nR25 Net-_R22-Pad2_ Net-_R25-Pad2_ R\nR26 Net-_R22-Pad2_ Net-_R26-Pad2_ R\nR22 Net-_J10-Pad4_ Net-_R22-Pad2_ R\nU10 Net-_J11-Pad3_ NC_13 Net-_R34-Pad2_ NC_14 Net-_R36-Pad2_ NC_15 Net-_J11-Pad4_ NC_16 ADA4075-2\nU9 Net-_R23-Pad2_ Net-_R23-Pad2_ Net-_R24-Pad2_ NC_17 Net-_R26-Pad2_ Net-_R25-Pad2_ Net-_R25-Pad2_ NC_18 ADA4075-2\nC39 NC_19 Net-_C37-Pad2_ C\nC37 NC_20 Net-_C37-Pad2_ C\nC40 Net-_C38-Pad1_ NC_21 C\nC38 Net-_C38-Pad1_ NC_22 C\n.end\n"
    },
    {
        "filename": "129.cir",
        "prompt": "Create a circuit using a single L6235PD integrated circuit. The IC has 20 pins, with the following connections: Pin 1 (NC_01) and Pin 10 (Net-_U3-Pad10_) are connected together. Pin 2 (NC_02) and Pin 3 (NC_03) are unconnected. Pin 4 (NC_04) and Pin 5 (NC_05) are unconnected. Pin 6 (NC_06) is connected to /Diagnostic. Pin 7 (NC_07) and Pin 8 (NC_08) are unconnected. Pin 9 (NC_09) and Pin 10 (NC_10) are unconnected. Pin 11 (Net-_U3-Pad17_) and Pin 12 (NC_11) are connected together. Pin 13 (NC_12) and Pin 14 (NC_13) are unconnected. Pin 15 (NC_14) is unconnected. Pin 16 (L6235PD) is unconnected. Pin 17 (Net-_U3-Pad18_) and Pin 18 (Net-_U3-Pad18_) are connected together. Pin 19 (Net-_U3-Pad17_) and Pin 20 (NC_14) are unconnected.\n\n\n\n",
        "content": ".title KiCad schematic\nU3 NC_01 /Diagnostic Net-_U3-Pad10_ NC_02 NC_03 Net-_U3-Pad18_ Net-_U3-Pad18_ NC_04 NC_05 Net-_U3-Pad10_ NC_06 /Diagnostic NC_07 NC_08 NC_09 NC_10 Net-_U3-Pad17_ Net-_U3-Pad18_ Net-_U3-Pad18_ Net-_U3-Pad17_ NC_11 NC_12 NC_13 NC_14 L6235PD\n.end\n"
    },
    {
        "filename": "1709.cir",
        "prompt": "Design a circuit that takes a sinusoidal input signal, filters it with an RC circuit, and then uses a network of diodes to clip and shape the signal, ultimately producing a square wave output. Include a Zener diode for voltage regulation and a large capacitor for DC blocking/coupling. Simulate the circuit with a 250kHz sine wave input and a 30ms transient analysis.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Downloads/Design_Of_Binary_Phase_Shift_Keying_(bpsk)_Modulator_&_Demodulator_Using_Esim_By_Prof_Raghu_K/Design_Of_BPSK_by_Raghu/BPSK/ZenerD1N750.lib\"\nV1 ip Net-_R2-Pad2_ sin(0 250)\nR1 Net-_C1-Pad1_ ip 470k\nC1 Net-_C1-Pad1_ ip 22u\nR2 Net-_D2-Pad2_ Net-_R2-Pad2_ 100\nC2 GND vd 470u\nR3 out vd 100\nD5 out GND D1N750\nD1 Net-_C1-Pad1_ GND D\nD3 vd Net-_C1-Pad1_ D\nD4 vd Net-_D2-Pad2_ D\nD2 Net-_D2-Pad2_ GND D\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "743.cir",
        "prompt": "Create a SPICE netlist representing a VS1053B audio codec chip with all pins explicitly defined, even if unconnected, using the component identifier 'U1'. Include all 48 pins (numbered 1-48, though some are represented as Net-_U1-PadXX_ or NC_XX) and label the component as 'VS1053B'. The netlist should be minimal, focusing solely on the component instantiation and pin connections, without any source or load elements.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 Net-_U1-Pad38_ NC_38 NC_39 NC_40 NC_41 Net-_U1-Pad43_ NC_42 Net-_U1-Pad45_ NC_43 NC_44 NC_45 VS1053B\n.end\n"
    },
    {
        "filename": "1167.cir",
        "prompt": "Design a circuit with two operational amplifier stages (OPA333xxD) configured as non-inverting amplifiers. The first stage (U5) takes input from an input connector (J12) and feeds into the second stage (U6). The second stage (U6) provides the output to an output connector (J13). Each stage has associated feedback and input resistors (R41-R46 for U5, R42-R48 for U6) to set the gain. Input and output are capacitively coupled using capacitors (C21, C22, C25, C26) for DC blocking. Additional capacitors (C23, C24, C27, C28) are present for potential filtering or stability. The circuit includes net labels for connections.",
        "content": ".title KiCad schematic\nC21 NC_01 Net-_C21-Pad2_ C\nC23 NC_02 Net-_C21-Pad2_ C\nC22 Net-_C22-Pad1_ NC_03 C\nC24 Net-_C22-Pad1_ NC_04 C\nJ12 Net-_C21-Pad2_ NC_05 Net-_J12-Pad3_ Net-_J12-Pad4_ NC_06 Net-_C22-Pad1_ InConnector\nJ13 Net-_C25-Pad2_ NC_07 Net-_J13-Pad3_ Net-_J13-Pad4_ NC_08 Net-_C26-Pad1_ OutConnector\nU5 NC_09 Net-_R46-Pad2_ NC_10 NC_11 NC_12 Net-_J13-Pad3_ NC_13 NC_14 OPA333xxD\nR49 Net-_R46-Pad2_ Net-_J13-Pad3_ R\nR43 NC_15 Net-_R41-Pad2_ R\nR45 Net-_R41-Pad2_ Net-_J13-Pad3_ R\nR46 Net-_R41-Pad2_ Net-_R46-Pad2_ R\nR41 Net-_J12-Pad3_ Net-_R41-Pad2_ R\nU6 NC_16 Net-_R48-Pad2_ NC_17 NC_18 NC_19 Net-_J13-Pad4_ NC_20 NC_21 OPA333xxD\nR50 Net-_R48-Pad2_ Net-_J13-Pad4_ R\nR44 NC_22 Net-_R42-Pad2_ R\nR47 Net-_R42-Pad2_ Net-_J13-Pad4_ R\nR48 Net-_R42-Pad2_ Net-_R48-Pad2_ R\nR42 Net-_J12-Pad4_ Net-_R42-Pad2_ R\nC25 NC_23 Net-_C25-Pad2_ C\nC27 NC_24 Net-_C25-Pad2_ C\nC26 Net-_C26-Pad1_ NC_25 C\nC28 Net-_C26-Pad1_ NC_26 C\n.end\n"
    },
    {
        "filename": "1687.cir",
        "prompt": "Create a circuit with two identical USB B Micro connectors, J1 and J2, wired in parallel. All pins 1, 2, and 3 of both connectors are connected together. Pins 5 of both connectors are also connected together. Pins 4 of both connectors are labeled NC_01 and NC_02 respectively and are not connected to anything else.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ NC_01 Net-_J1-Pad5_ Net-_J1-Pad5_ USB_B_Micro\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ NC_02 Net-_J1-Pad5_ Net-_J1-Pad5_ USB_B_Micro\n.end\n"
    },
    {
        "filename": "1442.cir",
        "prompt": "Create a schematic representing a keyboard matrix. The circuit consists of 46 individual switches (KEYSW components) arranged in a matrix of 7 columns (col0-col7) and 7 rows (NC_01-NC_43, with some rows having only one switch). Each switch connects a column line to a row line. The switches are labeled with key names like 'K_7', 'K_8', 'K_Y1', 'K_ENTER1', 'K_CTRL1', etc. Some switches have no connection on one side (NC_XX). The purpose is to model the basic connectivity of a keyboard's key matrix for scanning key presses.",
        "content": ".title KiCad schematic\nK_7 col0 NC_01 KEYSW\nK_8 col1 NC_02 KEYSW\nK_9 col2 NC_03 KEYSW\nK_0 col3 NC_04 KEYSW\nK_MINUS1 col4 NC_05 KEYSW\nK_EQUAL1 col5 NC_06 KEYSW\nK_BACKSPACE1 col6 NC_07 KEYSW\nK_DEL1 col7 NC_08 KEYSW\nK_Y1 col0 NC_09 KEYSW\nK_U1 col1 NC_10 KEYSW\nK_I1 col2 NC_11 KEYSW\nK_O1 col3 NC_12 KEYSW\nK_P1 col4 NC_13 KEYSW\nK_[1 col5 NC_14 KEYSW\nK_]1 col6 NC_15 KEYSW\nK_BSLSH1 col7 NC_16 KEYSW\nK_HOME1 NC_17 NC_18 KEYSW\nK_H1 col0 NC_19 KEYSW\nK_J1 col1 NC_20 KEYSW\nK_K1 col2 NC_21 KEYSW\nK_L1 col3 NC_22 KEYSW\nK_SEMIC1 col4 NC_23 KEYSW\nK_QUOTE1 col5 NC_24 KEYSW\nK_ENTER1 col6 NC_25 KEYSW\nK_END1 col7 NC_26 KEYSW\nK_B1 col0 NC_27 KEYSW\nK_N1 col1 NC_28 KEYSW\nK_M1 col2 NC_29 KEYSW\nK_COMMA1 col3 NC_30 KEYSW\nK_DOT1 col4 NC_31 KEYSW\nK_SLASH1 col5 NC_32 KEYSW\nK_SHIFT1 col6 NC_33 KEYSW\nK_5 col7 NC_34 KEYSW\nK_`1 NC_35 NC_36 KEYSW\nK_FN1 col0 NC_37 KEYSW\nK_1 col1 NC_38 KEYSW\nK_ALT1 col2 NC_39 KEYSW\nK_CTRL1 col3 NC_40 KEYSW\nK_2 col4 NC_41 KEYSW\nK_3 col5 NC_42 KEYSW\nK_4 col6 NC_43 KEYSW\n.end\n"
    },
    {
        "filename": "591.cir",
        "prompt": "Design a circuit with a main 8-pin header (J1) for input/output and a 24-pin header (J2) for connections to other components. Include power (VCC) and ground (GND) connections. Implement a basic power supply/voltage regulator circuit using an inductor (L1 - 330uH), a MOSFET (Q1 - A90T), and diodes (D1, D2, D3). Add filtering capacitors (C1-C12) to various nodes, including VCC, GND, and intermediate points. Include resistors (R1, R2) connected to ground from 'gdr' and 'rese' nodes respectively. Incorporate 'rese' and 'gdr' nodes for potential reset and drive functionalities. The circuit should include named nets like 'prevgl' and 'prevgh' for intermediate voltage levels.\n\n\n\n",
        "content": ".title KiCad schematic\nJ2 Net-_C12-Pad2_ prevgl Net-_C10-Pad2_ prevgh Net-_C8-Pad2_ Net-_C7-Pad2_ Net-_C6-Pad2_ gnd vcc vcc Net-_J1-Pad6_ Net-_J1-Pad5_ Net-_J1-Pad4_ Net-_J1-Pad3_ Net-_J1-Pad2_ Net-_J1-Pad1_ gnd NC_01 NC_02 Net-_C4-Pad2_ Net-_C3-Pad2_ rese gdr NC_03 Conn_01x24\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ gnd vcc Conn_01x08_Female\nC12 gnd Net-_C12-Pad2_ C\nC11 gnd prevgl C\nC10 gnd Net-_C10-Pad2_ C\nC9 gnd prevgh C\nC8 gnd Net-_C8-Pad2_ C\nC7 gnd Net-_C7-Pad2_ C\nC6 gnd Net-_C6-Pad2_ C\nC5 gnd vcc C\nC4 gnd Net-_C4-Pad2_ C\nC3 gnd Net-_C3-Pad2_ C\nC1 vcc gnd C\nL1 vcc Net-_C2-Pad2_ 330 uH INDUCTOR\nQ1 Net-_C2-Pad2_ gdr rese A90T mosfet\nD3 Net-_C2-Pad2_ prevgh DIODE\nD2 prevgl Net-_C2-Pad1_ DIODE\nD1 Net-_C2-Pad1_ gnd DIODE\nR1 gdr gnd R\nR2 rese gnd R\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ C\n.end\n"
    },
    {
        "filename": "589.cir",
        "prompt": "Design a circuit with an input connector (J33) and an output connector (J32). The input is filtered by a series of capacitors (C248, C249, C250, C251) and then split into two parallel paths. Each path consists of a capacitor (C90, C91) in series with an inductor (L2, L3) and a resistor (R238, R239) before being combined at the output connector. Additional capacitors (C86, C87, C88, C89) are used for decoupling and connection to net labels.",
        "content": ".title KiCad schematic\nC86 NC_01 Net-_C86-Pad2_ C\nC88 NC_02 Net-_C86-Pad2_ C\nC87 Net-_C87-Pad1_ NC_03 C\nC89 Net-_C87-Pad1_ NC_04 C\nJ32 Net-_C86-Pad2_ NC_05 Net-_J32-Pad3_ Net-_J32-Pad4_ NC_06 Net-_C87-Pad1_ InConnector\nJ33 NC_07 NC_08 Net-_C248-Pad1_ Net-_C249-Pad1_ NC_09 NC_10 OutConnector\nC91 Net-_C249-Pad1_ NC_11 C\nR239 Net-_C249-Pad1_ Net-_J32-Pad4_ R\nL3 Net-_C249-Pad1_ NC_12 L\nC90 Net-_C248-Pad1_ NC_13 C\nR238 Net-_C248-Pad1_ Net-_J32-Pad3_ R\nL2 Net-_C248-Pad1_ NC_14 L\nC248 Net-_C248-Pad1_ NC_15 C\nC250 Net-_C248-Pad1_ NC_16 C\nC249 Net-_C249-Pad1_ NC_17 C\nC251 Net-_C249-Pad1_ NC_18 C\n.end\n"
    },
    {
        "filename": "27.cir",
        "prompt": "Create a SPICE netlist representing three identical connectors (J1, J2, and J3). Each connector has three pads, all connected to a common net labeled 'C'. The netlist should only define the connectors and their connections, without any active or passive components.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ C\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ C\nJ3 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ C\n.end\n"
    },
    {
        "filename": "808.cir",
        "prompt": "Design a microcontroller circuit based on a PIC16F877A. The circuit includes a crystal oscillator (11.0592 MHz), bypass capacitors for the oscillator, and connections for power (+5V and GND). It also features an I2C interface with SDA and SCL lines connected to external connectors. A simple LED indicator with a current-limiting resistor is included, connected to a GPIO pin. Multiple connectors are used for various signals and power distribution. Specifically, include a CONN_2 for power, a CONN_4 for I2C and power, a CONN_8 for general purpose I/O, and internal net names as indicated in the netlist.\n\n\n\n",
        "content": ".title KiCad schematic\nP5 GND +5V /SCL /SDA CONN_4\nP4 Net-_P4-Pad1_ Net-_P4-Pad2_ Net-_P4-Pad3_ Net-_P4-Pad4_ CONN_4\nP3 GND Net-_P3-Pad2_ +5V Net-_P3-Pad4_ CONN_4\nP1 GND +5V CONN_2\nD1 +5V Net-_D1-Pad2_ LED\nR1 Net-_D1-Pad2_ GND R\nP2 Net-_P2-Pad1_ Net-_P2-Pad2_ Net-_P2-Pad3_ Net-_P2-Pad4_ Net-_P2-Pad5_ Net-_P2-Pad6_ Net-_P2-Pad7_ Net-_P2-Pad8_ CONN_8\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 +5V GND Net-_C2-Pad1_ /osc2 NC_11 NC_12 NC_13 /SCL Net-_P4-Pad1_ Net-_P4-Pad2_ Net-_P4-Pad3_ Net-_P4-Pad4_ /SDA NC_14 Net-_P3-Pad2_ Net-_P3-Pad4_ NC_15 NC_16 NC_17 NC_18 GND +5V Net-_P2-Pad8_ Net-_P2-Pad7_ Net-_P2-Pad6_ Net-_P2-Pad5_ Net-_P2-Pad4_ Net-_P2-Pad3_ Net-_P2-Pad2_ Net-_P2-Pad1_ 16F877A\nX1 /osc2 Net-_C2-Pad1_ CRYSTAL\nC2 Net-_C2-Pad1_ GND C\nC1 /osc2 GND C\n.end\n"
    },
    {
        "filename": "282.cir",
        "prompt": "Design a microcontroller-based system with battery management, ultrasonic distance sensing, and stepper motor control. The system features an ESP32 microcontroller for processing and communication, a MCP23017 I/O expander for additional digital pins, and a ULN2003A driver for controlling two stepper motors. It includes a battery monitoring circuit with voltage dividers for full battery voltage and half battery voltage, and a linear regulator (MC78M05) to provide a stable 5V supply. An HC-SR04 ultrasonic sensor provides distance measurements, connected to ESP32 GPIO pins. The ESP32 communicates via UART (TX/RX) and I2C (SDA/SCL). Jumpers (JP101-JP103) provide configurable inputs to the MCP23017. A power switch (SW301) controls the battery input. The system also includes decoupling capacitors and pull-up resistors where appropriate. Include a basic overcurrent protection for the battery with a diode and resistor. The system operates on both 3.3V and 5V rails.",
        "content": ".title KiCad schematic\nR104 GND SwFR 10k\nR101 GND SwFL 10k\nSW102 +3V3 SwFR NC_01 FR\nSW101 +3V3 SwFL NC_02 FL\nLogo101 SquashedFlyLogo\nU104 Net-_R107-Pad1_ GND OpML GND QRE1113\nU105 Net-_R112-Pad1_ GND OpMR GND QRE1113\nU101 Net-_R105-Pad1_ GND OpFL GND QRE1113\nR106 OpFL +3V3 10k\nR105 Net-_R105-Pad1_ IR 100\nC101 OpFL GND 100pF\nR108 OpML +3V3 10k\nR107 Net-_R107-Pad1_ IR 100\nC106 OpML GND 100pF\nR113 OpMR +3V3 10k\nR112 Net-_R112-Pad1_ IR 100\nC107 OpMR GND 100pF\nC102 +5V GND 100pF\nC104 +5V GND 100pF\nC103 +5V GND 10uF\nC105 +5V GND 10uF\nC108 OpFR GND 100pF\nR114 Net-_R114-Pad1_ IR 100\nR115 OpFR +3V3 10k\nU106 Net-_R114-Pad1_ GND OpFR GND QRE1113\nJP103 Net-_JP103-Pad1_ GND A0\nJP102 Net-_JP102-Pad1_ GND A1\nJP101 Net-_JP101-Pad1_ GND A2\nR109 Net-_JP101-Pad1_ +3V3 47k\nR110 Net-_JP102-Pad1_ +3V3 47k\nR111 Net-_JP103-Pad1_ +3V3 47k\nU103 Net-_U102-Pad8_ Net-_U102-Pad7_ Net-_U102-Pad6_ Net-_U102-Pad5_ Net-_U102-Pad4_ Net-_U102-Pad3_ Net-_U102-Pad2_ Net-_U102-Pad1_ +3V3 GND NC_03 SCL SDA NC_04 Net-_JP103-Pad1_ Net-_JP102-Pad1_ Net-_JP101-Pad1_ +3V3 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 MCP23017_SO\nU102 Net-_U102-Pad1_ Net-_U102-Pad2_ Net-_U102-Pad3_ Net-_U102-Pad4_ Net-_U102-Pad5_ Net-_U102-Pad6_ Net-_U102-Pad7_ Net-_U102-Pad8_ GND +5V Net-_J102-Pad2_ Net-_J102-Pad3_ Net-_J102-Pad4_ Net-_J102-Pad5_ Net-_J101-Pad5_ Net-_J101-Pad4_ Net-_J101-Pad3_ Net-_J101-Pad2_ ULN2003A\nJ102 +5V Net-_J102-Pad2_ Net-_J102-Pad3_ Net-_J102-Pad4_ Net-_J102-Pad5_ Steper2\nJ101 +5V Net-_J101-Pad2_ Net-_J101-Pad3_ Net-_J101-Pad4_ Net-_J101-Pad5_ Steper1\nHC-SR101 +5V Sonar_Trig Net-_HC-SR101-Pad3_ GND HC-SR04\nR102 Sonar_Echo Net-_HC-SR101-Pad3_ 2k7\nR103 Sonar_Echo GND 4k7\nU201 GND +3V3 EN half_BatV BatV Sonar_Echo Sonar_Trig NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 GND NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 GPIO0 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 SCL RX TX SDA NC_38 GND GND ESP32-WROVER\nQ202 Net-_Q202-Pad1_ /ESP32-WROVER/DTR GPIO0 BC847\nQ201 Net-_Q201-Pad1_ /ESP32-WROVER/CTS EN BC847\nR203 /ESP32-WROVER/DTR Net-_Q201-Pad1_ 10K\nR204 /ESP32-WROVER/CTS Net-_Q202-Pad1_ 10K\nJ201 GND /ESP32-WROVER/CTS +3V3 RX TX /ESP32-WROVER/DTR PROGRAMMING\nC204 +3V3 GND 100pF\nC201 +3V3 GND 10uF\nC202 +3V3 GND 10uF\nC203 +3V3 GND 100pF\nR201 +3V3 SDA 4K7\nR202 +3V3 SCL 4k7\nJ202 NC_39 +5V GND TX RX GND MainIO\nR303 GND BatV 10k\nR301 BatV +BATT 47k\nR304 GND half_BatV 10k\nR302 half_BatV half_Bat 47k\nC306 half_BatV GND 10uF\nJ301 /Bat Managment/PowerIn half_Bat half_Bat GND Battery\nU301 +BATT GND +5V MC78M05_TO252\nC302 +BATT GND 10uF\nC301 +BATT GND 100pF\nC303 +5V GND 10uF\nC304 +5V GND 100pF\nSW301 /Bat Managment/PowerIn +BATT SW_SPST\nC305 BatV GND 10uF\nD301 Net-_D301-Pad1_ +BATT Power\nR305 GND Net-_D301-Pad1_ 470\n.end\n"
    },
    {
        "filename": "103.cir",
        "prompt": "Design a three-phase brushless DC (BLDC) motor driver circuit with the following features:\n\n*   **Motor Control:** Drive a three-phase BLDC motor (U, V, W phases) using N-channel MOSFETs (Q1-Q6) configured as a half-bridge for each phase. Include high-side (GH_A, GH_B, GH_C) and low-side (GL_A, GL_B, GL_C) gate drive signals.\n*   **Power Supply:** Utilize a DC bus (SN_DC_BUS, SP_DC_BUS) with filtering capacitors (C1, C7, C9, C8) to provide stable power. Include a diode (2N4001) for reverse polarity protection. Generate +3.3V and +5V rails from the DC bus using voltage regulators (LD1117S33CTR, LD1117S50TR).\n*   **Voltage Sensing:** Implement voltage sensing for the DC bus and each motor phase (U, V, W) using voltage dividers (R13-R18) and a dedicated sensing input for the power supply voltage (R2, R3).\n*   **Microcontroller Interface:** Interface with a microcontroller (MCU) for control signals. Provide connections for Hall sensor inputs (MCU_HALL_A, MCU_HALL_B, MCU_HALL_C) using a buffer (SN74LVC3G07MDCUREP) and pull-up resistors (R6-R8). Include a microcontroller power supply selection (J2).\n*   **Current Sensing:** Include shunt resistors (R1, R5, R9) for current sensing on each phase.\n*   **Connectors:** Provide connectors for motor connections (J5), power input (J1), Hall sensor signals (J4), and drive connections (J6).\n*   **Additional Filtering:** Include additional filtering capacitors (C2, C3, C4, C5, C6, C10, C11, C12) for noise reduction and stability.\n*   **MCU Power:** Provide a VDD_MCU supply for the microcontroller.\n*   **CSRV065V0P:** Include a component named CSRV065V0P with connections to V_SENSE_A, SP_DC_BUS, V_SENSE_B, V_SENSE_C, VDD_MCU, and PVDD_SENSE.\n\n\n\n",
        "content": ".title KiCad schematic\nQ1 MOTOR_U MOTOR_U MOTOR_U GH_A VPP U_HIGH\nQ2 SL_A SL_A SL_A GL_A MOTOR_U U_LOW\nR1 SL_A SN_DC_BUS Shunt U\nC1 SL_A SN_DC_BUS 1000pF\nR4 SN_DC_BUS SP_DC_BUS DC_BUS\nQ3 MOTOR_V MOTOR_V MOTOR_V GH_B VPP V_HIGH\nQ4 SL_B SL_B SL_B GL_B MOTOR_V V_LOW\nR5 SL_B SN_DC_BUS Shunt V\nC7 SL_B SN_DC_BUS 1000pF\nQ5 MOTOR_W MOTOR_W MOTOR_W GH_C VPP W_HIGH\nQ6 SL_C SL_C SL_C GL_C MOTOR_W W_LOW\nR9 SL_C SN_DC_BUS Shunt W\nC9 SL_C SN_DC_BUS 1000pF\nC8 SP_DC_BUS SN_DC_BUS 1000pF\nJ5 MOTOR_U MOTOR_V MOTOR_W MOTOR\nR13 MOTOR_U V_SENSE_A R\nR14 V_SENSE_A SP_DC_BUS R\nR15 MOTOR_V V_SENSE_B R\nR16 V_SENSE_B SP_DC_BUS R\nR17 MOTOR_W V_SENSE_C R\nR18 V_SENSE_C SP_DC_BUS R\nJ1 Net-_2N4001-Pad2_ SP_DC_BUS MOTOR_PWR\n2N4001 VPP Net-_2N4001-Pad2_ D\nC2 VPP SP_DC_BUS 0.01uF\nC3 VPP SP_DC_BUS 0.1uF\nC4 VPP SP_DC_BUS 470uF\nC5 VPP SP_DC_BUS 470uF\nR2 VPP PVDD_SENSE VSenseUpper\nR3 PVDD_SENSE SP_DC_BUS VSenseLower\nC6 PVDD_SENSE SP_DC_BUS 0.1uF\n1N5817 VPP PVDD_SENSE D\nU1 V_SENSE_A SP_DC_BUS V_SENSE_B V_SENSE_C VDD_MCU PVDD_SENSE CSRV065V0P\nU2 SP_DC_BUS +3V3 VPP LD1117S33CTR\nU3 SP_DC_BUS +5V VPP LD1117S50TR\nJ2 +3V3 VDD_MCU +5V MCU_V_Select\nU4 MCU_HALL_A Net-_C10-Pad2_ MCU_HALL_B SP_DC_BUS Net-_C11-Pad2_ MCU_HALL_C Net-_C12-Pad2_ VDD_MCU SN74LVC3G07MDCUREP\nR8 VDD_MCU MCU_HALL_A 10k\nR7 VDD_MCU MCU_HALL_B 10k\nR6 VDD_MCU MCU_HALL_C 10k\nR12 Net-_J3-Pad2_ Net-_C12-Pad2_ 1k\nR11 Net-_J3-Pad2_ Net-_C11-Pad2_ 1k\nR10 Net-_J3-Pad2_ Net-_C10-Pad2_ 1k\nJ3 VPP Net-_J3-Pad2_ +5V HALL_V\nC10 SP_DC_BUS Net-_C10-Pad2_ 1000pF\nC11 SP_DC_BUS Net-_C11-Pad2_ 1000pF\nC12 SP_DC_BUS Net-_C12-Pad2_ 1000pF\nJ6 VDD_MCU SP_DC_BUS GH_A MOTOR_U GL_A SL_A GH_B MOTOR_V GL_B SL_B GH_C MOTOR_W GL_C SL_C SL_A SN_DC_BUS SL_B SN_DC_BUS SL_C SN_DC_BUS SN_DC_BUS SP_DC_BUS MCU_HALL_A MCU_HALL_B MCU_HALL_C PVDD_SENSE V_SENSE_A V_SENSE_B V_SENSE_C Drive_Conn\nJ4 Net-_J3-Pad2_ Net-_C12-Pad2_ Net-_C11-Pad2_ Net-_C10-Pad2_ SP_DC_BUS HALL_IN\n.end\n"
    },
    {
        "filename": "5.cir",
        "prompt": "Create a circuit board with multiple connectors for interfacing with a GPS module, a USB interface, and a JTAG programmer. Include a 2x14 connector (J1), a 1x20 connector (J3), a 1x20 connector (J4), a 1x20 connector (J6), a 1x20 connector (J5), a 1x16 connector (J2), and a 1x10 connector (J7).  Connectors J2 and J3 share several signals including LD_GPS, SHDN_GPS, D0_GPS, D1_GPS, D2_GPS, D3_GPS, TXE#_USB, WR#_GPS, SCLK_USB, SDI_USB, SDO_USB, and SCS_USB. J7 connects to J6. Include test points for SDO_GPS, SCS_GPS, SCLK_GPS, SDO_USB, Net-_J2-Pad9_, Net-_J2-Pad12_, Net-_J5-Pad2_, and Net-_J7-Pad1_. Provide +5V and GND connections throughout the board. Some connector pins are left unconnected (NC_xx).\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 /Sheet5DD758E7/+5V /Sheet5DD758E7/+5V GND GND NC_01 /Sheet5DD758E7/LD_GPS NC_02 /Sheet5DD758E7/SHDN_GPS NC_03 /Sheet5DD758E7/D0_GPS NC_04 /Sheet5DD758E7/D1_GPS NC_05 /Sheet5DD758E7/D2_GPS NC_06 /Sheet5DD758E7/D3_GPS /Sheet5DD758E7/TXE#_USB NC_07 NC_08 /Sheet5DD758E7/WR#_GPS /Sheet5DD758E7/SCLK_USB /Sheet5DD758E7/SCLK_GPS /Sheet5DD758E7/SDI_USB NC_09 /Sheet5DD758E7/SDO_USB /Sheet5DD758E7/SDO_GPS /Sheet5DD758E7/SCS_USB /Sheet5DD758E7/SCS_GPS Conn_02x14_Odd_Even\nJ3 /Sheet5DD758E7/SCS_USB /Sheet5DD758E7/SDO_USB /Sheet5DD758E7/SDI_USB /Sheet5DD758E7/SCLK_USB Net-_J2-Pad12_ NC_10 /Sheet5DD758E7/WR#_GPS /Sheet5DD758E7/TXE#_USB Net-_J2-Pad9_ Net-_J2-Pad8_ NC_11 /Sheet5DD758E7/D3_GPS /Sheet5DD758E7/D2_GPS /Sheet5DD758E7/D1_GPS /Sheet5DD758E7/D0_GPS /Sheet5DD758E7/SHDN_GPS /Sheet5DD758E7/LD_GPS NC_12 GND /Sheet5DD758E7/+5V Conn_01x20\nJ4 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 GND NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 Conn_01x20\nJ6 NC_32 NC_33 NC_34 NC_35 NC_36 GND NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 Net-_J6-Pad16_ Net-_J6-Pad17_ Net-_J6-Pad18_ Net-_J6-Pad19_ Net-_J6-Pad20_ Conn_01x20\nJ7 Net-_J7-Pad1_ GND Net-_J6-Pad18_ NC_46 Net-_J6-Pad20_ Net-_J6-Pad16_ Net-_J6-Pad19_ Net-_J6-Pad17_ Net-_J5-Pad1_ GND Microsemi_FlashPro-JTAG-10\nJ5 Net-_J5-Pad1_ Net-_J5-Pad2_ NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 GND NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 Conn_01x20\nJ2 GND /Sheet5DD758E7/LD_GPS /Sheet5DD758E7/SHDN_GPS /Sheet5DD758E7/D0_GPS /Sheet5DD758E7/D1_GPS /Sheet5DD758E7/D2_GPS /Sheet5DD758E7/D3_GPS Net-_J2-Pad8_ Net-_J2-Pad9_ /Sheet5DD758E7/TXE#_USB /Sheet5DD758E7/WR#_GPS Net-_J2-Pad12_ /Sheet5DD758E7/SCLK_USB /Sheet5DD758E7/SDI_USB /Sheet5DD758E7/SDO_USB /Sheet5DD758E7/SCS_USB Conn_01x16\nTP3 /Sheet5DD758E7/SDO_GPS wire jumper\nTP6 Net-_J2-Pad9_ wire jumper\nTP2 /Sheet5DD758E7/SCS_GPS wire jumper\nTP5 Net-_J2-Pad12_ wire jumper\nTP1 /Sheet5DD758E7/SCLK_GPS wire jumper\nTP4 Net-_J2-Pad8_ wire jumper\nTP7 Net-_J5-Pad2_ wire jumper\nTP8 Net-_J7-Pad1_ wire jumper\n.end\n"
    },
    {
        "filename": "1151.cir",
        "prompt": "Create a circuit with a microcontroller (U1) connected to a matrix of momentary push buttons (SW1-SW12) for input. The buttons are arranged in a 4x3 grid, with rows connected to pins on the microcontroller and columns connected to other microcontroller pins. A chain of LEDs (D1-D4) are connected in series, driven by microcontroller outputs, to provide visual feedback based on button presses. The LEDs are connected such that activating different button combinations illuminates different LEDs. Some microcontroller pins are not connected (NC_01-NC_09, NC_10-NC_13).",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 Net-_U1-Pad14_ NC_03 NC_04 Net-_SW1-Pad1_ Net-_SW10-Pad1_ Net-_SW11-Pad1_ Net-_SW12-Pad1_ Net-_SW1-Pad2_ Net-_SW5-Pad2_ Net-_SW10-Pad2_ NC_05 Net-_U1-Pad14_ NC_06 NC_07 NC_08 NC_09 PIC_UNK\nSW1 Net-_SW1-Pad1_ Net-_SW1-Pad2_ SWITCH_MOMENTARY\nSW5 Net-_SW1-Pad1_ Net-_SW5-Pad2_ SWITCH_MOMENTARY\nSW9 Net-_SW1-Pad1_ Net-_SW10-Pad2_ SWITCH_MOMENTARY\nSW2 Net-_SW10-Pad1_ Net-_SW1-Pad2_ SWITCH_MOMENTARY\nSW6 Net-_SW10-Pad1_ Net-_SW5-Pad2_ SWITCH_MOMENTARY\nSW10 Net-_SW10-Pad1_ Net-_SW10-Pad2_ SWITCH_MOMENTARY\nSW3 Net-_SW11-Pad1_ Net-_SW1-Pad2_ SWITCH_MOMENTARY\nSW7 Net-_SW11-Pad1_ Net-_SW5-Pad2_ SWITCH_MOMENTARY\nSW11 Net-_SW11-Pad1_ Net-_SW10-Pad2_ SWITCH_MOMENTARY\nSW4 Net-_SW12-Pad1_ Net-_SW1-Pad2_ SWITCH_MOMENTARY\nSW8 Net-_SW12-Pad1_ Net-_SW5-Pad2_ SWITCH_MOMENTARY\nSW12 Net-_SW12-Pad1_ Net-_SW10-Pad2_ SWITCH_MOMENTARY\nD4 NC_10 NC_11 LED_1206\nD1 NC_12 Net-_D1-PadC_ LED_1206\nD2 Net-_D1-PadC_ Net-_D2-PadC_ LED_1206\nD3 Net-_D2-PadC_ NC_13 LED_1206\n.end\n"
    },
    {
        "filename": "41.cir",
        "prompt": "Create a circuit with a single TLV62568DDC buck converter IC. The input voltage is labeled `/VIN_UNREG`. The netlist only defines the IC and its connections, implying a minimal circuit configuration with no external components specified. All other pins (NC_01, NC_02, NC_03, NC_04) are not connected.",
        "content": ".title KiCad schematic\nU8 /VIN_UNREG NC_01 NC_02 /VIN_UNREG NC_03 NC_04 TLV62568DDC\n.end\n"
    },
    {
        "filename": "1458.cir",
        "prompt": "Design a circuit featuring an ESP32-WROOM microcontroller with supporting components for communication, power regulation, and peripheral control. The circuit should include a 3.3V voltage regulator (AMS1117-3.3) powered from a 5V source, decoupling capacitors (10uF and 100uF) for both 5V and 3.3V rails, and a push button (SW1) connected to a GPIO pin. Include connections for a screen via I2C (SCL and SDA), a programming interface (TX0, RX0), an antenna, and a WS2812B RGB LED controlled by a GPIO pin with a current limiting resistor (75 ohms) and a small decoupling capacitor (100nF). Implement heartbeat signals on two GPIO pins (one at 3.3V and one at 5V) using NMOS transistors and pull-up resistors (10k ohms). Include a GPIO pin for a PXX_OUT signal also driven by an NMOS transistor and pull-up resistors. The ESP32 should have multiple DIO pins available for general purpose use, as well as dedicated pins for SPI communication (MOSI, MISO, SCK, NSS) and UART (TXEN, RXEN). Use connectors for the ESP32, screen, and programming interface.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 VCC GND +5V GND BEC\nC1 +5V GND 10u\nJ1 IO25=SPORT GND VCC /HEART_BEAT /PXX_OUT NC_01 NC_02 NC_03 Conn_XLite\nC2 +3V3 GND 10u\nC3 +3V3 GND 100u\nU3 GND +3V3 +3V3 NC_04 NC_05 IO34=DIO0 IO35=MISO IO32=SCK IO33=HEART_BEAT_3V3 IO25=SPORT IO26=PXX_OUT_3V3 IO27=SCREEN_SCL IO14=SCREEN_SDA IO12=RGBLED GND IO13=RST NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 IO0=SW1 IO4=DIO5 IO16=DIO4 IO17=DIO3 IO5=DIO2 IO18=DIO1 IO19=MOSI NC_14 IO21=NSS RX0 TX0 IO22=TXEN IO23=RXEN GND GND ESP32-WROOM\nSW1 GND IO0=SW1 SW_Push\nJ3 GND +3V3 IO27=SCREEN_SCL IO14=SCREEN_SDA Screen\nU2 GND +3V3 +5V AMS1117-3.3\nD1 /LED_RGB_5V NC_15 GND IO12=RGBLED WS2812B\nR5 +5V /LED_RGB_5V 75\nC4 /LED_RGB_5V GND 100n\nU4 GND IO4=DIO5 IO16=DIO4 IO17=DIO3 IO5=DIO2 IO18=DIO1 IO34=DIO0 IO13=RST GND GND +5V IO32=SCK IO35=MISO IO19=MOSI IO21=NSS IO22=TXEN IO23=RXEN GND /ANT GND GND GND E19-XXXM30S\nJ2 GND TX0 RX0 Programming\nAE1 /ANT GND Antenna_Dipole\nQ1 +3V3 IO33=HEART_BEAT_3V3 /HEART_BEAT Q_NMOS_GSD\nR1 VCC /HEART_BEAT 10k\nR2 +3V3 IO33=HEART_BEAT_3V3 10k\nQ2 +3V3 IO26=PXX_OUT_3V3 /PXX_OUT Q_NMOS_GSD\nR3 VCC /PXX_OUT 10k\nR4 +3V3 IO26=PXX_OUT_3V3 10k\n.end\n"
    },
    {
        "filename": "898.cir",
        "prompt": "Create a schematic for a system featuring two 7-segment displays, controlled by a CPLD (EPM240T100) via a JTAG interface. The CPLD receives control signals via multiple switches (SRBV170501 type) and connectors. The displays are driven by NPN transistors (8550 and 8050 types) and current-limiting resistors (33 ohms). Include decoupling capacitors (104pF) connected to +3V3. Provide connections for a 12V power supply and a reset signal. Incorporate 74HC04 inverters for signal conditioning. Include JTAG header (Blaster compatible) and connectors for external control signals (/LOAD, /REMOTE, /SEL1_x, /SEL2_x). A diode (D1) with a 4.7K resistor is used for remote control. Include a CPLD reset circuit with a 1K resistor and a connector (J9). Include 47K resistors for input pull-ups to the 74HC04 inverters.",
        "content": ".title KiCad schematic\nC4 +3V3 GND 104\nC5 +3V3 GND 104\nC6 +3V3 GND 104\nC7 +3V3 GND 104\nC8 +3V3 GND 104\nC3 +3V3 GND 104\nC2 +3V3 GND 104\nC1 +3V3 GND 104\nSW2 GND GND NC_01 /SW2_1 /SW2_2 /SW2_3 /SW2_4 /SW2_5 /SW2_6 GND SRBV170501\nSW4 /REMOTE GND REMOTE\nSW3 /LOAD GND LOAD\nJ1 /TCK GND /TDO +3V3 /TMS NC_02 +3V3 NC_03 /TDI GND Blaster JTAG\nSEG1 Net-_R5-Pad1_ Net-_R4-Pad1_ Net-_Q1-Pad3_ Net-_R3-Pad1_ Net-_R8-Pad1_ Net-_R2-Pad1_ Net-_R1-Pad1_ Net-_Q1-Pad3_ Net-_R6-Pad1_ Net-_R7-Pad1_ 0.56'' BLUE CA\nR1 Net-_R1-Pad1_ /SEG1_A 33\nR2 Net-_R2-Pad1_ /SEG1_B 33\nR3 Net-_R3-Pad1_ /SEG1_C 33\nR4 Net-_R4-Pad1_ /SEG1_D 33\nR5 Net-_R5-Pad1_ /SEG1_E 33\nR6 Net-_R6-Pad1_ /SEG1_F 33\nR7 Net-_R7-Pad1_ /SEG1_G 33\nR8 Net-_R8-Pad1_ /SEG1_DP 33\nR9 Net-_R9-Pad1_ /SEG2_A 33\nR11 Net-_R11-Pad1_ /SEG2_B 33\nR12 Net-_R12-Pad1_ /SEG2_C 33\nR13 Net-_R13-Pad1_ /SEG2_D 33\nR14 Net-_R14-Pad1_ /SEG2_E 33\nR15 Net-_R15-Pad1_ /SEG2_F 33\nR16 Net-_R16-Pad1_ /SEG2_G 33\nR17 Net-_R17-Pad1_ /SEG2_DP 33\nQ1 Net-_Q1-Pad1_ +3V3 Net-_Q1-Pad3_ 8550\nQ2 Net-_Q2-Pad1_ +3V3 Net-_Q2-Pad3_ 8550\nR10 Net-_Q1-Pad1_ /SEG1 1K\nJ3 +12V +3V3 Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Net-_J3-Pad7_ Net-_J3-Pad8_ Conn_01x08\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ GND GND Conn_01x08\nD1 Net-_D1-Pad1_ +3V3 Remote\nR25 Net-_D1-Pad1_ /REMOTE 4.7K\nQ8 Net-_Q8-Pad1_ GND Net-_Q8-Pad3_ 8050\nQ7 Net-_Q7-Pad1_ GND Net-_Q7-Pad3_ 8050\nQ6 Net-_Q6-Pad1_ GND Net-_Q6-Pad3_ 8050\nQ5 Net-_Q5-Pad1_ GND Net-_Q5-Pad3_ 8050\nQ4 Net-_Q4-Pad1_ GND Net-_Q4-Pad3_ 8050\nQ3 Net-_Q3-Pad1_ GND Net-_Q3-Pad3_ 8050\nQ14 Net-_Q14-Pad1_ GND Net-_Q14-Pad3_ 8050\nQ13 Net-_Q13-Pad1_ GND Net-_Q13-Pad3_ 8050\nQ12 Net-_Q12-Pad1_ GND Net-_Q12-Pad3_ 8050\nQ11 Net-_Q11-Pad1_ GND Net-_Q11-Pad3_ 8050\nQ10 Net-_Q10-Pad1_ GND Net-_Q10-Pad3_ 8050\nQ9 Net-_Q9-Pad1_ GND Net-_Q9-Pad3_ 8050\nQ15 Net-_Q15-Pad1_ +12V Net-_J3-Pad3_ 8550\nR26 Net-_Q3-Pad3_ Net-_Q15-Pad1_ 4.7K\nQ16 Net-_Q16-Pad1_ +12V Net-_J3-Pad4_ 8550\nQ17 Net-_Q17-Pad1_ +12V Net-_J3-Pad5_ 8550\nQ18 Net-_Q18-Pad1_ +12V Net-_J3-Pad6_ 8550\nQ19 Net-_Q19-Pad1_ +12V Net-_J3-Pad7_ 8550\nQ20 Net-_Q20-Pad1_ +12V Net-_J3-Pad8_ 8550\nQ21 Net-_Q21-Pad1_ +12V Net-_J4-Pad1_ 8550\nQ22 Net-_Q22-Pad1_ +12V Net-_J4-Pad2_ 8550\nQ23 Net-_Q23-Pad1_ +12V Net-_J4-Pad3_ 8550\nQ24 Net-_Q24-Pad1_ +12V Net-_J4-Pad4_ 8550\nQ25 Net-_Q25-Pad1_ +12V Net-_J4-Pad5_ 8550\nQ26 Net-_Q26-Pad1_ +12V Net-_J4-Pad6_ 8550\nR27 Net-_Q4-Pad3_ Net-_Q16-Pad1_ 4.7K\nR28 Net-_Q5-Pad3_ Net-_Q17-Pad1_ 4.7K\nR29 Net-_Q6-Pad3_ Net-_Q18-Pad1_ 4.7K\nR30 Net-_Q7-Pad3_ Net-_Q19-Pad1_ 4.7K\nR31 Net-_Q8-Pad3_ Net-_Q20-Pad1_ 4.7K\nR32 Net-_Q9-Pad3_ Net-_Q21-Pad1_ 4.7K\nR33 Net-_Q10-Pad3_ Net-_Q22-Pad1_ 4.7K\nR34 Net-_Q11-Pad3_ Net-_Q23-Pad1_ 4.7K\nR35 Net-_Q12-Pad3_ Net-_Q24-Pad1_ 4.7K\nR36 Net-_Q13-Pad3_ Net-_Q25-Pad1_ 4.7K\nR37 Net-_Q14-Pad3_ Net-_Q26-Pad1_ 4.7K\nSEG2 Net-_R14-Pad1_ Net-_R13-Pad1_ Net-_Q2-Pad3_ Net-_R12-Pad1_ Net-_R17-Pad1_ Net-_R11-Pad1_ Net-_R9-Pad1_ Net-_Q2-Pad3_ Net-_R15-Pad1_ Net-_R16-Pad1_ 0.56'' BLUE CA\nSW1 GND GND NC_04 /SW1_1 /SW1_2 /SW1_3 /SW1_4 /SW1_5 /SW1_6 GND SRBV170501\nU1 NC_05 /SW1_3 /SW1_2 /SW1_1 /SW1_4 /SW1_5 /SW1_6 NC_06 +3V3 GND GND NC_07 +3V3 NC_08 /SW2_1 /SW2_2 /SW2_3 /SW2_4 /SW2_5 /SW2_6 NC_09 /TMS /TDI /TCK /TDO NC_10 /CPLDRST NC_11 NC_12 NC_13 +3V3 GND /LOAD /REMOTE /SEL2_6 /SEL1_6 /SEL2_5 /SEL1_5 /SEL2_4 /SEL1_4 /SEL2_3 /SEL1_3 /SEL2_2 /SEL1_2 +3V3 GND /SEL2_1 /SEL1_1 NC_14 /SEG1 /SEG1_D /SEG1_E /SEG1_C /SEG1_DP /SEG1_B /SEG1_A /SEG1_F /SEG1_G +3V3 GND NC_15 NC_16 +3V3 NC_17 GND /SEG2_E /SEG2_G /SEG2_D /SEG2_F /SEG2_C /SEG2_A /SEG2_DP /SEG2_B Net-_R18-Pad2_ NC_18 NC_19 NC_20 NC_21 GND +3V3 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 GND +3V3 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 EPM240T100\nC43 /CPLDRST GND 104\nR19 +3V3 /CPLDRST 1K\nJ9 /CPLDRST RST\nU2 /SEL1_1 Net-_R21-Pad1_ /SEL2_1 Net-_R22-Pad1_ /SEL1_2 Net-_R23-Pad1_ GND Net-_R24-Pad1_ /SEL2_2 Net-_R38-Pad1_ /SEL1_3 Net-_R39-Pad1_ /SEL2_3 +3V3 74HC04\nU9 /SEL1_4 Net-_R40-Pad1_ /SEL2_4 Net-_R41-Pad1_ /SEL1_5 Net-_R42-Pad1_ GND Net-_R43-Pad1_ /SEL2_5 Net-_R60-Pad1_ /SEL1_6 Net-_R61-Pad1_ /SEL2_6 +3V3 74HC04\nR21 Net-_R21-Pad1_ Net-_Q3-Pad1_ 47K\nR22 Net-_R22-Pad1_ Net-_Q4-Pad1_ 47K\nR23 Net-_R23-Pad1_ Net-_Q5-Pad1_ 47K\nR24 Net-_R24-Pad1_ Net-_Q6-Pad1_ 47K\nR38 Net-_R38-Pad1_ Net-_Q7-Pad1_ 47K\nR39 Net-_R39-Pad1_ Net-_Q8-Pad1_ 47K\nR40 Net-_R40-Pad1_ Net-_Q9-Pad1_ 47K\nR41 Net-_R41-Pad1_ Net-_Q10-Pad1_ 47K\nR42 Net-_R42-Pad1_ Net-_Q11-Pad1_ 47K\nR43 Net-_R43-Pad1_ Net-_Q12-Pad1_ 47K\nR60 Net-_R60-Pad1_ Net-_Q13-Pad1_ 47K\nR61 Net-_R61-Pad1_ Net-_Q14-Pad1_ 47K\nR18 Net-_Q2-Pad1_ Net-_R18-Pad2_ 1K\n.end\n"
    },
    {
        "filename": "1770.cir",
        "prompt": "Create a circuit with two identical connectors, J1 and J2, each having 29 pins. The pins are labeled CARD_1 through CARD_15, CARD_A through CARD_F, CARD_H, CARD_J, CARD_K, CARD_L, CARD_M, CARD_N, CARD_P, CARD_R, CARD_S, and EDGE_15. Both connectors have the same pin arrangement and are simply defined as connection points with no active components. The circuit should represent a pass-through connection between the two connectors, effectively mirroring all pins from J1 to J2.",
        "content": ".title KiCad schematic\nJ1 CARD_1 CARD_2 CARD_3 CARD_4 CARD_5 CARD_6 CARD_7 CARD_8 CARD_9 CARD_10 CARD_11 CARD_12 CARD_13 CARD_14 CARD_15 CARD_A CARD_B CARD_C CARD_D CARD_E CARD_F CARD_H CARD_J CARD_K CARD_L CARD_M CARD_N CARD_P CARD_R CARD_S EDGE_15\nJ2 CARD_1 CARD_2 CARD_3 CARD_4 CARD_5 CARD_6 CARD_7 CARD_8 CARD_9 CARD_10 CARD_11 CARD_12 CARD_13 CARD_14 CARD_15 CARD_A CARD_B CARD_C CARD_D CARD_E CARD_F CARD_H CARD_J CARD_K CARD_L CARD_M CARD_N CARD_P CARD_R CARD_S EDGE_15\n.end\n"
    },
    {
        "filename": "485.cir",
        "prompt": "Create a simple circuit with two ground connections represented as mounting hole pads. The circuit should have a title \"KiCad schematic\" and utilize the GND net for both pads. There are no active or passive components.",
        "content": ".title KiCad schematic\nH1 GND MountingHole_Pad\nH2 GND MountingHole_Pad\n.end\n"
    },
    {
        "filename": "881.cir",
        "prompt": "Design a circuit that generates a radio frequency (RF) signal, likely in the VHF/UHF range. The circuit includes two voltage regulators (9V and 5V) for power supply filtering and stabilization. It features multiple stages of amplification and oscillation, utilizing transistors (BC547 and potentially others like 2N4427/BLX65/2N3866/2N3553) and potentially a variable capacitor (6-40pF) for tuning.  There are several LC resonant circuits with inductors (L1, L2, L3, L4, L5, L6) and capacitors (ranging from 6pF to 100nF) for frequency selection and filtering. Diodes (BB139 and 1N4148) are used for signal rectification or clipping. Resistors provide biasing and impedance matching. The output is connected to an RF output connector and a screw terminal, and there's an input jack for a signal source. The circuit appears to be a simple RF oscillator or transmitter.",
        "content": ".title KiCad schematic\nJ1 Net-_C10-Pad2_ Net-_C10-Pad2_ GND JACK_2P\nC10 Net-_C10-Pad1_ Net-_C10-Pad2_ 220nF\nR11 Net-_L1-Pad2_ Net-_C10-Pad1_ 22k\nR12 Net-_L1-Pad2_ Net-_R12-Pad2_ 56k\nRV1 GND Net-_R12-Pad2_ Net-_C11-Pad1_ 10K\nU2 GND Net-_C11-Pad1_ +12V LM7805\nC11 Net-_C11-Pad1_ GND 10uF\nC12 +12V GND 100uF\nL1 Net-_D1-Pad1_ Net-_L1-Pad2_ L_Core_Ferrite\nD2 Net-_D1-Pad1_ Net-_C14-Pad2_ bb139\nD1 Net-_D1-Pad1_ Net-_C6-Pad2_ bb139\nL2 Net-_C6-Pad2_ Net-_C14-Pad2_ L\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 10pF\nR6 Net-_C6-Pad1_ Net-_C14-Pad2_ 6k8\nR3 Net-_C4-Pad1_ Net-_C6-Pad1_ 18k\nC4 Net-_C4-Pad1_ GND 100nF\nC8 Net-_C8-Pad1_ Net-_C6-Pad1_ 33pF\nQ1 Net-_C5-Pad2_ Net-_C6-Pad1_ Net-_C8-Pad1_ BC547\nR10 Net-_C8-Pad1_ Net-_C14-Pad2_ 1k\nR1 Net-_C4-Pad1_ Net-_C5-Pad2_ 330\nU1 Net-_C1-Pad2_ GND Net-_C4-Pad1_ LM7809ACT\nR2 Net-_C1-Pad2_ Net-_C5-Pad1_ 22k\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 15pF\nR5 Net-_C5-Pad1_ Net-_C14-Pad2_ 10k\nC9 Net-_C8-Pad1_ Net-_C14-Pad2_ 22pF\nQ2 Net-_C1-Pad2_ Net-_C5-Pad1_ Net-_C7-Pad2_ BC547\nQ3 Net-_C13-Pad1_ Net-_C7-Pad1_ Net-_C14-Pad1_ BC547\nQ4 Net-_C16-Pad1_ Net-_C18-Pad1_ Net-_C14-Pad2_ 2n4427, BLX65, 2n3866, 2n3553\nR9 Net-_C14-Pad1_ Net-_C14-Pad2_ 100\nR8 Net-_C7-Pad1_ Net-_C14-Pad2_ 10k\nR7 Net-_C7-Pad2_ Net-_C14-Pad2_ 560\nR4 Net-_C1-Pad2_ Net-_C7-Pad1_ 22k\nC1 GND Net-_C1-Pad2_ 1nF\nC2 GND Net-_C1-Pad2_ 10nF\nC3 GND Net-_C1-Pad2_ 100nF\nC7 Net-_C7-Pad1_ Net-_C7-Pad2_ 47pF\nC13 Net-_C13-Pad1_ GND 6-40pF\nL3 Net-_C1-Pad2_ Net-_C13-Pad1_ L\nC16 Net-_C16-Pad1_ Net-_C16-Pad2_ 47pF\nD3 GND Net-_C15-Pad1_ 1n4148\nC15 Net-_C15-Pad1_ GND 1nF\nR13 Net-_C1-Pad2_ Net-_C15-Pad1_ 2k2\nL4 Net-_C15-Pad1_ Net-_C16-Pad1_ L_Core_Ferrite\nL5 Net-_C17-Pad2_ Net-_C18-Pad1_ L\nR14 Net-_C1-Pad2_ Net-_C17-Pad2_ 22R\nC17 GND Net-_C17-Pad2_ 1nF\nC18 Net-_C18-Pad1_ Net-_C18-Pad2_ 6-40pF\nL6 /RF_OUT Net-_C18-Pad2_ L\nC19 /RF_OUT Net-_C14-Pad2_ 6-40pF\nC14 Net-_C14-Pad1_ Net-_C14-Pad2_ 1nF\nJ3 Net-_C1-Pad2_ GND Screw_Terminal_1x02\nJ2 Net-_C16-Pad2_ asd\n.end\n"
    },
    {
        "filename": "128.cir",
        "prompt": "Design a voltage-controlled filter (VCF) circuit, specifically a Moog ladder filter implementation, utilizing bipolar junction transistors (BJTs) for the core filtering stages. The circuit should include input and output buffering, control voltage inputs for cutoff frequency and resonance (emphasis), and a diode-based waveshaping section for altering the filter's timbre. Include an ADSR envelope generator for dynamic filter control, with separate inputs for attack, decay, sustain, and release times. The filter should operate from +/-12V power rails and include appropriate decoupling capacitors. The circuit should have input and output jacks, CV inputs, and a power connector. Include LED indicators for power status. The design should incorporate potentiometers for adjusting cutoff frequency, resonance, CV scaling, and envelope parameters. The filter should have a VCA stage controlled by the ADSR envelope.",
        "content": ".title KiCad schematic\nR215 Net-_Q3-Pad6_ +12V 22R\nR220 Net-_C211-Pad1_ Net-_R217-Pad1_ 56k\nR230 -12V Net-_Q3-Pad1_ 270k\nQ212 /KicadJE_Yousynth_MoogVCF_revB/PNP_B /KicadJE_Yousynth_MoogVCF_revB/PNP_E Net-_Q212-Pad3_ SS9015\nR222 Net-_R217-Pad2_ OutVCF 1k\nR227 GND Net-_C2-Pad2_ 47k\nC211 Net-_C211-Pad1_ Net-_C211-Pad2_ 10u\nR216 /KicadJE_Yousynth_MoogVCF_revB/Coupling Net-_C211-Pad2_ 1k\nTP201 Net-_C211-Pad2_ PreOut\nR214 /KicadJE_Yousynth_MoogVCF_revB/Coupling +12V 180R\nQ206 Net-_Q206-Pad1_ Net-_C210-Pad2_ Net-_C209-Pad2_ SS9014\nR231 -12V NC_01 1k2\nR232 -12V Net-_Q3-Pad5_ 270k\nU201 Net-_R217-Pad2_ Net-_R217-Pad1_ GND -12V GND Net-_R218-Pad2_ Net-_R219-Pad2_ +12V TL072\nQ3 Net-_Q3-Pad1_ Net-_C3-Pad2_ Net-_C211-Pad2_ Net-_Q3-Pad4_ Net-_Q3-Pad5_ Net-_Q3-Pad6_ UMX1N\nQ4 Net-_Q3-Pad4_ Net-_Q3-Pad1_ Net-_C211-Pad2_ Net-_Q3-Pad5_ Net-_C2-Pad2_ Net-_Q3-Pad6_ UMX1N\nR226 GND Net-_C3-Pad2_ 47k\nR217 Net-_R217-Pad1_ Net-_R217-Pad2_ 120k\nQ1 Net-_C2-Pad1_ Net-_Q1-Pad2_ +12V Net-_C207-Pad1_ Net-_Q1-Pad2_ +12V UMX1N\nQ2 Net-_Q2-Pad1_ Net-_C212-Pad1_ Net-_C210-Pad1_ Net-_Q2-Pad1_ Net-_Q2-Pad5_ Net-_C210-Pad2_ UMX1N\nQ207 Net-_Q206-Pad1_ Net-_C210-Pad1_ Net-_C209-Pad1_ SS9014\nC209 Net-_C209-Pad1_ Net-_C209-Pad2_ 47n\nQ204 Net-_Q204-Pad1_ Net-_C209-Pad2_ Net-_C208-Pad2_ SS9014\nQ205 Net-_Q204-Pad1_ Net-_C209-Pad1_ Net-_C208-Pad1_ SS9014\nC208 Net-_C208-Pad1_ Net-_C208-Pad2_ 47n\nQ202 Net-_Q202-Pad1_ Net-_C208-Pad2_ Net-_C2-Pad1_ SS9014\nQ203 Net-_Q202-Pad1_ Net-_C208-Pad1_ Net-_C207-Pad1_ SS9014\nC207 Net-_C207-Pad1_ Net-_C2-Pad1_ 47n\nC210 Net-_C210-Pad1_ Net-_C210-Pad2_ 47n\nR201 Net-_Q1-Pad2_ +12V 330R\nR206 Net-_Q202-Pad1_ Net-_Q1-Pad2_ 150R\nR210 Net-_Q204-Pad1_ Net-_Q202-Pad1_ 150R\nR213 Net-_Q206-Pad1_ Net-_Q204-Pad1_ 150R\nQ211 /KicadJE_Yousynth_MoogVCF_revB/PNP_E GND Net-_Q211-Pad3_ SS9014\nR228 Net-_Q211-Pad3_ Net-_Q2-Pad1_ 1k\nR225 Net-_C1-Pad1_ Net-_C212-Pad1_ 470R\nR224 Net-_C1-Pad1_ Net-_Q206-Pad1_ 150R\nR229 Net-_C1-Pad1_ Net-_R229-Pad2_ 330R\nR233 GND Net-_C1-Pad1_ 220R\nRV5 Net-_R211-Pad1_ Net-_Q2-Pad5_ Net-_R229-Pad2_ 1k\nRV7 Net-_R211-Pad1_ Net-_R211-Pad2_ /KicadJE_Yousynth_MoogVCF_revB/Coupling 50k_emphasis\nR211 Net-_R211-Pad1_ Net-_R211-Pad2_ 0R\nR212 /KicadJE_Yousynth_MoogVCF_revB/Coupling Net-_R211-Pad2_ Open\nTP202 Net-_C212-Pad1_ Input\nR239 GND Net-_Q212-Pad3_ 470R\nC214 GND Net-_C1-Pad1_ 22u\nC1 Net-_C1-Pad1_ GND Opt_220u\nC215 GND /KicadJE_Yousynth_MoogVCF_revB/PNP_B 100p\nRV4 Net-_R237-Pad1_ GND GND 500R\nR237 Net-_R237-Pad1_ /KicadJE_Yousynth_MoogVCF_revB/PNP_B 1k8\nR219 Net-_R218-Pad2_ Net-_R219-Pad2_ 56k\nR223 Net-_R219-Pad2_ Net-_C212-Pad2_ 10k\nR218 InAudio1 Net-_R218-Pad2_ 120k\nC212 Net-_C212-Pad1_ Net-_C212-Pad2_ 10u\nR221 InAudio2 Net-_R218-Pad2_ 120k\nRV2 CV1 Net-_R238-Pad1_ GND 50k_CV1\nR234 Net-_R234-Pad1_ /KicadJE_Yousynth_MoogVCF_revB/PNP_B 100k\nR238 Net-_R238-Pad1_ /KicadJE_Yousynth_MoogVCF_revB/PNP_B 100k\nRV3 Net-_R235-Pad1_ Net-_R236-Pad2_ GND 10k_Freq\nR236 /KicadJE_Yousynth_MoogVCF_revB/PNP_B Net-_R236-Pad2_ 150k\nR235 Net-_R235-Pad1_ +12V 680R\nRV1 CV2 Net-_R234-Pad1_ GND 50k_CV2\nD204 GND Net-_D203-Pad2_ Zener\nD203 CV2 Net-_D203-Pad2_ Zener\nJ201 GND Net-_J201-PadT_ GND CV2\nR204 CV2 GND OPEN\nR202 Net-_J201-PadT_ CV2 1K\nD208 GND Net-_D207-Pad2_ Zener\nD207 CV1 Net-_D207-Pad2_ Zener\nD205 InAudio2 Net-_D205-Pad2_ Zener\nD206 GND Net-_D205-Pad2_ Zener\nC204 -12V GND 10u\nC201 GND +12V 10u\nR208 Net-_J204-PadT_ OutVCF 0R\nJ202 GND Net-_J202-PadT_ GND Input2\nJ204 GND Net-_J204-PadT_ Out VCF\nJ203 GND Net-_J203-PadT_ GND CV1\nR209 CV1 GND OPEN\nR207 Net-_J203-PadT_ CV1 1K\nR205 InAudio2 GND OPEN\nR203 Net-_J202-PadT_ InAudio2 1K\nP201 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nH203 2,2mm\nH204 2,2mm\nH202 2,5mm\nH201 2,5mm\nD202 GND -12V 1N1007\nD201 +12V GND 1N1007\nC203 GND +12V 100n\nC206 -12V GND 100n\nC205 -12V GND 100n\nC202 GND +12V 100n\nJ205 GND Net-_J205-PadT_ GND Input1\nR241 InAudio1 GND OPEN\nR240 Net-_J205-PadT_ InAudio1 1K\nD209 InAudio1 Net-_D209-Pad2_ Zener\nD210 GND Net-_D209-Pad2_ Zener\nR242 -12V Net-_D1-Pad1_ 12K\nD1 Net-_D1-Pad1_ GND LED\nRV6 +12V Net-_R243-Pad2_ GND 10k\nR243 /KicadJE_Yousynth_MoogVCF_revB/PNP_E Net-_R243-Pad2_ 100k\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 220n\nC3 Net-_C207-Pad1_ Net-_C3-Pad2_ 220n\nC302 GND +12V 100n\nC301 GND +12V 1u\nC304 GND -12V 100n\nC303 GND -12V 1u\nD301 +12V GND 1N1007\nD302 GND -12V 1N1007\nJ302 GND ADSR_out ADSR\nJ301 Net-_J301-PadS_ Net-_J301-PadT_ Net-_J301-PadS_ ADSRGate\nU302 GND 555_Trig 555_Out 555_RST Net-_C305-Pad1_ 555_Threshold 555_Dis +12V TLC555\nC305 Net-_C305-Pad1_ GND 10n\nR322 Net-_J301-PadT_ ADSRGate 47k\nD306 +12V ADSRGate 1N1007\nD307 ADSRGate GND 1N1007\nRV303 Net-_R305-Pad2_ Net-_RV303-Pad2_ Net-_Q301-Pad3_ 10k Sust\nR311 +12V Net-_Q302-Pad1_ 22k\nR310 +12V 555_RST 22k\nR320 Net-_Q302-Pad2_ GND 10R\nR314 Net-_Q303-Pad1_ ADSRGate 1M\nR313 Net-_Q303-Pad1_ Net-_R313-Pad2_ 47k\nR317 GND ADSRGate 1M2\nR309 +12V Net-_R309-Pad2_ 10k\nSW302 Net-_R313-Pad2_ Net-_R309-Pad2_ Gate\nC308 Net-_C308-Pad1_ 555_RST 10n\nR321 Net-_C308-Pad1_ GND 22k\nR312 +12V 555_Trig 22k\nQ301 555_RST 555_Dis Net-_Q301-Pad3_ SI2302\nR305 +12V Net-_R305-Pad2_ 4k7\nU301 Net-_D304-Pad1_ Net-_D304-Pad1_ Net-_RV303-Pad2_ -12V Net-_C307-Pad2_ 555_Threshold 555_Threshold +12V TL072\nD304 Net-_D304-Pad1_ Net-_D304-Pad2_ 1N4148\nRV302 Net-_D304-Pad2_ Net-_R306-Pad2_ Net-_R307-Pad1_ 1M Decay\nR306 Net-_D304-Pad2_ Net-_R306-Pad2_ 0R\nR307 Net-_R307-Pad1_ Net-_R306-Pad2_ Open / 300K if lin pot\nRV304 Net-_D305-Pad2_ Net-_R315-Pad2_ Net-_R316-Pad1_ 1M Release\nR315 Net-_D305-Pad2_ Net-_R315-Pad2_ 0R\nR316 Net-_R316-Pad1_ Net-_R315-Pad2_ Open / 300K if lin pot\nRV301 Net-_R301-Pad1_ Net-_R301-Pad2_ 555_Out 1M Attack\nR301 Net-_R301-Pad1_ Net-_R301-Pad2_ 0R\nR302 555_Out Net-_R301-Pad2_ Open / 300K if lin pot\nR308 Net-_C307-Pad2_ Net-_R307-Pad1_ 100R\nSW301 Net-_R304-Pad2_ Net-_D303-Pad2_ NC_02 Net-_C307-Pad2_ Net-_C307-Pad2_ Net-_C306-Pad2_ SW_DPDT_x2\nC306 GND Net-_C306-Pad2_ 10u_N/A\nC307 GND Net-_C307-Pad2_ 1u\nR304 Net-_R301-Pad1_ Net-_R304-Pad2_ 120R_N/A\nR303 Net-_R301-Pad1_ Net-_D303-Pad2_ 680R\nD303 Net-_C307-Pad2_ Net-_D303-Pad2_ 1N4148\nR319 Net-_C307-Pad2_ Net-_R316-Pad1_ 100R\nD305 555_RST Net-_D305-Pad2_ 1N4148\nR318 ADSR_out 555_Threshold 1k\nQ303 Net-_Q303-Pad1_ Net-_Q302-Pad2_ Net-_Q302-Pad1_ MMBT3904\nQ302 Net-_Q302-Pad1_ Net-_Q302-Pad2_ 555_RST MMBT3904\nQ304 Net-_C308-Pad1_ GND 555_Trig MMBT3904\nP301 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nC402 GND +12V 100n\nC401 GND +12V 1u\nC404 GND -12V 100n\nC403 GND -12V 1u\nD401 +12V GND 1N1007\nD404 GND -12V 1N1007\nR421 Net-_Q402-Pad1_ Net-_R418-Pad1_ 22k\nU401 Net-_R418-Pad1_ Net-_R417-Pad1_ GND -12V Net-_R413-Pad1_ Net-_R409-Pad2_ Output_VCA +12V TL072\nP401 -12V -12V GND GND GND GND GND GND +12V +12V Doepfer_Power_10pin\nJ402 GND Net-_J402-PadT_ Output\nJ401 GND Net-_J401-PadT_ GND CV\nR401 Net-_J401-PadT_ CV_Fold 10k\nD402 +12V CV_Fold 1N1007\nD403 CV_Fold GND 1N1007\nJ404 GND Net-_J404-PadT_ GND Input\nR405 Net-_J404-PadT_ Input_Fold 10k\nD406 +12V Input_Fold 1N1007\nD407 Input_Fold -12V 1N1007\nR402 Output_Fold Net-_J402-PadT_ 470R\nU402 Net-_D416-Pad1_ Net-_C407-Pad1_ GND +12V GND Net-_C406-Pad2_ Net-_R406-Pad2_ Net-_D426-Pad1_ Net-_D422-Pad2_ GND -12V GND Net-_R430-Pad1_ Net-_C408-Pad1_ TL074\nH401 2,2mm\nH402 2,2mm\nR403 -12V Net-_D405-Pad1_ 12K\nD405 Net-_D405-Pad1_ GND LED\nQ401 Net-_Q401-Pad1_ Net-_C405-Pad1_ Net-_Q401-Pad3_ Net-_Q401-Pad1_ GND Net-_Q401-Pad6_ UMX1N\nQ402 Net-_Q402-Pad1_ Net-_Q402-Pad2_ GND SS9014\nR420 Net-_Q402-Pad2_ Net-_Q401-Pad1_ 33k\nR414 GND Net-_C405-Pad1_ 680R\nR425 -12V Net-_Q402-Pad2_ 15k\nR435 Net-_D426-Pad1_ Net-_R432-Pad1_ Open\nRV404 -12V Net-_R423-Pad1_ +12V 50k\nTP401 Net-_C405-Pad1_ Input\nC408 Net-_C408-Pad1_ Output_Fold 22u Opt\nC405 Net-_C405-Pad1_ Net-_C405-Pad2_ 1u/0R\nR423 Net-_R423-Pad1_ Net-_Q402-Pad1_ 22k\nR418 Net-_R418-Pad1_ Net-_R417-Pad1_ 100k\nRV403 +12V Net-_R422-Pad1_ GND 100k Range\nR422 Net-_R422-Pad1_ Net-_R417-Pad1_ 100k\nR417 Net-_R417-Pad1_ Net-_R417-Pad2_ 68k\nRV402 CV_Fold Net-_R417-Pad2_ GND 100k CV\nR412 Net-_C405-Pad2_ Input_Fold 100k\nRV401 Net-_R408-Pad2_ +12V Net-_R407-Pad2_ 1k\nR408 Net-_Q401-Pad3_ Net-_R408-Pad2_ 15k 1%\nR407 Net-_Q401-Pad6_ Net-_R407-Pad2_ 15k 1%\nR410 Net-_R409-Pad2_ Net-_Q401-Pad6_ 10k 1%\nR413 Net-_R413-Pad1_ Net-_Q401-Pad3_ 10k 1%\nR409 Output_VCA Net-_R409-Pad2_ 100k 1%\nR415 GND Net-_R413-Pad1_ 100k 1%\nJ403 GND Net-_J403-PadT_ VCA Out\nR404 Output_VCA Net-_J403-PadT_ 470R\nR440 Net-_D422-Pad2_ Output_VCA 100k\nR439 Net-_D426-Pad1_ Net-_D422-Pad2_ 100k\nR437 Net-_D426-Pad1_ Net-_D422-Pad1_ 33k\nR436 GND Net-_D422-Pad1_ 2k7\nD423 Net-_D422-Pad2_ Net-_D422-Pad1_ LL4148\nD422 Net-_D422-Pad1_ Net-_D422-Pad2_ LL4148\nRV405 Net-_R428-Pad1_ Net-_R432-Pad1_ Net-_D426-Pad1_ 100k Shape\nR432 Net-_R432-Pad1_ Net-_R428-Pad1_ 0R\nD427 Net-_D424-Pad2_ Net-_D426-Pad1_ LL4148\nD426 Net-_D426-Pad1_ Net-_D424-Pad2_ LL4148\nR438 Net-_D424-Pad2_ Net-_C407-Pad1_ 15k\nD424 Net-_D420-Pad1_ Net-_D424-Pad2_ LL4148\nD425 Net-_D424-Pad2_ Net-_D420-Pad1_ LL4148\nR434 Net-_D420-Pad1_ Net-_C406-Pad2_ 15k\nD421 Net-_D418-Pad2_ Net-_D420-Pad1_ LL4148\nD420 Net-_D420-Pad1_ Net-_D418-Pad2_ LL4148\nR431 Net-_D418-Pad2_ Net-_C407-Pad1_ 15k\nD418 Net-_D414-Pad1_ Net-_D418-Pad2_ LL4148\nD419 Net-_D418-Pad2_ Net-_D414-Pad1_ LL4148\nR429 Net-_D414-Pad1_ Net-_C406-Pad2_ 15k\nD415 Net-_D412-Pad2_ Net-_D414-Pad1_ LL4148\nD414 Net-_D414-Pad1_ Net-_D412-Pad2_ LL4148\nR427 Net-_D412-Pad2_ Net-_C407-Pad1_ 15k\nD412 Net-_C407-Pad2_ Net-_D412-Pad2_ LL4148\nD413 Net-_D412-Pad2_ Net-_C407-Pad2_ LL4148\nR424 Net-_C407-Pad2_ Net-_C406-Pad2_ 15k\nD411 Net-_C406-Pad1_ Net-_C407-Pad2_ LL4148\nD410 Net-_C407-Pad2_ Net-_C406-Pad1_ LL4148\nR419 Net-_C406-Pad1_ Net-_C407-Pad1_ 15k\nD408 Net-_D408-Pad1_ Net-_C406-Pad1_ LL4148\nD409 Net-_C406-Pad1_ Net-_D408-Pad1_ LL4148\nR416 Net-_D408-Pad1_ Net-_C406-Pad2_ 15k\nC406 Net-_C406-Pad1_ Net-_C406-Pad2_ 10n opt\nC407 Net-_C407-Pad1_ Net-_C407-Pad2_ 10n opt\nR411 Net-_R406-Pad2_ Net-_C407-Pad1_ 5k6\nR406 Net-_C406-Pad2_ Net-_R406-Pad2_ 5k6\nR428 Net-_R428-Pad1_ Net-_C406-Pad2_ 27k\nD417 Net-_C407-Pad1_ Net-_D416-Pad1_ LL4148\nD416 Net-_D416-Pad1_ Net-_C407-Pad1_ LL4148\nR426 Net-_C407-Pad1_ Net-_D416-Pad1_ 56k\nR433 Net-_D416-Pad1_ Net-_R430-Pad1_ 5k6\nR430 Net-_R430-Pad1_ Net-_C408-Pad1_ 56k\n.end\n"
    },
    {
        "filename": "1660.cir",
        "prompt": "Design a circuit with four 7-segment displays driven by two 74HC595 shift registers (U1 and U2) and six 74141 BCD-to-7-segment decoders (U3, U4, U5, U6, U7, U8, U9). The shift registers receive serial data (SRCLK, SRLATCH) and control the displays. Each 74141 decoder controls one 7-segment display (N1-N6) through its outputs connected to the segment anodes. Include decoupling capacitors (C9, C10, C11) for the +5V supply. Each display has a current limiting resistor (R10-R15) connected to its anode, with varying resistance values (22k, 12k, 15k) and a +170V supply. The 74HC595 chips have a NC pin connected to a net. The 74HC595 chips are chained together, with the output of U1 connected to the input of U2.\n\n\n\n",
        "content": ".title KiCad schematic\nU4 /N2_8 /N2_9 /N2_A /N2_D +5V /N2_B /N2_C /N2_2 /N2_3 /N2_7 /N2_6 GND /N2_4 /N2_5 /N2_1 /N2_0 74141\nU3 /N1_8 /N1_9 /N1_A /N1_D +5V /N1_B /N1_C /N1_2 /N1_3 /N1_7 /N1_6 GND /N1_4 /N1_5 /N1_1 /N1_0 74141\nU1 /N1_B /N1_C /N1_D /N2_A /N2_B /N2_C /N2_D GND Net-_U1-Pad9_ +5V SRCLK SRLATCH GND NC_01 /N1_A +5V 74HC595\nN1 /N1_0 /N1_1 /N1_2 /N1_3 /N1_4 /N1_5 /N1_6 /N1_7 /N1_8 /N1_9 /AnodeN1 IN-2\nC9 +5V GND 0.1uF\nR10 +170V /AnodeN1 22k\nN2 /N2_0 /N2_1 /N2_2 /N2_3 /N2_4 /N2_5 /N2_6 /N2_7 /N2_8 /N2_9 /AnodeN2 IN-2\nR11 +170V /AnodeN2 22k\nU6 /N4_8 /N4_9 /N4_A /N4_D +5V /N4_B /N4_C /N4_2 /N4_3 /N4_7 /N4_6 GND /N4_4 /N4_5 /N4_1 /N4_0 74141\nU5 /N3_8 /N3_9 /N3_A /N3_D +5V /N3_B /N3_C /N3_2 /N3_3 /N3_7 /N3_6 GND /N3_4 /N3_5 /N3_1 /N3_0 74141\nU2 /N3_B /N3_C /N3_D /N4_A /N4_B /N4_C /N4_D GND Net-_U2-Pad9_ +5V SRCLK SRLATCH GND Net-_U1-Pad9_ /N3_A +5V 74HC595\nN3 /N3_0 /N3_1 /N3_2 /N3_3 /N3_4 /N3_5 /N3_6 /N3_7 /N3_8 /N3_9 /AnodeN3 IN-12A\nC11 +5V GND 0.1uF\nR12 +170V /AnodeN3 12k\nN4 /N4_0 /N4_1 /N4_2 /N4_3 /N4_4 /N4_5 /N4_6 /N4_7 /N4_8 /N4_9 /AnodeN4 IN-12A\nR13 +170V /AnodeN4 12k\nU9 /N6_8 /N6_9 /N6_A /N6_D +5V /N6_B /N6_C /N6_2 /N6_3 /N6_7 /N6_6 GND /N6_4 /N6_5 /N6_1 /N6_0 74141\nU8 /N5_8 /N5_9 /N5_A /N5_D +5V /N5_B /N5_C /N5_2 /N5_3 /N5_7 /N5_6 GND /N5_4 /N5_5 /N5_1 /N5_0 74141\nU7 /N5_B /N5_C /N5_D /N6_A /N6_B /N6_C /N6_D GND NC_02 +5V SRCLK SRLATCH GND Net-_U2-Pad9_ /N5_A +5V 74HC595\nN5 /N5_0 /N5_1 /N5_2 /N5_3 /N5_4 /N5_5 /N5_6 /N5_7 /N5_8 /N5_9 /AnodeN5 IN-1\nC10 +5V GND 0.1uF\nR14 +170V /AnodeN5 15k\nN6 /N6_0 /N6_1 /N6_2 /N6_3 /N6_4 /N6_5 /N6_6 /N6_7 /N6_8 /N6_9 /AnodeN6 IN-1\nR15 +170V /AnodeN6 15k\n.end\n"
    },
    {
        "filename": "1682.cir",
        "prompt": "Design a circuit with two independent instrumentation amplifier stages. Each stage consists of an op-amp (OPA333xxD and ADA4807-2ARM), input connectors (InConnector and OutConnector), and associated resistors for gain setting and input/output impedance matching. Include bypass capacitors (C) at various points in the circuit, likely near the op-amps and connectors, for noise filtering and stability. The first stage utilizes op-amp U11 and resistors R111-R116, while the second stage uses op-amp U12 and resistors R117-R128. Each stage should have dedicated input and output connectors (J18/J19 and J20/J21 respectively). The circuit should be designed for differential signal amplification.",
        "content": ".title KiCad schematic\nC45 NC_01 Net-_C45-Pad2_ C\nC47 NC_02 Net-_C45-Pad2_ C\nC46 Net-_C46-Pad1_ NC_03 C\nC48 Net-_C46-Pad1_ NC_04 C\nJ18 Net-_C45-Pad2_ NC_05 Net-_J18-Pad3_ Net-_J18-Pad3_ NC_06 Net-_C46-Pad1_ InConnector\nJ19 NC_07 NC_08 Net-_J19-Pad3_ Net-_J19-Pad3_ NC_09 NC_10 OutConnector\nU11 NC_11 Net-_R115-Pad1_ Net-_R113-Pad2_ NC_12 NC_13 Net-_J19-Pad3_ NC_14 NC_15 OPA333xxD\nR115 Net-_R115-Pad1_ Net-_J19-Pad3_ R\nR114 NC_16 Net-_R113-Pad2_ R\nR112 Net-_R111-Pad2_ Net-_J19-Pad3_ R\nR113 Net-_R111-Pad2_ Net-_R113-Pad2_ R\nR111 Net-_J18-Pad3_ Net-_R111-Pad2_ R\nR116 NC_17 Net-_R115-Pad1_ R\nC49 NC_18 Net-_C49-Pad2_ C\nC51 NC_19 Net-_C49-Pad2_ C\nC50 Net-_C50-Pad1_ NC_20 C\nC52 Net-_C50-Pad1_ NC_21 C\nJ20 Net-_C49-Pad2_ NC_22 Net-_J20-Pad3_ Net-_J20-Pad3_ NC_23 Net-_C50-Pad1_ InConnector\nJ21 NC_24 NC_25 Net-_J21-Pad3_ Net-_J21-Pad3_ NC_26 NC_27 OutConnector\nR120 NC_28 Net-_R119-Pad2_ R\nR118 Net-_R117-Pad2_ Net-_R118-Pad2_ R\nR119 Net-_R117-Pad2_ Net-_R119-Pad2_ R\nR117 Net-_J20-Pad3_ Net-_R117-Pad2_ R\nU12 Net-_R118-Pad2_ Net-_R121-Pad1_ Net-_R119-Pad2_ NC_29 Net-_R125-Pad2_ Net-_R127-Pad1_ Net-_J21-Pad3_ NC_30 ADA4807-2ARM\nR126 NC_31 Net-_R125-Pad2_ R\nR124 Net-_R123-Pad2_ Net-_J21-Pad3_ R\nR125 Net-_R123-Pad2_ Net-_R125-Pad2_ R\nR123 Net-_R118-Pad2_ Net-_R123-Pad2_ R\nR121 Net-_R121-Pad1_ Net-_R118-Pad2_ R\nR122 NC_32 Net-_R121-Pad1_ R\nR127 Net-_R127-Pad1_ Net-_J21-Pad3_ R\nR128 NC_33 Net-_R127-Pad1_ R\n.end\n"
    },
    {
        "filename": "1777.cir",
        "prompt": "Design a circuit featuring a MCP2221A USB-to-Serial converter connected to a USB-A port and a 4-pin header for RX/TX communication. Include power supply filtering with 22uF and 0.1uF capacitors connected to the +3.3V rail, and a 10uF capacitor connected to a BD33FA1 chip. Implement pull-up resistor (10k) on the MCP2221A's RX line. Add LED indicators for data transmission (/D- and /D+) and general purpose output (/GP0) with current limiting resistors. Include a +5V supply line connected to the USB-A port.",
        "content": ".title KiCad schematic\nU2 +3.3V /GP0 NC_01 Net-_R1-Pad1_ /RX /TX NC_02 NC_03 NC_04 NC_05 +3.3V /D- /D+ GND MCP2221A\nC2 +3.3V GND 0.1u\nR1 Net-_R1-Pad1_ +3.3V 10k\nD1 +5V Net-_C1-Pad1_ DIODE\nC1 Net-_C1-Pad1_ GND 10u\nC3 +3.3V GND 22u\nP1 +5V /D- /D+ GND NC_06 USB_A\nP2 GND VCC /RX /TX CONN_01X04\nR2 Net-_D2-Pad1_ +5V R\nR3 Net-_D3-Pad1_ +3.3V R\nD2 Net-_D2-Pad1_ GND LED\nD3 Net-_D3-Pad1_ GND LED\nR4 Net-_D4-Pad1_ +3.3V R\nD4 Net-_D4-Pad1_ /GP0 LED\nU1 +3.3V GND Net-_C1-Pad1_ BD33FA1\n.end\n"
    },
    {
        "filename": "995.cir",
        "prompt": "Generate a buck converter circuit using an LM2675M-12 switching regulator. The input voltage is connected to /Vcc and ground. Include a 10k resistor (R1) from /Vcc to the feedback pin of the LM2675. A 10nF capacitor (C2) is used for input filtering. A 47uH inductor (L1) and a Schottky diode (D2) form the output filter along with a small ceramic capacitor (C3) to ground. The output voltage is /12V. The LM2675's NC pins are unconnected.",
        "content": ".title KiCad schematic\nU1 Net-_C2-Pad1_ NC_01 NC_02 /12V Net-_R1-Pad2_ /GND /Vcc Net-_C2-Pad2_ LM2675M-12\nR1 /Vcc Net-_R1-Pad2_ 10k\nD2 Net-_C2-Pad2_ /GND D_Schottky\nC3 /12V /GND CP1_Small\nL1 Net-_C2-Pad2_ /12V 47uH\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 10nF\n.end\n"
    },
    {
        "filename": "569.cir",
        "prompt": "Design a circuit with two NPN transistors (Q1, Q2) cross-coupled with capacitors (C1, C2) to form an astable multivibrator. Resistors (R1, R2, R3, R4) provide biasing and control the oscillation frequency. R1 and R4 are 4.7k\u03a9, while R2 and R3 are 82k\u03a9. C1 is 0.01\u00b5F and C2 is 0.022\u00b5F. A voltage source (V1) provides power to the circuit. All transistor models are generic NPN (NC_01, NC_02). The circuit should oscillate freely without any external triggering.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.01u\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 0.022u\nR1 Net-_R1-Pad1_ Net-_C1-Pad2_ 4.7k\nR2 Net-_R1-Pad1_ Net-_C1-Pad1_ 82k\nR3 Net-_R1-Pad1_ Net-_C2-Pad2_ 82k\nR4 Net-_R1-Pad1_ Net-_C2-Pad1_ 4.7k\nQ1 Net-_C1-Pad2_ Net-_C2-Pad2_ 0 NC_01 QNPN\nQ2 Net-_C2-Pad1_ Net-_C1-Pad1_ 0 NC_02 QNPN\nV1 Net-_R1-Pad1_ 0 VSOURCE\n.end\n"
    },
    {
        "filename": "226.cir",
        "prompt": "Create a digital logic circuit with the following characteristics:\n\nIt features eight input lines labeled /a0 through /a7 and eight input lines labeled /b0 through /b7. It also has a VCC and GND power supply.\n\nThe circuit includes the following logic gates: 8 NOR gates (/nor0 - /nor7), 8 NAND gates (/nand0 - /nand7), 8 AND gates (/and0 - /and7), and 8 OR gates (/or0 - /or7).\n\nEach of the /a and /b inputs is connected to a corresponding NOR gate. The outputs of the NOR gates are then fed into corresponding OR gates.\n\nEach of the /a and /b inputs is also connected to a corresponding NAND gate. The outputs of the NAND gates are then fed into corresponding AND gates.\n\nThe outputs of the OR gates and AND gates are connected to separate 8-pin connectors.\n\nThere are 8 LEDs, each connected to VCC through a resistor and to the output of a corresponding logic gate.\n\nInclude two 8-pin connectors for the /a and /b inputs, and a 2-pin connector for VCC and GND.\n\nUse 2N7000 N-channel MOSFETs as the core logic elements within the gates.\n\nInclude jumpers for VCC connections.\n\n\n\n",
        "content": ".title KiCad schematic\nR43 GND /a7 R\nR44 /b7 GND R\nQ49 GND /a0 Net-_Q49-Pad3_ 2N7000\nJP1 VCC Net-_D1-Pad2_ Jumper_2_Open\nJP2 VCC Net-_D1-Pad2_ SolderJumper_2_Open\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nR49 Net-_D1-Pad1_ Net-_Q49-Pad3_ R\nQ50 GND /a1 Net-_Q50-Pad3_ 2N7000\nD2 Net-_D2-Pad1_ Net-_D1-Pad2_ LED\nR50 Net-_D2-Pad1_ Net-_Q50-Pad3_ R\nQ51 GND /a2 Net-_Q51-Pad3_ 2N7000\nD3 Net-_D3-Pad1_ Net-_D1-Pad2_ LED\nR51 Net-_D3-Pad1_ Net-_Q51-Pad3_ R\nQ52 GND /a3 Net-_Q52-Pad3_ 2N7000\nD4 Net-_D4-Pad1_ Net-_D1-Pad2_ LED\nR52 Net-_D4-Pad1_ Net-_Q52-Pad3_ R\nQ53 GND /a4 Net-_Q53-Pad3_ 2N7000\nD5 Net-_D5-Pad1_ Net-_D1-Pad2_ LED\nR53 Net-_D5-Pad1_ Net-_Q53-Pad3_ R\nQ54 GND /a5 Net-_Q54-Pad3_ 2N7000\nD6 Net-_D6-Pad1_ Net-_D1-Pad2_ LED\nR54 Net-_D6-Pad1_ Net-_Q54-Pad3_ R\nQ55 GND /a6 Net-_Q55-Pad3_ 2N7000\nD7 Net-_D7-Pad1_ Net-_D1-Pad2_ LED\nR55 Net-_D7-Pad1_ Net-_Q55-Pad3_ R\nQ56 GND /a7 Net-_Q56-Pad3_ 2N7000\nD8 Net-_D8-Pad1_ Net-_D1-Pad2_ LED\nR56 Net-_D8-Pad1_ Net-_Q56-Pad3_ R\nQ57 GND /b0 Net-_Q57-Pad3_ 2N7000\nD9 Net-_D9-Pad1_ Net-_D1-Pad2_ LED\nR57 Net-_D9-Pad1_ Net-_Q57-Pad3_ R\nQ58 GND /b1 Net-_Q58-Pad3_ 2N7000\nD10 Net-_D10-Pad1_ Net-_D1-Pad2_ LED\nR58 Net-_D10-Pad1_ Net-_Q58-Pad3_ R\nQ59 GND /b2 Net-_Q59-Pad3_ 2N7000\nD11 Net-_D11-Pad1_ Net-_D1-Pad2_ LED\nR59 Net-_D11-Pad1_ Net-_Q59-Pad3_ R\nQ60 GND /b3 Net-_Q60-Pad3_ 2N7000\nD12 Net-_D12-Pad1_ Net-_D1-Pad2_ LED\nR60 Net-_D12-Pad1_ Net-_Q60-Pad3_ R\nQ61 GND /b4 Net-_Q61-Pad3_ 2N7000\nD13 Net-_D13-Pad1_ Net-_D1-Pad2_ LED\nR61 Net-_D13-Pad1_ Net-_Q61-Pad3_ R\nQ62 GND /b5 Net-_Q62-Pad3_ 2N7000\nD14 Net-_D14-Pad1_ Net-_D1-Pad2_ LED\nR62 Net-_D14-Pad1_ Net-_Q62-Pad3_ R\nQ63 GND /b6 Net-_Q63-Pad3_ 2N7000\nD15 Net-_D15-Pad1_ Net-_D1-Pad2_ LED\nR63 Net-_D15-Pad1_ Net-_Q63-Pad3_ R\nQ64 GND /b7 Net-_Q64-Pad3_ 2N7000\nD16 Net-_D16-Pad1_ Net-_D1-Pad2_ LED\nR64 Net-_D16-Pad1_ Net-_Q64-Pad3_ R\nQ65 GND /nor0 Net-_Q65-Pad3_ 2N7000\nD17 Net-_D17-Pad1_ Net-_D1-Pad2_ LED\nR65 Net-_D17-Pad1_ Net-_Q65-Pad3_ R\nQ66 GND /nor1 Net-_Q66-Pad3_ 2N7000\nD18 Net-_D18-Pad1_ Net-_D1-Pad2_ LED\nR66 Net-_D18-Pad1_ Net-_Q66-Pad3_ R\nQ67 GND /nor2 Net-_Q67-Pad3_ 2N7000\nD19 Net-_D19-Pad1_ Net-_D1-Pad2_ LED\nR67 Net-_D19-Pad1_ Net-_Q67-Pad3_ R\nQ68 GND /nor3 Net-_Q68-Pad3_ 2N7000\nD20 Net-_D20-Pad1_ Net-_D1-Pad2_ LED\nR68 Net-_D20-Pad1_ Net-_Q68-Pad3_ R\nQ69 GND /nor4 Net-_Q69-Pad3_ 2N7000\nD21 Net-_D21-Pad1_ Net-_D1-Pad2_ LED\nR69 Net-_D21-Pad1_ Net-_Q69-Pad3_ R\nQ70 GND /nor5 Net-_Q70-Pad3_ 2N7000\nD22 Net-_D22-Pad1_ Net-_D1-Pad2_ LED\nR70 Net-_D22-Pad1_ Net-_Q70-Pad3_ R\nQ71 GND /nor6 Net-_Q71-Pad3_ 2N7000\nD23 Net-_D23-Pad1_ Net-_D1-Pad2_ LED\nR71 Net-_D23-Pad1_ Net-_Q71-Pad3_ R\nQ72 GND /nor7 Net-_Q72-Pad3_ 2N7000\nD24 Net-_D24-Pad1_ Net-_D1-Pad2_ LED\nR72 Net-_D24-Pad1_ Net-_Q72-Pad3_ R\nQ73 GND /nand0 Net-_Q73-Pad3_ 2N7000\nD25 Net-_D25-Pad1_ Net-_D1-Pad2_ LED\nR73 Net-_D25-Pad1_ Net-_Q73-Pad3_ R\nQ74 GND /nand1 Net-_Q74-Pad3_ 2N7000\nD26 Net-_D26-Pad1_ Net-_D1-Pad2_ LED\nR74 Net-_D26-Pad1_ Net-_Q74-Pad3_ R\nQ75 GND /nand2 Net-_Q75-Pad3_ 2N7000\nD27 Net-_D27-Pad1_ Net-_D1-Pad2_ LED\nR75 Net-_D27-Pad1_ Net-_Q75-Pad3_ R\nQ76 GND /nand3 Net-_Q76-Pad3_ 2N7000\nD28 Net-_D28-Pad1_ Net-_D1-Pad2_ LED\nR76 Net-_D28-Pad1_ Net-_Q76-Pad3_ R\nQ77 GND /nand4 Net-_Q77-Pad3_ 2N7000\nD29 Net-_D29-Pad1_ Net-_D1-Pad2_ LED\nR77 Net-_D29-Pad1_ Net-_Q77-Pad3_ R\nQ78 GND /nand5 Net-_Q78-Pad3_ 2N7000\nD30 Net-_D30-Pad1_ Net-_D1-Pad2_ LED\nR78 Net-_D30-Pad1_ Net-_Q78-Pad3_ R\nQ79 GND /nand6 Net-_Q79-Pad3_ 2N7000\nD31 Net-_D31-Pad1_ Net-_D1-Pad2_ LED\nR79 Net-_D31-Pad1_ Net-_Q79-Pad3_ R\nQ80 GND /nand7 Net-_Q80-Pad3_ 2N7000\nD32 Net-_D32-Pad1_ Net-_D1-Pad2_ LED\nR80 Net-_D32-Pad1_ Net-_Q80-Pad3_ R\nQ81 GND /and0 Net-_Q81-Pad3_ 2N7000\nD33 Net-_D33-Pad1_ Net-_D1-Pad2_ LED\nR81 Net-_D33-Pad1_ Net-_Q81-Pad3_ R\nQ82 GND /and1 Net-_Q82-Pad3_ 2N7000\nD34 Net-_D34-Pad1_ Net-_D1-Pad2_ LED\nR82 Net-_D34-Pad1_ Net-_Q82-Pad3_ R\nQ83 GND /and2 Net-_Q83-Pad3_ 2N7000\nD35 Net-_D35-Pad1_ Net-_D1-Pad2_ LED\nR83 Net-_D35-Pad1_ Net-_Q83-Pad3_ R\nQ84 GND /and3 Net-_Q84-Pad3_ 2N7000\nD36 Net-_D36-Pad1_ Net-_D1-Pad2_ LED\nR84 Net-_D36-Pad1_ Net-_Q84-Pad3_ R\nQ85 GND /and4 Net-_Q85-Pad3_ 2N7000\nD37 Net-_D37-Pad1_ Net-_D1-Pad2_ LED\nR85 Net-_D37-Pad1_ Net-_Q85-Pad3_ R\nQ86 GND /and5 Net-_Q86-Pad3_ 2N7000\nD38 Net-_D38-Pad1_ Net-_D1-Pad2_ LED\nR86 Net-_D38-Pad1_ Net-_Q86-Pad3_ R\nQ87 GND /and6 Net-_Q87-Pad3_ 2N7000\nD39 Net-_D39-Pad1_ Net-_D1-Pad2_ LED\nR87 Net-_D39-Pad1_ Net-_Q87-Pad3_ R\nQ88 GND /and7 Net-_Q88-Pad3_ 2N7000\nD40 Net-_D40-Pad1_ Net-_D1-Pad2_ LED\nR88 Net-_D40-Pad1_ Net-_Q88-Pad3_ R\nQ89 GND /or0 Net-_Q89-Pad3_ 2N7000\nD41 Net-_D41-Pad1_ Net-_D1-Pad2_ LED\nR89 Net-_D41-Pad1_ Net-_Q89-Pad3_ R\nQ90 GND /or1 Net-_Q90-Pad3_ 2N7000\nD42 Net-_D42-Pad1_ Net-_D1-Pad2_ LED\nR90 Net-_D42-Pad1_ Net-_Q90-Pad3_ R\nQ91 GND /or2 Net-_Q91-Pad3_ 2N7000\nD43 Net-_D43-Pad1_ Net-_D1-Pad2_ LED\nR91 Net-_D43-Pad1_ Net-_Q91-Pad3_ R\nQ92 GND /or3 Net-_Q92-Pad3_ 2N7000\nD44 Net-_D44-Pad1_ Net-_D1-Pad2_ LED\nR92 Net-_D44-Pad1_ Net-_Q92-Pad3_ R\nQ93 GND /or4 Net-_Q93-Pad3_ 2N7000\nD45 Net-_D45-Pad1_ Net-_D1-Pad2_ LED\nR93 Net-_D45-Pad1_ Net-_Q93-Pad3_ R\nQ94 GND /or5 Net-_Q94-Pad3_ 2N7000\nD46 Net-_D46-Pad1_ Net-_D1-Pad2_ LED\nR94 Net-_D46-Pad1_ Net-_Q94-Pad3_ R\nQ95 GND /or6 Net-_Q95-Pad3_ 2N7000\nD47 Net-_D47-Pad1_ Net-_D1-Pad2_ LED\nR95 Net-_D47-Pad1_ Net-_Q95-Pad3_ R\nQ96 GND /or7 Net-_Q96-Pad3_ 2N7000\nD48 Net-_D48-Pad1_ Net-_D1-Pad2_ LED\nR96 Net-_D48-Pad1_ Net-_Q96-Pad3_ R\nQ2 GND /b0 /nor0 2N7000\nQ1 GND /a0 /nor0 2N7000\nR3 VCC /nor0 R\nR4 VCC /or0 R\nQ3 GND /nor0 /or0 2N7000\nQ8 GND /b1 /nor1 2N7000\nQ7 GND /a1 /nor1 2N7000\nR9 VCC /nor1 R\nR10 VCC /or1 R\nQ9 GND /nor1 /or1 2N7000\nQ14 GND /b2 /nor2 2N7000\nQ13 GND /a2 /nor2 2N7000\nR15 VCC /nor2 R\nR16 VCC /or2 R\nQ15 GND /nor2 /or2 2N7000\nQ20 GND /b3 /nor3 2N7000\nQ19 GND /a3 /nor3 2N7000\nR21 VCC /nor3 R\nR22 VCC /or3 R\nQ21 GND /nor3 /or3 2N7000\nQ26 GND /b4 /nor4 2N7000\nQ25 GND /a4 /nor4 2N7000\nR27 VCC /nor4 R\nR28 VCC /or4 R\nQ27 GND /nor4 /or4 2N7000\nQ32 GND /b5 /nor5 2N7000\nQ31 GND /a5 /nor5 2N7000\nR33 VCC /nor5 R\nR34 VCC /or5 R\nQ33 GND /nor5 /or5 2N7000\nQ38 GND /b6 /nor6 2N7000\nQ37 GND /a6 /nor6 2N7000\nR39 VCC /nor6 R\nR40 VCC /or6 R\nQ39 GND /nor6 /or6 2N7000\nQ44 GND /b7 /nor7 2N7000\nQ43 GND /a7 /nor7 2N7000\nR45 VCC /nor7 R\nR46 VCC /or7 R\nQ45 GND /nor7 /or7 2N7000\nQ47 GND /a7 Net-_Q47-Pad3_ 2N7000\nQ48 Net-_Q47-Pad3_ /b7 /nand7 2N7000\nQ46 GND /nand7 /and7 2N7000\nR48 VCC /nand7 R\nR47 VCC /and7 R\nQ41 GND /a6 Net-_Q41-Pad3_ 2N7000\nQ42 Net-_Q41-Pad3_ /b6 /nand6 2N7000\nQ40 GND /nand6 /and6 2N7000\nR42 VCC /nand6 R\nR41 VCC /and6 R\nQ35 GND /a5 Net-_Q35-Pad3_ 2N7000\nQ36 Net-_Q35-Pad3_ /b5 /nand5 2N7000\nQ34 GND /nand5 /and5 2N7000\nR36 VCC /nand5 R\nR35 VCC /and5 R\nQ5 GND /a0 Net-_Q5-Pad3_ 2N7000\nQ6 Net-_Q5-Pad3_ /b0 /nand0 2N7000\nQ4 GND /nand0 /and0 2N7000\nR6 VCC /nand0 R\nR5 VCC /and0 R\nQ11 GND /a1 Net-_Q11-Pad3_ 2N7000\nQ12 Net-_Q11-Pad3_ /b1 /nand1 2N7000\nQ10 GND /nand1 /and1 2N7000\nR12 VCC /nand1 R\nR11 VCC /and1 R\nQ17 GND /a2 Net-_Q17-Pad3_ 2N7000\nQ18 Net-_Q17-Pad3_ /b2 /nand2 2N7000\nQ16 GND /nand2 /and2 2N7000\nR18 VCC /nand2 R\nR17 VCC /and2 R\nQ23 GND /a3 Net-_Q23-Pad3_ 2N7000\nQ24 Net-_Q23-Pad3_ /b3 /nand3 2N7000\nQ22 GND /nand3 /and3 2N7000\nR24 VCC /nand3 R\nR23 VCC /and3 R\nQ29 GND /a4 Net-_Q29-Pad3_ 2N7000\nQ30 Net-_Q29-Pad3_ /b4 /nand4 2N7000\nQ28 GND /nand4 /and4 2N7000\nR30 VCC /nand4 R\nR29 VCC /and4 R\nR37 GND /a6 R\nR38 /b6 GND R\nR31 GND /a5 R\nR32 /b5 GND R\nR25 GND /a4 R\nR26 /b4 GND R\nR19 GND /a3 R\nR20 /b3 GND R\nR13 GND /a2 R\nR14 /b2 GND R\nR7 GND /a1 R\nR8 /b1 GND R\nR1 GND /a0 R\nR2 /b0 GND R\nJ1 /a0 /a1 /a2 /a3 /a4 /a5 /a6 /a7 Conn_01x08\nJ2 /b0 /b1 /b2 /b3 /b4 /b5 /b6 /b7 Conn_01x08\nJ7 GND VCC PWR-2_pole_power_connector\nJ3 /nor0 /nor1 /nor2 /nor3 /nor4 /nor5 /nor6 /nor7 Conn_01x08\nJ4 /nand0 /nand1 /nand2 /nand3 /nand4 /nand5 /nand6 /nand7 Conn_01x08\nJ5 /and0 /and1 /and2 /and3 /and4 /and5 /and6 /and7 Conn_01x08\nJ6 /or0 /or1 /or2 /or3 /or4 /or5 /or6 /or7 Conn_01x08\n.end\n"
    },
    {
        "filename": "1152.cir",
        "prompt": "Design a circuit with an input connector (J50), an output connector (J51), and an operational amplifier (U30 - ADA4807-2ARM) configured as a voltage follower with input protection and output filtering. The input is protected by two series diodes (D1, D2) and a resistor (R283 - 49.9 ohms). A resistor (R284 - 1k) connects the output of the voltage follower to a capacitor (C152) which filters the output along with a resistor (R286 - 1k). Capacitors (C147, C148, C149, C150, C151 - 47p) are used for decoupling and potentially compensation. Connectors J50 and J51 have multiple pads, some of which are not connected (NC).",
        "content": ".title KiCad schematic\nC147 NC_01 Net-_C147-Pad2_ C\nC149 NC_02 Net-_C147-Pad2_ C\nC148 Net-_C148-Pad1_ NC_03 C\nC150 Net-_C148-Pad1_ NC_04 C\nJ50 Net-_C147-Pad2_ NC_05 Net-_J50-Pad3_ Net-_J50-Pad3_ NC_06 Net-_C148-Pad1_ InConnector\nJ51 NC_07 NC_08 Net-_C152-Pad1_ Net-_C152-Pad1_ NC_09 NC_10 OutConnector\nR286 Net-_C152-Pad2_ Net-_C152-Pad1_ 1k\nU30 Net-_C151-Pad2_ Net-_C151-Pad1_ Net-_J50-Pad3_ NC_11 Net-_D2-Pad1_ Net-_C152-Pad2_ Net-_C152-Pad1_ NC_12 ADA4807-2ARM\nC151 Net-_C151-Pad1_ Net-_C151-Pad2_ 47p\nR284 Net-_C151-Pad1_ Net-_C152-Pad2_ 1k\nD1 Net-_C151-Pad2_ Net-_C151-Pad1_ 1N4148\nD2 Net-_D2-Pad1_ Net-_C151-Pad2_ 1N4148\nR285 Net-_D2-Pad1_ NC_13 1k\nR283 Net-_J50-Pad3_ NC_14 49.9\nC152 Net-_C152-Pad1_ Net-_C152-Pad2_ C\n.end\n"
    },
    {
        "filename": "1547.cir",
        "prompt": "Create a circuit board with multiple connector headers for interfacing with various peripherals: Power (+3.3V and +5V), PWM signals, Analog inputs, Communication interfaces, and Digital I/O. Include pull-up resistors (10K1) connected to +5V for some digital inputs. Utilize N-channel MOSFETs (2N7000) as switches, controlled by signals likely derived from a microcontroller, to route signals through the connectors. The circuit appears to be based on a pinout file for an Atmel SAM board (specifically a gShield). Include several resistors labeled \"R[5v]1\", \"R[5v]2\", \"R[5v]3\", and \"R[5v]4\" which likely serve as current limiting or pull-down resistors. The circuit also includes some undefined Ustep and Udir components. Use CONN_01X01 connectors.",
        "content": ".title KiCad schematic\nP2 NC_01 +3V3 NC_02 +3V3 +5V GND GND NC_03 Power\nP5 NC_04 NC_05 NC_06 GND NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 PWM\nP3 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 Analog\nP6 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 PWM\nP4 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 Analog\nP7 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 Communication\nP1 GND GND NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 +5V +5V Digital\nQ2 NC_77 Earth Net-_J2-Pad1_ 2N7000\nUstep1 Net-_R[5v]1-Pad1_ NC_78 NC_79 NC_80 NC_81 NC_82 _\nR[5v]1 Net-_R[5v]1-Pad1_ NC_83 R\nJ2 Net-_J2-Pad1_ CONN_01X01\nJ1 +5V CONN_01X01\nQ3 NC_84 Earth Net-_J4-Pad1_ 2N7000\nUdir1 Net-_R[5v]2-Pad1_ NC_85 NC_86 NC_87 NC_88 NC_89 _\nR[5v]2 Net-_R[5v]2-Pad1_ NC_90 R\nJ4 Net-_J4-Pad1_ CONN_01X01\nJ3 +5V CONN_01X01\nQ5 Net-_10K1-Pad2_ Earth Net-_J8-Pad1_ 2N7000\nUenab1 Net-_R[5v]4-Pad1_ NC_91 NC_92 NC_93 NC_94 NC_95 _\nR[5v]4 Net-_R[5v]4-Pad1_ NC_96 R\nJ8 Net-_J8-Pad1_ CONN_01X01\nJ7 +5V CONN_01X01\nQ1 NC_97 Earth Net-_10K1-Pad2_ 2N7000\n10K1 +5V Net-_10K1-Pad2_ R\nQ4 NC_98 Earth Net-_J6-Pad1_ 2N7000\nUstep2 Net-_R[5v]3-Pad1_ NC_99 NC_100 NC_101 NC_102 NC_103 _\nR[5v]3 Net-_R[5v]3-Pad1_ NC_104 R\nJ6 Net-_J6-Pad1_ CONN_01X01\nJ5 +5V CONN_01X01\n..../platform/atmel_sam/board/due/gShield-pinout.h \n.end\n"
    },
    {
        "filename": "1562.cir",
        "prompt": "Create a schematic for a 64K x 8 static RAM (SRAM) chip, specifically the CY62157, with a standard address, data, and control interface. The circuit should include a 22-pin male connector (J1) for address lines A0-A15, A16-A19 and control signals CE1, CE2, and a second 22-pin male connector (J2) for data lines I/O0-I/O14, control signals BLE, BHE, BYTE, OE, WE, and power/ground connections (+3V3, GND). Include a 0.1uF decoupling capacitor (C1) connected between +3V3 and GND. Ensure all necessary pins of the CY62157 are connected, even if to ground or not-connected (NC) as indicated in the netlist.",
        "content": ".title KiCad schematic\nJ1 /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /A10 /A11 /A12 /A13 /A14 /A15 /A16 /A17 /A18 /A19-IO15 /~CE1 /CE2 Conn_01x22_Male\nJ2 GND +3V3 ~BLE ~BHE ~BYTE ~OE ~WE /IO14 /IO13 /IO12 /IO11 /IO10 /IO9 /IO8 /IO7 /IO6 /IO5 /IO4 /IO3 /IO2 /I01 /IO0 Conn_01x22_Male\nC1 GND +3V3 0.1uF\nU1 /A15 /A14 /A13 /A12 /A11 /A10 /A9 /A8 NC_01 NC_02 ~WE /CE2 NC_03 ~BHE ~BLE /A18 /A17 /A7 /A6 /A5 /A4 /A3 /A2 /A1 /A0 /~CE1 GND ~OE /IO0 /IO8 /I01 /IO9 /IO2 /IO10 /IO3 /IO11 +3V3 /IO4 /IO12 /IO5 /IO13 /IO6 /IO14 /IO7 /A19-IO15 GND ~BYTE /A16 CY62157\n.end\n"
    },
    {
        "filename": "636.cir",
        "prompt": "Design a circuit with a MAX4062 microphone preamplifier, powered by a +9V supply regulated by an LT3042. The microphone signal enters through an AUX input, capacitively coupled with a 1uF capacitor, and is also available directly at a MIC input, also capacitively coupled with a 1uF capacitor. The preamplifier's output is available at an OUT connector. A 100K resistor pulls the internal node of the MAX4062 to VCC. A 11K resistor connects the gain setting pins of the MAX4062. Decoupling capacitors (100nF and 10uF) are used on both the +9V and VCC rails. A 50K resistor connects the LT3042's output to ground. A 0.47uF capacitor further filters the LT3042 output. Include connectors for power (+9V), the preamplifier output (OUT), the AUX input (AUX), the MIC input (MIC), and the internal node (INT). A 100 Ohm resistor is used to connect the INT node to a connector.",
        "content": ".title KiCad schematic\nU1 /G2 /INT /OUT /BIAS VCC /IN+ /IN- GND /AUX_IN /G1 MAX4062\nR3 /G1 /G2 11K\nC6 Net-_C6-Pad1_ /IN+ 1uf\nC5 GND /IN- 1uf\nC4 Net-_C4-Pad1_ /AUX_IN 1uf\nC7 VCC GND 100n\nC1 GND /BIAS 100n\nR2 /INT VCC 100K\nJ3 GND /OUT OUT\nJ4 GND Net-_C4-Pad1_ AUX\nJ5 GND Net-_C6-Pad1_ MIC\nJ1 GND +9V PWR\nJ2 Net-_J2-Pad1_ INT\nR1 /INT Net-_J2-Pad1_ 100\nU2 +9V +9V +9V NC_01 GND +9V Net-_C3-Pad1_ GND VCC VCC LT3042\nR4 GND Net-_C3-Pad1_ 50K\nC2 +9V GND 10uf\nC8 VCC GND 10uf\nC3 Net-_C3-Pad1_ GND 0.47uf\n.end\n"
    },
    {
        "filename": "1578.cir",
        "prompt": "Create a schematic of a microcontroller-based keyboard matrix with a 5x16 key layout, incorporating USB connectivity, power regulation, and a reset circuit. The keyboard matrix consists of 16 columns (col0-col14) and 5 rows (row0-row4), implemented using KEYSW switches and diodes to prevent ghosting. Include an ATmega32A microcontroller with connections for MOSI, MISO, SCK, reset, +5V, and GND. Provide a USB interface with D+, D-, VCC, and GND connections, including 75-ohm termination resistors for data lines and ESD protection diodes. Implement a 5V power supply with a fuse, filtering capacitors (4.7uF and 0.1uF), and a 3.6V regulator. Include a reset circuit with a pull-up resistor and a reset button. Add a power LED with a current-limiting resistor and a bootloader selection switch. Include a crystal oscillator with associated 22pF capacitors. Finally, include an AVR-ISP-6 header for programming the microcontroller.",
        "content": ".title KiCad schematic\nSW1 col0 Net-_D1-Pad2_ KEYSW\nD1 row0 Net-_D1-Pad2_  \nSW2 col1 Net-_D2-Pad2_ KEYSW\nD2 row0 Net-_D2-Pad2_  \nSW3 col2 Net-_D3-Pad2_ KEYSW\nD3 row0 Net-_D3-Pad2_  \nSW4 col3 Net-_D4-Pad2_ KEYSW\nD4 row0 Net-_D4-Pad2_  \nSW5 col4 Net-_D5-Pad2_ KEYSW\nD5 row0 Net-_D5-Pad2_  \nSW6 col5 Net-_D6-Pad2_ KEYSW\nD6 row0 Net-_D6-Pad2_  \nSW7 col6 Net-_D7-Pad2_ KEYSW\nD7 row0 Net-_D7-Pad2_  \nSW8 col7 Net-_D8-Pad2_ KEYSW\nD8 row0 Net-_D8-Pad2_  \nSW9 col8 Net-_D9-Pad2_ KEYSW\nD9 row0 Net-_D9-Pad2_  \nSW10 col9 Net-_D10-Pad2_ KEYSW\nD10 row0 Net-_D10-Pad2_  \nSW11 col10 Net-_D11-Pad2_ KEYSW\nD11 row0 Net-_D11-Pad2_  \nSW12 col11 Net-_D12-Pad2_ KEYSW\nD12 row0 Net-_D12-Pad2_  \nSW13 col12 Net-_D13-Pad2_ KEYSW\nD13 row0 Net-_D13-Pad2_  \nSW14 col13 Net-_D14-Pad2_ KEYSW\nD14 row0 Net-_D14-Pad2_  \nSW15 col14 Net-_D15-Pad2_ KEYSW\nD15 row0 Net-_D15-Pad2_  \nSW16 col0 Net-_D16-Pad2_ KEYSW\nD16 row1 Net-_D16-Pad2_  \nSW17 col1 Net-_D17-Pad2_ KEYSW\nD17 row1 Net-_D17-Pad2_  \nSW18 col2 Net-_D18-Pad2_ KEYSW\nD18 row1 Net-_D18-Pad2_  \nSW19 col3 Net-_D19-Pad2_ KEYSW\nD19 row1 Net-_D19-Pad2_  \nSW20 col4 Net-_D20-Pad2_ KEYSW\nD20 row1 Net-_D20-Pad2_  \nSW21 col5 Net-_D21-Pad2_ KEYSW\nD21 row1 Net-_D21-Pad2_  \nSW22 col6 Net-_D22-Pad2_ KEYSW\nD22 row1 Net-_D22-Pad2_  \nSW23 col7 Net-_D23-Pad2_ KEYSW\nD23 row1 Net-_D23-Pad2_  \nSW24 col8 Net-_D24-Pad2_ KEYSW\nD24 row1 Net-_D24-Pad2_  \nSW25 col9 Net-_D25-Pad2_ KEYSW\nD25 row1 Net-_D25-Pad2_  \nSW26 col10 Net-_D26-Pad2_ KEYSW\nD26 row1 Net-_D26-Pad2_  \nSW27 col11 Net-_D27-Pad2_ KEYSW\nD27 row1 Net-_D27-Pad2_  \nSW28 col12 Net-_D28-Pad2_ KEYSW\nD28 row1 Net-_D28-Pad2_  \nSW29 col13 Net-_D29-Pad2_ KEYSW\nD29 row1 Net-_D29-Pad2_  \nSW30 col14 Net-_D30-Pad2_ KEYSW\nD30 row1 Net-_D30-Pad2_  \nSW31 col0 Net-_D31-Pad2_ KEYSW\nD31 row2 Net-_D31-Pad2_  \nSW32 col1 Net-_D32-Pad2_ KEYSW\nD32 row2 Net-_D32-Pad2_  \nSW33 col2 Net-_D33-Pad2_ KEYSW\nD33 row2 Net-_D33-Pad2_  \nSW34 col3 Net-_D34-Pad2_ KEYSW\nD34 row2 Net-_D34-Pad2_  \nSW35 col4 Net-_D35-Pad2_ KEYSW\nD35 row2 Net-_D35-Pad2_  \nSW36 col5 Net-_D36-Pad2_ KEYSW\nD36 row2 Net-_D36-Pad2_  \nSW37 col6 Net-_D37-Pad2_ KEYSW\nD37 row2 Net-_D37-Pad2_  \nSW38 col7 Net-_D38-Pad2_ KEYSW\nD38 row2 Net-_D38-Pad2_  \nSW39 col8 Net-_D39-Pad2_ KEYSW\nD39 row2 Net-_D39-Pad2_  \nSW40 col9 Net-_D40-Pad2_ KEYSW\nD40 row2 Net-_D40-Pad2_  \nSW41 col10 Net-_D41-Pad2_ KEYSW\nD41 row2 Net-_D41-Pad2_  \nSW42 col11 Net-_D42-Pad2_ KEYSW\nD42 row2 Net-_D42-Pad2_  \nSW43 col13 Net-_D43-Pad2_ KEYSW\nD43 row2 Net-_D43-Pad2_  \nSW44 col14 Net-_D44-Pad2_ KEYSW\nD44 row2 Net-_D44-Pad2_  \nSW45 col0 Net-_D45-Pad2_ KEYSW\nD45 row3 Net-_D45-Pad2_  \nSW46 col2 Net-_D46-Pad2_ KEYSW\nD46 row3 Net-_D46-Pad2_  \nSW47 col3 Net-_D47-Pad2_ KEYSW\nD47 row3 Net-_D47-Pad2_  \nSW48 col4 Net-_D48-Pad2_ KEYSW\nD48 row3 Net-_D48-Pad2_  \nSW49 col5 Net-_D49-Pad2_ KEYSW\nD49 row3 Net-_D49-Pad2_  \nSW50 col6 Net-_D50-Pad2_ KEYSW\nD50 row3 Net-_D50-Pad2_  \nSW51 col7 Net-_D51-Pad2_ KEYSW\nD51 row3 Net-_D51-Pad2_  \nSW52 col8 Net-_D52-Pad2_ KEYSW\nD52 row3 Net-_D52-Pad2_  \nSW53 col9 Net-_D53-Pad2_ KEYSW\nD53 row3 Net-_D53-Pad2_  \nSW54 col10 Net-_D54-Pad2_ KEYSW\nD54 row3 Net-_D54-Pad2_  \nSW55 col11 Net-_D55-Pad2_ KEYSW\nD55 row3 Net-_D55-Pad2_  \nSW56 col12 Net-_D56-Pad2_ KEYSW\nD56 row3 Net-_D56-Pad2_  \nSW57 col13 Net-_D57-Pad2_ KEYSW\nD57 row3 Net-_D57-Pad2_  \nSW58 col14 Net-_D58-Pad2_ KEYSW\nD58 row3 Net-_D58-Pad2_  \nSW59 col0 Net-_D59-Pad2_ KEYSW\nD59 row4 Net-_D59-Pad2_  \nSW60 col1 Net-_D60-Pad2_ KEYSW\nD60 row4 Net-_D60-Pad2_  \nSW61 col2 Net-_D61-Pad2_ KEYSW\nD61 row4 Net-_D61-Pad2_  \nSW62 col6 Net-_D62-Pad2_ KEYSW\nD62 row4 Net-_D62-Pad2_  \nSW63 col9 Net-_D63-Pad2_ KEYSW\nD63 row4 Net-_D63-Pad2_  \nSW64 col10 Net-_D64-Pad2_ KEYSW\nD64 row4 Net-_D64-Pad2_  \nSW65 col12 Net-_D65-Pad2_ KEYSW\nD65 row4 Net-_D65-Pad2_  \nSW66 col13 Net-_D66-Pad2_ KEYSW\nD66 row4 Net-_D66-Pad2_  \nSW67 col14 Net-_D67-Pad2_ KEYSW\nD67 row4 Net-_D67-Pad2_  \nSW68 col11 Net-_D68-Pad2_ KEYSW\nD68 row4 Net-_D68-Pad2_  \nR1 GND Net-_R1-Pad2_ 5.1k\nR2 Net-_R2-Pad1_ GND 5.1k\nUSB1 GND VCC Net-_R1-Pad2_ Net-_D70-Pad1_ Net-_D69-Pad1_ NC_01 VCC GND GND VCC Net-_R2-Pad1_ Net-_D70-Pad1_ Net-_D69-Pad1_ NC_02 VCC GND GND USB_C_GCT_USB4085\nR3 D- Net-_D69-Pad1_ 75R\nR4 D+ Net-_D70-Pad1_ 75R\nY1 Net-_C1-Pad1_ Net-_C2-Pad1_ Crystal\nC2 Net-_C2-Pad1_ GND 22p\nC1 Net-_C1-Pad1_ GND 22p\nD69 Net-_D69-Pad1_ GND 3.6V\nD70 Net-_D70-Pad1_ GND 3.6V\nR5 +5V Net-_D69-Pad1_ 1.5k\nF1 +5V VCC 500mA\nC3 +5V GND 4.7u\nC4 +5V GND 0.1u\nC5 +5V GND 0.1u\nRESET1 GND reset RESET\nLED1 Net-_LED1-Pad1_ +5V POWER\nR6 Net-_LED1-Pad1_ GND 1.5K\nR7 +5V reset 10k\nBOOT1 GND boot BOOT\nJ1 MISO +5V SCK MOSI reset GND AVR-ISP-6\nSW69 col0 Net-_D31-Pad2_ KEYSW\nSW70 col0 Net-_D59-Pad2_ KEYSW\nSW71 col2 Net-_D61-Pad2_ KEYSW\nSW72 col6 Net-_D62-Pad2_ KEYSW\nSW73 col9 Net-_D63-Pad2_ KEYSW\nSW74 col10 Net-_D64-Pad2_ KEYSW\nU1 row4 row2 row0 col1 col3 MOSI MISO SCK reset +5V GND Net-_C2-Pad1_ Net-_C1-Pad1_ NC_03 NC_04 D+ D- boot col5 col6 col14 col13 col12 col11 col10 col9 col8 col7 NC_05 +5V GND NC_06 NC_07 NC_08 NC_09 col4 col2 col0 row1 row3 ATmega32A-PU\n.end\n"
    },
    {
        "filename": "22.cir",
        "prompt": "Design a common-emitter amplifier circuit with AC input coupling, DC biasing, and output coupling. The circuit should include a 50-ohm input resistor (R1), a 40uF input coupling capacitor (C1), a 200k base bias resistor (R2), a 50k resistor to ground from the base (R3), a 2k resistor from the collector to the output (R5), a 10pF collector bypass capacitor (C3), a 1.5k emitter resistor to ground (R4), a 100uF emitter bypass capacitor (C2), a 1k output resistor to ground (R6), and an FZT1049A NPN transistor (Q1). The input signal (V1) is a 500mV AC source. A 10V DC bias (V2) is applied to the base through R2. Perform an AC analysis from 1 Hz to 100 MHz with 10 points per decade. The output is labeled \"out\".",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Desktop/analog circuits/libs/fzt1049a.lib\"\nR1 Net-_C1-Pad2_ Net-_R1-Pad2_ 50\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 40u\nR2 Net-_R2-Pad1_ Net-_R2-Pad2_ 200k\nR3 GND Net-_R2-Pad1_ 50k\nR5 Net-_C3-Pad2_ Net-_R2-Pad2_ 2k\nC3 out Net-_C3-Pad2_ 10p\nR4 GND Net-_C2-Pad2_ 1.5k\nC2 GND Net-_C2-Pad2_ 100u\nR6 GND out 1k\nQ1 Net-_C3-Pad2_ Net-_C1-Pad1_ Net-_C2-Pad2_ FZT1049A\nV1 Net-_R1-Pad2_ GND ac 500m\nV2 Net-_R2-Pad2_ GND dc 10\n.ac dec 10 1 1000meg \n.end\n"
    },
    {
        "filename": "63.cir",
        "prompt": "Create a circuit board with multiple connectors for interfacing with various peripherals. It includes power connections for +3.3V, +5V, and +6V, as well as ground connections. Several connectors are designated for \"Analog\", \"PWM\", \"Communication\", and \"Digital\" signals. A cluster of connectors (CONN_01X03) each receive a +6V supply, ground, and a unique signal labeled with numbers and asterisks (e.g., /7_**, /6_**, etc.). Another connector (CONN_01X04) connects ground, +5V, and specific digital signals like /51_MOSI_ and /53_SS_. A final connector (CONN_01X02) connects ground and +6V. Include a single capacitor (CP1) connected between +6V and ground. The board also features several unconnected pins (NC_XX).",
        "content": ".title KiCad schematic\nP2 NC_01 NC_02 NC_03 +3V3 +5V GND GND NC_04 Power\nP3 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 Analog\nP4 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 Analog\nP6 /7_**_ /6_**_ /5_**_ /4_**_ /3_**_ /2_**_ NC_21 NC_22 PWM\nP7 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 Communication\nP5 NC_31 NC_32 NC_33 GND NC_34 NC_35 NC_36 /10_**_ /9_**_ /8_**_ PWM\nP1 GND GND NC_37 /53_SS_ NC_38 /51_MOSI_ NC_39 NC_40 NC_41 /47 NC_42 NC_43 NC_44 /43 NC_45 /41 /38 /39 /36 /37 /34 /35 /32 /33 /30 /31 /28 /29 /26 /27 /24 /25 /22 /23 +5V +5V Digital\nP8 NC_46 CONN_1\nP9 NC_47 CONN_1\nP10 NC_48 CONN_1\nP11 NC_49 CONN_1\nP12 NC_50 CONN_1\nP13 NC_51 CONN_1\nP14 /34 +6V GND CONN_01X03\nP20 /36 +6V GND CONN_01X03\nP26 /38 +6V GND CONN_01X03\nP32 /10_**_ +6V GND CONN_01X03\nP35 /9_**_ +6V GND CONN_01X03\nP38 /8_**_ +6V GND CONN_01X03\nP15 /28 +6V GND CONN_01X03\nP21 /30 +6V GND CONN_01X03\nP27 /32 +6V GND CONN_01X03\nP33 /7_**_ +6V GND CONN_01X03\nP36 /6_**_ +6V GND CONN_01X03\nP39 /5_**_ +6V GND CONN_01X03\nP18 /27 +6V GND CONN_01X03\nP24 /25 +6V GND CONN_01X03\nP30 /23 +6V GND CONN_01X03\nP16 /22 +6V GND CONN_01X03\nP22 /24 +6V GND CONN_01X03\nP28 /26 +6V GND CONN_01X03\nP34 /4_**_ +6V GND CONN_01X03\nP37 /3_**_ +6V GND CONN_01X03\nP40 /2_**_ +6V GND CONN_01X03\nP19 /29 +6V GND CONN_01X03\nP25 /31 +6V GND CONN_01X03\nP31 /33 +6V GND CONN_01X03\nP17 NC_52 +6V GND CONN_01X03\nC1 +6V GND CP1\nP23 GND /51_MOSI_ /53_SS_ +5V CONN_01X04\nP41 GND /39 /41 +5V CONN_01X04\nP29 GND /43 /47 +5V CONN_01X04\nP42 GND /35 /37 +5V CONN_01X04\nP43 GND +6V CONN_01X02\n.end\n"
    },
    {
        "filename": "424.cir",
        "prompt": "Design a circuit featuring an ATmega168 microcontroller interfaced with an LM741 operational amplifier, another LM741, a TLC274, an LM2902 comparator, and a 7805 voltage regulator. Include an inductor (L1) and capacitor (C1) forming a simple filter or resonant circuit connected to the first op-amp. The microcontroller has two 16-pin connectors (J1 and J2) for external connections. The 7805 provides a regulated voltage supply. The LM2902 likely functions as a voltage or current monitor. The overall circuit appears to be a mixed-signal system with analog and digital components, potentially for data acquisition, control, or signal processing.",
        "content": ".title KiCad schematic\nR1 Net-_C1-Pad1_ Net-_L1-Pad1_ R\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ C\nL1 Net-_L1-Pad1_ Net-_C1-Pad2_ INDUCTOR\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 LM741\nIC1 NC_08 Net-_IC1-Pad2_ Net-_IC1-Pad3_ Net-_IC1-Pad4_ Net-_IC1-Pad5_ Net-_IC1-Pad6_ Net-_IC1-Pad7_ Net-_IC1-Pad8_ Net-_IC1-Pad9_ Net-_IC1-Pad10_ Net-_IC1-Pad11_ Net-_IC1-Pad12_ Net-_IC1-Pad13_ Net-_IC1-Pad14_ Net-_IC1-Pad15_ Net-_IC1-Pad16_ Net-_IC1-Pad17_ Net-_IC1-Pad18_ Net-_IC1-Pad19_ Net-_IC1-Pad20_ Net-_IC1-Pad21_ Net-_IC1-Pad22_ Net-_IC1-Pad23_ Net-_IC1-Pad24_ Net-_IC1-Pad25_ Net-_IC1-Pad26_ Net-_IC1-Pad27_ Net-_IC1-Pad28_ Net-_IC1-Pad29_ Net-_IC1-Pad30_ Net-_IC1-Pad31_ Net-_IC1-Pad32_ ATMEGA168-A\nJ2 Net-_IC1-Pad11_ Net-_IC1-Pad2_ Net-_IC1-Pad3_ Net-_IC1-Pad4_ Net-_IC1-Pad5_ Net-_IC1-Pad6_ Net-_IC1-Pad7_ Net-_IC1-Pad8_ Net-_IC1-Pad9_ Net-_IC1-Pad10_ NC_09 Net-_IC1-Pad12_ Net-_IC1-Pad13_ Net-_IC1-Pad14_ Net-_IC1-Pad15_ Net-_IC1-Pad16_ CONN16\nJ1 Net-_IC1-Pad17_ Net-_IC1-Pad18_ Net-_IC1-Pad19_ Net-_IC1-Pad20_ Net-_IC1-Pad21_ Net-_IC1-Pad22_ Net-_IC1-Pad23_ Net-_IC1-Pad24_ Net-_IC1-Pad25_ Net-_IC1-Pad26_ Net-_IC1-Pad27_ Net-_IC1-Pad28_ Net-_IC1-Pad29_ Net-_IC1-Pad30_ Net-_IC1-Pad31_ Net-_IC1-Pad32_ CONN16\nU3 NC_10 NC_11 NC_12 NC_13 NC_14 LM2902N\nU2 NC_15 NC_16 NC_17 7805\nU4 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 LM741\nU5 NC_25 NC_26 NC_27 NC_28 NC_29 TLC274\n.end\n"
    },
    {
        "filename": "35.cir",
        "prompt": "Design a 9V battery-powered circuit featuring a JST connector (J1) for input, a 1k\u03a9 resistor (R1) connected to the connector's first pad, and a 10k\u03a9 resistor (R2) connected between R1 and the base of an NPN transistor (Q1 - 2N3904). Q1's collector is connected to the anode of a Schottky diode (D1 - LTL2T3TBK5) which connects to the 9V rail. Q1's emitter is connected to a 450\u03a9 resistor (R3) grounded. A second NPN transistor (Q2 - 2N3906) has its collector connected to the J1's third pad, its base grounded, and its emitter grounded. A 1k\u03a9 resistor (R4) connects the 9V rail to J1's third pad. Include a 33uF capacitor (C1) for power supply decoupling between 9V and ground, and non-functional physical mount components (U2, U3). Also include a 9V battery symbol (BT1) connected between 9V and ground, and a LM7171 voltage regulator connected to the 9V rail, ground, R1, and Q1's base. The JST connector has pads labeled Net-_J1-Pad1_, Net-_J1-Pad2_, Net-_J1-Pad3_, NC_01, and NC_02.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ NC_01 NC_02 GND RB1-125BAG1A\nR1 Net-_R1-Pad1_ Net-_J1-Pad1_ 1k\nR2 Net-_Q1-Pad2_ Net-_R1-Pad1_ 10k\nU1 Net-_R1-Pad1_ Net-_J1-Pad2_ GND Net-_Q1-Pad2_ +9V LM7171\nR4 +9V Net-_J1-Pad3_ 1k\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ Net-_D1-Pad1_ 2N3904\nR3 Net-_Q1-Pad1_ GND 450\nD1 Net-_D1-Pad1_ +9V LTL2T3TBK5\nBT1 +9V GND 9V\nC1 +9V GND 33uF\nC2 GND +9V C\nQ2 Net-_J1-Pad3_ GND GND 2N3906\nU2 GND Physical_Mount\nU3 GND Physical_Mount\n.end\n"
    },
    {
        "filename": "1644.cir",
        "prompt": "Design an 8-bit digital circuit comprising an 8-bit adder, an 8-bit XOR gate, an 8-bit bitwise logic unit, an 8-input NOR gate, and two 4-way 8-bit bus selectors. Include connectors for two 8-bit inputs (A and B), a 4-bit select input (INS), an 8-bit output, a carry-in input, overflow signals, a zero detect output, and power connections (VCC and GND). Ground all inputs not explicitly connected.",
        "content": ".title KiCad schematic\nU2 /or7 /or6 /or5 /or4 /or3 /or2 /or1 /or0 /and7 /and6 /and5 /and4 /and3 /and2 /and1 /and0 /nand7 /nand6 /nand5 /nand4 /nand3 /nand2 /nand1 /nand0 /nor7 /nor6 /nor5 /nor4 /nor3 /nor2 /nor1 /nor0 /ins1 /ins0 /logic_out7 /logic_out6 /logic_out5 /logic_out4 /logic_out3 /logic_out2 /logic_out1 /logic_out0 VCC GND 4-way-8-bit-bus-selector\nU5 /sum7 /sum6 /sum5 /sum4 /sum3 /sum2 /sum1 /sum0 /xor7 /xor6 /xor5 /xor4 /xor3 /xor2 /xor1 /xor0 /logic_out7 /logic_out6 /logic_out5 /logic_out4 /logic_out3 /logic_out2 /logic_out1 /logic_out0 /a7 /a6 /a5 /a4 /a3 /a2 /a1 /a0 /ins3 /ins2 /out7 /out6 /out5 /out4 /out3 /out2 /out1 /out0 VCC GND 4-way-8-bit-bus-selector\nU1 /a7 /a6 /a5 /a4 /a3 /a2 /a1 /a0 /b7 /b6 /b5 /b4 /b3 /b2 /b1 /b0 /nor7 /nor6 /nor5 /nor4 /nor3 /nor2 /nor1 /nor0 /nand7 /nand6 /nand5 /nand4 /nand3 /nand2 /nand1 /nand0 /and7 /and6 /and5 /and4 /and3 /and2 /and1 /and0 /or7 /or6 /or5 /or4 /or3 /or2 /or1 /or0 VCC GND 8-bit-bitwise-logic\nU6 /out0 /out1 /out2 /out3 /out4 /out5 /out6 /out7 /out_zero VCC GND 8-input-NOR\nU4 /a7 /a6 /a5 /a4 /a3 /a2 /a1 /a0 /b7 /b6 /b5 /b4 /b3 /b2 /b1 /b0 /carry_in /sum7 /sum6 /sum5 /sum4 /sum3 /sum2 /sum1 /sum0 /ofl_sgn /ofl_uns VCC GND 8_bit_adder\nU3 /b0 /b1 /b2 /b3 /b4 /b5 /b6 /b7 /a0 /a1 /a2 /a3 /a4 /a5 /a6 /a7 /xor0 /xor1 /xor2 /xor3 /xor4 /xor5 /xor6 /xor7 VCC GND 8_bit_xor\nJ1 /a7 /a6 /a5 /a4 /a3 /a2 /a1 /a0 Conn_01x08\nJ2 /b7 /b6 /b5 /b4 /b3 /b2 /b1 /b0 Conn_01x08\nJ3 /ins3 /ins2 /ins1 /ins0 Conn_01x04\nJ5 /out7 /out6 /out5 /out4 /out3 /out2 /out1 /out0 Conn_01x08\nJ7 GND VCC PWR-2_pole_power_connector\nJ4 /carry_in Conn_01x01\nJ6 /ofl_uns /ofl_sgn /out_zero Conn_01x03\nR21 GND /carry_in R\nR20 GND /ins3 R\nR19 GND /ins2 R\nR18 GND /ins1 R\nR17 GND /ins0 R\nR16 GND /b7 R\nR15 GND /b6 R\nR14 GND /b5 R\nR13 GND /b4 R\nR12 GND /b3 R\nR11 GND /b2 R\nR10 GND /b1 R\nR9 GND /b0 R\nR8 GND /a7 R\nR7 GND /a6 R\nR6 GND /a5 R\nR5 GND /a4 R\nR4 GND /a3 R\nR3 GND /a2 R\nR2 GND /a1 R\nR1 GND /a0 R\n.end\n"
    },
    {
        "filename": "584.cir",
        "prompt": "Create a simple circuit featuring a WS2812B LED, a 104pF capacitor for power supply decoupling, a 470 Ohm resistor for data line impedance matching, and a 4-pin connector for power, data in, and ground. The LED's data input (DIN) is connected to the resistor, which is in turn connected to a net labeled \"Net-_L1-Pad4_\". The LED's power (PWR) and ground (GND) are connected to the power supply and ground respectively, along with the capacitor. The connector (CONN_01X04) provides access to PWR, DOUT, DIN, and GND. The inductor (L1) is connected between PWR, DOUT, and GND, and is labeled \"WS2812B\".",
        "content": ".title KiCad schematic\nL1 PWR DOUT GND Net-_L1-Pad4_ WS2812B\nC1 PWR GND 104\nP1 PWR DOUT DIN GND CONN_01X04\nR1 DIN Net-_L1-Pad4_ 470\n.end\n"
    },
    {
        "filename": "296.cir",
        "prompt": "Create a circuit with four NPN transistors (BC857) configured as a simple four-channel analog switch or multiplexer. Each transistor controls the connection between an input (C1-C4) and a common output (E1-E4). Inputs are connected to the collectors of the transistors, outputs to the emitters. The bases (B1-B4) are the control signals for each channel. A four-position solder jumper (JP1) provides a common connection point for the emitters, allowing for selectable output configurations. Resistors (1K) are placed between each base and its corresponding input to limit current. Two connectors (J1 and J2) are used to access the inputs and outputs respectively.",
        "content": ".title KiCad schematic\nJ2 C1 C2 C3 C4 E4 E3 RIGHT\nJ1 B1 B2 B3 B4 E1 E2 LEFT\nQ4 Net-_Q4-Pad1_ E4 C4 BC857\nR4 Net-_Q4-Pad1_ B4 1K\nR2 Net-_Q2-Pad1_ B3 1K\nR1 Net-_Q1-Pad1_ B1 1K\nR3 Net-_Q3-Pad1_ B2 1K\nQ3 Net-_Q3-Pad1_ E2 C2 BC857\nQ2 Net-_Q2-Pad1_ E3 C3 BC857\nQ1 Net-_Q1-Pad1_ E1 C1 BC857\nJP1 E1 E2 E3 E4 SolderJumper_4way_Open\n.end\n"
    },
    {
        "filename": "1727.cir",
        "prompt": "Create a circuit with two adjustable buck-boost regulators (U1 and U2) each controlled by a SPDT switch (SW1 and SW2) for input selection. Each regulator has associated input and output connectors (JA1-JA3, JB1-JB3, JC1-JC3, JD1-JD3, JE1-JE3, JF1-JF3, JG1-JG2). Include USB connectivity with a USB hub controller (U3) and associated resistors (R1, R2) and capacitors (C1, C2, C3) for power filtering and regulation. The USB hub has four USB-A ports (JUSBIN1-JUSBIN4 and JUSBOUT1) and utilizes differential data lines (DMx, DPx). The circuit should include a 3.3V rail.",
        "content": ".title KiCad schematic\nJA3 Net-_JA1-Pad1_ Net-_JA1-Pad2_ Net-_JA1-Pad3_ Net-_JA1-Pad4_ Net-_JA1-Pad5_ Net-_JA1-Pad6_ Conn_01x06\nJA2 Net-_JA1-Pad1_ Net-_JA1-Pad2_ Net-_JA1-Pad3_ Net-_JA1-Pad4_ Net-_JA1-Pad5_ Net-_JA1-Pad6_ Conn_01x06\nJA1 Net-_JA1-Pad1_ Net-_JA1-Pad2_ Net-_JA1-Pad3_ Net-_JA1-Pad4_ Net-_JA1-Pad5_ Net-_JA1-Pad6_ Conn_01x06\nJB3 Net-_JB1-Pad1_ Net-_JB1-Pad2_ Net-_JB1-Pad3_ Net-_JB1-Pad4_ Net-_JB1-Pad5_ Net-_JB1-Pad6_ Conn_01x06\nJB2 Net-_JB1-Pad1_ Net-_JB1-Pad2_ Net-_JB1-Pad3_ Net-_JB1-Pad4_ Net-_JB1-Pad5_ Net-_JB1-Pad6_ Conn_01x06\nJB1 Net-_JB1-Pad1_ Net-_JB1-Pad2_ Net-_JB1-Pad3_ Net-_JB1-Pad4_ Net-_JB1-Pad5_ Net-_JB1-Pad6_ Conn_01x06\nJC1 Net-_JC1-Pad1_ Net-_JC1-Pad2_ Conn_01x02\nJC2 Net-_JC1-Pad1_ Net-_JC1-Pad2_ Conn_01x02\nJC3 Net-_JC1-Pad1_ Net-_JC1-Pad2_ Conn_01x02\nJD1 Net-_JD1-Pad1_ Net-_JD1-Pad2_ Conn_01x02\nJD2 Net-_JD1-Pad1_ Net-_JD1-Pad2_ Conn_01x02\nJD3 Net-_JD1-Pad1_ Net-_JD1-Pad2_ Conn_01x02\nJE1 Net-_JE1-Pad1_ Net-_JE1-Pad2_ Conn_01x02\nJE2 Net-_JE2-Pad1_ Net-_JE2-Pad2_ Conn_01x02\nJE3 Net-_JE2-Pad1_ Net-_JE2-Pad2_ Conn_01x02\nU1 Net-_JE1-Pad1_ Net-_JE1-Pad1_ Net-_JE1-Pad2_ Net-_JE1-Pad2_ Net-_SW1-Pad3_ Net-_SW1-Pad3_ Net-_JE2-Pad2_ Net-_JE2-Pad2_ D-Sun_Adjustable_Buck_Boost_Regulator\nSW1 Net-_JE1-Pad1_ Net-_JE2-Pad1_ Net-_SW1-Pad3_ SW_SPDT\nJF1 Net-_JF1-Pad1_ Net-_JF1-Pad2_ Conn_01x02\nJF2 Net-_JF2-Pad1_ Net-_JF2-Pad2_ Conn_01x02\nJF3 Net-_JF2-Pad1_ Net-_JF2-Pad2_ Conn_01x02\nU2 Net-_JF1-Pad1_ Net-_JF1-Pad1_ Net-_JF1-Pad2_ Net-_JF1-Pad2_ Net-_SW2-Pad3_ Net-_SW2-Pad3_ Net-_JF2-Pad2_ Net-_JF2-Pad2_ D-Sun_Adjustable_Buck_Boost_Regulator\nSW2 Net-_JF1-Pad1_ Net-_JF2-Pad1_ Net-_SW2-Pad3_ SW_SPDT\nJG1 Net-_JG1-Pad1_ Net-_JG1-Pad2_ Net-_JG1-Pad3_ Conn_01x03\nJG2 Net-_JG1-Pad1_ Net-_JG1-Pad2_ Net-_JG1-Pad3_ Conn_01x03\nJUSBIN1 VBUS DM1 DP1 GND GND USB_A\nU3 DM1 DP1 DM2 DP2 DM3 DP3 DM4 DP4 Net-_R1-Pad1_ UDM UDP +3V3 Net-_C1-Pad1_ +3V3 NC_01 GND HS8836A\nR1 Net-_R1-Pad1_ GND 100K\nJUSBOUT1 VBUS UDM UDP GND GND USB_A\nC1 Net-_C1-Pad1_ GND 4.7UF\nC2 +3V3 GND 4.7UF\nC3 +3V3 GND 0.1UF\nR2 VBUS Net-_C1-Pad1_ R4.7\nJUSBIN2 VBUS DM2 DP2 GND GND USB_A\nJUSBIN3 VBUS DM3 DP3 GND GND USB_A\nJUSBIN4 VBUS DM4 DP4 GND GND USB_A\n.end\n"
    },
    {
        "filename": "642.cir",
        "prompt": "Create a circuit with three 0.1\u00b5F capacitors connected between nine nodes each. Label the nodes for the first capacitor as NC_01 through NC_09, the second as NC_10 through NC_18, and the third as NC_19 through NC_27. All capacitors share a common ground.",
        "content": ".title KiCad schematic\nCN1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 0.1\u00b5F\nCN2 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 0.1\u00b5F\nCN3 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 0.1\u00b5F\n.end\n"
    },
    {
        "filename": "1233.cir",
        "prompt": "Create a schematic of four single-pole, single-throw (SPST) relays connected in parallel. Each relay has a common terminal, a normally open terminal, and a ground connection. All relays share the same model \"FINDER-30.22\". The schematic should include net labels for all connections.",
        "content": ".title KiCad schematic\nK1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 GND NC_07 FINDER-30.22\nK2 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 GND NC_14 FINDER-30.22\nK3 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 GND NC_21 FINDER-30.22\nK4 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 GND NC_28 FINDER-30.22\n.end\n"
    },
    {
        "filename": "1615.cir",
        "prompt": "Create a circuit with a single WS2812B RGB LED controlled by two jumper connections: one for input (IN) and one for output (OUT). The LED's data input is connected to the IN jumper, and the LED's output is connected to the OUT jumper. All other LED pins are internally connected within the WS2812B component.",
        "content": ".title KiCad schematic\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ Net-_D1-Pad3_ Net-_D1-Pad4_ WS2812B\nJ1 Net-_D1-Pad3_ Net-_D1-Pad4_ Net-_D1-Pad1_ IN\nJ2 Net-_D1-Pad3_ Net-_D1-Pad2_ Net-_D1-Pad1_ OUT\n.end\n"
    },
    {
        "filename": "914.cir",
        "prompt": "Design a circuit that generates a BPSK modulated signal. The circuit should include a sinusoidal input signal, buffering capacitors, a diode-based limiter, and a series of NPN and PNP transistors configured to act as switches and amplifiers. The output should be a signal representing the BPSK modulation, with a transient analysis performed over a 30ms duration with a maximum step size of 0.25us. Utilize custom transistor models defined in \"PNP.lib\" and \"NPN.lib\" libraries. Include DC voltage sources for biasing the transistors. The circuit should have an output node labeled \"out\".",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Downloads/Design_Of_Binary_Phase_Shift_Keying_(bpsk)_Modulator_&_Demodulator_Using_Esim_By_Prof_Raghu_K/Design_Of_BPSK_by_Raghu/BPSK/PNP.lib\"\n.include \"/home/akshay/Downloads/Rc_Phase_Shift_Oscillator_By_Ms_Rohini.n,_Parkavi.k/NPN.lib\"\nV1 ip GND sin(0 20 1000)\nC2 Net-_C2-Pad1_ ip 100u\nC1 Net-_C1-Pad1_ ip 100u\nR1 Net-_Q3-Pad1_ Net-_D1-Pad2_ 68\nD1 Net-_D1-Pad2_ Net-_D1-Pad1_ D_ALT\nR2 Net-_D1-Pad1_ Net-_R2-Pad2_ 1\nR3 Net-_R2-Pad2_ Net-_Q1-Pad1_ 68\nR5 Net-_Q3-Pad1_ Net-_Q2-Pad1_ 1\nV3 GND Net-_Q1-Pad1_ dc 12\nV2 Net-_Q3-Pad1_ GND dc 12\nQ2 Net-_Q2-Pad1_ Net-_C2-Pad1_ Net-_Q2-Pad3_ Q2N2222\nC3 Net-_C3-Pad1_ out 100u\nR4 Net-_C3-Pad1_ GND 4\nQ1 Net-_Q1-Pad1_ Net-_C1-Pad1_ out Q2N2907A\nQ3 Net-_Q3-Pad1_ Net-_Q2-Pad3_ out Q2N2222\nQ4 out Net-_Q1-Pad1_ Net-_Q1-Pad1_ Q2N2222\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "841.cir",
        "prompt": "Create a SPICE netlist representing a simple connection between two 9-pin connectors. Connector J1 has pins labeled /Pin1 through /Pin9, and connector J2 has pins labeled /Pin1 through /Pin9. Both connectors share a common ground connection labeled GND. Connector J1 is connected to connector J2 via a one-to-one pin mapping (J1's /Pin1 to J2's /Pin1, J1's /Pin2 to J2's /Pin2, and so on). Use connector symbols \"Conn_01x09\" and \"Conn_01x10\" to represent the connectors.",
        "content": ".title KiCad schematic\nJ2 /Pin1 /Pin2 /Pin3 /Pin4 /Pin5 /Pin6 /Pin7 /Pin8 /Pin9 GND Conn_01x10\nJ1 /Pin1 /Pin2 /Pin3 /Pin4 /Pin5 /Pin6 /Pin7 /Pin8 /Pin9 Conn_01x09\n.end\n"
    },
    {
        "filename": "789.cir",
        "prompt": "Create a circuit that regulates a 24V input down to a stable 12V output using an LM7812 voltage regulator. Include 0.1uF decoupling capacitors on both the input (24V) and output (12V) to ground.",
        "content": ".title KiCad schematic\nU4 /24V /GND /12V LM7812\nC9 /24V /GND 0,1uF\nC10 /12V /GND 0,1uF\n.end\n"
    },
    {
        "filename": "244.cir",
        "prompt": "Design a circuit with two independent, adjustable voltage-controlled current sources. Each current source should be based on a Howland current source topology utilizing an operational amplifier (TL074) and bipolar junction transistors (2N3904). The circuit should include input terminals for control voltages (cv_1, cv_2) and input signals (in_1, in_2), and output terminals for the resulting currents (out_1, out_2). Include appropriate power supply decoupling capacitors (+12V, -12V, GND) and input protection diodes (1N4148). Provide a connector (J9) for external connections to the inputs, outputs, control voltages, and ground. Include adjustable resistors (RV2, RV3, RV5, RV6) for fine-tuning the current source outputs. The circuit should also include fixed resistors for setting the current source gains and biases.",
        "content": ".title KiCad schematic\nR1 Net-_Q1-Pad2_ in_1 220K\nC3 +12V GND 100nF\nC4 -12V GND 100nF\nC1 +12V GND 10uF\nD2 Net-_D2-Pad1_ -12V 1N4148\nD1 +12V Net-_D1-Pad2_ 1N4148\nJ5 Net-_D2-Pad1_ Net-_D2-Pad1_ GND GND GND GND GND GND Net-_D1-Pad2_ Net-_D1-Pad2_ Conn_01x10\nC2 GND -12V 10uF\nR3 Net-_R3-Pad1_ cv_1 100K\nR5 GND Net-_Q1-Pad2_ 1K\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ Net-_Q1-Pad3_ 2N3904\nQ3 Net-_Q1-Pad1_ Net-_Q3-Pad2_ Net-_Q3-Pad3_ 2N3904\nR8 Net-_Q1-Pad3_ Net-_R8-Pad2_ 20K\nR12 Net-_Q3-Pad3_ Net-_R12-Pad2_ 20K\nRV3 Net-_R8-Pad2_ +12V Net-_R12-Pad2_ 1K\nR9 Net-_Q2-Pad1_ Net-_Q1-Pad1_ 20K\nR10 -12V Net-_Q2-Pad1_ 10K\nQ2 Net-_Q2-Pad1_ Net-_Q2-Pad2_ GND 2N3904\nR6 Net-_Q2-Pad2_ Net-_R4-Pad1_ 10K\nR7 Net-_Q2-Pad2_ Net-_R7-Pad2_ 10K\nRV2 +12V Net-_R7-Pad2_ GND 10K\nR4 Net-_R4-Pad1_ Net-_R3-Pad1_ 100K\nR14 Net-_R14-Pad1_ Net-_Q3-Pad3_ 20K\nR13 GND Net-_Q3-Pad2_ 1K\nR15 Net-_R15-Pad1_ Net-_Q1-Pad3_ 20K\nR16 Net-_R14-Pad1_ GND 220K\nR17 out_1 Net-_R15-Pad1_ 220K\nR19 Net-_Q4-Pad2_ in_2 220K\nR2 Net-_R18-Pad2_ cv_2 100K\nR20 GND Net-_Q4-Pad2_ 1K\nQ4 Net-_Q4-Pad1_ Net-_Q4-Pad2_ Net-_Q4-Pad3_ 2N3904\nQ6 Net-_Q4-Pad1_ Net-_Q6-Pad2_ Net-_Q6-Pad3_ 2N3904\nR23 Net-_Q4-Pad3_ Net-_R23-Pad2_ 20K\nR26 Net-_Q6-Pad3_ Net-_R26-Pad2_ 20K\nRV6 Net-_R23-Pad2_ +12V Net-_R26-Pad2_ 1K\nR24 Net-_Q5-Pad1_ Net-_Q4-Pad1_ 20K\nR25 -12V Net-_Q5-Pad1_ 10K\nQ5 Net-_Q5-Pad1_ Net-_Q5-Pad2_ GND 2N3904\nR21 Net-_Q5-Pad2_ Net-_R18-Pad1_ 10K\nR22 Net-_Q5-Pad2_ Net-_R22-Pad2_ 10K\nRV5 +12V Net-_R22-Pad2_ GND 10K\nR18 Net-_R18-Pad1_ Net-_R18-Pad2_ 100K\nR28 Net-_R28-Pad1_ Net-_Q6-Pad3_ 20K\nR27 GND Net-_Q6-Pad2_ 1K\nR29 Net-_R29-Pad1_ Net-_Q4-Pad3_ 20K\nR30 Net-_R28-Pad1_ GND 220K\nR31 out_2 Net-_R29-Pad1_ 220K\nU1 Net-_R4-Pad1_ Net-_R3-Pad1_ GND +12V Net-_R28-Pad1_ Net-_R29-Pad1_ out_2 Net-_R18-Pad1_ Net-_R18-Pad2_ GND -12V Net-_R14-Pad1_ Net-_R15-Pad1_ out_1 TL074\nJ9 in_1 cv_1 in_2 cv_2 out_1 out_2 GND back board connector\n.end\n"
    },
    {
        "filename": "664.cir",
        "prompt": "Create a circuit with two L293D motor driver ICs (U3.1 and U3.2) controlling up to six LEDs (D1-D5 and D3.1-D3.7) as indicators for motor activity. Each L293D has inputs connected to a 6-pin header (J3.5 and J3.6) for control signals (M1A, M1B, M1PWM, M2A, M2B, M2PWM, M3A, M3B, M3PWM, M4A, M4B, M4PWM) and a separate power supply (V_MOT).  Each LED is connected in series with a 200-ohm resistor (R1-R5, R3.1-R3.7) to the L293D outputs, with the other end of the resistor connected to the LED anode and the LED cathode connected to ground.  Two 2-pin connectors (J1 and J3.1, J3.2 and J3.3) are present, likely for power or control signals. Include jumpers (JP3.5-JP3.16) to map the control signals from the 6-pin headers to named signals (M1A, M1B, etc.).",
        "content": ".title KiCad schematic\nU3.1 Net-_J3.5-Pad3_ Net-_J3.5-Pad2_ Net-_J1-Pad1_ GND GND Net-_J1-Pad2_ Net-_J3.5-Pad1_ V_MOT Net-_J3.5-Pad6_ Net-_J3.5-Pad5_ Net-_J3.1-Pad1_ GND GND Net-_J3.1-Pad2_ Net-_J3.5-Pad4_ V_MOT L293D\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Conn_01x02\nJ3.1 Net-_J3.1-Pad1_ Net-_J3.1-Pad2_ Conn_01x02\nR1 Net-_J3.5-Pad2_ Net-_D1-Pad2_ 200\nR2 Net-_J3.5-Pad1_ Net-_D2-Pad2_ 200\nR3 Net-_J3.5-Pad3_ Net-_D3-Pad2_ 200\nR4 Net-_J3.5-Pad5_ Net-_D4-Pad2_ 200\nR5 Net-_J3.5-Pad4_ Net-_D5-Pad2_ 200\nD1 GND Net-_D1-Pad2_ LED\nD2 GND Net-_D2-Pad2_ LED\nD3 GND Net-_D3-Pad2_ LED\nD4 GND Net-_D4-Pad2_ LED\nD5 GND Net-_D5-Pad2_ LED\nU3.2 Net-_J3.6-Pad2_ Net-_J3.6-Pad3_ Net-_J3.2-Pad1_ GND GND Net-_J3.2-Pad2_ Net-_J3.6-Pad1_ V_MOT Net-_J3.6-Pad6_ Net-_J3.6-Pad5_ Net-_J3.3-Pad1_ GND GND Net-_J3.3-Pad2_ Net-_J3.6-Pad4_ V_MOT L293D\nJ3.2 Net-_J3.2-Pad1_ Net-_J3.2-Pad2_ Conn_01x02\nJ3.3 Net-_J3.3-Pad1_ Net-_J3.3-Pad2_ Conn_01x02\nR3.2 Net-_J3.6-Pad3_ Net-_D3.2-Pad2_ 200\nR3.3 Net-_J3.6-Pad1_ Net-_D3.3-Pad2_ 200\nR3.4 Net-_J3.6-Pad2_ Net-_D3.4-Pad2_ 200\nR3.5 Net-_J3.6-Pad5_ Net-_D3.5-Pad2_ 200\nR3.6 Net-_J3.6-Pad4_ Net-_D3.6-Pad2_ 200\nD3.2 GND Net-_D3.2-Pad2_ LED\nD3.3 GND Net-_D3.3-Pad2_ LED\nD3.4 GND Net-_D3.4-Pad2_ LED\nD3.5 GND Net-_D3.5-Pad2_ LED\nD3.6 GND Net-_D3.6-Pad2_ LED\nR3.1 Net-_J3.5-Pad6_ Net-_D3.1-Pad2_ 200\nD3.1 GND Net-_D3.1-Pad2_ LED\nR3.7 Net-_J3.6-Pad6_ Net-_D3.7-Pad2_ 200\nD3.7 GND Net-_D3.7-Pad2_ LED\nJP3.5 NC_01 Net-_J3.5-Pad6_ M2PWM\nJP3.6 NC_02 Net-_J3.5-Pad5_ M2A\nJ3.5 Net-_J3.5-Pad1_ Net-_J3.5-Pad2_ Net-_J3.5-Pad3_ Net-_J3.5-Pad4_ Net-_J3.5-Pad5_ Net-_J3.5-Pad6_ Conn_01x06\nJP3.7 NC_03 Net-_J3.5-Pad4_ M2B\nJP3.8 NC_04 Net-_J3.5-Pad3_ M1PWM\nJP3.9 NC_05 Net-_J3.5-Pad2_ M1A\nJP3.10 NC_06 Net-_J3.5-Pad1_ M1B\nJP3.11 NC_07 Net-_J3.6-Pad6_ M4PWM\nJP3.12 NC_08 Net-_J3.6-Pad5_ M4A\nJ3.6 Net-_J3.6-Pad1_ Net-_J3.6-Pad2_ Net-_J3.6-Pad3_ Net-_J3.6-Pad4_ Net-_J3.6-Pad5_ Net-_J3.6-Pad6_ Conn_01x06\nJP3.13 NC_09 Net-_J3.6-Pad4_ M4B\nJP3.14 NC_10 Net-_J3.6-Pad3_ M3A\nJP3.15 NC_11 Net-_J3.6-Pad2_ M3PWM\nJP3.16 NC_12 Net-_J3.6-Pad1_ M3B\n.end\n"
    },
    {
        "filename": "845.cir",
        "prompt": "Create a simple circuit with a diode (1N60) connected between a node named \"Output\" and a node named \"NC_01\". Include a 3.9k\u03a9 resistor (R1) connected between a node named \"NC_02\" and ground (\"GND\"). Also, include a 10pF capacitor (C1) connected between the \"Output\" node and ground (\"GND\").",
        "content": ".title KiCad schematic\nD1 Output NC_01 1N60\nR1 NC_02 GND 3.9k\nC1 Output GND 10p\n.end\n"
    },
    {
        "filename": "756.cir",
        "prompt": "Design a circuit featuring an ESP32-WROOM-32 microcontroller (U2) with multiple connection points (+BATT, +3V3, GND) via numerous connectors (J1-J12, J14, J15). Include a buzzer (BZ1) driven by a resistor (R2) and a diode (D2). Implement a power supply section with capacitors (C2, C3, C4) and a resistor (R1) for voltage regulation. Add a Schottky diode (D1) for potential overvoltage protection. Incorporate an LF33 operational amplifier (U1) with a capacitor (C1) in its circuit. Include a transistor (Q1) acting as a switch controlled by DTR and RTS signals from a serial connection (J14), and a DPDT switch (SW1) for selecting between different power sources. A TSDP341xx sensor (U3) is also present. The circuit should have a title \"KiCad schematic\".",
        "content": ".title KiCad schematic\nU2 GND +3V3 EN NC_01 NC_02 NC_03 NC_04 SV0 SV1 SV2 SV3 SV4 SV5 SV6 GND SV7 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 SV8 SV9 IO0 SV10 SV11 Net-_BZ1-Pad1_ Net-_U2-Pad29_ Net-_R2-Pad1_ NC_11 NC_12 Net-_J15-Pad4_ Net-_J14-Pad5_ Net-_J14-Pad4_ Net-_J15-Pad3_ NC_13 GND GND ESP32-WROOM-32\nBZ1 Net-_BZ1-Pad1_ GND Buzzer\nR2 Net-_R2-Pad1_ Net-_D2-Pad2_ 100\nD2 GND Net-_D2-Pad2_ LED\nU3 Net-_U2-Pad29_ GND +3V3 TSDP341xx\nJ1 SV0 +BATT GND Conn_01x03\nJ2 SV1 +BATT GND Conn_01x03\nJ3 SV2 +BATT GND Conn_01x03\nJ4 SV3 +BATT GND Conn_01x03\nJ5 SV4 +BATT GND Conn_01x03\nJ6 SV5 +BATT GND Conn_01x03\nJ7 SV6 +BATT GND Conn_01x03\nJ8 SV7 +BATT GND Conn_01x03\nJ9 SV8 +BATT GND Conn_01x03\nJ10 SV9 +BATT GND Conn_01x03\nJ11 SV10 +BATT GND Conn_01x03\nJ12 SV11 +BATT GND Conn_01x03\nU1 Net-_C1-Pad1_ GND +3V3 LF33_TO252\nJ13 GND Net-_J13-Pad2_ Conn_01x02\nC1 Net-_C1-Pad1_ GND 10u\nC2 +3V3 GND 0.1u\nC3 +3V3 GND 47u\nD1 Net-_C1-Pad1_ +5V D_Schottky\nC4 EN GND 0.1u\nR1 +3V3 EN 10k\nJ14 +5V DTR RTS Net-_J14-Pad4_ Net-_J14-Pad5_ GND Conn_01x06\nQ1 RTS DTR IO0 RTS DTR DTR EN EN STS2DNE60\nSW1 Net-_C1-Pad1_ Net-_J13-Pad2_ NC_14 +BATT Net-_J13-Pad2_ NC_15 SW_DPDT_x2\nJ15 +3V3 GND Net-_J15-Pad3_ Net-_J15-Pad4_ Conn_01x04\n.end\n"
    },
    {
        "filename": "455.cir",
        "prompt": "Design a circuit with the following features: a 15V input connected to a DB9 female connector, voltage regulation to +9V and +5V using L7805 and L7809 regulators, a 3.3V output available on a 6-pin header, an ESP32-WROOM-32D module connected to the +5V rail, and level shifting between a PIC32 microcontroller (with RX/TX signals) and the ESP32 using a SN75179BD transceiver. Include decoupling capacitors (0.1uF and 0.33uF) for the voltage rails. Add indicator LEDs for status, with current limiting resistors (220 ohms and 470 ohms). Protect the +15V rail with a diode. A 1K resistor connects the ESP32 RX pin to a 3.3V rail through a 1N4148 diode.",
        "content": ".title KiCad schematic\nJ1 GND NC_01 NC_02 NC_03 /15V_UnProtected GND /PIC32_RX /PIC32_~RX /PIC32_~TX /PIC32_TX DB9_Female_MountingHoles\nU1 +9V GND +5V L7805\nU?1 +5V /ESP32_RX_5V NC_04 GND /PIC32_RX /PIC32_~RX /PIC32_~TX /PIC32_TX SN75179BD\nR1 Net-_D3-Pad2_ /ESP32_RX_5V 1K\nD3 +3V3 Net-_D3-Pad2_ 1N4148\nD6 Net-_D6-Pad1_ NC_05 LED\nD5 Net-_D5-Pad1_ NC_06 LED\nR3 Net-_D5-Pad1_ GND 220\nR4 Net-_D6-Pad1_ GND 220\nU3 Net-_C1-Pad1_ GND +9V L7809\nC2 +9V GND 0.1uF 16V\nC3 +5V GND 0.1uF 16V\nC1 Net-_C1-Pad1_ GND 0.33uF 50v\nJ2 +3V3 +5V +9V GND NC_07 NC_08 Conn_01x06_Female\nD1 Net-_C1-Pad1_ /15V_UnProtected B120-E3\nD2 GND Net-_D2-Pad2_ LED\nR2 +5V Net-_D2-Pad2_ 470\nU2 Net-_U2-Pad1_ NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 Net-_U2-Pad1_ NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 Net-_U2-Pad1_ ESP32-WROOM-32D\n.end\n"
    },
    {
        "filename": "380.cir",
        "prompt": "Design a second-order active filter circuit utilizing three AD8051 operational amplifiers. The circuit should implement a Sallen-Key topology. The input signal is a 5V amplitude, 50Hz sine wave applied to the 'in' node. The circuit includes DC bias voltages of -2V and 2V applied through resistors to intermediate nodes. Diodes are used in the feedback network. A 10M\u03a9 resistor is connected from the output ('out') to ground to provide a DC path. The op-amps are powered by a 15V supply (VDD) and ground (VSS). Resistor values are primarily 5.6k\u03a9 and 1.8k\u03a9, with a 1.5k\u03a9 resistor also present.",
        "content": ".title KiCad schematic\n.include \"C:\\Users\\Mind\\Downloads\\Kicad\\kicad-source-mirror-master\\kicad-source-mirror-master\\demos\\simulation\\sallen_key\\ad8051.lib\"\nR3 Net-_D2-Pad1_ in 5.6k\nR7 GND Net-_R7-Pad2_ 1.8k\nR4 Net-_D2-Pad1_ Net-_R4-Pad2_ 5.6k\nR8 Net-_D4-Pad2_ Net-_D2-Pad1_ 5.6k\nR11 Net-_R10-Pad1_ Net-_D4-Pad2_ 5.6k\nR12 out Net-_R10-Pad1_ 5.6k\nR13 GND Net-_R13-Pad2_ 1.5k\nR14 GND out 5.6k\nR5 GND Net-_R5-Pad2_ 1.8k\nR9 Net-_R10-Pad1_ in 5.6k\nR10 Net-_R10-Pad1_ Net-_D3-Pad1_ 5.6k\nR2 Net-_D1-Pad2_ Net-_R2-Pad2_ 5.6k\nR6 Net-_D3-Pad1_ Net-_D1-Pad2_ 5.6k\nR1 Net-_D1-Pad2_ in 5.6k\nV1 in GND sin(0 5 50)\nV2 Net-_R4-Pad2_ GND dc -2\nV3 Net-_R2-Pad2_ GND dc 2\nD4 Net-_D2-Pad2_ Net-_D4-Pad2_ D\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ D\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D\nD3 Net-_D3-Pad1_ Net-_D1-Pad1_ D\nR15 GND out 10meg\nV5 GND VSS dc 15\nV4 VDD GND dc 15\nXU1 Net-_R5-Pad2_ Net-_D1-Pad2_ VDD VSS Net-_D1-Pad1_ AD8051\nXU3 Net-_R13-Pad2_ Net-_R10-Pad1_ VDD VSS out AD8051\nXU2 Net-_R7-Pad2_ Net-_D2-Pad1_ VDD VSS Net-_D2-Pad2_ AD8051\n.end\n"
    },
    {
        "filename": "1241.cir",
        "prompt": "Design a circuit board connector breakout with multiple signal and power connections. The board features several connectors (J1-J15) with varying pin counts, connecting to signals for eDP (embedded DisplayPort), camera (CAM), gyroscope/sensor (GSENS), touch screen (TOUCH), microphone (MIC), and general purpose/unused (NC) connections. Include power rails for VCC (eDP_VCC, CAM_VCC, TOUCH_VCC, GSENS_VCC) and VLED (eDP_VLED). Ground connections (GND) are extensively used throughout the design. Specific signals include: eDP_VLED, CAM_P_1, TOUCH_P_1, TOUCH_D1, TOUCH_D2, CAM_EN, MIC_S, MIC, GSENS_PI, GSENS_S, and connections labeled with \"_U\" and \"_S\" suffixes for various modules. The connectors are labeled with functional groupings (e.g., eDP, CAM, TOUCH). Some connectors have unused pins (NC).",
        "content": ".title KiCad schematic\nJ14 eDP_VCC eDP_VCC GSENS_VCC TOUCH_VCC CAM_P_1 CAM_VCC NC_01 NC_02 NC_03 GND NC_04 NC_05 GND NC_06 NC_07 GND NC_08 NC_09 GND NC_10 NC_11 TOUCH_P_1 TOUCH_D1 TOUCH_D2 GND NC_12 NC_13 GND NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 eDP_VLED eDP_VLED eDP_VLED GND LENOVO_FPC\nJ1 NC_23 NC_24 NC_25 NC_26 GND GND CAM_U\nJ4 NC_27 NC_28 NC_29 GND GND MIC_S\nJ7 NC_30 NC_31 NC_32 GND MIC\nJ3 NC_33 NC_34 CAM_EN\nJ8 CAM_VCC GND CAM_VCC\nJ9 GSENS_VCC NC_35 NC_36 NC_37 GND GSENS_PI\nJ5 NC_38 NC_39 NC_40 NC_41 GND GSENS_S\nJ2 NC_42 TOUCH_D2 TOUCH_D1 NC_43 GND GND TOUCH_U\nJ13 TOUCH_VCC TOUCH_D1 TOUCH_D2 GND GND TOUCH_S\nJ6 TOUCH_P_1 GND TOUCH_P1\nJ11 TOUCH_VCC GND TOUCH_VCC\nJ12 TOUCH_VCC TOUCH_D1 TOUCH_D2 TOUCH_P_1 GND TOUCH\nJ10 CAM_VCC NC_44 NC_45 CAM_P_1 GND CAM\nJ15 NC_46 NC_47 NC_48 NC_49 NC_50 CAM_S\n.end\n"
    },
    {
        "filename": "190.cir",
        "prompt": "Design a circuit with two 3.5mm audio jacks (input and output), several capacitors for filtering and coupling, resistors for biasing and potentially gain control, and an ADA4807-2 operational amplifier configured for audio processing. The input jack connects to the amplifier through a series of capacitors and resistors. The output jack is driven by the amplifier's output, also potentially through resistors. The circuit should include power and ground connections (represented by the netlist labels). The capacitors (C176, C177, C178, C179) are used for signal coupling and filtering, and resistors (R305, R306, R307, R308) are used for biasing and impedance matching.",
        "content": ".title KiCad schematic\nJ58 Net-_J58-Pad1_ Net-_J58-Pad2_ NC_01 Audio-Jack-3\nC176 NC_02 Net-_C176-Pad2_ C\nC178 NC_03 Net-_C176-Pad2_ C\nC177 Net-_C177-Pad1_ NC_04 C\nC179 Net-_C177-Pad1_ NC_05 C\nJ57 Net-_C176-Pad2_ NC_06 Net-_J57-Pad3_ Net-_J57-Pad4_ NC_07 Net-_C177-Pad1_ InConnector\nJ59 NC_08 NC_09 Net-_J58-Pad2_ Net-_J58-Pad1_ NC_10 NC_11 OutConnector\nR306 Net-_R306-Pad1_ Net-_J58-Pad1_ R\nR305 NC_12 Net-_J58-Pad1_ R\nU34 Net-_J58-Pad1_ Net-_R306-Pad1_ Net-_J57-Pad4_ NC_13 Net-_J57-Pad3_ Net-_R307-Pad1_ Net-_J58-Pad2_ NC_14 ADA4807-2ARM\nR307 Net-_R307-Pad1_ Net-_J58-Pad2_ R\nR308 NC_15 Net-_J58-Pad2_ R\n.end\n"
    },
    {
        "filename": "426.cir",
        "prompt": "Design a circuit with the following functionality: A sample and hold circuit with adjustable input and output levels, triggered by a pulse signal. The circuit includes a clock input, a control voltage input, a triangular wave input, and sawtooth wave outputs. It utilizes op-amps (TL074, TL072, CA3080) for buffering and signal conditioning, and bipolar junction transistors (2N3904, 2N3906, 2N3819) for switching and amplification. The circuit incorporates potentiometers for fine-tuning the signal levels and includes 1N914 and 1N47xxA diodes for protection or signal shaping. A 74LS93 binary decoder is present, though its specific role isn't immediately clear from the connections. The circuit is designed for signal processing applications, likely involving waveform generation or analysis. Include connectors for input signals (CLK IN, CV IN, S&H IN, TRI, PLS, SAW) and ground. Use small capacitors (CP1_Small) throughout the circuit. Resistors are generally labeled as R_US.",
        "content": ".title KiCad schematic\nU4 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 74LS93\nU1 Net-_C4-Pad2_ Net-_R2-Pad1_ NC_11 NC_12 NC_13 Net-_C2-Pad2_ Net-_C2-Pad1_ Net-_J8-Pad1_ NC_14 Net-_R10-Pad1_ NC_15 Net-_C6-Pad1_ Earth Net-_C8-Pad1_ TL074\nU3 Net-_C5-Pad2_ Net-_R14-Pad2_ NC_16 NC_17 Net-_C5-Pad1_ Net-_R19-Pad2_ Net-_J9-Pad3_ NC_18 TL072\nU2 NC_19 NC_20 Net-_R12-Pad2_ NC_21 Net-_R9-Pad1_ Net-_R8-Pad1_ NC_22 NC_23 CA3080\nD3 NC_24 NC_25 1N914\nD2 NC_26 NC_27 1N47xxA\nRV4 NC_28 NC_29 NC_30 R_POT_TRIM_US\nRV2 NC_31 Net-_R5-Pad2_ NC_32 R_POT_TRIM_US\nJ6 NC_33 NC_34 NC_35 PJ301M-12\nQ5 Net-_C6-Pad2_ NC_36 NC_37 2N3904\nQ7 NC_38 NC_39 NC_40 2N3906\nQ6 NC_41 NC_42 NC_43 2N3819_NonStock\nQ1 Net-_C3-Pad1_ Net-_D1-Pad2_ Net-_J1-Pad1_ 2N3819_NonStock\nR24 NC_44 NC_45 R_US\nC7 NC_46 NC_47 CP1_Small\nJ1 Net-_J1-Pad1_ NC_48 NC_49 S&H IN\nR1 Net-_J1-Pad1_ Net-_D1-Pad2_ R_US\nD1 Net-_C1-Pad1_ Net-_D1-Pad2_ 1N914\nC3 Net-_C3-Pad1_ NC_50 CP1_Small\nR11 Net-_J5-Pad1_ NC_51 R_US\nQ3 Net-_J5-Pad1_ Net-_C3-Pad1_ NC_52 2N3819_NonStock\nJ2 Net-_C1-Pad2_ NC_53 NC_54 CLK IN\nJ3 Net-_J3-Pad1_ NC_55 NC_56 CV IN\nJ4 NC_57 NC_58 NC_59 PJ301M-12\nR7 Net-_C1-Pad1_ NC_60 R_US\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ CP1_Small\nJ5 Net-_J5-Pad1_ NC_61 NC_62 S&H OUT\nRV1 NC_63 Net-_R4-Pad2_ NC_64 R_POT_TRIM_US\nR2 Net-_R2-Pad1_ Net-_J3-Pad1_ R_US\nR3 Net-_R2-Pad1_ NC_65 R_US\nR4 Net-_R2-Pad1_ Net-_R4-Pad2_ R_US\nR5 Net-_R2-Pad1_ Net-_R5-Pad2_ R_US\nJ7 Net-_C2-Pad1_ NC_66 NC_67 TRI\nJ8 Net-_J8-Pad1_ NC_68 NC_69 PLS\nQ2 Net-_C4-Pad1_ Net-_C4-Pad2_ Net-_Q2-Pad3_ 2N3906\nR9 Net-_R9-Pad1_ Net-_Q2-Pad3_ R_US\nR8 Net-_R8-Pad1_ Net-_C2-Pad2_ R_US\nR6 Net-_C4-Pad1_ Net-_R2-Pad1_ R_US\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ CP1_Small\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ CP1_Small\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ CP1_Small\nR10 Net-_R10-Pad1_ Net-_C2-Pad1_ R_US\nR13 Net-_J8-Pad1_ Net-_R10-Pad1_ R_US\nR15 Net-_J8-Pad1_ Net-_R12-Pad2_ R_US\nR12 NC_70 Net-_R12-Pad2_ R_US\nR16 Net-_R14-Pad2_ Net-_C2-Pad1_ R_US\nR14 Net-_R14-Pad1_ Net-_R14-Pad2_ R_US\nRV3 NC_71 Net-_R14-Pad1_ NC_72 R_POT_TRIM_US\nQ4 NC_73 Net-_Q4-Pad2_ Net-_C5-Pad1_ 2N3819_NonStock\nJ9 Earth NC_74 Net-_J9-Pad3_ SAW\nR18 Net-_R14-Pad2_ Net-_C5-Pad2_ R_US\nR19 Net-_C5-Pad2_ Net-_R19-Pad2_ R_US\nR21 Net-_R19-Pad2_ Net-_J9-Pad3_ R_US\nR17 Net-_J8-Pad1_ Net-_Q4-Pad2_ R_US\nR20 Net-_C5-Pad2_ Net-_C5-Pad1_ R_US\nR22 NC_75 Net-_C6-Pad2_ R_US\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ CP1_Small\nR23 Net-_C8-Pad1_ Net-_C6-Pad1_ R_US\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ CP1_Small\nR25 Net-_C8-Pad2_ NC_76 R_US\nJ10 Earth NC_77 Net-_C8-Pad2_ SAW\n.end\n"
    },
    {
        "filename": "509.cir",
        "prompt": "Design a circuit featuring a BGM13S microcontroller with USB communication, a CP2102N USB-to-UART bridge, and a 3.3V LDO regulator. The circuit includes a USB Micro-B connector (J1) for data and power, a 5V input, and a 3.3V output regulated by an LP5907MFX-3.3. A 4.7uF and 0.1uF capacitor filter the 3.3V supply. The CP2102N (U3) connects to the BGM13S's UART0 TX/RX pins. A 22.1k and 47.5k resistor network (R4, R5) is connected to the CP2102N's RTS/CTS pins. A 1k resistor (R3) provides a pull-up on a net. A push button (SW1) is connected to the reset pin (/~nRESET) with a 0.1uF decoupling capacitor (C1). A Cortex SWD connector (J2) provides access to the BGM13S's SWDIO, SWCLK, and SWO pins. Seven CapSense pins (/LESENSE1 - /LESENSE7) are grouped together and connected to a capacitor (C4). Test points (TP1, TP2, TP3) are provided for 5V, 3.3V, and GND respectively. The BGM13S has numerous unconnected pins (NC_xx). A Schottky diode (D1) protects the USB data lines (/D- and /D+). A 1uF capacitor (C2) filters the 5V supply and another 1uF capacitor (C3) filters the 3.3V supply.\n\n\n\n",
        "content": ".title KiCad schematic\nU2 GND Net-_U2-Pad2_ Net-_U2-Pad2_ GND GND /LESENSE1 /LESENSE2 /LESENSE3 /LESENSE4 /LESENSE5 /LESENSE6 /LESENSE7 /USART0_TX /USART0_RX NC_01 NC_02 /USART0_CTS /USART0_RTS NC_03 GND NC_04 +3V3 NC_05 +3V3 NC_06 NC_07 NC_08 NC_09 /SWO NC_10 GND NC_11 NC_12 /SWCLK /SWDIO NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 /~nRESET GND GND GND GND GND GND GND BGM13S\nR3 +3V3 Net-_R3-Pad2_ 1k\nD1 GND /D- /D+ +5V SP0503BAHT\nC6 +3V3 GND 4.7u\nC5 +3V3 GND 0.1u\nU3 NC_21 NC_22 GND /D+ /D- +3V3 +3V3 Net-_R4-Pad1_ Net-_R3-Pad2_ NC_23 NC_24 GND NC_25 NC_26 /USART0_RTS /USART0_CTS /USART0_TX /USART0_RX NC_27 NC_28 GND CP2102N-A01-GQFN20\nR5 GND Net-_R4-Pad1_ 47.5k\nR4 Net-_R4-Pad1_ +5V 22.1k\nC1 /~nRESET GND 0.1u\nU1 +5V GND +5V NC_29 +3V3 LP5907MFX-3.3\nC2 +5V GND 1u\nC3 +3V3 GND 1u\nJ2 +3V3 /SWDIO GND /SWCLK GND /SWO NC_30 NC_31 NC_32 /~nRESET Cortex SWD Connector\nSW1 /~nRESET GND SW_Push\nTP2 +3V3 +3.3V\nTP1 +5V +5V\nTP3 GND GND\nC4 /LESENSE1 /LESENSE2 /LESENSE3 /LESENSE4 /LESENSE5 /LESENSE6 /LESENSE7 CapSense_01x07\nJ1 +5V /D- /D+ NC_33 GND GND USB_B_Micro\n.end\n"
    },
    {
        "filename": "735.cir",
        "prompt": "Design a digital logic circuit implementing a 2-bit wide data bus with input enable and output enable functionality, utilizing only N-channel MOSFETs as switches and pull-up resistors. The circuit should have two input signals (/I and /W) representing the data bits, and two output signals (/O and /IandW). Include logic for: NOT(/I), NOT(/W), I AND W (/IandW), I OR NOT(W) (/InornotW), and O NOR (I AND W) (/OnorIandW). The circuit should also include a 2-pole connector for VCC and GND, and a 2-bit bus connector for input and output signals. Use 2N7000 MOSFETs and equal value resistors (R) for pull-ups.\n",
        "content": ".title KiCad schematic\nQ1 GND /I /notI 2N7000\nQ2 GND /notI /IandW 2N7000\nQ3 GND /notW /IandW 2N7000\nQ4 GND /notW /InornotW 2N7000\nQ5 GND /I /InornotW 2N7000\nQ8 GND /OnorIandW /O 2N7000\nQ9 GND /InornotW /O 2N7000\nQ6 GND /IandW /OnorIandW 2N7000\nQ7 GND /O /OnorIandW 2N7000\nR1 VCC /notI R\nR2 VCC /IandW R\nR4 VCC /OnorIandW R\nR3 VCC /InornotW R\nR5 VCC /O R\nJ1 /notW /I J2-2_bit_bus\nJ3 /O J1-1_bit_bus\nJ2 GND VCC J2-2_pole_connector\n.end\n"
    },
    {
        "filename": "991.cir",
        "prompt": "Generate a simple RC circuit with a pulsed voltage source. The circuit should include a 1k\u03a9 resistor (R1) connected between a pulsed voltage source (V1) and a 10\u00b5F capacitor (C1). The capacitor (C1) should be connected to ground. The pulsed voltage source (V1) should output a pulse from 0V to 5V at 0.5ms, hold at 5V for 49.5ms, return to 0V at 50ms, and hold at 0V for 50ms, repeating this pattern.",
        "content": ".title KiCad schematic\nV1 Net-_R1-Pad2_ GND pwl(0m 0 0.5m 5 50m 5 50.5m 0 100m 0)\nR1 Net-_C1-Pad1_ Net-_R1-Pad2_ 1k\nC1 Net-_C1-Pad1_ GND 10u\n.end\n"
    },
    {
        "filename": "4.cir",
        "prompt": "Create a SPICE netlist representing a circuit with four 12-input NAND gates (NX1-NX4) and two 9-input NAND gates (N1-N2). All NAND gates share a common power supply input labeled \"IN-12A\" for the 12-input gates and \"IN-15A\" and \"IN-15B\" for the 9-input gates. Each NAND gate has twelve or nine unconnected inputs (NC_01 through NC_59) respectively. The netlist should include a title \"KiCad schematic\" and end with a \".end\" statement.",
        "content": ".title KiCad schematic\nNX1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 IN-12A\nNX2 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 IN-12A\nNX3 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 IN-12A\nNX4 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 IN-12A\nN1 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 IN-15A\nN2 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 IN-15B\n.end\n"
    },
    {
        "filename": "961.cir",
        "prompt": "Create a circuit board with multiple power rails (+5V, +3.3V, +12V, +15V, and a battery voltage +BATT), several connectors for interfacing with external devices (labeled M1A/B, M2A/B, etc., SDA/SCL, RX/TX, IO0-IO7, SERV1-SERV6, A1/B1/Z1/A2/B2/Z2), indicator LEDs for various voltage rails, several switches (K1-K15) for power control, and two DC-DC converters (LM1086-3.3 and TRACO-25-1211/1212) to generate regulated voltages. Include bypass capacitors (C1). The circuit should have multiple connection points (CONN_2, CONN_4, CONN_5, CONN_6, CONN_8, CONN_12) to facilitate modular connections.",
        "content": ".title KiCad schematic\nP9 GND +5VD +5V +12V +15V CONN_5\nP13 GND GND GND GND GND GND CONN_6\nP7 /CONNECTEURS/M1A /CONNECTEURS/M1B /CONNECTEURS/M2A /CONNECTEURS/M2B /CONNECTEURS/M3A /CONNECTEURS/M3B /CONNECTEURS/M4A /CONNECTEURS/M4B /CONNECTEURS/M5A /CONNECTEURS/M5B /CONNECTEURS/M6A /CONNECTEURS/M6B CONN_12\nP8 GND GND /CONNECTEURS/SDA /CONNECTEURS/SCL /CONNECTEURS/RX /CONNECTEURS/TX NC_01 NC_02 /CONNECTEURS/IO0 /CONNECTEURS/IO1 /CONNECTEURS/IO2 /CONNECTEURS/IO3 /CONNECTEURS/IO4 /CONNECTEURS/IO5 /CONNECTEURS/IO6 /CONNECTEURS/IO7 NC_03 NC_04 GND NC_05 /CONNECTEURS/SERV1 GND /CONNECTEURS/SERV2 GND /CONNECTEURS/SERV3 GND /CONNECTEURS/SERV4 NC_06 /CONNECTEURS/SERV5 GND /CONNECTEURS/SERV6 NC_07 /CONNECTEURS/A1 /CONNECTEURS/A2 /CONNECTEURS/B1 /CONNECTEURS/B2 /CONNECTEURS/Z1 /CONNECTEURS/Z2 GND GND HE10-40\nP12 /CONNECTEURS/SERV1 /CONNECTEURS/SERV2 /CONNECTEURS/SERV3 /CONNECTEURS/SERV4 /CONNECTEURS/SERV5 /CONNECTEURS/SERV6 CONN_6\nP11 /CONNECTEURS/IO0 /CONNECTEURS/IO1 /CONNECTEURS/IO2 /CONNECTEURS/IO3 /CONNECTEURS/IO4 /CONNECTEURS/IO5 /CONNECTEURS/IO6 /CONNECTEURS/IO7 CONN_8\nP10 /CONNECTEURS/A1 /CONNECTEURS/B1 /CONNECTEURS/Z1 /CONNECTEURS/A2 /CONNECTEURS/B2 /CONNECTEURS/Z2 GND +15V CONN_8\nP18 /CONNECTEURS/M5A /CONNECTEURS/M5B /CONNECTEURS/M6A /CONNECTEURS/M6B CONN_4\nP17 /CONNECTEURS/M3A /CONNECTEURS/M3B /CONNECTEURS/M4A /CONNECTEURS/M4B CONN_4\nP15 GND /CONNECTEURS/TX +5VD /CONNECTEURS/RX CONN_4\nP16 /CONNECTEURS/M1A /CONNECTEURS/M1B /CONNECTEURS/M2A /CONNECTEURS/M2B CONN_4\nP14 GND +5VD /CONNECTEURS/SCL /CONNECTEURS/SDA CONN_4\nP5 GND +5VD +5V +12V +15V CONN_5\nP4 GND +5VD +5V +12V +15V CONN_5\nP3 GND +5VD +5V +12V +15V CONN_5\nP1 GND +5VD +5V +12V +15V CONN_5\nP2 GND +5VD +5V +12V +15V CONN_5\nD5 +12V Net-_D5-Pad2_ LED\nD4 +3.3V Net-_D4-Pad2_ LED\nD3 +5VD Net-_D3-Pad2_ LED\nD1 +BATT Net-_D1-Pad2_ LED\nD2 +15V Net-_D2-Pad2_ LED\nR1 GND Net-_D1-Pad2_ R\nR2 GND Net-_D2-Pad2_ R\nR5 Net-_D5-Pad2_ GND R\nR4 Net-_D4-Pad2_ GND R\nR3 Net-_D3-Pad2_ GND R\nK7 GND +5VD CONN_2\nK2 +15V +BATT CONN_2\nK1 +BATT GND CONN_2\nK15 GND +12V CONN_2\nK14 GND +12V CONN_2\nK13 GND +12V CONN_2\nK12 GND +12V CONN_2\nK11 GND +12V CONN_2\nK10 GND +12V CONN_2\nU3 +15V GND NC_08 +12V GND NC_09 TRACO-25-1212\nK9 GND +3.3V CONN_2\nK8 GND +3.3V CONN_2\nK6 GND +5VD CONN_2\nK5 GND +5VD CONN_2\nK4 GND +5VD CONN_2\nK3 GND +5VD CONN_2\nC1 +3.3V GND 10u/10V\nU1 GND +5VD +3.3V LM1086-3.3\nU2 +15V GND NC_10 +5VD GND NC_11 TRACO-25-1211\n.end\n"
    },
    {
        "filename": "976.cir",
        "prompt": "Design a circuit with two parallel signal paths. Each path consists of an input connector, a series combination of an inductor and a resistor, followed by multiple capacitors connected to ground, and finally an output connector. The first path utilizes connectors J30 and J31, with components C81, C83, C82, C84, R237, and L1, and C246, C247. The second path utilizes connectors J32 and J33, with components C86, C88, C87, C89, R238, R239, L2, L3, and C248, C249, C250, C251, C90, C91. All capacitors are standard capacitors. The inductors and resistors are standard components. The connectors are defined as InConnector and OutConnector.",
        "content": ".title KiCad schematic\nC81 NC_01 Net-_C81-Pad2_ C\nC83 NC_02 Net-_C81-Pad2_ C\nC82 Net-_C82-Pad1_ NC_03 C\nC84 Net-_C82-Pad1_ NC_04 C\nJ30 Net-_C81-Pad2_ NC_05 Net-_J30-Pad3_ Net-_J30-Pad3_ NC_06 Net-_C82-Pad1_ InConnector\nJ31 NC_07 NC_08 Net-_C246-Pad1_ Net-_C246-Pad1_ NC_09 NC_10 OutConnector\nC85 Net-_C246-Pad1_ NC_11 C\nR237 Net-_C246-Pad1_ Net-_J30-Pad3_ R\nL1 Net-_C246-Pad1_ NC_12 L\nC246 Net-_C246-Pad1_ NC_13 C\nC247 Net-_C246-Pad1_ NC_14 C\nC86 NC_15 Net-_C86-Pad2_ C\nC88 NC_16 Net-_C86-Pad2_ C\nC87 Net-_C87-Pad1_ NC_17 C\nC89 Net-_C87-Pad1_ NC_18 C\nJ32 Net-_C86-Pad2_ NC_19 Net-_J32-Pad3_ Net-_J32-Pad4_ NC_20 Net-_C87-Pad1_ InConnector\nJ33 NC_21 NC_22 Net-_C248-Pad1_ Net-_C249-Pad1_ NC_23 NC_24 OutConnector\nC91 Net-_C249-Pad1_ NC_25 C\nR239 Net-_C249-Pad1_ Net-_J32-Pad4_ R\nL3 Net-_C249-Pad1_ NC_26 L\nC90 Net-_C248-Pad1_ NC_27 C\nR238 Net-_C248-Pad1_ Net-_J32-Pad3_ R\nL2 Net-_C248-Pad1_ NC_28 L\nC248 Net-_C248-Pad1_ NC_29 C\nC250 Net-_C248-Pad1_ NC_30 C\nC249 Net-_C249-Pad1_ NC_31 C\nC251 Net-_C249-Pad1_ NC_32 C\n.end\n"
    },
    {
        "filename": "1769.cir",
        "prompt": "Create a circuit with multiple analog input channels (A1-A8) that are multiplexed and processed, likely for data acquisition or control. The circuit includes level shifting, potentially for interfacing with different voltage domains. It features an FPGA (iCE40HX4K) for digital logic and control, powered by +1V2 and +2V5 voltage rails generated from a +5V supply using voltage regulators (MIC94310). Analog signals are conditioned using op-amps (MC4558CPT) and a DAC (DAC084S085). Comparators (LM339) are used for signal comparison. The system includes power supply filtering (capacitors) and connectors for input signals and power. There are multiple 4-to-1 multiplexers (74HC4051) used to select between input channels. The circuit also includes mounting holes and several unconnected pins (NC_xx) for flexibility.",
        "content": ".title KiCad schematic\nJ2 GND +5V NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NEIGHBOR2\nJ1 GND VCC NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 NEIGHBOR1\nJ7 NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 NC_94 NC_95 NC_96 BONUS_ROW\nMH3 GND MOUNTING_HOLE\nMH4 GND MOUNTING_HOLE\nMH1 GND MOUNTING_HOLE\nMH2 GND MOUNTING_HOLE\nU10 NC_97 NC_98 NC_99 NC_100 GND VCC NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 GND NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 +1V2 NC_120 NC_121 VCC NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 +1V2 NC_131 NC_132 NC_133 NC_134 NC_135 VCC NC_136 NC_137 NC_138 NC_139 NC_140 NC_141 Net-_C1-Pad2_ Net-_C1-Pad1_ NC_142 NC_143 VCC NC_144 GND NC_145 NC_146 NC_147 NC_148 NC_149 /CDONE /CRESET NC_150 NC_151 GND NC_152 /SPI_SSEL VCC NC_153 NC_154 NC_155 NC_156 NC_157 NC_158 NC_159 NC_160 NC_161 NC_162 NC_163 NC_164 NC_165 GND NC_166 NC_167 VCC NC_168 NC_169 +1V2 NC_170 NC_171 NC_172 NC_173 NC_174 NC_175 NC_176 VCC NC_177 NC_178 GND NC_179 NC_180 NC_181 NC_182 +2V5 Net-_J3-Pad1_ NC_183 +1V2 NC_184 NC_185 NC_186 NC_187 NC_188 NC_189 NC_190 NC_191 NC_192 NC_193 NC_194 VCC NC_195 NC_196 Net-_C3-Pad1_ Net-_C3-Pad2_ NC_197 NC_198 NC_199 VCC GND NC_200 NC_201 NC_202 NC_203 NC_204 NC_205 NC_206 GND NC_207 NC_208 NC_209 NC_210 iCE40HX4K\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 100nF\nC2 Net-_C1-Pad1_ Net-_C1-Pad2_ 10uF\nR1 Net-_C1-Pad1_ +1V2 100\nJ3 Net-_J3-Pad1_ GND Conn_01x02\nC4 Net-_C3-Pad1_ Net-_C3-Pad2_ 100nF\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 10uF\nR2 Net-_C3-Pad1_ +1V2 100\nR5 GND /SPI_SSEL 10k\nR4 VCC /CRESET 10k\nR3 VCC /CDONE 10k\nU18 NC_211 NC_212 +5V /inputs, level shifters, comparators/DAC2 /inputs, level shifters, comparators/COMP1 /inputs, level shifters, comparators/COMP1 /inputs, level shifters, comparators/COMP2 /inputs, level shifters, comparators/DAC3 /inputs, level shifters, comparators/COMP1 NC_213 /inputs, level shifters, comparators/COMP2 GND NC_214 NC_215 LM339\nC5 +5V GND 0.1uF\nJ4 /inputs, level shifters, comparators/A1 /inputs, level shifters, comparators/A2 /inputs, level shifters, comparators/A3 /inputs, level shifters, comparators/A4 /inputs, level shifters, comparators/A5 /inputs, level shifters, comparators/A6 /inputs, level shifters, comparators/A7 /inputs, level shifters, comparators/A8 /inputs, level shifters, comparators/VCCA GND Conn_02x05_Odd_Even\nJ5 NC_216 NC_217 NC_218 NC_219 NC_220 NC_221 NC_222 NC_223 NC_224 GND Conn_02x05_Odd_Even\nU1 /inputs, level shifters, comparators/DAC2 /inputs, level shifters, comparators/COMP1 /inputs, level shifters, comparators/A1 /inputs, level shifters, comparators/COMP2 /inputs, level shifters, comparators/DAC3 NC_225 GND GND NC_226 NC_227 NC_228 /inputs, level shifters, comparators/ADC Net-_R6-Pad1_ Net-_R10-Pad1_ Net-_U1-Pad15_ +5V 74HC4051\nR6 Net-_R6-Pad1_ GND R\nR10 Net-_R10-Pad1_ /inputs, level shifters, comparators/VCCA R\nU5 +1V2 GND NC_229 Net-_U1-Pad15_ NC_230 /inputs, level shifters, comparators/VCCA SHIFTER1\nR22 /inputs, level shifters, comparators/gf_adc /inputs, level shifters, comparators/ADC 5k\nR23 GND /inputs, level shifters, comparators/gf_adc 10k\nU2 /inputs, level shifters, comparators/DAC2 /inputs, level shifters, comparators/COMP1 /inputs, level shifters, comparators/A2 /inputs, level shifters, comparators/COMP2 /inputs, level shifters, comparators/DAC3 NC_231 GND GND NC_232 NC_233 NC_234 /inputs, level shifters, comparators/ADC Net-_R7-Pad1_ Net-_R11-Pad1_ Net-_U2-Pad15_ +5V 74HC4051\nR7 Net-_R7-Pad1_ GND R\nR11 Net-_R11-Pad1_ /inputs, level shifters, comparators/VCCA R\nU6 +1V2 GND NC_235 Net-_U2-Pad15_ NC_236 /inputs, level shifters, comparators/VCCA SHIFTER2\nU3 /inputs, level shifters, comparators/DAC2 /inputs, level shifters, comparators/COMP1 /inputs, level shifters, comparators/A3 /inputs, level shifters, comparators/COMP2 /inputs, level shifters, comparators/DAC3 NC_237 GND GND NC_238 NC_239 NC_240 /inputs, level shifters, comparators/ADC Net-_R8-Pad1_ Net-_R12-Pad1_ Net-_U3-Pad15_ +5V 74HC4051\nR8 Net-_R8-Pad1_ GND R\nR12 Net-_R12-Pad1_ /inputs, level shifters, comparators/VCCA R\nU7 +1V2 GND NC_241 Net-_U3-Pad15_ NC_242 /inputs, level shifters, comparators/VCCA SHIFTER3\nU4 /inputs, level shifters, comparators/DAC2 /inputs, level shifters, comparators/COMP1 /inputs, level shifters, comparators/A4 /inputs, level shifters, comparators/COMP2 /inputs, level shifters, comparators/DAC3 NC_243 GND GND NC_244 NC_245 NC_246 /inputs, level shifters, comparators/ADC Net-_R9-Pad1_ Net-_R13-Pad1_ Net-_U4-Pad15_ +5V 74HC4051\nR9 Net-_R9-Pad1_ GND R\nR13 Net-_R13-Pad1_ /inputs, level shifters, comparators/VCCA R\nU8 +1V2 GND NC_247 Net-_U4-Pad15_ NC_248 /inputs, level shifters, comparators/VCCA SHIFTER4\nU9 /inputs, level shifters, comparators/DAC2 /inputs, level shifters, comparators/COMP1 /inputs, level shifters, comparators/A5 /inputs, level shifters, comparators/COMP2 /inputs, level shifters, comparators/DAC3 NC_249 GND GND NC_250 NC_251 NC_252 /inputs, level shifters, comparators/ADC Net-_R14-Pad1_ Net-_R18-Pad1_ Net-_U14-Pad4_ +5V 74HC4051\nR14 Net-_R14-Pad1_ GND R\nR18 Net-_R18-Pad1_ /inputs, level shifters, comparators/VCCA R\nU14 +1V2 GND NC_253 Net-_U14-Pad4_ NC_254 /inputs, level shifters, comparators/VCCA SHIFTER5\nU11 /inputs, level shifters, comparators/DAC2 /inputs, level shifters, comparators/COMP1 /inputs, level shifters, comparators/A6 /inputs, level shifters, comparators/COMP2 /inputs, level shifters, comparators/DAC3 NC_255 GND GND NC_256 NC_257 NC_258 /inputs, level shifters, comparators/ADC Net-_R15-Pad1_ Net-_R19-Pad1_ Net-_U11-Pad15_ +5V 74HC4051\nR15 Net-_R15-Pad1_ GND R\nR19 Net-_R19-Pad1_ /inputs, level shifters, comparators/VCCA R\nU15 +1V2 GND NC_259 Net-_U11-Pad15_ NC_260 /inputs, level shifters, comparators/VCCA SHIFTER6\nU12 /inputs, level shifters, comparators/DAC2 /inputs, level shifters, comparators/COMP1 /inputs, level shifters, comparators/A7 /inputs, level shifters, comparators/COMP2 /inputs, level shifters, comparators/DAC3 NC_261 GND GND NC_262 NC_263 NC_264 /inputs, level shifters, comparators/ADC Net-_R16-Pad1_ Net-_R20-Pad1_ Net-_U12-Pad15_ +5V 74HC4051\nR16 Net-_R16-Pad1_ GND R\nR20 Net-_R20-Pad1_ /inputs, level shifters, comparators/VCCA R\nU16 +1V2 GND NC_265 Net-_U12-Pad15_ NC_266 /inputs, level shifters, comparators/VCCA SHIFTER7\nU13 /inputs, level shifters, comparators/DAC2 /inputs, level shifters, comparators/COMP1 /inputs, level shifters, comparators/A8 /inputs, level shifters, comparators/COMP2 /inputs, level shifters, comparators/DAC3 NC_267 GND GND NC_268 NC_269 NC_270 /inputs, level shifters, comparators/ADC Net-_R17-Pad1_ Net-_R21-Pad1_ Net-_U13-Pad15_ +5V 74HC4051\nR17 Net-_R17-Pad1_ GND R\nR21 Net-_R21-Pad1_ /inputs, level shifters, comparators/VCCA R\nU17 +1V2 GND NC_271 Net-_U13-Pad15_ NC_272 /inputs, level shifters, comparators/VCCA SHIFTER8\nU19 /power supplies/VCCA /power supplies/VCCA Net-_J6-Pad2_ GND Net-_U19-Pad5_ /power supplies/DAC2 /power supplies/DAC2 +5V MC4558CPT\nC6 GND +5V 0.1uF\nU20 /power supplies/DAC3 /power supplies/DAC3 Net-_U20-Pad3_ GND Net-_U20-Pad5_ /power supplies/DAC4 /power supplies/DAC4 +5V MC4558CPT\nC7 GND +5V 0.1uF\nU21 +5V Net-_J6-Pad2_ Net-_U19-Pad5_ Net-_U20-Pad3_ Net-_U20-Pad5_ GND +5V NC_273 /power supplies/SSEL NC_274 DAC084S085\nR24 +5V /power supplies/SSEL 10k\nJ6 GND Net-_J6-Pad2_ Conn_01x02_Female\nU22 VCC GND VCC NC_275 +1V2 MIC94310\nC9 +1V2 GND 10uF\nC8 GND VCC 0.47uF\nU23 VCC GND VCC NC_276 +2V5 MIC94310\nC11 +2V5 GND 10uF\nC10 GND VCC 0.47uF\n.end\n"
    },
    {
        "filename": "1052.cir",
        "prompt": "Design a circuit featuring a microcontroller (MCIMX6Y2DVM) with JTAG debugging capabilities, a 24MHz crystal oscillator, a 32.768kHz crystal oscillator for a real-time clock, a JTAG interface with TDI, TDO, TMS, and TCK signals, a reset circuit, and tactile buttons for user input. Include bypass capacitors for both crystal oscillators. The JTAG signals are connected through a JTAG connector and a level shifter (NUP4114). A serial interface is also present, connected to a dedicated pin (PP_SNVS_IN) and controlled by a FORCE signal. A second tactile switch controls the reset signal (~RESET). The circuit should also include unused net connections (NC_xx) for potential future expansion.",
        "content": ".title KiCad schematic\nU201 /JTAG_TCK NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 /JTAG_TDO /JTAG_TDI ~RESET NC_07 NC_08 NC_09 /JTAG_TMS COM NC_10 NC_11 NC_12 ONOFF NC_13 NC_14 NC_15 NC_16 Net-_J1102-Pad2_ Net-_C1104-Pad1_ Net-_C1101-Pad1_ Net-_C1102-Pad1_ NC_17 NC_18 Net-_C1103-Pad1_ MCIMX6Y2DVM\nY1101 Net-_C1101-Pad1_ COM Net-_C1102-Pad1_ COM 24MHz\nC1102 Net-_C1102-Pad1_ COM 6p\nC1101 Net-_C1101-Pad1_ COM 6p\nY1102 Net-_C1103-Pad1_ Net-_C1104-Pad1_ 32.768kHz\nC1104 Net-_C1104-Pad1_ COM 19p\nC1103 Net-_C1103-Pad1_ COM 19p\nJ1102 PP_SNVS_IN Net-_J1102-Pad2_ FORCE SERIAL\nJ1101 PP_GPIO /JTAG_TMS COM /JTAG_TCK COM /JTAG_TDO NC_19 /JTAG_TDI COM ~RESET JTAG\nS1101 NC_20 COM NC_21 ONOFF TACTILE-4\nS1102 NC_22 COM NC_23 ~RESET TACTILE-4\nU1102 /JTAG_TDI COM /JTAG_TDO /JTAG_TMS PP_GPIO /JTAG_TCK NUP4114\nU1101 ONOFF COM NC_24 ~RESET PP_SNVS_IN NC_25 NUP4114\n.end\n"
    },
    {
        "filename": "1182.cir",
        "prompt": "Design a circuit with four LEDs (/LED1, /LED2, /LED3, /LED4) connected to ground through 390-ohm resistors (R26, R27, R43, R44). Each LED is individually controllable via a switch (S1, S3, S4, and an implicit switch for /LED1 based on the netlist connections). These switches (SW_SELECT, SW_FUNCTION, SW_RESET) are connected to 3.3V (3V3_PWR6) and also to the corresponding LED's anode. Include pull-down resistors (R9, R10, R17) of 47k ohms for each switch connected to ground. Incorporate a PS/2 port (PS2_B1) with 390-ohm resistors (R47, R48) connecting its data (/PS2DAT2) and clock (/PS2CLK2) lines. Finally, include an Arduino Mega header with power connections (3V3_PWR6, 5V0) and ground, and a power supply section (PWR_1, PWR_2) providing 3.3V and 5V. The header should have numerous unconnected pins (NC_xx).",
        "content": ".title KiCad schematic\nLOGO1 BUTTERFLY_LOGO\nR9 GND SW_FUNCTION 47K\nR10 GND SW_SELECT 47K\nR17 GND SW_RESET 47K\nR44 Net-_LED4-PadA_ /LED4 390\nR43 Net-_LED3-PadA_ /LED3 390\nR27 Net-_LED2-PadA_ /LED2 390\nR26 Net-_LED1-PadA_ /LED1 390\nLED4 Net-_LED4-PadA_ GND LEDCHIPLED_0603\nLED3 Net-_LED3-PadA_ GND LEDCHIPLED_0603\nLED2 Net-_LED2-PadA_ GND LEDCHIPLED_0603\nLED1 Net-_LED1-PadA_ GND LEDCHIPLED_0603\nS3 SW_FUNCTION SW_FUNCTION 3V3_PWR6 3V3_PWR6 EVQQ2\nS1 SW_SELECT SW_SELECT 3V3_PWR6 3V3_PWR6 EVQQ2\nS4 SW_RESET SW_RESET 3V3_PWR6 3V3_PWR6 EVQQ2\nH1 3V3_PWR6 5V0 5V 5V NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 SW_SELECT NC_27 SW_RESET NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 /PS2CLK2 NC_36 /PS2DAT2 NC_37 NC_38 NC_39 NC_40 NC_41 /LED1 NC_42 /LED2 NC_43 /LED3 NC_44 /LED4 GND GND GND GND GND NC_45 NC_46 NC_47 NC_48 Arduino Mega Header\nPWR_2 GND NC_49 3V3_PWR6 5V0 POWER_ONLYNOTEXT\nPWR_1 GND NC_50 3V3_PWR6 NC_51 POWER_ONLYNOTEXT\nR47 /PS2DAT2 Net-_PS2_B1-Pad1_ 390\nR48 /PS2CLK2 Net-_PS2_B1-Pad5_ 390\nPS2_B1 Net-_PS2_B1-Pad1_ NC_52 GND 5V0 Net-_PS2_B1-Pad5_ NC_53 MINI-DIN6PTH\n.end\n"
    },
    {
        "filename": "534.cir",
        "prompt": "Design a circuit featuring three operational amplifier stages (using TL072 and TL074 op-amps) and an LM13700 function generator IC. The circuit should include adjustable potentiometers (100k) for control, and utilize a combination of resistors (ranging from 7.5k to 1M), capacitors (ranging from 22pf to 220pf and 0.1uf), and diodes (1N914) to shape and process signals. Include transistor switches (2N3904 and 2N3906) for signal manipulation. The circuit should have multiple input/output connectors (PJ301M-12) labeled J1, J2, J3, J4, J5, and J6, connected to ground and adjustable voltage points. The circuit should operate with +12V and -12V power supplies. Include a variable resistor (R_POT_US) and a US resistor (R_US) for further adjustment. The circuit should have named nets like Net-_C1-Pad1_, Net-_R13-Pad2_, and Net-_C6-Pad1_.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 LM13700\nU4 NC_17 NC_18 NC_19 +12V Net-_C6-Pad2_ Net-_C5-Pad2_ Net-_C5-Pad1_ Net-_R30-Pad1_ Net-_R28-Pad1_ Net-_C9-Pad1_ -12V GND Net-_R38-Pad1_ RA TL074\nU2 Net-_R11-Pad1_ Net-_R1-Pad1_ GND NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 TL074\nU5 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 TL072\nR31 NC_39 NC_40 R_US\nC8 NC_41 NC_42 CP1_Small\nQ4 NC_43 NC_44 NC_45 2N3904\nRV7 NC_46 NC_47 NC_48 R_POT_US\nRV1 CO1 CO2 CO3 100k\nR4 -12V CO1 33k\nR7 Net-_R13-Pad2_ CO2 100k\nR5 +12V CO3 33k\nU3 Net-_R13-Pad1_ Net-_R13-Pad2_ GND -12V GND Net-_C4-Pad2_ Net-_C4-Pad1_ +12V TL072\nR8 Net-_R13-Pad2_ NC_49 100k\nR6 Net-_R13-Pad2_ NC_50 100k\nR9 Net-_R13-Pad2_ NC_51 100k\nR13 Net-_R13-Pad1_ Net-_R13-Pad2_ 100k\nRV5 Net-_R13-Pad1_ Net-_D1-Pad2_ Net-_R14-Pad2_ 100\nR14 GND Net-_R14-Pad2_ 100k\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ 1N914\nR16 Net-_R16-Pad1_ Net-_D1-Pad1_ 10k\nRV6 Net-_C4-Pad1_ Net-_C4-Pad1_ Net-_R16-Pad1_ 100k\nR17 Net-_Q1-Pad1_ Net-_C4-Pad1_ 10k\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 100pf\nQ2 Net-_Q1-Pad1_ Net-_Q2-Pad2_ GND 2N3904\nQ1 Net-_Q1-Pad1_ Net-_C4-Pad2_ Net-_D1-Pad2_ 2N3904\nR15 Net-_C4-Pad2_ +12V 1m\nD2 NC_52 NC_53 1N914\nQ3 NC_54 NC_55 NC_56 2N3906\nQ5 GND Net-_Q2-Pad2_ Net-_Q5-Pad3_ 2N3906\nQ6 GND Net-_Q2-Pad2_ Net-_Q6-Pad3_ 2N3906\nR41 Net-_R41-Pad1_ Net-_Q6-Pad3_ 7.5k\nU6 Net-_R41-Pad1_ Net-_R36-Pad1_ GND Net-_R34-Pad2_ Net-_C10-Pad1_ -12V NC_57 NC_58 NC_59 NC_60 +12V Net-_C7-Pad1_ Net-_R22-Pad1_ GND Net-_R26-Pad1_ Net-_R32-Pad2_ LM13700\nR32 Net-_Q5-Pad3_ Net-_R32-Pad2_ 7.5k\nR36 Net-_R36-Pad1_ +12V 20k\nR26 Net-_R26-Pad1_ +12V 20k\nU7 Net-_C9-Pad2_ Net-_C9-Pad2_ Net-_C10-Pad1_ -12V Net-_C7-Pad1_ Net-_C6-Pad1_ Net-_C6-Pad1_ +12V TL072\nR24 Net-_R22-Pad1_ Net-_R11-Pad1_ 100k\nR35 Net-_R34-Pad2_ Net-_C6-Pad1_ 100k\nR29 Net-_C6-Pad1_ Net-_R22-Pad1_ 100k\nC7 Net-_C7-Pad1_ GND 220pf\nR27 GND Net-_R22-Pad1_ 100\nR22 Net-_R22-Pad1_ NC_61 150k\nR23 -12V Net-_R22-Pad1_ 43k\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 0.1uf\nR39 Net-_C9-Pad2_ Net-_R34-Pad2_ 100k\nC10 Net-_C10-Pad1_ GND 220pf\nR37 GND Net-_R34-Pad2_ 100\nR34 -12V Net-_R34-Pad2_ 39k\nC9 Net-_C9-Pad1_ Net-_C9-Pad2_ 0.1uf\nR2 Net-_R1-Pad1_ Net-_C2-Pad1_ 1m\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 0.1uf\nJ2 GND GND Net-_J2-Pad3_ PJ301M-12\nRV3 GND Net-_C2-Pad2_ Net-_J2-Pad3_ 100k\nR3 Net-_R1-Pad1_ Net-_C3-Pad1_ 1m\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 0.1uf\nJ3 GND GND Net-_J3-Pad3_ PJ301M-12\nRV4 GND Net-_C3-Pad2_ Net-_J3-Pad3_ 100k\nR1 Net-_R1-Pad1_ Net-_C1-Pad1_ 1m\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.1uf\nJ1 GND GND Net-_J1-Pad3_ PJ301M-12\nRV2 GND Net-_C1-Pad2_ Net-_J1-Pad3_ 100k\nR12 Net-_R11-Pad1_ Net-_J4-Pad3_ 2k\nJ4 GND GND Net-_J4-Pad3_ PJ301M-12\nR11 Net-_R11-Pad1_ Net-_R1-Pad1_ 3k\nR10 Net-_C9-Pad2_ Net-_R1-Pad1_ 49.9k\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 22pf\nR20 Net-_C5-Pad1_ Net-_C5-Pad2_ 150k\nR21 Net-_J5-Pad3_ Net-_C5-Pad1_ 2k\nR19 Net-_C5-Pad2_ GND 180k\nR18 GND Net-_C6-Pad2_ 4.7m\nJ5 GND GND Net-_J5-Pad3_ PJ301M-12\nR33 Net-_J6-Pad3_ Net-_R30-Pad1_ 2k\nR30 Net-_R30-Pad1_ Net-_R28-Pad1_ 150k\nR28 Net-_R28-Pad1_ GND 39k\nR25 GND Net-_C9-Pad1_ 4.7m\nJ6 GND GND Net-_J6-Pad3_ PJ301M-12\nR40 RA Net-_R38-Pad1_ 150k\nR38 Net-_R38-Pad1_ Net-_C5-Pad1_ 49.9\n.end\n"
    },
    {
        "filename": "1514.cir",
        "prompt": "Create a schematic for a system featuring three ATmega128 microcontrollers (MEGA1, MEGA2, MEGA3) communicating via SPI, alongside a STM32F401RE microcontroller (STM32_1). The system includes I2C communication facilitated by PCA9517 I2C multiplexers, multiple LM393 comparators connected to ADC inputs on the microcontrollers, and a voting system implemented with CD74HC08E logic gates. Include pull-up resistors (10k) on I2C lines (SDA, SCL) and digital inputs. Provide connections for serial communication (TX/RX) for each ATmega microcontroller. Include reset circuitry with pushbuttons and associated resistors. Include crystal oscillators (16MHz) for each ATmega microcontroller with appropriate loading capacitors (22pF). Include decoupling capacitors (100nF) throughout the circuit. Include power supply connections (AVCC, GND). Include connections for external ADC inputs (ADC0-ADC11) on the ATmega microcontrollers. Include connections for digital output pins (OUT_0A-OUT_5C). Include connections for various control signals (RESET, KILL_SIG, internal_cutoff, RESET_SIG, internal_reset, buf_int_SCL, buf_int_SDA). Include connections for SPI signals (MOSI, MISO, SCK, SS). Include connections for general purpose I/O pins (PG0-PG4, PB4-PB7, PD4-PD7, PE2-PE7). Include a magnetic sensor (HMC5883L) and an accelerometer (LIS3DH) connected to the system. Include jumper options (JP1-JP95) for various connections. Include MOS_N transistors for signal switching. Include a 100R resistor for reset buttons. Include 1k resistors for reset signal conditioning. Include 2.2uF capacitors for STM32 power supply filtering. Include 4.7uF and 220nF capacitors for filtering. Include a 10uF capacitor for power supply filtering.",
        "content": ".title KiCad schematic\nR2 ~ SYSTEM_SDA 10k\nR1 ~ SYSTEM_SCL 10k\nP3 /cookie/mega3/SPI_MISO /cookie/mega3/SPI_MOSI /cookie/mega3/SPI_SCK /cookie/mega3/SPI_SS SPI_3\nP2 /cookie/mega2/SPI_MISO /cookie/mega2/SPI_MOSI /cookie/mega2/SPI_SCK /cookie/mega2/SPI_SS SPI_2\nP1 /cookie/mega1/SPI_MISO /cookie/mega1/SPI_MOSI /cookie/mega1/SPI_SCK /cookie/mega1/SPI_SS SPI_1\nR3 ~ /cookie/INTERNAL_SCL 10k\nR4 ~ /cookie/INTERNAL_SDA 10k\nJP1 NC_01 /cookie/INTERNAL_SDA DNP\nJP2 NC_02 /cookie/INTERNAL_SCL DNP\nK1 /cookie/INTERNAL_SCL /cookie/INTERNAL_SDA GND INT_I2C\nU1 NC_03 NC_04 NC_05 GND Net-_R11-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad1_ ~ FM24CL16B\nC3 ~ GND 100n\nU2 NC_06 NC_07 NC_08 GND Net-_R11-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad1_ ~ FM24CL16B\nC4 ~ GND 100n\nU3 NC_09 NC_10 NC_11 GND Net-_R11-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad1_ ~ FM24CL16B\nC5 ~ GND 100n\nU4 NC_12 NC_13 NC_14 GND Net-_R11-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad1_ ~ FM24CL16B\nC6 ~ GND 100n\nU5 NC_15 NC_16 NC_17 GND Net-_R11-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad1_ ~ FM24CL16B\nC7 ~ GND 100n\nU6 NC_18 NC_19 NC_20 GND Net-_R11-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad1_ ~ FM24CL16B\nC8 ~ GND 100n\nU8 ~ Net-_R8-Pad2_ Net-_R11-Pad2_ GND /cookie/cookie_internal_bus/mem_EN_vote /cookie/INTERNAL_SDA /cookie/INTERNAL_SCL ~ PCA9517\nC15 ~ GND 100n\nC16 ~ GND 100n\nR8 ~ Net-_R8-Pad2_ 10k\nR11 ~ Net-_R11-Pad2_ 10k\nC18 ~ GND 100n\nR19 ~ /cookie/VOTE_1_A 10k\nR22 ~ /cookie/VOTE_1_B 10k\nR25 ~ /cookie/VOTE_1_C 10k\nT1 /cookie/cookie_internal_bus/mem_WP_vote ~ Net-_R9-Pad1_ NPN\nR9 Net-_R9-Pad1_ GND 10k\nR21 /cookie/VOTE_2_A GND 10k\nR24 /cookie/VOTE_2_B GND 10k\nR27 /cookie/VOTE_2_C GND 10k\nU10 /cookie/VOTE_2_C /cookie/VOTE_2_B Net-_D7-Pad1_ /cookie/VOTE_1_A /cookie/VOTE_1_C Net-_D5-Pad1_ GND Net-_D9-Pad1_ /cookie/VOTE_2_B /cookie/VOTE_2_A Net-_D6-Pad1_ /cookie/VOTE_1_B /cookie/VOTE_1_A ~ CD74HC08E\nU11 /cookie/VOTE_3_A /cookie/VOTE_3_B Net-_D10-Pad1_ /cookie/VOTE_2_A /cookie/VOTE_2_C Net-_D8-Pad1_ GND Net-_D11-Pad1_ /cookie/VOTE_3_C /cookie/VOTE_3_A Net-_D12-Pad1_ /cookie/VOTE_3_B /cookie/VOTE_3_C ~ CD74HC08E\nR17 Net-_D7-Pad2_ /cookie/cookie_internal_bus/mem_WP_vote 1k\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ BAS86\nD8 Net-_D8-Pad1_ Net-_D7-Pad2_ BAS86\nD9 Net-_D9-Pad1_ Net-_D7-Pad2_ BAS86\nC17 ~ GND 100n\nU9 /cookie/VOTE_1_C /cookie/VOTE_1_B Net-_D4-Pad1_ /cookie/VOTE_4_B /cookie/VOTE_4_A Net-_D1-Pad1_ GND Net-_D2-Pad1_ /cookie/VOTE_4_C /cookie/VOTE_4_B Net-_D3-Pad1_ /cookie/VOTE_4_A /cookie/VOTE_4_C ~ CD74HC08E\nR16 Net-_D4-Pad2_ /cookie/cookie_internal_bus/mem_EN_vote 1k\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ BAS86\nD5 Net-_D5-Pad1_ Net-_D4-Pad2_ BAS86\nD6 Net-_D6-Pad1_ Net-_D4-Pad2_ BAS86\nMAG1 Net-_ACC1-Pad4_ ~ NC_21 ~ NC_22 NC_23 NC_24 Net-_C11-Pad2_ /cookie/cookie_internal_bus/gnd_sw Net-_C12-Pad1_ /cookie/cookie_internal_bus/gnd_sw Net-_C11-Pad1_ ~ NC_25 NC_26 Net-_ACC1-Pad6_ HMC5883L\nACC1 ~ NC_27 NC_28 Net-_ACC1-Pad4_ /cookie/cookie_internal_bus/gnd_sw Net-_ACC1-Pad6_ Net-_ACC1-Pad7_ Net-_ACC1-Pad8_ NC_29 /cookie/cookie_internal_bus/gnd_sw NC_30 /cookie/cookie_internal_bus/gnd_sw NC_31 ~ NC_32 NC_33 LIS3DH\nC9 ~ /cookie/cookie_internal_bus/gnd_sw 100n\nU7 ~ Net-_ACC1-Pad4_ Net-_ACC1-Pad6_ GND /cookie/cookie_internal_bus/ADS_cut_vote /cookie/INTERNAL_SDA /cookie/INTERNAL_SCL ~ PCA9517\nC13 ~ GND 100n\nC14 ~ GND 100n\nR5 ~ Net-_ACC1-Pad6_ 10k\nR7 ~ Net-_ACC1-Pad4_ 10k\nC11 Net-_C11-Pad1_ Net-_C11-Pad2_ 220n\nC12 Net-_C12-Pad1_ /cookie/cookie_internal_bus/gnd_sw 4,7u\nC1 ~ /cookie/cookie_internal_bus/gnd_sw 10u\nC10 ~ /cookie/cookie_internal_bus/gnd_sw 100n\nC2 ~ /cookie/cookie_internal_bus/gnd_sw 10u\nR6 ~ Net-_ACC1-Pad8_ 10k\nJP3 Net-_JP3-Pad1_ ~ DNP\nJP4 Net-_JP3-Pad1_ /cookie/cookie_internal_bus/gnd_sw DNP\nR10 Net-_JP3-Pad1_ Net-_ACC1-Pad7_ 1k\nR20 ~ /cookie/VOTE_3_C 10k\nR23 ~ /cookie/VOTE_3_B 10k\nR26 ~ /cookie/VOTE_3_A 10k\nC19 ~ GND 100n\nR18 Net-_D10-Pad2_ /cookie/cookie_internal_bus/ADS_cut_vote 1k\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ BAS86\nD11 Net-_D11-Pad1_ Net-_D10-Pad2_ BAS86\nD12 Net-_D12-Pad1_ Net-_D10-Pad2_ BAS86\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ BAS86\nD2 Net-_D2-Pad1_ Net-_D1-Pad2_ BAS86\nD3 Net-_D3-Pad1_ Net-_D1-Pad2_ BAS86\nR12 Net-_D1-Pad2_ Net-_R12-Pad2_ 1k\nR13 ~ /cookie/VOTE_4_A 10k\nR14 ~ /cookie/VOTE_4_B 10k\nR15 ~ /cookie/VOTE_4_C 10k\nT2 /cookie/cookie_internal_bus/gnd_sw Net-_R12-Pad2_ GND MOS_N\nC20 /cookie/ADC0 GND DNP\nR28 /cookie/ADC0 /cookie/ESU_ADC_0 DNP\nJP5 /cookie/ESU_ADC_0 /cookie/ADC0 POP\nC21 /cookie/ADC1 GND DNP\nR29 /cookie/ADC1 /cookie/ESU_ADC_1 DNP\nJP6 /cookie/ESU_ADC_1 /cookie/ADC1 POP\nC22 /cookie/ADC2 GND DNP\nR30 /cookie/ADC2 /cookie/ESU_ADC_2 DNP\nJP7 /cookie/ESU_ADC_2 /cookie/ADC2 POP\nC23 /cookie/ADC3 GND DNP\nR31 /cookie/ADC3 /cookie/ESU_ADC_3 DNP\nJP8 /cookie/ESU_ADC_3 /cookie/ADC3 POP\nC24 /cookie/ADC4 GND DNP\nR32 /cookie/ADC4 /cookie/ESU_ADC_4 DNP\nJP9 /cookie/ESU_ADC_4 /cookie/ADC4 POP\nC25 /cookie/ADC5 GND DNP\nR33 /cookie/ADC5 /cookie/ESU_ADC_5 DNP\nJP10 /cookie/ESU_ADC_5 /cookie/ADC5 POP\nC26 /cookie/ADC6 GND DNP\nR34 /cookie/ADC6 /cookie/ESU_ADC_6 DNP\nJP11 /cookie/ESU_ADC_6 /cookie/ADC6 POP\nC27 /cookie/ADC7 GND DNP\nR35 /cookie/ADC7 /cookie/ESU_ADC_7 DNP\nJP12 /cookie/ESU_ADC_7 /cookie/ADC7 POP\nP4 GND /cookie/ESU_ADC_0 GND /cookie/ESU_ADC_1 GND /cookie/ESU_ADC_2 GND /cookie/ESU_ADC_3 GND /cookie/ESU_ADC_4 GND /cookie/ESU_ADC_5 GND /cookie/ESU_ADC_6 GND /cookie/ESU_ADC_7 GND /cookie/ESU_ADC_8 GND /cookie/ESU_ADC_9 GND /cookie/ESU_ADC_10 GND /cookie/ESU_ADC_11 CONN_12X2\nC28 /cookie/ADC8 GND DNP\nR36 /cookie/ADC8 /cookie/ESU_ADC_8 DNP\nJP13 /cookie/ESU_ADC_8 /cookie/ADC8 POP\nC29 /cookie/ADC9 GND DNP\nR37 /cookie/ADC9 /cookie/ESU_ADC_9 DNP\nJP14 /cookie/ESU_ADC_9 /cookie/ADC9 POP\nC30 /cookie/ADC10 GND DNP\nR38 /cookie/ADC10 /cookie/ESU_ADC_10 DNP\nJP15 /cookie/ESU_ADC_10 /cookie/ADC10 POP\nC31 /cookie/ADC11 GND DNP\nR39 /cookie/ADC11 /cookie/ESU_ADC_11 DNP\nJP16 /cookie/ESU_ADC_11 /cookie/ADC11 POP\nJP17 /cookie/mega1/MOSI NC_34 /cookie/mega1/gnd_switch /cookie/mega1/gnd_switch /cookie/mega1/RESET /cookie/mega1/gnd_switch /cookie/mega1/SCK /cookie/mega1/gnd_switch /cookie/mega1/MISO /cookie/mega1/gnd_switch AVR-ISP-10R\nY1 Net-_C33-Pad1_ Net-_C34-Pad1_ 16MHz\nL1 ~ /cookie/mega1/AVCC Inductor\nC33 Net-_C33-Pad1_ /cookie/mega1/gnd_switch 22p\nC34 Net-_C34-Pad1_ /cookie/mega1/gnd_switch 22p\nC32 Net-_C32-Pad1_ /cookie/mega1/gnd_switch 100n\nC35 /cookie/mega1/AVCC /cookie/mega1/gnd_switch 100n\nP5 /cookie/mega1/gnd_switch Net-_JP35-Pad1_ Net-_JP34-Pad1_ Net-_JP33-Pad1_ Net-_JP32-Pad1_ ~ /cookie/mega1/RESET DNP\nJP32 Net-_JP32-Pad1_ /cookie/mega1/ADC7 DNP\nJP33 Net-_JP33-Pad1_ /cookie/mega1/ADC6 DNP\nJP34 Net-_JP34-Pad1_ /cookie/mega1/ADC5 DNP\nJP35 Net-_JP35-Pad1_ /cookie/mega1/ADC4 DNP\nSW1 Net-_R40-Pad2_ /cookie/mega1/RESET RESET_BUTTON\nC38 /cookie/mega1/RESET /cookie/mega1/gnd_switch DNP\nR40 /cookie/mega1/gnd_switch Net-_R40-Pad2_ 100R\nU12 /cookie/VOTE_8_B /cookie/VOTE_8_C Net-_R55-Pad2_ /cookie/VOTE_7_B /cookie/VOTE_7_C Net-_R41-Pad1_ GND Net-_U12-Pad8_ /cookie/VOTE_6_C /cookie/VOTE_6_B Net-_U12-Pad11_ /cookie/VOTE_5_C /cookie/VOTE_5_B ~ CD74HC08E\nR41 Net-_R41-Pad1_ Net-_R41-Pad2_ 1k\nJP20 Net-_JP20-Pad1_ /cookie/mega1/SCK POP\nJP19 Net-_JP19-Pad1_ /cookie/mega1/MOSI POP\nJP18 Net-_JP18-Pad1_ /cookie/mega1/MISO POP\nJP21 Net-_JP18-Pad1_ /cookie/mega1/SPI_MISO DNP\nJP22 Net-_JP19-Pad1_ /cookie/mega1/SPI_MOSI DNP\nJP23 Net-_JP20-Pad1_ /cookie/mega1/SPI_SCK DNP\nC42 ~ GND 100n\nU13 ~ /cookie/mega1/SCL_0_5V /cookie/mega1/SDA_0_5V GND Net-_U12-Pad11_ /cookie/INTERNAL_SDA /cookie/INTERNAL_SCL ~ PCA9517\nU14 ~ /cookie/mega1/SCL_1_5V /cookie/mega1/SDA_1_5V GND Net-_U12-Pad8_ SYSTEM_SDA SYSTEM_SCL ~ PCA9517\nC36 ~ GND 100n\nC37 ~ GND 100n\nC39 ~ GND 100n\nC40 ~ GND 100n\nC41 ~ /cookie/mega1/gnd_switch 100n\nC43 ~ /cookie/mega1/gnd_switch 100n\nC44 ~ /cookie/mega1/gnd_switch 100n\nK2 /cookie/mega1/TX0 /cookie/mega1/RX0 /cookie/mega1/gnd_switch SERIAL_0\nK3 /cookie/mega1/TX1 /cookie/mega1/RX1 /cookie/mega1/gnd_switch SERIAL_1\nP7 /cookie/mega1/PG0 /cookie/mega1/PG1 /cookie/mega1/PG2 /cookie/mega1/PG3 /cookie/mega1/PG4 CONN_5\nP6 /cookie/mega1/PB4 /cookie/mega1/PB5 /cookie/mega1/PB6 /cookie/mega1/PB7 /cookie/mega1/PD4 /cookie/mega1/PD5 Net-_JP24-Pad2_ Net-_JP25-Pad2_ Net-_JP26-Pad2_ Net-_JP27-Pad2_ Net-_JP28-Pad2_ Net-_JP29-Pad2_ Net-_JP30-Pad2_ Net-_JP31-Pad2_ CONN_14\nJP41 /cookie/mega1/PE7 /cookie/VOTE_6_A POP\nJP40 /cookie/mega1/PE6 /cookie/VOTE_5_A POP\nJP39 /cookie/mega1/PE5 /cookie/VOTE_4_A POP\nJP38 /cookie/mega1/PE4 /cookie/VOTE_3_A POP\nJP37 /cookie/mega1/PE3 /cookie/VOTE_2_A POP\nJP36 /cookie/mega1/PE2 /cookie/VOTE_1_A POP\nJP26 /cookie/mega1/PE2 Net-_JP26-Pad2_ DNP\nJP27 /cookie/mega1/PE3 Net-_JP27-Pad2_ DNP\nJP28 /cookie/mega1/PE4 Net-_JP28-Pad2_ DNP\nJP29 /cookie/mega1/PE5 Net-_JP29-Pad2_ DNP\nJP30 /cookie/mega1/PE6 Net-_JP30-Pad2_ DNP\nJP31 /cookie/mega1/PE7 Net-_JP31-Pad2_ DNP\nJP25 /cookie/mega1/PD7 Net-_JP25-Pad2_ DNP\nJP24 /cookie/mega1/PD6 Net-_JP24-Pad2_ DNP\nJP43 /cookie/mega1/PD7 /cookie/VOTE_8_A POP\nJP42 /cookie/mega1/PD6 /cookie/VOTE_7_A POP\nT4 /cookie/mega1/gnd_switch Net-_R55-Pad2_ GND MOS_N\nR55 GND Net-_R55-Pad2_ 10k\nT3 /cookie/mega1/RESET Net-_R41-Pad2_ Net-_R40-Pad2_ MOS_N\nR54 /cookie/VOTE_8_B ~ 10k\nR53 /cookie/VOTE_8_C ~ 10k\nR52 /cookie/VOTE_5_B ~ 10k\nR50 /cookie/VOTE_5_C ~ 10k\nR48 /cookie/VOTE_6_B ~ 10k\nR47 /cookie/VOTE_6_C ~ 10k\nR46 /cookie/mega1/RESET ~ 10k\nuC1 NC_35 /cookie/mega1/RX0 /cookie/mega1/TX0 /cookie/mega1/PE2 /cookie/mega1/PE3 /cookie/mega1/PE4 /cookie/mega1/PE5 /cookie/mega1/PE6 /cookie/mega1/PE7 /cookie/mega1/SPI_SS Net-_JP20-Pad1_ Net-_JP19-Pad1_ Net-_JP18-Pad1_ /cookie/mega1/PB4 /cookie/mega1/PB5 /cookie/mega1/PB6 /cookie/mega1/PB7 /cookie/mega1/PG3 /cookie/mega1/PG4 /cookie/mega1/RESET ~ /cookie/mega1/gnd_switch Net-_C33-Pad1_ Net-_C34-Pad1_ /cookie/mega1/SCL_0_5V /cookie/mega1/SDA_0_5V /cookie/mega1/RX1 /cookie/mega1/TX1 /cookie/mega1/PD4 /cookie/mega1/PD5 /cookie/mega1/PD6 /cookie/mega1/PD7 /cookie/mega1/PG0 /cookie/mega1/PG1 /cookie/mega1/SCL_1_5V /cookie/mega1/SDA_1_5V /cookie/OUT_0A /cookie/OUT_1A /cookie/OUT_2A /cookie/OUT_3A /cookie/OUT_4A /cookie/OUT_5A /cookie/mega1/PG2 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 ~ /cookie/mega1/gnd_switch /cookie/mega1/ADC7 /cookie/mega1/ADC6 /cookie/mega1/ADC5 /cookie/mega1/ADC4 /cookie/mega1/ADC3 /cookie/mega1/ADC2 /cookie/mega1/ADC1 /cookie/mega1/ADC0 Net-_C32-Pad1_ /cookie/mega1/gnd_switch /cookie/mega1/AVCC MEGA128-A\nR45 /cookie/mega1/SDA_1_5V ~ 47k\nR44 /cookie/mega1/SCL_1_5V ~ 47k\nR43 /cookie/mega1/SDA_0_5V ~ 47k\nR42 /cookie/mega1/SCL_0_5V ~ 47k\nR51 GND /cookie/VOTE_7_C 10k\nR49 GND /cookie/VOTE_7_B 10k\nU15 /cookie/mega1/ADC0 Net-_JP44-Pad1_ /cookie/ADC0 GND /cookie/ADC1 Net-_JP45-Pad1_ /cookie/mega1/ADC1 ~ LM393\nC45 ~ GND 100n\nR58 Net-_JP44-Pad1_ GND DNP\nR61 /cookie/mega1/ADC1 Net-_JP45-Pad1_ DNP\nJP45 Net-_JP45-Pad1_ /cookie/mega1/ADC1 POP\nR56 Net-_JP45-Pad1_ GND DNP\nR60 /cookie/mega1/ADC0 Net-_JP44-Pad1_ DNP\nJP44 Net-_JP44-Pad1_ /cookie/mega1/ADC0 POP\nU16 /cookie/mega1/ADC2 Net-_JP46-Pad1_ /cookie/ADC3 GND /cookie/ADC4 Net-_JP47-Pad1_ /cookie/mega1/ADC3 ~ LM393\nC46 ~ GND 100n\nR59 Net-_JP46-Pad1_ GND DNP\nR63 /cookie/mega1/ADC3 Net-_JP47-Pad1_ DNP\nJP47 Net-_JP47-Pad1_ /cookie/mega1/ADC3 POP\nR57 Net-_JP47-Pad1_ GND DNP\nR62 /cookie/mega1/ADC2 Net-_JP46-Pad1_ DNP\nJP46 Net-_JP46-Pad1_ /cookie/mega1/ADC2 POP\nU17 Net-_JP48-Pad2_ Net-_JP48-Pad1_ /cookie/ADC5 GND /cookie/ADC6 Net-_JP49-Pad1_ Net-_JP49-Pad2_ ~ LM393\nC47 ~ GND 100n\nR65 Net-_JP48-Pad1_ GND DNP\nR67 Net-_JP49-Pad2_ Net-_JP49-Pad1_ DNP\nJP49 Net-_JP49-Pad1_ Net-_JP49-Pad2_ POP\nR64 Net-_JP49-Pad1_ GND DNP\nR66 Net-_JP48-Pad2_ Net-_JP48-Pad1_ DNP\nJP48 Net-_JP48-Pad1_ Net-_JP48-Pad2_ POP\nU18 Net-_JP52-Pad2_ Net-_JP52-Pad1_ /cookie/ADC7 GND NC_44 Net-_JP53-Pad1_ Net-_JP53-Pad2_ ~ LM393\nC48 ~ GND 100n\nR69 Net-_JP52-Pad1_ GND DNP\nR71 Net-_JP53-Pad2_ Net-_JP53-Pad1_ DNP\nJP53 Net-_JP53-Pad1_ Net-_JP53-Pad2_ POP\nR68 Net-_JP53-Pad1_ GND DNP\nR70 Net-_JP52-Pad2_ Net-_JP52-Pad1_ DNP\nJP52 Net-_JP52-Pad1_ Net-_JP52-Pad2_ POP\nJP54 Net-_JP52-Pad2_ /cookie/mega1/ADC6 POP\nJP55 Net-_JP53-Pad2_ /cookie/mega1/ADC7 POP\nJP50 Net-_JP48-Pad2_ /cookie/mega1/ADC4 POP\nJP51 Net-_JP49-Pad2_ /cookie/mega1/ADC5 POP\nJP56 /cookie/mega2/MOSI NC_45 /cookie/mega2/gnd_switch /cookie/mega2/gnd_switch /cookie/mega2/RESET /cookie/mega2/gnd_switch /cookie/mega2/SCK /cookie/mega2/gnd_switch /cookie/mega2/MISO /cookie/mega2/gnd_switch AVR-ISP-10R\nY2 Net-_C50-Pad1_ Net-_C51-Pad1_ 16MHz\nL2 ~ /cookie/mega2/AVCC Inductor\nC50 Net-_C50-Pad1_ /cookie/mega2/gnd_switch 22p\nC51 Net-_C51-Pad1_ /cookie/mega2/gnd_switch 22p\nC49 Net-_C49-Pad1_ /cookie/mega2/gnd_switch 100n\nC52 /cookie/mega2/AVCC /cookie/mega2/gnd_switch 100n\nP8 /cookie/mega2/gnd_switch Net-_JP74-Pad1_ Net-_JP73-Pad1_ Net-_JP72-Pad1_ Net-_JP71-Pad1_ ~ /cookie/mega2/RESET DNP\nJP71 Net-_JP71-Pad1_ /cookie/mega2/ADC7 DNP\nJP72 Net-_JP72-Pad1_ /cookie/mega2/ADC6 DNP\nJP73 Net-_JP73-Pad1_ /cookie/mega2/ADC5 DNP\nJP74 Net-_JP74-Pad1_ /cookie/mega2/ADC4 DNP\nSW2 Net-_R72-Pad2_ /cookie/mega2/RESET RESET_BUTTON\nC55 /cookie/mega2/RESET /cookie/mega2/gnd_switch DNP\nR72 /cookie/mega2/gnd_switch Net-_R72-Pad2_ 100R\nU19 /cookie/VOTE_8_A /cookie/VOTE_8_C Net-_R87-Pad2_ /cookie/VOTE_7_A /cookie/VOTE_7_C Net-_R73-Pad1_ GND Net-_U19-Pad8_ /cookie/VOTE_6_C /cookie/VOTE_6_A Net-_U19-Pad11_ /cookie/VOTE_5_C /cookie/VOTE_5_A ~ CD74HC08E\nR73 Net-_R73-Pad1_ Net-_R73-Pad2_ 1k\nJP59 Net-_JP59-Pad1_ /cookie/mega2/SCK POP\nJP58 Net-_JP58-Pad1_ /cookie/mega2/MOSI POP\nJP57 Net-_JP57-Pad1_ /cookie/mega2/MISO POP\nJP60 Net-_JP57-Pad1_ /cookie/mega2/SPI_MISO DNP\nJP61 Net-_JP58-Pad1_ /cookie/mega2/SPI_MOSI DNP\nJP62 Net-_JP59-Pad1_ /cookie/mega2/SPI_SCK DNP\nC59 ~ GND 100n\nU20 ~ /cookie/mega2/SCL_0_5V /cookie/mega2/SDA_0_5V GND Net-_U19-Pad11_ /cookie/INTERNAL_SDA /cookie/INTERNAL_SCL ~ PCA9517\nU21 ~ /cookie/mega2/SCL_1_5V /cookie/mega2/SDA_1_5V GND Net-_U19-Pad8_ SYSTEM_SDA SYSTEM_SCL ~ PCA9517\nC53 ~ GND 100n\nC54 ~ GND 100n\nC56 ~ GND 100n\nC57 ~ GND 100n\nC58 ~ /cookie/mega2/gnd_switch 100n\nC60 ~ /cookie/mega2/gnd_switch 100n\nC61 ~ /cookie/mega2/gnd_switch 100n\nK4 /cookie/mega2/TX0 /cookie/mega2/RX0 /cookie/mega2/gnd_switch SERIAL_0\nK5 /cookie/mega2/TX1 /cookie/mega2/RX1 /cookie/mega2/gnd_switch SERIAL_1\nP10 /cookie/mega2/PG0 /cookie/mega2/PG1 /cookie/mega2/PG2 /cookie/mega2/PG3 /cookie/mega2/PG4 CONN_5\nP9 /cookie/mega2/PB4 /cookie/mega2/PB5 /cookie/mega2/PB6 /cookie/mega2/PB7 /cookie/mega2/PD4 /cookie/mega2/PD5 Net-_JP63-Pad2_ Net-_JP64-Pad2_ Net-_JP65-Pad2_ Net-_JP66-Pad2_ Net-_JP67-Pad2_ Net-_JP68-Pad2_ Net-_JP69-Pad2_ Net-_JP70-Pad2_ CONN_14\nJP80 /cookie/mega2/PE7 /cookie/VOTE_6_B POP\nJP79 /cookie/mega2/PE6 /cookie/VOTE_5_B POP\nJP78 /cookie/mega2/PE5 /cookie/VOTE_4_B POP\nJP77 /cookie/mega2/PE4 /cookie/VOTE_3_B POP\nJP76 /cookie/mega2/PE3 /cookie/VOTE_2_B POP\nJP75 /cookie/mega2/PE2 /cookie/VOTE_1_B POP\nJP65 /cookie/mega2/PE2 Net-_JP65-Pad2_ DNP\nJP66 /cookie/mega2/PE3 Net-_JP66-Pad2_ DNP\nJP67 /cookie/mega2/PE4 Net-_JP67-Pad2_ DNP\nJP68 /cookie/mega2/PE5 Net-_JP68-Pad2_ DNP\nJP69 /cookie/mega2/PE6 Net-_JP69-Pad2_ DNP\nJP70 /cookie/mega2/PE7 Net-_JP70-Pad2_ DNP\nJP64 /cookie/mega2/PD7 Net-_JP64-Pad2_ DNP\nJP63 /cookie/mega2/PD6 Net-_JP63-Pad2_ DNP\nJP82 /cookie/mega2/PD7 /cookie/VOTE_8_B POP\nJP81 /cookie/mega2/PD6 /cookie/VOTE_7_B POP\nT6 /cookie/mega2/gnd_switch Net-_R87-Pad2_ GND MOS_N\nR87 GND Net-_R87-Pad2_ 10k\nT5 /cookie/mega2/RESET Net-_R73-Pad2_ Net-_R72-Pad2_ MOS_N\nR86 /cookie/VOTE_8_A ~ 10k\nR85 /cookie/VOTE_8_C ~ 10k\nR84 /cookie/VOTE_5_A ~ 10k\nR82 /cookie/VOTE_5_C ~ 10k\nR80 /cookie/VOTE_6_A ~ 10k\nR79 /cookie/VOTE_6_C ~ 10k\nR78 /cookie/mega2/RESET ~ 10k\nuC2 NC_46 /cookie/mega2/RX0 /cookie/mega2/TX0 /cookie/mega2/PE2 /cookie/mega2/PE3 /cookie/mega2/PE4 /cookie/mega2/PE5 /cookie/mega2/PE6 /cookie/mega2/PE7 /cookie/mega2/SPI_SS Net-_JP59-Pad1_ Net-_JP58-Pad1_ Net-_JP57-Pad1_ /cookie/mega2/PB4 /cookie/mega2/PB5 /cookie/mega2/PB6 /cookie/mega2/PB7 /cookie/mega2/PG3 /cookie/mega2/PG4 /cookie/mega2/RESET ~ /cookie/mega2/gnd_switch Net-_C50-Pad1_ Net-_C51-Pad1_ /cookie/mega2/SCL_0_5V /cookie/mega2/SDA_0_5V /cookie/mega2/RX1 /cookie/mega2/TX1 /cookie/mega2/PD4 /cookie/mega2/PD5 /cookie/mega2/PD6 /cookie/mega2/PD7 /cookie/mega2/PG0 /cookie/mega2/PG1 /cookie/mega2/SCL_1_5V /cookie/mega2/SDA_1_5V /cookie/OUT_0B /cookie/OUT_1B /cookie/OUT_2B /cookie/OUT_3B /cookie/OUT_4B /cookie/OUT_5B /cookie/mega2/PG2 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 ~ /cookie/mega2/gnd_switch /cookie/mega2/ADC7 /cookie/mega2/ADC6 /cookie/mega2/ADC5 /cookie/mega2/ADC4 /cookie/mega2/ADC3 /cookie/mega2/ADC2 /cookie/mega2/ADC1 /cookie/mega2/ADC0 Net-_C49-Pad1_ /cookie/mega2/gnd_switch /cookie/mega2/AVCC MEGA128-A\nR77 /cookie/mega2/SDA_1_5V ~ 47k\nR76 /cookie/mega2/SCL_1_5V ~ 47k\nR75 /cookie/mega2/SDA_0_5V ~ 47k\nR74 /cookie/mega2/SCL_0_5V ~ 47k\nR83 GND /cookie/VOTE_7_C 10k\nR81 GND /cookie/VOTE_7_A 10k\nU22 /cookie/mega2/ADC0 Net-_JP83-Pad1_ /cookie/ADC0 GND /cookie/ADC1 Net-_JP84-Pad1_ /cookie/mega2/ADC1 ~ LM393\nC62 ~ GND 100n\nR90 Net-_JP83-Pad1_ GND DNP\nR93 /cookie/mega2/ADC1 Net-_JP84-Pad1_ DNP\nJP84 Net-_JP84-Pad1_ /cookie/mega2/ADC1 POP\nR88 Net-_JP84-Pad1_ GND DNP\nR92 /cookie/mega2/ADC0 Net-_JP83-Pad1_ DNP\nJP83 Net-_JP83-Pad1_ /cookie/mega2/ADC0 POP\nU23 /cookie/mega2/ADC2 Net-_JP85-Pad1_ /cookie/ADC3 GND /cookie/ADC8 Net-_JP86-Pad1_ /cookie/mega2/ADC3 ~ LM393\nC63 ~ GND 100n\nR91 Net-_JP85-Pad1_ GND DNP\nR95 /cookie/mega2/ADC3 Net-_JP86-Pad1_ DNP\nJP86 Net-_JP86-Pad1_ /cookie/mega2/ADC3 POP\nR89 Net-_JP86-Pad1_ GND DNP\nR94 /cookie/mega2/ADC2 Net-_JP85-Pad1_ DNP\nJP85 Net-_JP85-Pad1_ /cookie/mega2/ADC2 POP\nU24 Net-_JP87-Pad2_ Net-_JP87-Pad1_ /cookie/ADC9 GND /cookie/ADC10 Net-_JP88-Pad1_ Net-_JP88-Pad2_ ~ LM393\nC64 ~ GND 100n\nR97 Net-_JP87-Pad1_ GND DNP\nR99 Net-_JP88-Pad2_ Net-_JP88-Pad1_ DNP\nJP88 Net-_JP88-Pad1_ Net-_JP88-Pad2_ POP\nR96 Net-_JP88-Pad1_ GND DNP\nR98 Net-_JP87-Pad2_ Net-_JP87-Pad1_ DNP\nJP87 Net-_JP87-Pad1_ Net-_JP87-Pad2_ POP\nU25 Net-_JP91-Pad2_ Net-_JP91-Pad1_ /cookie/ADC11 GND NC_55 Net-_JP92-Pad1_ Net-_JP92-Pad2_ ~ LM393\nC65 ~ GND 100n\nR101 Net-_JP91-Pad1_ GND DNP\nR103 Net-_JP92-Pad2_ Net-_JP92-Pad1_ DNP\nJP92 Net-_JP92-Pad1_ Net-_JP92-Pad2_ POP\nR100 Net-_JP92-Pad1_ GND DNP\nR102 Net-_JP91-Pad2_ Net-_JP91-Pad1_ DNP\nJP91 Net-_JP91-Pad1_ Net-_JP91-Pad2_ POP\nJP93 Net-_JP91-Pad2_ /cookie/mega2/ADC6 POP\nJP94 Net-_JP92-Pad2_ /cookie/mega2/ADC7 POP\nJP89 Net-_JP87-Pad2_ /cookie/mega2/ADC4 POP\nJP90 Net-_JP88-Pad2_ /cookie/mega2/ADC5 POP\nJP95 /cookie/mega3/MOSI NC_56 /cookie/mega3/gnd_switch /cookie/mega3/gnd_switch /cookie/mega3/RESET /cookie/mega3/gnd_switch /cookie/mega3/SCK /cookie/mega3/gnd_switch /cookie/mega3/MISO /cookie/mega3/gnd_switch AVR-ISP-10R\nY3 Net-_C67-Pad1_ Net-_C68-Pad1_ 16MHz\nL3 ~ /cookie/mega3/AVCC Inductor\nC67 Net-_C67-Pad1_ /cookie/mega3/gnd_switch 22p\nC68 Net-_C68-Pad1_ /cookie/mega3/gnd_switch 22p\nC66 Net-_C66-Pad1_ /cookie/mega3/gnd_switch 100n\nC69 /cookie/mega3/AVCC /cookie/mega3/gnd_switch 100n\nP11 /cookie/mega3/gnd_switch Net-_JP113-Pad1_ Net-_JP112-Pad1_ Net-_JP111-Pad1_ Net-_JP110-Pad1_ ~ /cookie/mega3/RESET DNP\nJP110 Net-_JP110-Pad1_ /cookie/mega3/ADC7 DNP\nJP111 Net-_JP111-Pad1_ /cookie/mega3/ADC6 DNP\nJP112 Net-_JP112-Pad1_ /cookie/mega3/ADC5 DNP\nJP113 Net-_JP113-Pad1_ /cookie/mega3/ADC4 DNP\nSW3 Net-_R104-Pad2_ /cookie/mega3/RESET RESET_BUTTON\nC72 /cookie/mega3/RESET /cookie/mega3/gnd_switch DNP\nR104 /cookie/mega3/gnd_switch Net-_R104-Pad2_ 100R\nU26 /cookie/VOTE_8_A /cookie/VOTE_8_B Net-_R119-Pad2_ /cookie/VOTE_7_A /cookie/VOTE_7_B Net-_R105-Pad1_ GND Net-_U26-Pad8_ /cookie/VOTE_6_B /cookie/VOTE_6_A Net-_U26-Pad11_ /cookie/VOTE_5_B /cookie/VOTE_5_A ~ CD74HC08E\nR105 Net-_R105-Pad1_ Net-_R105-Pad2_ 1k\nJP98 Net-_JP101-Pad1_ /cookie/mega3/SCK POP\nJP97 Net-_JP100-Pad1_ /cookie/mega3/MOSI POP\nJP96 Net-_JP96-Pad1_ /cookie/mega3/MISO POP\nJP99 Net-_JP96-Pad1_ /cookie/mega3/SPI_MISO DNP\nJP100 Net-_JP100-Pad1_ /cookie/mega3/SPI_MOSI DNP\nJP101 Net-_JP101-Pad1_ /cookie/mega3/SPI_SCK DNP\nC76 ~ GND 100n\nU27 ~ /cookie/mega3/SCL_0_5V /cookie/mega3/SDA_0_5V GND Net-_U26-Pad11_ /cookie/INTERNAL_SDA /cookie/INTERNAL_SCL ~ PCA9517\nU28 ~ /cookie/mega3/SCL_1_5V /cookie/mega3/SDA_1_5V GND Net-_U26-Pad8_ SYSTEM_SDA SYSTEM_SCL ~ PCA9517\nC70 ~ GND 100n\nC71 ~ GND 100n\nC73 ~ GND 100n\nC74 ~ GND 100n\nC75 ~ /cookie/mega3/gnd_switch 100n\nC77 ~ /cookie/mega3/gnd_switch 100n\nC78 ~ /cookie/mega3/gnd_switch 100n\nK6 /cookie/mega3/TX0 /cookie/mega3/RX0 /cookie/mega3/gnd_switch SERIAL_0\nK7 /cookie/mega3/TX1 /cookie/mega3/RX1 /cookie/mega3/gnd_switch SERIAL_1\nP13 /cookie/mega3/PG0 /cookie/mega3/PG1 /cookie/mega3/PG2 /cookie/mega3/PG3 /cookie/mega3/PG4 CONN_5\nP12 /cookie/mega3/PB4 /cookie/mega3/PB5 /cookie/mega3/PB6 /cookie/mega3/PB7 /cookie/mega3/PD4 /cookie/mega3/PD5 Net-_JP102-Pad2_ Net-_JP103-Pad2_ Net-_JP104-Pad2_ Net-_JP105-Pad2_ Net-_JP106-Pad2_ Net-_JP107-Pad2_ Net-_JP108-Pad2_ Net-_JP109-Pad2_ CONN_14\nJP119 /cookie/mega3/PE7 /cookie/VOTE_6_C POP\nJP118 /cookie/mega3/PE6 /cookie/VOTE_5_C POP\nJP117 /cookie/mega3/PE5 /cookie/VOTE_4_C POP\nJP116 /cookie/mega3/PE4 /cookie/VOTE_3_C POP\nJP115 /cookie/mega3/PE3 /cookie/VOTE_2_C POP\nJP114 /cookie/mega3/PE2 /cookie/VOTE_1_C POP\nJP104 /cookie/mega3/PE2 Net-_JP104-Pad2_ DNP\nJP105 /cookie/mega3/PE3 Net-_JP105-Pad2_ DNP\nJP106 /cookie/mega3/PE4 Net-_JP106-Pad2_ DNP\nJP107 /cookie/mega3/PE5 Net-_JP107-Pad2_ DNP\nJP108 /cookie/mega3/PE6 Net-_JP108-Pad2_ DNP\nJP109 /cookie/mega3/PE7 Net-_JP109-Pad2_ DNP\nJP103 /cookie/mega3/PD7 Net-_JP103-Pad2_ DNP\nJP102 /cookie/mega3/PD6 Net-_JP102-Pad2_ DNP\nJP121 /cookie/mega3/PD7 /cookie/VOTE_8_C POP\nJP120 /cookie/mega3/PD6 /cookie/VOTE_7_C POP\nT8 /cookie/mega3/gnd_switch Net-_R119-Pad2_ GND MOS_N\nR119 GND Net-_R119-Pad2_ 10k\nT7 /cookie/mega3/RESET Net-_R105-Pad2_ Net-_R104-Pad2_ MOS_N\nR118 /cookie/VOTE_8_A ~ 10k\nR117 /cookie/VOTE_8_B ~ 10k\nR116 /cookie/VOTE_5_A ~ 10k\nR114 /cookie/VOTE_5_B ~ 10k\nR112 /cookie/VOTE_6_A ~ 10k\nR111 /cookie/VOTE_6_B ~ 10k\nR110 /cookie/mega3/RESET ~ 10k\nuC3 NC_57 /cookie/mega3/RX0 /cookie/mega3/TX0 /cookie/mega3/PE2 /cookie/mega3/PE3 /cookie/mega3/PE4 /cookie/mega3/PE5 /cookie/mega3/PE6 /cookie/mega3/PE7 /cookie/mega3/SPI_SS Net-_JP101-Pad1_ Net-_JP100-Pad1_ Net-_JP96-Pad1_ /cookie/mega3/PB4 /cookie/mega3/PB5 /cookie/mega3/PB6 /cookie/mega3/PB7 /cookie/mega3/PG3 /cookie/mega3/PG4 /cookie/mega3/RESET ~ /cookie/mega3/gnd_switch Net-_C67-Pad1_ Net-_C68-Pad1_ /cookie/mega3/SCL_0_5V /cookie/mega3/SDA_0_5V /cookie/mega3/RX1 /cookie/mega3/TX1 /cookie/mega3/PD4 /cookie/mega3/PD5 /cookie/mega3/PD6 /cookie/mega3/PD7 /cookie/mega3/PG0 /cookie/mega3/PG1 /cookie/mega3/SCL_1_5V /cookie/mega3/SDA_1_5V /cookie/OUT_0C /cookie/OUT_1C /cookie/OUT_2C /cookie/OUT_3C /cookie/OUT_4C /cookie/OUT_5C /cookie/mega3/PG2 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 ~ /cookie/mega3/gnd_switch /cookie/mega3/ADC7 /cookie/mega3/ADC6 /cookie/mega3/ADC5 /cookie/mega3/ADC4 /cookie/mega3/ADC3 /cookie/mega3/ADC2 /cookie/mega3/ADC1 /cookie/mega3/ADC0 Net-_C66-Pad1_ /cookie/mega3/gnd_switch /cookie/mega3/AVCC MEGA128-A\nR109 /cookie/mega3/SDA_1_5V ~ 47k\nR108 /cookie/mega3/SCL_1_5V ~ 47k\nR107 /cookie/mega3/SDA_0_5V ~ 47k\nR106 /cookie/mega3/SCL_0_5V ~ 47k\nR115 GND /cookie/VOTE_7_B 10k\nR113 GND /cookie/VOTE_7_A 10k\nU29 /cookie/mega3/ADC0 Net-_JP122-Pad1_ /cookie/ADC4 GND /cookie/ADC5 Net-_JP123-Pad1_ /cookie/mega3/ADC1 ~ LM393\nC79 ~ GND 100n\nR122 Net-_JP122-Pad1_ GND DNP\nR125 /cookie/mega3/ADC1 Net-_JP123-Pad1_ DNP\nJP123 Net-_JP123-Pad1_ /cookie/mega3/ADC1 POP\nR120 Net-_JP123-Pad1_ GND DNP\nR124 /cookie/mega3/ADC0 Net-_JP122-Pad1_ DNP\nJP122 Net-_JP122-Pad1_ /cookie/mega3/ADC0 POP\nU30 /cookie/mega3/ADC2 Net-_JP124-Pad1_ /cookie/ADC7 GND /cookie/ADC8 Net-_JP125-Pad1_ /cookie/mega3/ADC3 ~ LM393\nC80 ~ GND 100n\nR123 Net-_JP124-Pad1_ GND DNP\nR127 /cookie/mega3/ADC3 Net-_JP125-Pad1_ DNP\nJP125 Net-_JP125-Pad1_ /cookie/mega3/ADC3 POP\nR121 Net-_JP125-Pad1_ GND DNP\nR126 /cookie/mega3/ADC2 Net-_JP124-Pad1_ DNP\nJP124 Net-_JP124-Pad1_ /cookie/mega3/ADC2 POP\nU31 Net-_JP126-Pad2_ Net-_JP126-Pad1_ /cookie/ADC9 GND /cookie/ADC10 Net-_JP127-Pad1_ Net-_JP127-Pad2_ ~ LM393\nC81 ~ GND 100n\nR129 Net-_JP126-Pad1_ GND DNP\nR131 Net-_JP127-Pad2_ Net-_JP127-Pad1_ DNP\nJP127 Net-_JP127-Pad1_ Net-_JP127-Pad2_ POP\nR128 Net-_JP127-Pad1_ GND DNP\nR130 Net-_JP126-Pad2_ Net-_JP126-Pad1_ DNP\nJP126 Net-_JP126-Pad1_ Net-_JP126-Pad2_ POP\nU32 Net-_JP130-Pad2_ Net-_JP130-Pad1_ /cookie/ADC11 GND NC_66 Net-_JP131-Pad1_ Net-_JP131-Pad2_ ~ LM393\nC82 ~ GND 100n\nR133 Net-_JP130-Pad1_ GND DNP\nR135 Net-_JP131-Pad2_ Net-_JP131-Pad1_ DNP\nJP131 Net-_JP131-Pad1_ Net-_JP131-Pad2_ POP\nR132 Net-_JP131-Pad1_ GND DNP\nR134 Net-_JP130-Pad2_ Net-_JP130-Pad1_ DNP\nJP130 Net-_JP130-Pad1_ Net-_JP130-Pad2_ POP\nJP132 Net-_JP130-Pad2_ /cookie/mega3/ADC6 POP\nJP133 Net-_JP131-Pad2_ /cookie/mega3/ADC7 POP\nJP128 Net-_JP126-Pad2_ /cookie/mega3/ADC4 POP\nJP129 Net-_JP127-Pad2_ /cookie/mega3/ADC5 POP\nU35 Net-_U34-Pad3_ Net-_U34-Pad6_ Net-_U35-Pad3_ Net-_U35-Pad3_ Net-_U33-Pad8_ NC_67 GND Net-_U35-Pad12_ Net-_U33-Pad3_ Net-_U33-Pad6_ NC_68 Net-_U35-Pad12_ Net-_U33-Pad11_ ~ 74AHC32D.112\nU37 Net-_U36-Pad3_ Net-_U36-Pad8_ Net-_U37-Pad3_ Net-_U37-Pad3_ Net-_U36-Pad11_ NC_69 GND Net-_U37-Pad12_ Net-_U36-Pad6_ Net-_U34-Pad8_ NC_70 Net-_U37-Pad12_ Net-_U34-Pad11_ ~ 74AHC32D.112\nC83 ~ GND 100n\nC84 ~ GND 100n\nC86 ~ GND 100n\nC85 ~ GND 100n\nC87 ~ GND 100n\nU33 /cookie/OUT_5A /cookie/OUT_5B Net-_U33-Pad3_ /cookie/OUT_5A /cookie/OUT_5C Net-_U33-Pad6_ GND Net-_U33-Pad8_ /cookie/OUT_4B /cookie/OUT_4C Net-_U33-Pad11_ /cookie/OUT_5B /cookie/OUT_5C ~ 74HCT02D.652\nU34 /cookie/OUT_4A /cookie/OUT_4B Net-_U34-Pad3_ /cookie/OUT_4A /cookie/OUT_4C Net-_U34-Pad6_ GND Net-_U34-Pad8_ /cookie/cookie_voter2/4A /cookie/cookie_voter2/4C Net-_U34-Pad11_ /cookie/cookie_voter2/4B /cookie/cookie_voter2/4C ~ 74HCT02D.652\nU36 /cookie/cookie_voter2/3A /cookie/cookie_voter2/3B Net-_U36-Pad3_ /cookie/cookie_voter2/4A /cookie/cookie_voter2/4B Net-_U36-Pad6_ GND Net-_U36-Pad8_ /cookie/cookie_voter2/3A /cookie/cookie_voter2/3C Net-_U36-Pad11_ /cookie/cookie_voter2/3B /cookie/cookie_voter2/3C ~ 74HCT02D.652\nR142 ~ /cookie/OUT_5A 22k\nR144 ~ /cookie/OUT_5B 22k\nR146 ~ /cookie/OUT_5C 22k\nR136 ~ /cookie/OUT_4A 22k\nR138 ~ /cookie/OUT_4B 22k\nR140 ~ /cookie/OUT_4C 22k\nR137 ~ /cookie/cookie_voter2/3A 22k\nR139 ~ /cookie/cookie_voter2/3B 22k\nR141 ~ /cookie/cookie_voter2/3C 22k\nR143 ~ /cookie/cookie_voter2/4A 22k\nR145 ~ /cookie/cookie_voter2/4B 22k\nR147 ~ /cookie/cookie_voter2/4C 22k\nU40 Net-_U39-Pad3_ Net-_U39-Pad6_ Net-_U40-Pad3_ Net-_U40-Pad3_ Net-_U38-Pad8_ NC_71 GND Net-_U40-Pad12_ Net-_U38-Pad3_ Net-_U38-Pad6_ NC_72 Net-_U40-Pad12_ Net-_U38-Pad11_ ~ 74AHC32D.112\nU42 Net-_U41-Pad3_ Net-_U41-Pad8_ Net-_U42-Pad3_ Net-_U42-Pad3_ Net-_U41-Pad11_ NC_73 GND Net-_U42-Pad12_ Net-_U41-Pad6_ Net-_U39-Pad8_ NC_74 Net-_U42-Pad12_ Net-_U39-Pad11_ ~ 74AHC32D.112\nC88 ~ GND 100n\nC89 ~ GND 100n\nC91 ~ GND 100n\nC90 ~ GND 100n\nC92 ~ GND 100n\nU38 /cookie/OUT_1A /cookie/OUT_1B Net-_U38-Pad3_ /cookie/OUT_1A /cookie/OUT_1C Net-_U38-Pad6_ GND Net-_U38-Pad8_ /cookie/OUT_0B /cookie/OUT_0C Net-_U38-Pad11_ /cookie/OUT_1B /cookie/OUT_1C ~ 74HCT02D.652\nU39 /cookie/OUT_0A /cookie/OUT_0B Net-_U39-Pad3_ /cookie/OUT_0A /cookie/OUT_0C Net-_U39-Pad6_ GND Net-_U39-Pad8_ /cookie/OUT_3A /cookie/OUT_3C Net-_U39-Pad11_ /cookie/OUT_3B /cookie/OUT_3C ~ 74HCT02D.652\nU41 /cookie/OUT_2A /cookie/OUT_2B Net-_U41-Pad3_ /cookie/OUT_3A /cookie/OUT_3B Net-_U41-Pad6_ GND Net-_U41-Pad8_ /cookie/OUT_2A /cookie/OUT_2C Net-_U41-Pad11_ /cookie/OUT_2B /cookie/OUT_2C ~ 74HCT02D.652\nR154 ~ /cookie/OUT_1A 22k\nR156 ~ /cookie/OUT_1B 22k\nR158 ~ /cookie/OUT_1C 22k\nR148 ~ /cookie/OUT_0A 22k\nR150 ~ /cookie/OUT_0B 22k\nR152 ~ /cookie/OUT_0C 22k\nR149 ~ /cookie/OUT_2A 22k\nR151 ~ /cookie/OUT_2B 22k\nR153 ~ /cookie/OUT_2C 22k\nR155 ~ /cookie/OUT_3A 22k\nR157 ~ /cookie/OUT_3B 22k\nR159 ~ /cookie/OUT_3C 22k\nuC4 NC_75 NC_76 NC_77 NC_78 NC_79 ~ NC_80 Net-_C97-Pad1_ Net-_C96-Pad1_ /catalyst/stm32_1/gnd_sw ~ NC_81 NC_82 /catalyst/stm32_1/nrst NC_83 NC_84 NC_85 NC_86 ~ /catalyst/stm32_1/gnd_sw ~ Net-_C95-Pad1_ NC_87 NC_88 NC_89 NC_90 /catalyst/stm32_1/gnd_sw ~ NC_91 NC_92 NC_93 NC_94 NC_95 NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 Net-_C94-Pad1_ /catalyst/stm32_1/gnd_sw ~ NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 Net-_C93-Pad1_ /catalyst/stm32_1/gnd_sw ~ NC_132 NC_133 NC_134 NC_135 NC_136 NC_137 NC_138 NC_139 NC_140 NC_141 NC_142 NC_143 NC_144 NC_145 NC_146 NC_147 NC_148 NC_149 Net-_R160-Pad1_ NC_150 NC_151 NC_152 NC_153 /catalyst/stm32_1/gnd_sw ~ STM32F401RE\nL4 ~ Net-_C95-Pad1_ Inductor\nC95 Net-_C95-Pad1_ /catalyst/stm32_1/gnd_sw 100n\nC94 Net-_C94-Pad1_ /catalyst/stm32_1/gnd_sw 2.2u\nC93 Net-_C93-Pad1_ /catalyst/stm32_1/gnd_sw 2.2u\nC104 ~ /catalyst/stm32_1/gnd_sw 100n\nC105 ~ /catalyst/stm32_1/gnd_sw 100n\nC106 ~ /catalyst/stm32_1/gnd_sw 100n\nC107 ~ /catalyst/stm32_1/gnd_sw 100n\nC108 ~ /catalyst/stm32_1/gnd_sw 100n\nC109 ~ /catalyst/stm32_1/gnd_sw 100n\nT10 /catalyst/stm32_1/gnd_sw Net-_R162-Pad1_ GND MOS_N\nR161 ~ Net-_R161-Pad2_ 22k\nX1 Net-_C97-Pad1_ Net-_C96-Pad1_ DNP\nC96 Net-_C96-Pad1_ /catalyst/stm32_1/gnd_sw DNP\nC97 Net-_C97-Pad1_ /catalyst/stm32_1/gnd_sw DNP\nK8 /catalyst/stm32_1/gnd_sw Net-_K8-Pad2_ ~ CONN_3\nR160 Net-_R160-Pad1_ Net-_K8-Pad2_ 10k\nSW4 /catalyst/stm32_1/nrst /catalyst/stm32_1/gnd_sw SW_PUSH\nT12 /catalyst/stm32_1/nrst Net-_R172-Pad2_ /catalyst/stm32_1/gnd_sw MOS_N\nC102 /catalyst/stm32_1/nrst /catalyst/stm32_1/gnd_sw DNP\nR172 Net-_R172-Pad1_ Net-_R172-Pad2_ 1k\nC103 ~ GND 100n\nU45 ~ /catalyst/stm32_1/buf_int_SCL /catalyst/stm32_1/buf_int_SDA GND Net-_R171-Pad2_ NC_154 NC_155 ~ PCA9517\nU44 ~ NC_156 NC_157 GND Net-_R169-Pad2_ NC_158 NC_159 ~ PCA9517\nT11 Net-_R169-Pad2_ Net-_R170-Pad2_ GND MOS_N\nR170 Net-_R170-Pad1_ Net-_R170-Pad2_ 1k\nR169 ~ Net-_R169-Pad2_ 22k\nC98 ~ GND 100n\nC99 ~ GND 100n\nU43 /catalyst/stm32_1/KILL_SIG /catalyst/stm32_1/internal_cutoff Net-_R170-Pad1_ /catalyst/stm32_1/RESET_SIG /catalyst/stm32_1/internal_reset Net-_R172-Pad1_ GND NC_160 NC_161 NC_162 NC_163 NC_164 NC_165 ~ 74AHC00D.112\nC100 ~ GND 100n\nC101 ~ GND 100n\nT13 Net-_R171-Pad2_ /catalyst/stm32_1/internal_cutoff GND MOS_N\nR171 ~ Net-_R171-Pad2_ 22k\nT9 Net-_R161-Pad2_ /catalyst/stm32_1/KILL_SIG GND MOS_N\nR162 Net-_R162-Pad1_ Net-_R161-Pad2_ 1k\nR168 ~ /catalyst/stm32_1/RESET_SIG 22k\nR167 ~ /catalyst/stm32_1/internal_reset 22k\nR166 ~ /catalyst/stm32_1/KILL_SIG 22k\nR165 ~ /catalyst/stm32_1/internal_cutoff 22k\nR164 ~ /catalyst/stm32_1/buf_int_SCL 22k\nR163 ~ /catalyst/stm32_1/buf_int_SDA 22k\n.end\n"
    },
    {
        "filename": "1751.cir",
        "prompt": "Design a circuit featuring an STM32F091RCTx microcontroller with a standard ARM JTAG SWD interface. Include decoupling capacitors connected to the +3V3 power supply (values: 100nF x4, 10nF, 4.7uF x2, 1uF). Provide connections for SWDIO, SWDCLK, and a reset signal (~reset). Include a connector (ARM_JTAG_SWD_10) bringing out +3V3, SWDIO, GND, SWDCLK, and ~reset. Add a 100nF capacitor from ~reset to ground. The circuit should have a ground connection.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 /~reset NC_07 NC_08 NC_09 NC_10 GND +3V3 NC_11 NC_12 NC_13 NC_14 GND +3V3 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 GND +3V3 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 /swdio GND +3V3 /swdclk NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 GND +3V3 STM32F091RCTx\nC9 /~reset GND 100n\nC1 +3V3 GND 100n\nC2 +3V3 GND 100n\nC3 +3V3 GND 100n\nC4 +3V3 GND 100n\nC5 +3V3 GND 10n\nC6 +3V3 GND 4.7u\nC7 +3V3 GND 4.7u\nC8 +3V3 GND 1u\nJ1 +3V3 /swdio GND /swdclk GND NC_52 NC_53 NC_54 GND /~reset ARM_JTAG_SWD_10\n.end\n"
    },
    {
        "filename": "422.cir",
        "prompt": "Design a microcontroller-based wireless communication system featuring an ATmega328PB and an NRF24L01 transceiver. The system operates on 3.3V and 1.5V rails, generated from a 3.3V input. Include a crystal oscillator (8MHz) for timing, decoupling capacitors for stable power, and connectors for programming (ICSP), serial communication, and a potential external interface (audio jack, 6P6C). A reset circuit with a pull-up resistor and capacitor is present. An LED with current limiting resistor provides visual feedback. The system includes a power supply filtering with capacitors. Include a connector for external communication and a reset signal.",
        "content": ".title KiCad schematic\nC3 GND Net-_C3-Pad2_ 22pF\nR5 +3V3 Reset 5.1k\nR6 Net-_C5-Pad1_ Net-_C6-Pad1_ 1M\nC6 Net-_C6-Pad1_ GND 22pF\nY1 Net-_C5-Pad1_ Net-_C6-Pad1_ 8MHz\nU1 Net-_L1-Pad2_ GND +1V5 Net-_R1-Pad2_ +3V3 +1V5 MCP1640BCH\nC1 +1V5 GND 4.7uF\nC2 GND +3V3 10uF\nR1 +3V3 Net-_R1-Pad2_ 976k\nR2 Net-_R1-Pad2_ GND 576k\nL1 +1V5 Net-_L1-Pad2_ 4.7uH\nU3 GND +3V3 Net-_U2-Pad10_ Net-_U2-Pad11_ SCK MOSI MISO Net-_J3-Pad4_ NRF24L01_Breakout\nJ3 Reset Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Conn_01x06_Female\nR4 Net-_LED_I1-Pad2_ Net-_R4-Pad2_ 200\nLED_I1 GND Net-_LED_I1-Pad2_ 2V 20mA\nV1 Net-_J11-Pad2_ GND AA\nR7 Net-_R7-Pad1_ +1V5 10k\nJ4 GND Reset MOSI SCK +3V3 MISO Conn_02x03_Male_ICSP\nJ5 NC_01 +1V5 Net-_J11-Pad2_ Conn_01x03\nJ2 GND Net-_J11-Pad2_ Conn_01x02\nJ9 Reset Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Conn_01x06_Female\nU2 Net-_J3-Pad5_ Net-_J3-Pad6_ Net-_J12-Pad4_ +3V3 GND Net-_J12-Pad3_ Net-_C5-Pad1_ Net-_C6-Pad1_ Net-_R4-Pad2_ Net-_U2-Pad10_ Net-_U2-Pad11_ NC_02 NC_03 Net-_J6-Pad6_ MOSI MISO SCK +3V3 Net-_J12-Pad2_ Net-_C3-Pad2_ GND Net-_J12-Pad1_ NC_04 NC_05 NC_06 Net-_R7-Pad1_ NC_07 NC_08 Reset Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ ATmega328PB-AU\nJ11 GND Net-_J11-Pad2_ Conn_01x02\nJ12 Net-_J12-Pad1_ Net-_J12-Pad2_ Net-_J12-Pad3_ Net-_J12-Pad4_ Conn_01x04\nC4 +3V3 GND 100uF\nC5 Net-_C5-Pad1_ GND 22pF\nJ6 GND +3V3 MOSI MISO SCK Net-_J6-Pad6_ 6P6C\nC7 +3V3 GND 100uF\nJ1 NC_09 NC_10 NC_11 NC_12 AudioJack4\nJ7 NC_13 NC_14 NC_15 NC_16 AudioJack4\n.end\n"
    },
    {
        "filename": "1240.cir",
        "prompt": "Design a circuit with two independent channels, each receiving a +5V signal and providing a +3.3V output. Each channel utilizes a TXB0108 level shifter. Include 0.1uF decoupling capacitors for both the +5V and +3.3V rails, connected to ground. The first channel's inputs are labeled /Ch_A1_+5V_ and /Ch_B1_+5V_, and its outputs are NC_01 and NC_02. The second channel's inputs are /Ch_A2_+5V_ and /Ch_B2_+5V_, and its outputs are NC_03 and NC_04. Power supplies are +5V and +3.3V, with a common ground.",
        "content": ".title KiCad schematic\nP3 +5V /Ch_A1_+5V_ GND /Ch_B1_+5V_ encoder_1\nP4 +5V /Ch_A2_+5V_ GND /Ch_B2_+5V_ encoder_2\nU9 NC_01 NC_02 /Ch_B1_+5V_ /Ch_A1_+5V_ txb0108\nU10 +3V3 NC_03 NC_04 +3V3 GND /Ch_A2_+5V_ /Ch_B2_+5V_ +5V txb0108\nC9 +5V GND 0,1u\nC10 +3V3 GND 0,1u\n.end\n"
    },
    {
        "filename": "490.cir",
        "prompt": "Design a simple audio amplifier circuit using an LM386 amplifier chip. The input signal comes from a microcontroller (ATmega328P) through a 10k resistor (R2) and a connector (J1 - Rainbow Bus Connector). A variable resistor (RV1 - 10k potentiometer) is used for volume control. The amplified signal is then passed through a 220uF capacitor (C2) and a speaker (LS1). A 47nF capacitor (C1) is used for input coupling and a 10k resistor (R1) is used for biasing. The microcontroller and LM386 are powered and grounded appropriately. Include necessary net labels for connections.",
        "content": ".title KiCad schematic\nU2 NC_01 GND Net-_RV1-Pad2_ GND Net-_C1-Pad1_ Net-_J1-Pad1_ NC_02 NC_03 LM386\nLS1 Net-_C2-Pad2_ GND Speaker\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 47n\nR1 Net-_C1-Pad2_ GND 10\nC2 Net-_C1-Pad1_ Net-_C2-Pad2_ 220u\nRV1 Net-_RV1-Pad1_ Net-_RV1-Pad2_ GND 10k\nU1 Net-_R2-Pad2_ Net-_J1-Pad20_ Net-_J1-Pad19_ Net-_J1-Pad18_ Net-_J1-Pad17_ Net-_J1-Pad16_ Net-_J1-Pad1_ GND NC_04 NC_05 Net-_J1-Pad15_ Net-_J1-Pad14_ Net-_J1-Pad13_ Net-_RV1-Pad1_ NC_06 NC_07 NC_08 NC_09 NC_10 Net-_J1-Pad1_ NC_11 GND Net-_J1-Pad6_ Net-_J1-Pad22_ NC_12 NC_13 NC_14 NC_15 ATmega328P-PU\nJ1 Net-_J1-Pad1_ NC_16 GND NC_17 NC_18 Net-_J1-Pad6_ NC_19 NC_20 NC_21 NC_22 NC_23 GND Net-_J1-Pad13_ Net-_J1-Pad14_ Net-_J1-Pad15_ Net-_J1-Pad16_ Net-_J1-Pad17_ Net-_J1-Pad18_ Net-_J1-Pad19_ Net-_J1-Pad20_ NC_24 Net-_J1-Pad22_ GND NC_25 Rainbow Bus Connector\nR2 Net-_J1-Pad1_ Net-_R2-Pad2_ 10k\n.end\n"
    },
    {
        "filename": "1715.cir",
        "prompt": "Design a circuit with five Pololu A4988 stepper motor driver breakout boards (A1-A5) controlling five stepper motors (X_MOT, Y_MOT, Z_MOT_A, Z_MOT_B, E_MOT). Each A4988 board receives +3.3V and +12V power. Provide jumpers (JP1-JP15) to connect the +3.3V supply to each driver's logic input pins. Include five 100uF capacitors (C1-C5) connected between +12V and GND for power supply decoupling. Each A4988 board has numerous control and step pins, and outputs connected to respective motor connectors (J1-J5). The 'NC_' pins on each A4988 are not connected.",
        "content": ".title KiCad schematic\nJ2 Net-_A1-Pad3_ Net-_A1-Pad4_ Net-_A1-Pad5_ Net-_A1-Pad6_ X_MOT\nJP6 +3V3 Net-_A1-Pad12_ SJ\nJP5 +3V3 Net-_A1-Pad11_ SJ\nJP4 +3V3 Net-_A1-Pad10_ SJ\nJP12 +3V3 Net-_A2-Pad12_ SJ\nJP11 +3V3 Net-_A2-Pad11_ SJ\nJP10 +3V3 Net-_A2-Pad10_ SJ\nC1 +12V GND 100uF\nC2 +12V GND 100uF\nC3 +12V GND 100uF\nC4 +12V GND 100uF\nC5 +12V GND 100uF\nA1 GND +3V3 Net-_A1-Pad3_ Net-_A1-Pad4_ Net-_A1-Pad5_ Net-_A1-Pad6_ GND +12V NC_01 Net-_A1-Pad10_ Net-_A1-Pad11_ Net-_A1-Pad12_ Net-_A1-Pad13_ Net-_A1-Pad13_ NC_02 NC_03 Pololu_Breakout_A4988\nA2 GND +3V3 Net-_A2-Pad3_ Net-_A2-Pad4_ Net-_A2-Pad5_ Net-_A2-Pad6_ GND +12V NC_04 Net-_A2-Pad10_ Net-_A2-Pad11_ Net-_A2-Pad12_ Net-_A2-Pad13_ Net-_A2-Pad13_ NC_05 NC_06 Pololu_Breakout_A4988\nJ4 Net-_A2-Pad3_ Net-_A2-Pad4_ Net-_A2-Pad5_ Net-_A2-Pad6_ Y_MOT\nJ1 Net-_A3-Pad3_ Net-_A3-Pad4_ Net-_A3-Pad5_ Net-_A3-Pad6_ Z_MOT_A\nJP3 +3V3 Net-_A3-Pad12_ SJ\nJP2 +3V3 Net-_A3-Pad11_ SJ\nJP1 +3V3 Net-_A3-Pad10_ SJ\nJ5 Net-_A5-Pad3_ Net-_A5-Pad4_ Net-_A5-Pad5_ Net-_A5-Pad6_ E_MOT\nJP9 +3V3 Net-_A4-Pad12_ SJ\nJP8 +3V3 Net-_A4-Pad11_ SJ\nJP7 +3V3 Net-_A4-Pad10_ SJ\nJ3 Net-_A4-Pad3_ Net-_A4-Pad4_ Net-_A4-Pad5_ Net-_A4-Pad6_ Z_MOT_B\nJP15 +3V3 Net-_A5-Pad12_ SJ\nJP14 +3V3 Net-_A5-Pad11_ SJ\nJP13 +3V3 Net-_A5-Pad10_ SJ\nA3 GND +3V3 Net-_A3-Pad3_ Net-_A3-Pad4_ Net-_A3-Pad5_ Net-_A3-Pad6_ GND +12V NC_07 Net-_A3-Pad10_ Net-_A3-Pad11_ Net-_A3-Pad12_ Net-_A3-Pad13_ Net-_A3-Pad13_ NC_08 NC_09 Pololu_Breakout_A4988\nA4 GND +3V3 Net-_A4-Pad3_ Net-_A4-Pad4_ Net-_A4-Pad5_ Net-_A4-Pad6_ GND +12V NC_10 Net-_A4-Pad10_ Net-_A4-Pad11_ Net-_A4-Pad12_ Net-_A4-Pad13_ Net-_A4-Pad13_ NC_11 NC_12 Pololu_Breakout_A4988\nA5 GND +3V3 Net-_A5-Pad3_ Net-_A5-Pad4_ Net-_A5-Pad5_ Net-_A5-Pad6_ GND +12V NC_13 Net-_A5-Pad10_ Net-_A5-Pad11_ Net-_A5-Pad12_ Net-_A5-Pad13_ Net-_A5-Pad13_ NC_14 NC_15 Pololu_Breakout_A4988\n.end\n"
    },
    {
        "filename": "588.cir",
        "prompt": "Design a microcontroller-based circuit featuring an STM32F103C (\"BluePill\") connected to a 30-pin header. The microcontroller provides 3.3V and 5V power rails. It interfaces with RGB LEDs (Red, Green, Blue - controlled by RGB0, RGB2, RGB4 signals), a 4x5 LED matrix (rows ROW0-ROW4, LEDs LED0-LED2), a USB interface (USB_D+, USB_D-), an I2C interface (SCL, SDA), a boot selection switch (BOOT_SWITCH), and multiplexer control signals (MUX0, MUX1, MUX2, MUX3). The 30-pin header (Conn_01x30) connects all these signals, along with power and ground, to external components. Include unconnected pins (NC_01 through NC_14). The circuit also includes a 3.3V and 5V power supply connection via a separate connector (J1).",
        "content": ".title KiCad schematic\nU1 NC_01 /RGB4 /RGB2 /RGB0 /LED0 /LED1 /LED2 /ROW0 /ROW1 /ROW2 /ROW3 /ROW4 /MOUSE_X /MOUSE_Y NC_02 NC_03 NC_04 +3V3 GND GND NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 /USB_D- /USB_D+ NC_12 /BOOT_SWITCH /MUX1 /MUX0 /SCL /SDA /MUX2 /MUX3 +5V GND +3V3 NC_13 NC_14 BluePill_STM32F103C\nJ1 +3V3 GND /MUX1 /MUX0 /MUX2 /MUX3 /ROW4 /ROW3 /ROW2 /ROW1 /ROW0 /RGB0 NC_15 /RGB2 NC_16 /RGB4 /USB_D+ /USB_D- /SCL /SDA /LED2 /LED1 /LED0 +3V3 GND +5V /MOUSE_X /MOUSE_Y /BOOT_SWITCH NC_17 Conn_01x30\n.end\n"
    },
    {
        "filename": "463.cir",
        "prompt": "Design a circuit with two operational amplifier stages (ADA4807-2ARM) configured as voltage followers with input and output protection diodes (1N4148) and associated filtering capacitors (47pF and C values unspecified). The first stage (U31) receives input from a connector (J52) through series resistors (49.9k and 1k) and capacitors (C157, C158). The second stage (U32) receives input from the first stage and a connector (J53) through series resistors (1k) and capacitors (C159, C160). Each stage has input and output resistors (1k) and diodes for protection. Include additional decoupling capacitors (C153, C154, C155, C156, C161, C162, C163, C164) connected to various nodes. The circuit includes input and output connectors (J52, J53).",
        "content": ".title KiCad schematic\nC153 NC_01 Net-_C153-Pad2_ C\nC155 NC_02 Net-_C153-Pad2_ C\nC154 Net-_C154-Pad1_ NC_03 C\nC156 Net-_C154-Pad1_ NC_04 C\nJ52 Net-_C153-Pad2_ NC_05 Net-_J52-Pad3_ Net-_J52-Pad4_ NC_06 Net-_C154-Pad1_ InConnector\nJ53 Net-_C161-Pad2_ NC_07 Net-_C159-Pad1_ Net-_C160-Pad1_ NC_08 Net-_C162-Pad1_ OutConnector\nR293 Net-_C159-Pad2_ Net-_C159-Pad1_ 1k\nU31 Net-_C158-Pad2_ Net-_C158-Pad1_ Net-_J52-Pad4_ NC_09 Net-_J52-Pad3_ Net-_C157-Pad1_ Net-_C157-Pad2_ NC_10 ADA4807-2ARM\nU32 Net-_C160-Pad1_ Net-_C160-Pad2_ Net-_D6-Pad1_ NC_11 Net-_D5-Pad1_ Net-_C159-Pad2_ Net-_C159-Pad1_ NC_12 ADA4807-2ARM\nC157 Net-_C157-Pad1_ Net-_C157-Pad2_ 47p\nR289 Net-_C157-Pad1_ Net-_C159-Pad2_ 1k\nD3 Net-_C157-Pad2_ Net-_C157-Pad1_ 1N4148\nD5 Net-_D5-Pad1_ Net-_C157-Pad2_ 1N4148\nR291 Net-_D5-Pad1_ NC_13 1k\nR287 Net-_J52-Pad3_ NC_14 49.9\nC159 Net-_C159-Pad1_ Net-_C159-Pad2_ C\nR294 Net-_C160-Pad2_ Net-_C160-Pad1_ 1k\nC158 Net-_C158-Pad1_ Net-_C158-Pad2_ 47p\nR290 Net-_C158-Pad1_ Net-_C160-Pad2_ 1k\nD4 Net-_C158-Pad2_ Net-_C158-Pad1_ 1N4148\nD6 Net-_D6-Pad1_ Net-_C158-Pad2_ 1N4148\nR292 Net-_D6-Pad1_ NC_15 1k\nR288 Net-_J52-Pad4_ NC_16 49.9\nC160 Net-_C160-Pad1_ Net-_C160-Pad2_ C\nC161 NC_17 Net-_C161-Pad2_ C\nC163 NC_18 Net-_C161-Pad2_ C\nC162 Net-_C162-Pad1_ NC_19 C\nC164 Net-_C162-Pad1_ NC_20 C\n.end\n"
    },
    {
        "filename": "476.cir",
        "prompt": "Design a circuit that combines a 555 timer in astable mode with a voltage multiplier (Cockcroft\u2013Walton multiplier) to generate a high-voltage pulsed DC output. The 555 timer should provide a clock signal to drive the multiplier. The multiplier should consist of a series of diode-capacitor stages to increase the voltage. Include a final output capacitor to smooth the pulsed DC output. Specify component values for the 555 timer's timing resistors and capacitor, as well as the diode and capacitor values for the multiplier stages. The output should be referenced to ground. Use standard components like 2N2222, 2N3904, 1N5062 diodes, and ceramic/electrolytic capacitors.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 GND Net-_C2-Pad2_ Net-_R3-Pad2_ VCC Net-_C1-Pad2_ Net-_C2-Pad2_ Net-_R1-Pad1_ VCC LM555N\nC1 GND Net-_C1-Pad2_ 10n\nR2 Net-_R1-Pad1_ Net-_C2-Pad2_ 12k\nR1 Net-_R1-Pad1_ VCC 2.2k\nC2 GND Net-_C2-Pad2_ 47n\nR3 Net-_2N1-Pad1_ Net-_R3-Pad2_ 3.3k\n2N2 Net-_2N1-Pad2_ GND Net-_2N2-Pad3_ Q_PNP_BCE\n2N2222_1 Net-_2N1-Pad2_ VCC Net-_2N2-Pad3_ Q_NPN_BCE\nR4 VCC Net-_2N1-Pad2_ 1.8k\n2N1 Net-_2N1-Pad1_ Net-_2N1-Pad2_ GND Q_NPN_BCE\nC3 Net-_2N2-Pad3_ Net-_C3-Pad2_ 47u\nD1 GND Net-_C3-Pad2_ 400x\nC4 GND Net-_C4-Pad2_ 4.7u\nD2 Net-_C3-Pad2_ Net-_C4-Pad2_ 1N5062\nC5 Net-_C3-Pad2_ Net-_C5-Pad2_ 4.7u\nD3 Net-_C4-Pad2_ Net-_C5-Pad2_ 1N5062\nC6 Net-_C4-Pad2_ Net-_C6-Pad2_ 4.7u\nD4 Net-_C5-Pad2_ Net-_C6-Pad2_ 1N5062\nC7 Net-_C5-Pad2_ Net-_C7-Pad2_ 4.7u\nD5 Net-_C6-Pad2_ Net-_C7-Pad2_ 1N5062\nC8 Net-_C6-Pad2_ Net-_C10-Pad1_ 4.7u\nD6 Net-_C7-Pad2_ Net-_C10-Pad1_ 1N5062\nC9 Net-_C7-Pad2_ Net-_C11-Pad1_ 4.7u\nD7 Net-_C10-Pad1_ Net-_C11-Pad1_ 1N5062\nC10 Net-_C10-Pad1_ Net-_C10-Pad2_ 4.7u\nD8 Net-_C11-Pad1_ Net-_C10-Pad2_ 1N5062\nC11 Net-_C11-Pad1_ Net-_C11-Pad2_ 4.7u\nD9 Net-_C10-Pad2_ Net-_C11-Pad2_ 1N5062\nC12 Net-_C10-Pad2_ Net-_C12-Pad2_ 4.7u\nD10 Net-_C11-Pad2_ Net-_C12-Pad2_ 1N5062\nC13 Net-_C11-Pad2_ Net-_C13-Pad2_ 4.7u\nD11 Net-_C12-Pad2_ Net-_C13-Pad2_ 1N5062\nD12 Net-_C13-Pad2_ Output 400x\nC14 GND Output 4.7u\n.end\n"
    },
    {
        "filename": "553.cir",
        "prompt": "Create a circuit with an AND gate whose inputs 'a' and 'b' are driven by pulsed voltage sources. Input 'a' is a 3.3V pulse with a period of 300ms, a pulse width of 100ms, and a rise/fall time of 0. Input 'b' is a 3.3V pulse with a period of 150ms, a pulse width of 50ms, and a rise/fall time of 0. The AND gate's output is connected to a 10 megohm resistor to ground. A 3.3V DC voltage source provides power to the AND gate. Simulate the circuit for 400ms with a maximum timestep of 1us.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Downloads/kicad-simulation-examples-master/libs/spice_models.lib\"\nX1 a b out vdd AND\nR1 GND out 10meg\nV1 a GND dc 0 pulse(0 3.3 0 0 0 100m 200m)\nV2 b GND dc 0 pulse(0 3.3 50m 0 0 50m 100m)\nV3 vdd GND dc 3.3\n.tran 1m 400m\n.end\n"
    },
    {
        "filename": "1130.cir",
        "prompt": "Design a circuit with an adjustable voltage source based on an LM317, providing a regulated voltage output. Include an LED indicator with current limiting resistor, a diode for reverse polarity protection, and a switch to control the circuit's operation. The circuit should have input and output connectors, and utilize bypass capacitors for stability. A potentiometer should be used to adjust the output voltage, and a transistor acts as a switch controlled by a momentary push button. Include components for basic power supply filtering and protection.",
        "content": ".title KiCad schematic\nU1 Net-_Q1-Pad3_ Net-_C2-Pad1_ Net-_C3-Pad1_ LM317_TO3\nC3 Net-_C3-Pad1_ GND C\nC1 Net-_C1-Pad1_ GND C\nR5 Net-_C3-Pad1_ Net-_Q1-Pad3_ R\nR6 Net-_Q1-Pad3_ Net-_J2-Pad2_ R\nR3 Net-_J2-Pad2_ GND R\nR1 Net-_C3-Pad1_ Net-_D1-Pad2_ R\nR2 Net-_C1-Pad1_ Net-_R2-Pad2_ R\nR4 Net-_Q1-Pad1_ Net-_J2-Pad2_ R\nQ1 Net-_Q1-Pad1_ GND Net-_Q1-Pad3_ BC847\nD1 GND Net-_D1-Pad2_ LED\nC2 Net-_C2-Pad1_ GND CP\nSW1 GND Net-_Q1-Pad3_ Pulsador\nRV1 Net-_C3-Pad1_ Net-_R2-Pad2_ GND R_POT\nJ2 Net-_D2-Pad1_ Net-_J2-Pad2_ Conn_01x02_Female\nJ1 GND Net-_C2-Pad1_ Conn_01x02_Female\nD2 Net-_D2-Pad1_ Net-_C3-Pad1_ 1N4001\n.end\n"
    },
    {
        "filename": "57.cir",
        "prompt": "Design a circuit featuring an instrumentation amplifier (ADA4817-1) configured for differential amplification. The input stage consists of a differential pair with input resistors (R2, R3) connected to input jacks (J2, J3) providing +/-VIN signals referenced to GNDREF. A feedback network, including resistors (R4, R7) and a gain-setting resistor (R6), determines the amplifier's gain. A capacitor (C3) is placed in the feedback path. The amplifier's power supply is provided via connector J4, supplying /VCC and /VEE, which are decoupled with capacitors (C1, C2, C4, C7, C9, C10). The output (VOUT) is available at jack J5. A potentiometer (RV1) and fixed resistors (RF1, RF2, RF3) are connected to a jumper (JP1) and the feedback network, potentially allowing for adjustable gain or offset. A capacitor (C5) and resistor (R9, R11, R12) form a filter at the output. A capacitor (C6, C8) is connected to the /VEE rail. Include a pull-down resistor (R1) for the /PD pin.",
        "content": ".title KiCad schematic\nJ2 Net-_J2-Pad1_ GNDREF -VIN\nJ3 Net-_J3-Pad1_ GNDREF +VIN\nR5 Net-_C3-Pad2_ Net-_J2-Pad1_ R\nR6 GNDREF Net-_C3-Pad2_ R\nR2 GNDREF Net-_J2-Pad1_ RTN\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ CF\nR4 Net-_R4-Pad1_ Net-_J3-Pad1_ R\nR3 Net-_J3-Pad1_ GNDREF RTP\nR7 Net-_R4-Pad1_ GNDREF R\nR9 Net-_C5-Pad1_ Net-_R11-Pad1_ RS\nR11 Net-_R11-Pad1_ Net-_J5-Pad1_ R\nR12 GNDREF Net-_J5-Pad1_ R\nC5 Net-_C5-Pad1_ GNDREF CL\nJ5 Net-_J5-Pad1_ GNDREF VOUT\nR10 Net-_C6-Pad2_ Net-_C6-Pad1_ R\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ C\nC8 /VEE Net-_C6-Pad1_ C\nU1 Net-_C3-Pad1_ Net-_C3-Pad2_ Net-_R4-Pad1_ /VEE Net-_C6-Pad2_ Net-_R11-Pad1_ /VCC /PD ADA4817-1\nR1 /VCC /PD 1k\u03a9\nC10 GNDREF /VEE 10uF\nC4 /VCC GNDREF 10uF\nC1 /VCC GNDREF 0.1uF\nC9 /VEE GNDREF 0.1uF\nC7 /VEE GNDREF 0.1uF\nC2 /VCC GNDREF 0.1uF\nJ4 /VEE GNDREF /VCC Conn_01x03_Male\nRF2 Net-_C3-Pad2_ Net-_JP1-Pad1_ R\nRV1 Net-_C3-Pad2_ Net-_JP1-Pad3_ NC_01 R_POT\nJP1 Net-_JP1-Pad1_ Net-_C3-Pad1_ Net-_JP1-Pad3_ Jumper_3_Open\nRF1 Net-_C3-Pad2_ Net-_JP1-Pad1_ R\nRF3 Net-_JP1-Pad1_ Net-_C3-Pad2_ R\n.end\n"
    },
    {
        "filename": "37.cir",
        "prompt": "Design a 2.4GHz wireless transceiver circuit based on the nRF24L01P and RFX2401C chips, including a 16MHz crystal oscillator, antenna matching network, and power supply decoupling. The circuit should feature a main power supply of 3.3V with additional decoupling capacitors for the nRF24L01P's VDD_PA pin. Include connections for two antenna outputs (NRF_ANT1 and NRF_ANT2) and a separate RFX_ANT output, with impedance matching components (inductors L1, L2, L3 and capacitors C11, C13, C15) for each. A chip enable (NRF_CE) signal is present. Include a connector (J1) for ground connections and a filter (F1) connected to the RFX_ANT output. A pull-up resistor (R1) is connected to the NRF_CE pin, and a resistor (R2) connects the nRF24L01P's XC1 and XC2 pins. Several small capacitors (C1, C3, C4, C6, C8, C9, C10, C12, C14) provide further decoupling and filtering.",
        "content": ".title KiCad schematic\nC1 +3V3 GND 10u\nC3 +3V3 GND 10n\nC4 +3V3 GND 10n\nC6 +3V3 GND 10n\nC5 GND /RF_Schematic/NRF_XC1 22p\nC7 GND /RF_Schematic/NRF_XC2 22p\nR2 /RF_Schematic/NRF_XC1 /RF_Schematic/NRF_XC2 1M\nC2 GND Net-_C2-Pad2_ 22p\nU1 NRF_CE NC_01 NC_02 NC_03 NC_04 NC_05 +3V3 GND /RF_Schematic/NRF_XC2 /RF_Schematic/NRF_XC1 /RF_Schematic/NRF_VDD_PA /RF_Schematic/NRF_ANT1 /RF_Schematic/NRF_ANT2 GND +3V3 Net-_R1-Pad1_ GND +3V3 Net-_C2-Pad2_ GND nRF24L01P\nR1 Net-_R1-Pad1_ GND 22k\nC9 +3V3 GND 10n\nC8 +3V3 GND 220p\nC10 +3V3 GND 2u2\nC11 GND /RF_Schematic/RFX_ANT 22p\nJ1 GND GND GND GND Net-_F1-Pad5_ 5-1814400-1\nC12 /RF_Schematic/NRF_VDD_PA GND 2n2\nC14 /RF_Schematic/NRF_VDD_PA GND 4p7\nC15 /RF_Schematic/RFX_TXRX GND 22p\nC13 Net-_C13-Pad1_ /RF_Schematic/RFX_TXRX 22p\nL3 /RF_Schematic/NRF_ANT2 /RF_Schematic/NRF_VDD_PA 2n7\nL2 /RF_Schematic/NRF_ANT1 Net-_C13-Pad1_ 3n9\nL1 /RF_Schematic/NRF_ANT1 /RF_Schematic/NRF_ANT2 8n2\nF1 GND /RF_Schematic/RFX_ANT GND GND Net-_F1-Pad5_ GND 2450LP14B100\nY1 /RF_Schematic/NRF_XC1 GND GND /RF_Schematic/NRF_XC2 16MHz\nIC1 GND GND GND /RF_Schematic/RFX_TXRX /RF_Schematic/NRF_VDD_PA NRF_CE GND GND GND /RF_Schematic/RFX_ANT GND GND NC_06 +3V3 GND +3V3 GND RFX2401C\n.end\n"
    },
    {
        "filename": "1284.cir",
        "prompt": "Design a dual USB port power supply circuit based on the TPS563200 buck converter and TPS2513A/TPS2561A USB power path management ICs. The input voltage is 12V. The circuit should include input filtering (C2, C1), a 4.7uH inductor (L1) for the buck converter, and output filtering (C3, C4, C5, C6). Implement overcurrent/fault protection using resistors (R1, R2, R3, R4) and capacitors (C7, C8) connected to the fault outputs of the TPS2561A. Include two USB-A connectors (J2, J3) for the USB outputs, and a connector (J1) for the 12V input. A resistor (R5) is used for a voltage divider. Include bypass capacitors (C9, C10) for the USB supply rails. The TPS563200 should be configured for a 5V output.",
        "content": ".title KiCad schematic\nU1 GND Net-_L1-Pad1_ /V_down_1/12VIN Net-_C4-Pad2_ NC_01 Net-_C3-Pad2_ TPS563200\nJ1 GND /V_down_1/12VIN Conn_01x02_Female\nL1 Net-_L1-Pad1_ /USB_1/5VIN 4.7uH\nC3 /USB_1/5VIN Net-_C3-Pad2_ 0.1uF\nR1 /USB_1/5VIN Net-_C4-Pad2_ 54.9k\nR2 Net-_C4-Pad2_ GND 10k\nC4 /USB_1/5VIN Net-_C4-Pad2_ 0.1uF\nC5 Net-_C4-Pad2_ GND 0.1uF\nC2 /V_down_1/12VIN GND 10uF\nC1 /V_down_1/12VIN GND C\nJ2 /USB_1/USB_1_SUPPLY Net-_J2-Pad2_ Net-_J2-Pad3_ GND GND USB_A\nU3 Net-_J2-Pad3_ GND Net-_J3-Pad3_ Net-_J3-Pad2_ /USB_1/5VIN Net-_J2-Pad2_ TPS2513A\nU2 GND /USB_1/5VIN /USB_1/5VIN /USB_1/~FAULT1 /USB_1/~FAULT2 /USB_1/~FAULT1 Net-_R5-Pad1_ /USB_1/USB_2_SUPPLY /USB_1/USB_1_SUPPLY /USB_1/~FAULT2 GND TPS2561A\nJ3 /USB_1/USB_2_SUPPLY Net-_J3-Pad2_ Net-_J3-Pad3_ GND GND USB_A\nC10 /USB_1/USB_1_SUPPLY GND CP1\nC9 /USB_1/USB_2_SUPPLY GND CP1\nR5 Net-_R5-Pad1_ GND 25.5K\nC6 /USB_1/5VIN GND C\nR3 /USB_1/5VIN /USB_1/~FAULT1 R\nR4 /USB_1/5VIN /USB_1/~FAULT2 R\nC7 /USB_1/~FAULT1 GND 0.22uF\nC8 /USB_1/~FAULT2 GND 0.22uF\n.end\n"
    },
    {
        "filename": "883.cir",
        "prompt": "Design a basic ESP32-WROOM-32 development board circuit with power supply filtering, enable control, reset control, and serial communication interface. Include a 3.3V power supply, a 10k pull-up resistor on the enable pin, and 0.1uF decoupling capacitors for 3.3V, enable, and IO0. Add a 22uF bulk capacitor for 3.3V. Implement a BOOT mode selection switch connected to IO0 and a RESET switch connected to the enable pin. Provide a 2x4 header for RXD0, TXD0, IO0, IO2, 3.3V, and GND connections.",
        "content": ".title KiCad schematic\nU3 GND +3V3 /EN NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 GND NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 /IO2 /IO0 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 /RXD0 /TXD0 NC_28 NC_29 GND GND ESP32-WROOM-32\nR3 +3V3 /EN 10kR\nC1 /EN GND 0.1uF\nC5 +3V3 GND 0.1uF\nC4 +3V3 GND 22uF\nC2 GND /IO0 0.1uF\nSW2 GND /IO0 BOOT\nC3 GND /EN 0.1uF\nSW3 GND /EN RESET\nJ5 /RXD0 +3V3 /IO0 NC_30 /IO2 NC_31 GND /TXD0 Conn_02x04_Odd_Even\n.end\n"
    },
    {
        "filename": "290.cir",
        "prompt": "Design a circuit with an input connector (J30) and an output connector (J31). The input is connected through a resistor (R237) and an inductor (L1) to a node with multiple capacitors (C81, C82, C83, C84, C246, C247, C85) connected to ground and between input/output nodes. The input connector has multiple pads, and the output connector also has multiple pads. Include net labels for connections.",
        "content": ".title KiCad schematic\nC81 NC_01 Net-_C81-Pad2_ C\nC83 NC_02 Net-_C81-Pad2_ C\nC82 Net-_C82-Pad1_ NC_03 C\nC84 Net-_C82-Pad1_ NC_04 C\nJ30 Net-_C81-Pad2_ NC_05 Net-_J30-Pad3_ Net-_J30-Pad3_ NC_06 Net-_C82-Pad1_ InConnector\nJ31 NC_07 NC_08 Net-_C246-Pad1_ Net-_C246-Pad1_ NC_09 NC_10 OutConnector\nC85 Net-_C246-Pad1_ NC_11 C\nR237 Net-_C246-Pad1_ Net-_J30-Pad3_ R\nL1 Net-_C246-Pad1_ NC_12 L\nC246 Net-_C246-Pad1_ NC_13 C\nC247 Net-_C246-Pad1_ NC_14 C\n.end\n"
    },
    {
        "filename": "1232.cir",
        "prompt": "Design a microcontroller-based system for automotive or industrial control, featuring CAN bus communication, digital and analog input/output, and USB connectivity. The system includes an ATmega16M1 microcontroller, a MCP2561 CAN controller, and an FT232RL USB-to-serial converter. It interfaces with multiple connectors (MicroFit, UF_4, MM_F) providing 12V power, CAN signals, digital inputs/outputs (up to 10 digital inputs and 8 digital outputs), and analog inputs (up to 3). Include LED indicators for status, a crystal oscillator for timing, and filtering capacitors for power supply stability. Implement pull-up resistors on digital inputs and current limiting resistors for LEDs. Include a fuse for overcurrent protection and relays for controlling auxiliary functions. The system should also have shutdown and air control functionalities.",
        "content": ".title KiCad schematic\nJ9 Net-_C6-Pad1_ Net-_J9-Pad2_ Net-_J9-Pad3_ GND NC_01 USB_A\nU3 /TXCAN NC_02 NC_03 Net-_C8-Pad2_ /RXCAN NC_04 GND NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 Net-_J9-Pad3_ Net-_J9-Pad2_ Net-_C7-Pad1_ GND NC_11 Net-_F1-Pad1_ GND NC_12 NC_13 GND GND NC_14 NC_15 FT232RL\nJ12 /LSD_1 /Final_Shutdown /Air+Aux+ /Air+Aux- /Air+Coll+ GND /Air-Aux+ /Air-Aux- /Air-Coll+ GND GND /Final_Shutdown MicroFit_VT_12\nJ8 /Digital_1 /Digital_2 MicroFit_V_2\nJ10 GND /12V /CAN_H /CAN_L UF_4_VT_TireTemp\nJ7 /12V GND /CAN_H /CAN_L NC_16 /Analog_1 GND GND MM_F_RA_08_SuspTravel+WS\nJ11 /Digital_1 /Digital_2 /Digital_3 VCC MM_F_VT_04_Throttle\nR12 /Analog_3 Net-_R12-Pad2_ R_100\nR11 /Analog_2 Net-_R11-Pad2_ R_100\nR10 /Analog_1 Net-_R10-Pad2_ R_100\nR9 /Digital_10 Net-_R9-Pad2_ R_100\nR8 /Digital_9 Net-_R8-Pad2_ R_100\nR17 Net-_D1-Pad2_ Net-_R17-Pad2_ R_200\nD1 GND Net-_D1-Pad2_ LED_Red\nD2 GND Net-_D2-Pad2_ LED_Green\nR18 Net-_D2-Pad2_ Net-_R18-Pad2_ R_200\nR16 /Digital_8 Net-_R16-Pad2_ R_100\nR15 /Digital_7 Net-_R15-Pad2_ R_100\nR14 /Digital_6 Net-_R14-Pad2_ R_100\nR13 /Digital_5 Net-_R13-Pad2_ R_100\nR7 /Digital_4 Net-_R7-Pad2_ R_100\nR6 /Digital_3 Net-_R6-Pad2_ R_100\nR5 /Digital_2 Net-_R5-Pad2_ R_100\nR4 /Digital_1 Net-_R4-Pad2_ R_100\nC2 VCC GND C_0.1uF\nR3 VCC /RESET R_10K\nC5 Net-_C5-Pad1_ GND C_30pF\nC4 Net-_C4-Pad1_ GND C_30pF\nY1 Net-_C4-Pad1_ GND Net-_C5-Pad1_ GND Crystal_SMD\nC3 Net-_C3-Pad1_ GND C_100pF\nR1 VCC Net-_C3-Pad1_ R_100\nJ6 /Digital_1 /Digital_2 /Digital_3 /Digital_4 /Digital_5 VCC GND GND GND GND MM_F_VT_10\nC7 Net-_C7-Pad1_ GND C_100nF\nJ1 /MISO VCC /SCK /MOSI /RESET GND CONN_02X03\nJ4 GND /12V VCC /MISO /MOSI /SCK /RESET /CAN_H /CAN_L /Digital_1 /Analog_1 /Digital_2 /Digital_3 /Analog_2 /Digital_4 /Digital_5 /Digital_6 /Digital_7 /Analog_3 /Digital_8 MM_F_VT_20_Dashboard+Throttle\nJ5 GND /12V /CAN_H /CAN_L VCC /MISO /MOSI /SCK /RESET /Digital_1 /Analog_1 /Digital_2 /LSD_1 /Digital_3 /Digital_4 /Digital_5 /LSD_2 /Analog_2 /Analog_3 GND MM_F_RA_20_BSPD\nJ2 GND /12V VCC /MISO /MOSI /SCK /RESET /Digital_1 /Digital_2 /CAN_H /CAN_L /Digital_3 /Digital_4 /Digital_5 /Digital_6 /Digital_7 /Digital_8 /Digital_9 /Digital_10 GND MM_F_VT_20_BMSCore+AirControl\nJ3 GND /12V /CAN_H /CAN_L /Digital_1 /Digital_2 GND GND GND GND GND GND GND GND GND GND GND GND GND GND MM_F_RA_20_ShutdownSense\nR19 VCC /LSD_1 R_1K\nU2 /MISO /MOSI Net-_R18-Pad2_ VCC GND /TXCAN /RXCAN Net-_R4-Pad2_ Net-_R5-Pad2_ Net-_C5-Pad1_ Net-_C4-Pad1_ /SCK Net-_R10-Pad2_ Net-_R11-Pad2_ Net-_R12-Pad2_ Net-_R6-Pad2_ Net-_R8-Pad2_ Net-_R9-Pad2_ Net-_C3-Pad1_ GND NC_17 /LSD_1 Net-_R7-Pad2_ Net-_R13-Pad2_ /LSD_2 Net-_R14-Pad2_ Net-_R15-Pad2_ Net-_R16-Pad2_ Net-_R21-Pad2_ Net-_R17-Pad2_ /RESET Net-_R23-Pad2_ ATMEGA16M1\nR20 VCC /LSD_2 R_1K\nR22 GND Net-_R21-Pad2_ R_1K\nR21 /Air+Coll+ Net-_R21-Pad2_ R_1K\nR26 GND not_enough_connectors_ATmega16 R_1K\nR25 /Final_Shutdown not_enough_connectors_ATmega16 R_1K\nK2 not_enough_connectors_ATmega16 /Air-Aux+ /Air-Aux- GND G5Q-1A4-DC12\nK1 not_enough_connectors_ATmega16 /Air+Aux+ /Air+Aux- GND G5Q-1A4-DC12\nR23 /Air-Coll+ Net-_R23-Pad2_ R_1K\nR24 GND Net-_R23-Pad2_ R_1K\nF1 Net-_F1-Pad1_ Net-_C6-Pad1_ F_500mA_16V\nC6 Net-_C6-Pad1_ GND C_10nF\nC8 VCC Net-_C8-Pad2_ C_100nF\nR2 /CAN_H /CAN_L R_200\nC1 VCC GND C_0.1uF\nU1 /TXCAN GND VCC /RXCAN NC_18 /CAN_L /CAN_H GND MCP2561-E_SN\nJ13 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 INPUT_POWER_CONNECTOR_PLACEHOLDER\n.end\n"
    },
    {
        "filename": "230.cir",
        "prompt": "Design a microcontroller-based system featuring an ATmega328P for controlling a display using shift registers and high-voltage LEDs. The system includes a 12V to 5V buck converter, a 5V to 170V boost converter, and an AVR-ISP-6 programming header. User input is provided via four push buttons connected to an 8-pin connector, controlling functions like display on/off and programming mode. The display is driven by multiple 74HC595 and 74141 shift registers, connected to IN-1, IN-2, and IN-12A LEDs through current-limiting resistors. A crystal oscillator with loading capacitors provides the clock signal to the microcontroller. Decoupling capacitors are used throughout the circuit. A barrel jack provides 12V input. An I2C interface (SDA, SCL) is available via a 6-pin connector.",
        "content": ".title KiCad schematic\nU2 SPI_RST SRDATA SRCLK SRLATCH NC_01 NC_02 +5V GND XTAL2 XTAL1 NC_03 NC_04 NC_05 pb_display_on NC_06 NC_07 SPI_SCK SPI_MISO SPI_MOSI +5V NC_08 GND pb_plus pb_minus pb_programming_select NC_09 SDA SCL ATmega328P-PU\nY1 XTAL1 XTAL2 8MHz\nC3 XTAL1 GND 22pF\nC4 XTAL2 GND 22pF\nJ4 SPI_MISO +5V SPI_SCK SPI_MOSI SPI_RST GND AVR-ISP-6\nU1 +12V NC_10 GND +170V GND NCH6100HV\nR8 +5V SCL 10k\nR9 +5V SDA 10k\nJ3 NC_11 NC_12 SCL SDA +5V GND Conn_01x06\nC6 pb_minus GND 0.1uF\nR5 GND Net-_J2-Pad4_ 1k\nC5 pb_programming_select GND 0.1uF\nR4 GND Net-_J2-Pad2_ 1k\nC8 pb_display_on GND 0.1uF\nR7 GND Net-_J2-Pad8_ 1k\nC7 pb_plus GND 0.1uF\nR6 GND Net-_J2-Pad6_ 1k\nJ1 +12V GND GND Barrel_Jack_Switch\nR1 +5V SPI_RST 10k\nC1 +5V GND 0.1uF\nU3 +12V GND +5V GND Mini360_Buck\nC2 +170V GND 1uF\nN7 /AnodeN7 GND IN-3\nN8 /AnodeN8 GND IN-3\nR2 +170V /AnodeN7 220k\nR3 +170V /AnodeN8 220k\nJ2 pb_programming_select Net-_J2-Pad2_ pb_minus Net-_J2-Pad4_ pb_plus Net-_J2-Pad6_ pb_display_on Net-_J2-Pad8_ Conn_01x08\nSW4 pb_programming_select Net-_J2-Pad2_ SW_Push\nSW3 pb_minus Net-_J2-Pad4_ SW_Push\nSW2 pb_plus Net-_J2-Pad6_ SW_Push\nSW1 pb_display_on Net-_J2-Pad8_ SW_Push\nU6 /shiftout/N2_8 /shiftout/N2_9 /shiftout/N2_A /shiftout/N2_D +5V /shiftout/N2_B /shiftout/N2_C /shiftout/N2_2 /shiftout/N2_3 /shiftout/N2_7 /shiftout/N2_6 GND /shiftout/N2_4 /shiftout/N2_5 /shiftout/N2_1 /shiftout/N2_0 74141\nU5 /shiftout/N1_8 /shiftout/N1_9 /shiftout/N1_A /shiftout/N1_D +5V /shiftout/N1_B /shiftout/N1_C /shiftout/N1_2 /shiftout/N1_3 /shiftout/N1_7 /shiftout/N1_6 GND /shiftout/N1_4 /shiftout/N1_5 /shiftout/N1_1 /shiftout/N1_0 74141\nU4 /shiftout/N1_B /shiftout/N1_C /shiftout/N1_D /shiftout/N2_A /shiftout/N2_B /shiftout/N2_C /shiftout/N2_D GND Net-_U4-Pad9_ +5V SRCLK SRLATCH GND SRDATA /shiftout/N1_A +5V 74HC595\nN1 /shiftout/N1_0 /shiftout/N1_1 /shiftout/N1_2 /shiftout/N1_3 /shiftout/N1_4 /shiftout/N1_5 /shiftout/N1_6 /shiftout/N1_7 /shiftout/N1_8 /shiftout/N1_9 /shiftout/AnodeN1 IN-2\nC9 +5V GND 0.1uF\nR10 +170V /shiftout/AnodeN1 22k\nN2 /shiftout/N2_0 /shiftout/N2_1 /shiftout/N2_2 /shiftout/N2_3 /shiftout/N2_4 /shiftout/N2_5 /shiftout/N2_6 /shiftout/N2_7 /shiftout/N2_8 /shiftout/N2_9 /shiftout/AnodeN2 IN-2\nR11 +170V /shiftout/AnodeN2 22k\nU9 /shiftout/N4_8 /shiftout/N4_9 /shiftout/N4_A /shiftout/N4_D +5V /shiftout/N4_B /shiftout/N4_C /shiftout/N4_2 /shiftout/N4_3 /shiftout/N4_7 /shiftout/N4_6 GND /shiftout/N4_4 /shiftout/N4_5 /shiftout/N4_1 /shiftout/N4_0 74141\nU8 /shiftout/N3_8 /shiftout/N3_9 /shiftout/N3_A /shiftout/N3_D +5V /shiftout/N3_B /shiftout/N3_C /shiftout/N3_2 /shiftout/N3_3 /shiftout/N3_7 /shiftout/N3_6 GND /shiftout/N3_4 /shiftout/N3_5 /shiftout/N3_1 /shiftout/N3_0 74141\nU7 /shiftout/N3_B /shiftout/N3_C /shiftout/N3_D /shiftout/N4_A /shiftout/N4_B /shiftout/N4_C /shiftout/N4_D GND Net-_U10-Pad14_ +5V SRCLK SRLATCH GND Net-_U4-Pad9_ /shiftout/N3_A +5V 74HC595\nN3 /shiftout/N3_0 /shiftout/N3_1 /shiftout/N3_2 /shiftout/N3_3 /shiftout/N3_4 /shiftout/N3_5 /shiftout/N3_6 /shiftout/N3_7 /shiftout/N3_8 /shiftout/N3_9 /shiftout/AnodeN3 IN-12A\nC11 +5V GND 0.1uF\nR12 +170V /shiftout/AnodeN3 12k\nN4 /shiftout/N4_0 /shiftout/N4_1 /shiftout/N4_2 /shiftout/N4_3 /shiftout/N4_4 /shiftout/N4_5 /shiftout/N4_6 /shiftout/N4_7 /shiftout/N4_8 /shiftout/N4_9 /shiftout/AnodeN4 IN-12A\nR13 +170V /shiftout/AnodeN4 12k\nU12 /shiftout/N6_8 /shiftout/N6_9 /shiftout/N6_A /shiftout/N6_D +5V /shiftout/N6_B /shiftout/N6_C /shiftout/N6_2 /shiftout/N6_3 /shiftout/N6_7 /shiftout/N6_6 GND /shiftout/N6_4 /shiftout/N6_5 /shiftout/N6_1 /shiftout/N6_0 74141\nU11 /shiftout/N5_8 /shiftout/N5_9 /shiftout/N5_A /shiftout/N5_D +5V /shiftout/N5_B /shiftout/N5_C /shiftout/N5_2 /shiftout/N5_3 /shiftout/N5_7 /shiftout/N5_6 GND /shiftout/N5_4 /shiftout/N5_5 /shiftout/N5_1 /shiftout/N5_0 74141\nU10 /shiftout/N5_B /shiftout/N5_C /shiftout/N5_D /shiftout/N6_A /shiftout/N6_B /shiftout/N6_C /shiftout/N6_D GND NC_13 +5V SRCLK SRLATCH GND Net-_U10-Pad14_ /shiftout/N5_A +5V 74HC595\nN5 /shiftout/N5_0 /shiftout/N5_1 /shiftout/N5_2 /shiftout/N5_3 /shiftout/N5_4 /shiftout/N5_5 /shiftout/N5_6 /shiftout/N5_7 /shiftout/N5_8 /shiftout/N5_9 /shiftout/AnodeN5 IN-1\nC10 +5V GND 0.1uF\nR14 +170V /shiftout/AnodeN5 15k\nN6 /shiftout/N6_0 /shiftout/N6_1 /shiftout/N6_2 /shiftout/N6_3 /shiftout/N6_4 /shiftout/N6_5 /shiftout/N6_6 /shiftout/N6_7 /shiftout/N6_8 /shiftout/N6_9 /shiftout/AnodeN6 IN-1\nR15 +170V /shiftout/AnodeN6 15k\n.end\n"
    },
    {
        "filename": "1120.cir",
        "prompt": "Design a circuit with a voltage reference (Vref) and a current sense amplifier (LTC6655LS8) to monitor current flowing through a load connected to Vin. Include bypass capacitors on Vref and Vin. Provide connection points for a power source (Vin, GND), the current sense signal (Sense), the voltage reference output (Vref), and a load connection (HeaterGround). Use a 1x8 pin header (PINS_1X8) for external connections and a second header (PINS_1X8) for the load and input connections. Include a resistor (R1) between the sense and Vref nodes. Specify capacitor values of 1uF, 10nF, and 6.8uF.",
        "content": ".title KiCad schematic\nM1 NC_01 Vin GND GND GND Sense Vref GND LTC6655LS8\nC1 Vin GND 1u\nC3 Vref GND 6.8u\nC2 Vin GND 10n\nJ1 GND GND GND GND GND Sense Vref GND PINS_1X8\nJ2 GND GND GND NC_02 Vin HeaterGround HeaterGround NC_03 PINS_1X8\nR1 Sense Vref 0\n.end\n"
    },
    {
        "filename": "197.cir",
        "prompt": "Design a circuit with two independent stepper motor drivers controlled by a Raspberry Pi Zero W. Each driver uses an LM2596 buck converter to regulate power from a battery (Battery+ and Battery-). Each stepper motor (MOTOR 1 and MOTOR 2) is connected to a dedicated H-bridge (formed by 1A/1B and 2A/2B connections). The Raspberry Pi provides direction control signals (DIR_1 and DIR_2) and step signals (GPIO05 and GPIO21) for each motor. GPIO16 controls STEPPER_1 and GPIO06 controls STEPPER_2. A switch (SW1) allows selection between battery power and 5V from the Raspberry Pi. An LED (D1) with a 330-ohm resistor (R1) indicates power status. Include decoupling capacitors (C1 and C2, 470uF) on the battery input to the LM2596. Use appropriate connectors (P1, P2, P3, P4, P5, P6) for Raspberry Pi GPIO, battery, and motor connections.\n\n\n\n",
        "content": ".title KiCad schematic\nP1 3.3V 5v NC_01 5v NC_02 GND NC_03 NC_04 GND NC_05 NC_06 NC_07 NC_08 GND NC_09 NC_10 3.3V NC_11 NC_12 GND NC_13 NC_14 NC_15 NC_16 GND NC_17 NC_18 NC_19 GPIO05 GND GPIO06 DIR_1 NC_20 GND NC_21 GPIO16 NC_22 DIR_2 GND GPIO21 Raspberry Pi Zero W\nP2 GND DIR_1 5v GPIO16 1B_1 Net-_P2-Pad6_ 1A_1 Net-_P2-Pad6_ 2A_1 NC_23 2B_1 NC_24 GND NC_25 Battery+ GPIO05 STEPPER_1\nC1 Battery+ GND 470uF\nP4 2B_1 2A_1 1A_1 1B_1 MOTOR 1\nP3 GND DIR_2 5v GPIO21 1B_2 Net-_P3-Pad6_ 1A_2 Net-_P3-Pad6_ 2A_2 NC_26 2B_2 NC_27 GND NC_28 Battery+ GPIO06 STEPPER_2\nC2 Battery+ GND 470uF\nP5 2B_2 2A_2 1A_2 1B_2 MOTOR 2\nP6 Battery+ Battery- PWR\nD1 Net-_D1-Pad1_ 5v LED\nR1 Net-_D1-Pad1_ GND 330\nU1 Battery+ Battery+ Battery- Battery- Net-_SW1-Pad2_ Net-_SW1-Pad2_ GND GND LM2596_mini_module\nSW1 NC_29 Net-_SW1-Pad2_ 5v Switch_SPDT_x2\n.end\n"
    },
    {
        "filename": "655.cir",
        "prompt": "Create a simple circuit with a red LED connected in series with a CR1220 button cell battery. The positive terminal of the battery is connected to the anode of the LED, and the cathode of the LED is connected to ground. The battery provides a 3V supply.",
        "content": ".title KiCad schematic\nLED1 GND +3V RED\nBAT1 +3V GND CR1220\n.end\n"
    },
    {
        "filename": "689.cir",
        "prompt": "Design a circuit with a USB-C connector (P1), a USB-B Mini connector (J3), two 1x4 mounting pin connectors (J1, J2), and a 5.1k\u03a9 pull-up resistor (R1) connected between ground and one of the USB-C data lines. The USB-C connector has multiple ground connections and non-connected pins (NC_01, NC_02). The mounting pin connectors also have non-connected pins (NC_03, NC_04, NC_05, NC_06).",
        "content": ".title KiCad schematic\nP1 /GND Net-_J1-Pad1_ Net-_P1-PadA5_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad1_ /GND /GND Net-_J1-Pad1_ NC_01 Net-_J1-Pad1_ /GND NC_02 USB_C_Plug_USB2.0\nJ3 Net-_J2-Pad1_ Net-_J2-Pad3_ Net-_J2-Pad2_ NC_03 Net-_J2-Pad4_ NC_04 USB_B_Mini\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ /GND NC_05 Conn_01x04_MountingPin\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ NC_06 Conn_01x04_MountingPin\nR1 /GND Net-_P1-PadA5_ 5.1k\n.end\n"
    },
    {
        "filename": "1900.cir",
        "prompt": "Design a circuit featuring an Arduino Nano microcontroller controlling a stepper motor via a Pololu A4988 stepper motor driver. The Arduino provides control signals to the driver, and the driver powers and controls the stepper motor. A 12V power supply provides voltage to both the driver and potentially the Arduino. Include a decoupling capacitor connected to the 12V rail. The stepper motor is a 14HM11-0404S model. The netlist indicates numerous unconnected pins (NC_XX) on both the Arduino and driver, representing unused functionality.",
        "content": ".title KiCad schematic\ndriver1 Net-_driver1-Pad1_ Net-_driver1-Pad2_ NC_01 NC_02 NC_03 NC_04 GND +12V Net-_driver1-Pad9_ Net-_driver1-Pad10_ Net-_driver1-Pad11_ NC_05 Net-_driver1-Pad13_ Net-_driver1-Pad13_ Net-_driver1-Pad15_ Net-_driver1-Pad16_ POLOLU_A4988\nmicrocontroller1 NC_06 NC_07 NC_08 Net-_driver1-Pad15_ Net-_driver1-Pad16_ Net-_driver1-Pad9_ Net-_driver1-Pad2_ Net-_driver1-Pad10_ Net-_driver1-Pad11_ NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 Net-_driver1-Pad1_ NC_26 NC_27 NC_28 ARDUINO_NANO\nC1 +12V GND CP1\nMotor1 NC_29 Stepper_motor_14HM11-0404S\n.end\n"
    },
    {
        "filename": "1034.cir",
        "prompt": "Create a circuit with two identical LY62256PL-55LLI shift register ICs (U2 and U3) connected in parallel. All corresponding pins of U2 and U3 are connected together, effectively creating a wider shift register. Several pins (NC_01, NC_02, NC_03, NC_04, NC_05, NC_06, NC_07, NC_08) are left unconnected. All other pins are interconnected between the two ICs.",
        "content": ".title KiCad schematic\nU2 Net-_U2-Pad1_ Net-_U2-Pad2_ Net-_U2-Pad3_ Net-_U2-Pad4_ Net-_U2-Pad5_ Net-_U2-Pad6_ Net-_U2-Pad7_ Net-_U2-Pad8_ Net-_U2-Pad9_ Net-_U2-Pad10_ Net-_U2-Pad11_ Net-_U2-Pad12_ Net-_U2-Pad13_ NC_01 Net-_U2-Pad15_ Net-_U2-Pad16_ Net-_U2-Pad17_ Net-_U2-Pad18_ Net-_U2-Pad19_ NC_02 Net-_U2-Pad21_ Net-_U2-Pad22_ Net-_U2-Pad23_ Net-_U2-Pad24_ Net-_U2-Pad25_ Net-_U2-Pad26_ NC_03 NC_04 LY62256PL-55LLI\nU3 Net-_U2-Pad1_ Net-_U2-Pad2_ Net-_U2-Pad3_ Net-_U2-Pad4_ Net-_U2-Pad5_ Net-_U2-Pad6_ Net-_U2-Pad7_ Net-_U2-Pad8_ Net-_U2-Pad9_ Net-_U2-Pad10_ Net-_U2-Pad11_ Net-_U2-Pad12_ Net-_U2-Pad13_ NC_05 Net-_U2-Pad15_ Net-_U2-Pad16_ Net-_U2-Pad17_ Net-_U2-Pad18_ Net-_U2-Pad19_ NC_06 Net-_U2-Pad21_ Net-_U2-Pad22_ Net-_U2-Pad23_ Net-_U2-Pad24_ Net-_U2-Pad25_ Net-_U2-Pad26_ NC_07 NC_08 LY62256PL-55LLI\n.end\n"
    },
    {
        "filename": "1333.cir",
        "prompt": "Create a schematic for a matrix-controlled LED display driven by two Pro Micro microcontroller boards. The display consists of a 6x4 grid of WS2812B LEDs and a separate 6x6 grid of YS-SK6812MINI-E LEDs. Each LED in both grids is individually addressable. The WS2812B grid is connected to data, ground, and VCC. The YS-SK6812MINI-E grid has separate data and reset lines, also connected to ground and VCC.  The display is controlled by 48 momentary push buttons arranged in a 6x8 matrix, with each button corresponding to a specific LED in the YS-SK6812MINI-E grid. Each button press should illuminate the corresponding LED. Include a reset button for each Pro Micro. The Pro Micro boards communicate with the LED grids via dedicated data lines. Include diodes between the button matrix and the YS-SK6812MINI-E grid to prevent ghosting. The reset buttons are connected to the reset pins of the respective Pro Micro boards and ground. Use a 4-pin connector (MJ-4PP-9) for the Pro Micro connections.",
        "content": ".title KiCad schematic\nU1 LED data GND GND NC_01 NC_02 row0 row1 row2 row3 NC_03 NC_04 NC_05 NC_06 col5 col4 col3 col2 col1 col0 VCC reset GND NC_07 ProMicro\nRSW1 reset GND SW_PUSH\nJ1 NC_08 data GND VCC MJ-4PP-9\nU2 LED_r data_r GNDA GNDA NC_09 NC_10 row0_r row1_r row2_r row3_r NC_11 NC_12 NC_13 NC_14 col5_r col4_r col3_r col2_r col1_r col0_r VDD reset_r GNDA NC_15 ProMicro\nSW23 col1_r Net-_D23-Pad2_ SW_PUSH\nD23 row0_r Net-_D23-Pad2_ D\nSW24 col2_r Net-_D24-Pad2_ SW_PUSH\nD24 row0_r Net-_D24-Pad2_ D\nSW25 col3_r Net-_D25-Pad2_ SW_PUSH\nSW26 col4_r Net-_D26-Pad2_ SW_PUSH\nSW27 col5_r Net-_D27-Pad2_ SW_PUSH\nD25 row0_r Net-_D25-Pad2_ D\nD26 row0_r Net-_D26-Pad2_ D\nD27 row0_r Net-_D27-Pad2_ D\nSW22 col0_r Net-_D22-Pad2_ SW_PUSH\nD22 row0_r Net-_D22-Pad2_ D\nSW29 col1_r Net-_D29-Pad2_ SW_PUSH\nD29 row1_r Net-_D29-Pad2_ D\nSW30 col2_r Net-_D30-Pad2_ SW_PUSH\nD30 row1_r Net-_D30-Pad2_ D\nSW31 col3_r Net-_D31-Pad2_ SW_PUSH\nSW32 col4_r Net-_D32-Pad2_ SW_PUSH\nSW33 col5_r Net-_D33-Pad2_ SW_PUSH\nD31 row1_r Net-_D31-Pad2_ D\nD32 row1_r Net-_D32-Pad2_ D\nSW28 col0_r Net-_D28-Pad2_ SW_PUSH\nD28 row1_r Net-_D28-Pad2_ D\nSW35 col1_r Net-_D35-Pad2_ SW_PUSH\nD35 row2_r Net-_D35-Pad2_ D\nD36 row2_r Net-_D36-Pad2_ D\nSW37 col3_r Net-_D37-Pad2_ SW_PUSH\nSW38 col4_r Net-_D38-Pad2_ SW_PUSH\nSW39 col5_r Net-_D39-Pad2_ SW_PUSH\nD37 row2_r Net-_D37-Pad2_ D\nD38 row2_r Net-_D38-Pad2_ D\nD39 row2_r Net-_D39-Pad2_ D\nSW34 col0_r Net-_D34-Pad2_ SW_PUSH\nD34 row2_r Net-_D34-Pad2_ D\nSW41 col4_r Net-_D41-Pad2_ SW_PUSH\nD41 row3_r Net-_D41-Pad2_ D\nSW42 col5_r Net-_D42-Pad2_ SW_PUSH\nD42 row3_r Net-_D42-Pad2_ D\nSW40 col3_r Net-_D40-Pad2_ SW_PUSH\nRSW2 reset_r GNDA SW_PUSH\nJ3 NC_16 data_r GNDA VDD MJ-4PP-9\nLED7 VCC Net-_LED13-Pad4_ GND Net-_LED7-Pad4_ YS-SK6812MINI-E\nLED8 VCC Net-_LED7-Pad4_ GND Net-_LED14-Pad2_ YS-SK6812MINI-E\nLED9 VCC Net-_LED15-Pad4_ GND Net-_LED10-Pad2_ YS-SK6812MINI-E\nLED10 VCC Net-_LED10-Pad2_ GND Net-_LED10-Pad4_ YS-SK6812MINI-E\nLED11 VCC Net-_LED11-Pad2_ GND Net-_LED11-Pad4_ YS-SK6812MINI-E\nLED12 VCC Net-_LED11-Pad4_ GND Net-_LED12-Pad4_ YS-SK6812MINI-E\nLED14 VCC Net-_LED14-Pad2_ GND Net-_LED14-Pad4_ YS-SK6812MINI-E\nLED15 VCC Net-_LED15-Pad2_ GND Net-_LED15-Pad4_ YS-SK6812MINI-E\nLED16 VCC Net-_LED10-Pad4_ GND Net-_LED16-Pad4_ YS-SK6812MINI-E\nLED17 VCC Net-_LED17-Pad2_ GND Net-_LED11-Pad2_ YS-SK6812MINI-E\nLED18 VCC Net-_LED12-Pad4_ GND Net-_LED18-Pad4_ YS-SK6812MINI-E\nLED19 VCC Net-_LED19-Pad2_ GND Net-_LED13-Pad2_ YS-SK6812MINI-E\nLED20 VCC Net-_LED14-Pad4_ GND Net-_LED20-Pad4_ YS-SK6812MINI-E\nLED21 VCC Net-_LED21-Pad2_ GND Net-_LED15-Pad2_ YS-SK6812MINI-E\nLED22 VCC Net-_LED16-Pad4_ GND Net-_LED22-Pad4_ YS-SK6812MINI-E\nLED23 VCC Net-_LED23-Pad2_ GND Net-_LED17-Pad2_ YS-SK6812MINI-E\nLED24 VCC Net-_LED18-Pad4_ GND Net-_LED24-Pad4_ YS-SK6812MINI-E\nLED26 VCC Net-_LED25-Pad4_ GND Net-_LED23-Pad2_ YS-SK6812MINI-E\nLED27 VCC Net-_LED24-Pad4_ GND Net-_LED27-Pad4_ YS-SK6812MINI-E\nLED2 VCC Net-_LED1-Pad4_ GND Net-_LED2-Pad4_ WS2812B\nLED5 VCC Net-_LED5-Pad2_ GND Net-_LED4-Pad2_ WS2812B\nLED4 VCC Net-_LED4-Pad2_ GND Net-_LED1-Pad2_ WS2812B\nLED34 VDD Net-_LED34-Pad2_ GNDA Net-_LED34-Pad4_ YS-SK6812MINI-E\nLED35 VDD Net-_LED34-Pad4_ GNDA Net-_LED35-Pad4_ YS-SK6812MINI-E\nLED36 VDD Net-_LED36-Pad2_ GNDA Net-_LED36-Pad4_ YS-SK6812MINI-E\nLED37 VDD Net-_LED36-Pad4_ GNDA Net-_LED37-Pad4_ YS-SK6812MINI-E\nLED38 VDD Net-_LED38-Pad2_ GNDA Net-_LED38-Pad4_ YS-SK6812MINI-E\nLED39 VDD Net-_LED38-Pad4_ GNDA Net-_LED39-Pad4_ YS-SK6812MINI-E\nLED40 VDD Net-_LED40-Pad2_ GNDA Net-_LED34-Pad2_ YS-SK6812MINI-E\nLED41 VDD Net-_LED35-Pad4_ GNDA Net-_LED41-Pad4_ YS-SK6812MINI-E\nLED42 VDD Net-_LED42-Pad2_ GNDA Net-_LED36-Pad2_ YS-SK6812MINI-E\nLED43 VDD Net-_LED37-Pad4_ GNDA Net-_LED43-Pad4_ YS-SK6812MINI-E\nLED44 VDD Net-_LED44-Pad2_ GNDA Net-_LED38-Pad2_ YS-SK6812MINI-E\nLED45 VDD Net-_LED39-Pad4_ GNDA Net-_LED45-Pad4_ YS-SK6812MINI-E\nLED47 VDD Net-_LED41-Pad4_ GNDA Net-_LED47-Pad4_ YS-SK6812MINI-E\nLED48 VDD Net-_LED48-Pad2_ GNDA Net-_LED42-Pad2_ YS-SK6812MINI-E\nLED49 VDD Net-_LED43-Pad4_ GNDA Net-_LED49-Pad4_ YS-SK6812MINI-E\nLED50 VDD Net-_LED50-Pad2_ GNDA Net-_LED44-Pad2_ YS-SK6812MINI-E\nLED51 VDD Net-_LED45-Pad4_ GNDA Net-_LED51-Pad4_ YS-SK6812MINI-E\nLED52 VDD Net-_LED49-Pad4_ GNDA Net-_LED52-Pad4_ YS-SK6812MINI-E\nSW47 col1_r Net-_D47-Pad2_ SW_PUSH\nSW46 col0_r Net-_D46-Pad2_ SW_PUSH\nD46 row3_r Net-_D46-Pad2_ D\nD40 row3_r Net-_D40-Pad2_ D\nD47 row3_r Net-_D47-Pad2_ D\nLED55 VCC NC_17 GND Net-_LED19-Pad2_ YS-SK6812MINI-E\nLED58 VDD Net-_LED47-Pad4_ GNDA Net-_LED58-Pad4_ YS-SK6812MINI-E\nLED57 VDD NC_18 GNDA Net-_LED46-Pad2_ YS-SK6812MINI-E\nLED46 VDD Net-_LED46-Pad2_ GNDA Net-_LED40-Pad2_ YS-SK6812MINI-E\nLED13 VCC Net-_LED13-Pad2_ GND Net-_LED13-Pad4_ YS-SK6812MINI-E\nLED56 VCC Net-_LED20-Pad4_ GND Net-_LED56-Pad4_ YS-SK6812MINI-E\nLED25 VCC Net-_LED22-Pad4_ GND Net-_LED25-Pad4_ YS-SK6812MINI-E\nLED59 VCC Net-_LED56-Pad4_ GND Net-_LED21-Pad2_ YS-SK6812MINI-E\nLED60 VDD Net-_LED58-Pad4_ GNDA Net-_LED48-Pad2_ YS-SK6812MINI-E\nD48 row3_r Net-_D48-Pad2_ D\nSW48 col2_r Net-_D48-Pad2_ SW_PUSH\nSW36 col2_r Net-_D36-Pad2_ SW_PUSH\nD33 row1_r Net-_D33-Pad2_ D\nSW2 col1 Net-_D2-Pad2_ SW_PUSH\nD2 row0 Net-_D2-Pad2_ D\nSW3 col2 Net-_D3-Pad2_ SW_PUSH\nD3 row0 Net-_D3-Pad2_ D\nSW4 col3 Net-_D4-Pad2_ SW_PUSH\nSW5 col4 Net-_D5-Pad2_ SW_PUSH\nSW6 col5 Net-_D6-Pad2_ SW_PUSH\nD4 row0 Net-_D4-Pad2_ D\nD5 row0 Net-_D5-Pad2_ D\nD6 row0 Net-_D6-Pad2_ D\nSW1 col0 Net-_D1-Pad2_ SW_PUSH\nD1 row0 Net-_D1-Pad2_ D\nSW8 col1 Net-_D8-Pad2_ SW_PUSH\nD8 row1 Net-_D8-Pad2_ D\nSW9 col2 Net-_D9-Pad2_ SW_PUSH\nD9 row1 Net-_D9-Pad2_ D\nSW10 col3 Net-_D10-Pad2_ SW_PUSH\nSW11 col4 Net-_D11-Pad2_ SW_PUSH\nSW12 col5 Net-_D12-Pad2_ SW_PUSH\nD10 row1 Net-_D10-Pad2_ D\nD11 row1 Net-_D11-Pad2_ D\nD12 row1 Net-_D12-Pad2_ D\nSW7 col0 Net-_D7-Pad2_ SW_PUSH\nD7 row1 Net-_D7-Pad2_ D\nD14 row2 Net-_D14-Pad2_ D\nD15 row2 Net-_D15-Pad2_ D\nSW16 col3 Net-_D16-Pad2_ SW_PUSH\nSW17 col4 Net-_D17-Pad2_ SW_PUSH\nD16 row2 Net-_D16-Pad2_ D\nD17 row2 Net-_D17-Pad2_ D\nSW20 col4 Net-_D20-Pad2_ SW_PUSH\nD20 row3 Net-_D20-Pad2_ D\nSW21 col5 Net-_D21-Pad2_ SW_PUSH\nD21 row3 Net-_D21-Pad2_ D\nD19 row3 Net-_D19-Pad2_ D\nD13 row2 Net-_D13-Pad2_ D\nSW13 col0 Net-_D13-Pad2_ SW_PUSH\nSW14 col1 Net-_D14-Pad2_ SW_PUSH\nD43 row3 Net-_D43-Pad2_ D\nSW44 col1 Net-_D44-Pad2_ SW_PUSH\nSW43 col0 Net-_D43-Pad2_ SW_PUSH\nD44 row3 Net-_D44-Pad2_ D\nSW19 col3 Net-_D19-Pad2_ SW_PUSH\nSW45 col2 Net-_D45-Pad2_ SW_PUSH\nD45 row3 Net-_D45-Pad2_ D\nSW15 col2 Net-_D15-Pad2_ SW_PUSH\nD18 row2 Net-_D18-Pad2_ D\nSW18 col5 Net-_D18-Pad2_ SW_PUSH\nLED32 VDD Net-_LED32-Pad2_ GNDA Net-_LED31-Pad2_ WS2812B\nLED33 VDD Net-_LED33-Pad2_ GNDA Net-_LED32-Pad2_ WS2812B\nLED3 VCC Net-_LED2-Pad4_ GND LED WS2812B\nLED1 VCC Net-_LED1-Pad2_ GND Net-_LED1-Pad4_ WS2812B\nLED6 VCC Net-_LED27-Pad4_ GND Net-_LED5-Pad2_ WS2812B\nLED30 VDD Net-_LED29-Pad4_ GNDA LED_r WS2812B\nLED31 VDD Net-_LED31-Pad2_ GNDA Net-_LED28-Pad2_ WS2812B\nLED28 VDD Net-_LED28-Pad2_ GNDA Net-_LED28-Pad4_ WS2812B\nLED29 VDD Net-_LED28-Pad4_ GNDA Net-_LED29-Pad4_ WS2812B\nLED53 VDD Net-_LED52-Pad4_ GNDA Net-_LED50-Pad2_ YS-SK6812MINI-E\nLED54 VDD Net-_LED51-Pad4_ GNDA Net-_LED33-Pad2_ YS-SK6812MINI-E\n.end\n"
    },
    {
        "filename": "293.cir",
        "prompt": "Design a circuit with a +48V DC input, providing a regulated 3.3V output via an IS31LT3117-ZLS4-TR regulator. The circuit includes a series of 60 LEDs arranged in multiple chains, each chain consisting of LEDs connected in series. Three of these chains (D1-D16, D17-D32, D33-D48, D49-D60) are directly connected to the +48V supply through individual LEDs. Additional LEDs (D2-D3, D4-D5, D19-D20, D25-D26, D34-D35, D49-D50, D55-D56, D40-D41) are specified as CREE_LEDs. A thermistor (TH1) is connected between the 3.3V output and ground for temperature monitoring. Input protection includes a connector (J1) with connections for +48V, ground, 3.3V, and a fan. Decoupling capacitors (C1, C2, C3, C4) are used for power supply filtering. Mounting holes (H1-H5) are included for physical support. Resistors (R1, R2, R3, R4) are used for voltage division and current limiting.",
        "content": ".title KiCad schematic\nD3 Net-_D3-Pad1_ Net-_D2-Pad1_ LED\nD4 Net-_D4-Pad1_ Net-_D3-Pad1_ LED\nD5 Net-_D5-Pad1_ Net-_D4-Pad1_ LED\nD6 Net-_D6-Pad1_ Net-_D5-Pad1_ LED\nD7 Net-_D7-Pad1_ Net-_D6-Pad1_ LED\nD8 Net-_D8-Pad1_ Net-_D7-Pad1_ LED\nD9 Net-_D10-Pad2_ Net-_D8-Pad1_ LED\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ LED\nD11 Net-_D11-Pad1_ Net-_D10-Pad1_ LED\nD12 Net-_D12-Pad1_ Net-_D11-Pad1_ LED\nTH1 /3.3V /NTC Thermistor_NTC\nR1 GND Net-_IC1-Pad8_ 22K\nR2 GND Net-_IC1-Pad8_ 6.8K\nC2 /+48V GND 0.1/50V\nIC1 /ADJ_LED GND /+48V NC_01 GND GND GND Net-_IC1-Pad8_ Net-_C4-Pad1_ Net-_D60-Pad1_ NC_02 Net-_D45-Pad1_ NC_03 Net-_D30-Pad1_ NC_04 Net-_D15-Pad1_ GND IS31LT3117-ZLS4-TR\nC4 Net-_C4-Pad1_ GND 1u/10V\nD2 Net-_D2-Pad1_ Net-_D1-Pad1_ LED\nD1 Net-_D1-Pad1_ /+48V LED\nD13 Net-_D13-Pad1_ Net-_D12-Pad1_ LED\nD14 Net-_D14-Pad1_ Net-_D13-Pad1_ LED\nD15 Net-_D15-Pad1_ Net-_D14-Pad1_ LED\nD18 Net-_D18-Pad1_ Net-_D17-Pad1_ LED\nD19 Net-_D19-Pad1_ Net-_D18-Pad1_ LED\nD20 Net-_D20-Pad1_ Net-_D19-Pad1_ LED\nD21 Net-_D21-Pad1_ Net-_D20-Pad1_ LED\nD22 Net-_D22-Pad1_ Net-_D21-Pad1_ LED\nD23 Net-_D23-Pad1_ Net-_D22-Pad1_ LED\nD24 Net-_D24-Pad1_ Net-_D23-Pad1_ LED\nD25 Net-_D25-Pad1_ Net-_D24-Pad1_ LED\nD26 Net-_D26-Pad1_ Net-_D25-Pad1_ LED\nD27 Net-_D27-Pad1_ Net-_D26-Pad1_ LED\nD17 Net-_D17-Pad1_ Net-_D16-Pad1_ LED\nD16 Net-_D16-Pad1_ /+48V LED\nD28 Net-_D28-Pad1_ Net-_D27-Pad1_ LED\nD29 Net-_D29-Pad1_ Net-_D28-Pad1_ LED\nD30 Net-_D30-Pad1_ Net-_D29-Pad1_ LED\nD33 Net-_D33-Pad1_ Net-_D32-Pad1_ LED\nD34 Net-_D34-Pad1_ Net-_D33-Pad1_ LED\nD35 Net-_D35-Pad1_ Net-_D34-Pad1_ LED\nD36 Net-_D36-Pad1_ Net-_D35-Pad1_ LED\nD37 Net-_D37-Pad1_ Net-_D36-Pad1_ LED\nD38 Net-_D38-Pad1_ Net-_D37-Pad1_ LED\nD39 Net-_D39-Pad1_ Net-_D38-Pad1_ LED\nD40 Net-_D40-Pad1_ Net-_D39-Pad1_ LED\nD41 Net-_D41-Pad1_ Net-_D40-Pad1_ LED\nD42 Net-_D42-Pad1_ Net-_D41-Pad1_ LED\nD32 Net-_D32-Pad1_ Net-_D31-Pad1_ LED\nD31 Net-_D31-Pad1_ /+48V LED\nD43 Net-_D43-Pad1_ Net-_D42-Pad1_ LED\nD44 Net-_D44-Pad1_ Net-_D43-Pad1_ LED\nD45 Net-_D45-Pad1_ Net-_D44-Pad1_ LED\nD48 Net-_D48-Pad1_ Net-_D47-Pad1_ LED\nD49 Net-_D49-Pad1_ Net-_D48-Pad1_ LED\nD50 Net-_D50-Pad1_ Net-_D49-Pad1_ LED\nD51 Net-_D51-Pad1_ Net-_D50-Pad1_ LED\nD52 Net-_D52-Pad1_ Net-_D51-Pad1_ LED\nD53 Net-_D53-Pad1_ Net-_D52-Pad1_ LED\nD54 Net-_D54-Pad1_ Net-_D53-Pad1_ LED\nD55 Net-_D55-Pad1_ Net-_D54-Pad1_ LED\nD56 Net-_D56-Pad1_ Net-_D55-Pad1_ LED\nD57 Net-_D57-Pad1_ Net-_D56-Pad1_ LED\nD47 Net-_D47-Pad1_ Net-_D46-Pad1_ LED\nD46 Net-_D46-Pad1_ /+48V LED\nD58 Net-_D58-Pad1_ Net-_D57-Pad1_ LED\nD59 Net-_D59-Pad1_ Net-_D58-Pad1_ LED\nD60 Net-_D60-Pad1_ Net-_D59-Pad1_ LED\nJ1 GND /ADJ_LED /NTC /+48V /48V_Fan /3.3V Net-_J1-Pad7_ /+48V 43045-0809\nR3 Net-_R3-Pad1_ Net-_J1-Pad7_ 220\nD61 Net-_D11-Pad1_ Net-_D10-Pad1_ CREE_LED\nD62 Net-_D5-Pad1_ Net-_D4-Pad1_ CREE_LED\nD63 Net-_D20-Pad1_ Net-_D19-Pad1_ CREE_LED\nD64 Net-_D26-Pad1_ Net-_D25-Pad1_ CREE_LED\nD65 Net-_D35-Pad1_ Net-_D34-Pad1_ CREE_LED\nD68 Net-_D50-Pad1_ Net-_D49-Pad1_ CREE_LED\nD67 Net-_D56-Pad1_ Net-_D55-Pad1_ CREE_LED\nD66 Net-_D41-Pad1_ Net-_D40-Pad1_ CREE_LED\nR4 /48V_Fan Net-_R3-Pad1_ 220\nC3 /+48V GND 33u/VE-330M1HTR-0607\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\nH5 throughHole\nC1 /+48V GND 10u 50V\n.end\n"
    },
    {
        "filename": "970.cir",
        "prompt": "Design a circuit featuring a high-voltage DC power supply (approximately +450V) with filtering and regulation, a negative voltage rail (-180V) derived from the positive rail, and two independent AC-coupled, full-wave rectified outputs (approximately 133V and 320V AC input). Include voltage clamping/protection diodes, a Zener diode for voltage reference, a transistor (2SC2979) likely used for control or switching, and relay-controlled outputs for each AC channel. The circuit should incorporate substantial capacitive filtering on both the DC rails and the rectified AC outputs, and utilize resistors for voltage division and current limiting. Include components for stabilization of the DC rails.",
        "content": ".title KiCad schematic\nF1 Net-_F1-Pad1_ Net-_C1-Pad1_ F_Small\nP2 Net-_F1-Pad1_ Net-_P2-Pad2_ 320V_AC\nR1 Net-_C3-Pad1_ Net-_D2-Pad1_ 10R\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 100\u00b5F/450V\nC9 Net-_C3-Pad2_ GND 100\u00b5F/450V\nR2 Net-_C3-Pad2_ Net-_C3-Pad1_ 100k\nR5 GND Net-_C3-Pad2_ 100k\nC4 Net-_C3-Pad1_ GND 1\u00b5F/630V\nP1 Net-_C3-Pad1_ /+450V_DC Drossel\nC5 /+450V_DC GND 1\u00b5F/630V\nC6 /+450V_DC Net-_C10-Pad1_ 540\u00b5F/450V\nC10 Net-_C10-Pad1_ GND 540\u00b5F/450V\nR3 Net-_C10-Pad1_ /+450V_DC 100k\nR6 GND Net-_C10-Pad1_ 100k\nQ1 Net-_D5-Pad1_ /+450V_DC Net-_Q1-Pad3_ 2SC2979\nD5 Net-_D5-Pad1_ GND BZX9-B4V7\nD6 GND Net-_D6-Pad2_ LED\nR7 Net-_D6-Pad2_ Net-_Q1-Pad3_ 1k2\nR4 Net-_D5-Pad1_ /+450V_DC 150k\nR8 /-180V_DC Net-_D10-Pad2_ 100R\nC13 GND /-180V_DC 47\u00b5F/450V\nC14 /-180V_DC GND 1\u00b5F/600V\nD1 Net-_C1-Pad1_ GND BY359-1500\nD3 Net-_C7-Pad2_ GND BY359-1500\nD2 Net-_D2-Pad1_ Net-_C1-Pad1_ BY359-1500\nD4 Net-_D2-Pad1_ Net-_C7-Pad2_ BY359-1500\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 1nF\nC7 Net-_C1-Pad2_ Net-_C7-Pad2_ 1nF\nC2 Net-_C1-Pad1_ Net-_C2-Pad2_ 1nF\nC8 Net-_C2-Pad2_ Net-_C7-Pad2_ 1nF\nF3 Net-_F3-Pad1_ Net-_C11-Pad1_ F_Small\nP4 Net-_F3-Pad1_ Net-_P4-Pad2_ 133V_AC\nC11 Net-_C11-Pad1_ Net-_C11-Pad2_ 1nF\nC15 Net-_C11-Pad2_ Net-_C15-Pad2_ 1nF\nC12 Net-_C11-Pad1_ Net-_C12-Pad2_ 1nF\nC16 Net-_C12-Pad2_ Net-_C15-Pad2_ 1nF\nD7 GND Net-_C11-Pad1_ 1N4007\nD9 GND Net-_C15-Pad2_ 1N4007\nD8 Net-_C11-Pad1_ Net-_D10-Pad2_ 1N4007\nD10 Net-_C15-Pad2_ Net-_D10-Pad2_ 1N4007\nP5 /+450V_DC GND /-180V_DC Stabi\nP3 /+450V_DC GND /-180V_DC Stabi\nP7 /+450V_DC GND Trafo\nP6 /+450V_DC GND Trafo\nP8 Net-_D11-Pad1_ Net-_D11-Pad2_ Relay\nD11 Net-_D11-Pad1_ Net-_D11-Pad2_ 1N4001\nRLY1 Net-_D11-Pad1_ Net-_D11-Pad2_ Net-_P4-Pad2_ NC_01 Net-_C15-Pad2_ RELAY_40.51\nRLY2 Net-_D11-Pad1_ Net-_D11-Pad2_ Net-_P2-Pad2_ NC_02 Net-_C7-Pad2_ RELAY_40.51\n.end\n"
    },
    {
        "filename": "1555.cir",
        "prompt": "Create a circuit featuring an ESP32-PICO-D4 microcontroller, a 3.3V power supply, an I2C communication interface with SCL and SDA lines, and an antenna (ANT016008LCS2442MA1). The ESP32 has numerous unconnected pins (NC_01 through NC_40, NC_42, NC_43, NC_44, NC_46, NC_47, NC_48, NC_49). Include a pull-up resistor network (MC3635) connected to the I2C SCL and SDA lines and the 3.3V supply. The microcontroller is powered by a 3.3V source.",
        "content": ".title KiCad schematic\nIC4 3.3VMCU NC_01 3.3VMCU 3.3VMCU NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 3.3VMCU NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 3.3VMCU NC_33 SCL NC_34 NC_35 SDA 3.3VMCU NC_36 NC_37 3.3VMCU NC_38 NC_39 NC_40 ESP32-PICO-D4\nANT1 NC_41 NC_42 NC_43 NC_44 ANT016008LCS2442MA1\nAC1 NC_45 SDA NC_46 NC_47 NC_48 3.3VMCU 3.3VMCU NC_49 3.3VMCU SCL MC3635\n.end\n"
    },
    {
        "filename": "1548.cir",
        "prompt": "Create a schematic with two mounting holes.",
        "content": ".title KiCad schematic\nH1 MountingHole\nH2 MountingHole\n.end\n"
    },
    {
        "filename": "1347.cir",
        "prompt": "Design a circuit with a VCC and GND power supply, a 3-pin connector (J3) for input, a 3-pin connector (J1) for power input, a jumper (JP1) to connect VCC to a point, a jumper (JP2) to connect GND to a point, a PNP transistor (Q1) acting as a switch, a diode (D1) for protection, and resistors (R1, R2, R3) for biasing and current limiting. The output of the transistor connects to a single-pin connector (J4) and another single-pin connector (J2) is connected to the diode's cathode. A relay (K1) is controlled by the output of the transistor and the input connector (J3).",
        "content": ".title KiCad schematic\nK1 Net-_J3-Pad2_ Net-_J3-Pad1_ Net-_J3-Pad3_ Net-_D1-Pad2_ Net-_D1-Pad1_ FINDER-40.31\nJ1 GND Net-_J1-Pad2_ VCC Conn_01x03\nU1 Net-_R1-Pad1_ GND Net-_D1-Pad2_ Net-_R2-Pad2_ PC817\nR1 Net-_R1-Pad1_ Net-_J1-Pad2_ 1k\nJP2 GND Net-_D1-Pad2_ Jumper\nJP1 VCC Net-_J4-Pad1_ Jumper\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Conn_01x03\nJ4 Net-_J4-Pad1_ Conn_01x01\nJ2 Net-_D1-Pad2_ Conn_01x01\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D_Small\nQ1 Net-_Q1-Pad1_ Net-_J4-Pad1_ Net-_D1-Pad1_ Q_PNP_BEC\nR2 Net-_Q1-Pad1_ Net-_R2-Pad2_ 1k\nR3 Net-_Q1-Pad1_ Net-_J4-Pad1_ 1k\n.end\n"
    },
    {
        "filename": "109.cir",
        "prompt": "Design a multi-output switched-mode power supply circuit using three LM2675 switching regulators (one fixed 12V, one adjustable, and two fixed 5V and 3.3V) and a transformer-rectifier for initial 12V generation. The input voltage is provided through a 6-pin connector (Vcc, GND, 12V, 9V, 5V, 3.3V). The 12V rail is generated from an input voltage via a transformer (T1) and a full-bridge rectifier (D1). This 12V rail then feeds the fixed 12V LM2675 (U1). The adjustable LM2675 (U2) generates a 9V output using a resistor divider (R3, R4). The 5V output is generated by LM2675 (U3) and the 3.3V output by LM2675 (U4). Each adjustable/fixed output stage includes input and output capacitors (C1, C2, C3, C4, C5, C6, C7, C8, C9), inductors (L1, L2, L3, L4), and Schottky diodes (D2, D3, D4, D5) for filtering and protection. Include pull-up resistors (R1, R2, R5, R6) to Vcc for each regulator. A 2-pin connector (J2) is used for transformer input. Use small capacitors (CP1_Small) for bypassing.\n\n\n\n",
        "content": ".title KiCad schematic\nJ1 /Vcc /GND /12V /9V /5V /3.3V Conn_01x06\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Conn_01x02\nT1 Net-_J2-Pad2_ Net-_J2-Pad1_ Net-_D1-Pad4_ Net-_D1-Pad3_ Transformer_1P_1S\nD1 /Vcc /GND Net-_D1-Pad3_ Net-_D1-Pad4_ FB_RECT\nC1 /Vcc /GND 470uF 50v\nU1 Net-_C2-Pad1_ NC_01 NC_02 /12V Net-_R1-Pad2_ /GND /Vcc Net-_C2-Pad2_ LM2675M-12\nR1 /Vcc Net-_R1-Pad2_ 10k\nD2 Net-_C2-Pad2_ /GND D_Schottky\nC3 /12V /GND CP1_Small\nL1 Net-_C2-Pad2_ /12V 47uH\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 10nF\nR2 /Vcc Net-_R2-Pad2_ 10k\nD3 Net-_C4-Pad2_ /GND D_Schottky\nC5 /9V /GND CP1_Small\nL2 Net-_C4-Pad2_ /9V 47uH\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 10nF\nR4 /9V Net-_R3-Pad2_ 9.1k\nR3 /GND Net-_R3-Pad2_ 1.4k\nU2 Net-_C4-Pad1_ NC_03 NC_04 Net-_R3-Pad2_ Net-_R2-Pad2_ /GND /Vcc Net-_C4-Pad2_ LM2675M-ADJ\nR5 /Vcc Net-_R5-Pad2_ 10k\nD4 Net-_C6-Pad2_ /GND D_Schottky\nC7 /5V /GND CP1_Small\nL3 Net-_C6-Pad2_ /5V 47uH\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 10nF\nU3 Net-_C6-Pad1_ NC_05 NC_06 /5V Net-_R5-Pad2_ /GND /Vcc Net-_C6-Pad2_ LM2675M-5\nR6 /Vcc Net-_R6-Pad2_ 10k\nD5 Net-_C8-Pad2_ /GND D_Schottky\nC9 /3.3V /GND CP1_Small\nL4 Net-_C8-Pad2_ /3.3V 47uH\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 10nF\nU4 Net-_C8-Pad1_ NC_07 NC_08 /3.3V Net-_R6-Pad2_ /GND /Vcc Net-_C8-Pad2_ LM2675M-3.3\n.end\n"
    },
    {
        "filename": "252.cir",
        "prompt": "Create a circuit with a 5x8 matrix of pushbuttons, arranged in rows labeled /row1 through /row5 and columns labeled /col1 through /col8. Each button is implemented with a normally-open push-button switch (SWx) in series with a diode (Dx, 1N4148), connecting a column line to a corresponding row line. The diodes are oriented to allow current flow from the column to the row when the button is pressed. Connectors J1 (5 pins) and J2 (8 pins) provide access to the row and column lines respectively. Some buttons are missing, resulting in an incomplete matrix. Specifically, only buttons in columns 1-7 are present for rows 1 and 2, and only columns 1-6 are present for row 3, and columns 1-5 are present for row 5. Row 4 has buttons in columns 1-6.",
        "content": ".title KiCad schematic\nSW1 Net-_D1-Pad2_ /col1 SW_Push\nD1 /row1 Net-_D1-Pad2_ 1N4148\nJ2 /col1 /col2 /col3 /col4 /col5 /col6 /col7 NC_01 Conn_01x08\nJ1 /row1 /row2 /row3 /row4 /row5 Conn_01x05\nSW2 Net-_D2-Pad2_ /col2 SW_Push\nD2 /row1 Net-_D2-Pad2_ 1N4148\nSW3 Net-_D3-Pad2_ /col3 SW_Push\nD3 /row1 Net-_D3-Pad2_ 1N4148\nSW4 Net-_D4-Pad2_ /col4 SW_Push\nD4 /row1 Net-_D4-Pad2_ 1N4148\nSW5 Net-_D5-Pad2_ /col5 SW_Push\nD5 /row1 Net-_D5-Pad2_ 1N4148\nSW6 Net-_D6-Pad2_ /col6 SW_Push\nD6 /row1 Net-_D6-Pad2_ 1N4148\nSW7 Net-_D7-Pad2_ /col7 SW_Push\nD7 /row1 Net-_D7-Pad2_ 1N4148\nSW9 Net-_D9-Pad2_ /col1 SW_Push\nD9 /row2 Net-_D9-Pad2_ 1N4148\nSW10 Net-_D10-Pad2_ /col2 SW_Push\nD10 /row2 Net-_D10-Pad2_ 1N4148\nSW11 Net-_D11-Pad2_ /col3 SW_Push\nD11 /row2 Net-_D11-Pad2_ 1N4148\nSW12 Net-_D12-Pad2_ /col4 SW_Push\nD12 /row2 Net-_D12-Pad2_ 1N4148\nSW13 Net-_D13-Pad2_ /col5 SW_Push\nD13 /row2 Net-_D13-Pad2_ 1N4148\nSW17 Net-_D17-Pad2_ /col1 SW_Push\nD17 /row3 Net-_D17-Pad2_ 1N4148\nSW18 Net-_D18-Pad2_ /col2 SW_Push\nD18 /row3 Net-_D18-Pad2_ 1N4148\nSW19 Net-_D19-Pad2_ /col3 SW_Push\nD19 /row3 Net-_D19-Pad2_ 1N4148\nSW20 Net-_D20-Pad2_ /col4 SW_Push\nD20 /row3 Net-_D20-Pad2_ 1N4148\nSW21 Net-_D21-Pad2_ /col5 SW_Push\nD21 /row3 Net-_D21-Pad2_ 1N4148\nSW22 Net-_D22-Pad2_ /col6 SW_Push\nD22 /row3 Net-_D22-Pad2_ 1N4148\nSW33 Net-_D33-Pad2_ /col1 SW_Push\nD33 /row5 Net-_D33-Pad2_ 1N4148\nSW35 Net-_D35-Pad2_ /col3 SW_Push\nD35 /row5 Net-_D35-Pad2_ 1N4148\nSW36 Net-_D36-Pad2_ /col4 SW_Push\nD36 /row5 Net-_D36-Pad2_ 1N4148\nSW37 Net-_D37-Pad2_ /col5 SW_Push\nD37 /row5 Net-_D37-Pad2_ 1N4148\nSW25 Net-_D25-Pad2_ /col1 SW_Push\nD25 /row4 Net-_D25-Pad2_ 1N4148\nSW26 Net-_D26-Pad2_ /col2 SW_Push\nD26 /row4 Net-_D26-Pad2_ 1N4148\nSW27 Net-_D27-Pad2_ /col3 SW_Push\nD27 /row4 Net-_D27-Pad2_ 1N4148\nSW28 Net-_D28-Pad2_ /col4 SW_Push\nD28 /row4 Net-_D28-Pad2_ 1N4148\nSW29 Net-_D29-Pad2_ /col5 SW_Push\nD29 /row4 Net-_D29-Pad2_ 1N4148\nSW30 Net-_D30-Pad2_ /col6 SW_Push\nD30 /row4 Net-_D30-Pad2_ 1N4148\nD14 /row2 Net-_D14-Pad2_ 1N4148\nSW14 Net-_D14-Pad2_ /col6 SW_Push\n.end\n"
    },
    {
        "filename": "616.cir",
        "prompt": "Design a circuit with two independent operational amplifier stages, each based on a TL074 quad op-amp. Each stage accepts an input signal via a 10k resistor and a connector (J1 for the first stage, J5 for the second). Each stage includes a 100k pull-up resistor to +12V and a 100k pull-down resistor to -12V for bias. The first stage's output is connected to connectors J2 (normal output) and J3 (inverted output) via 1k resistors. The second stage's output is connected to connectors J6 (normal output) and J7 (inverted output) via 1k resistors. Include LEDs (one green, one red) in each stage, connected to the output through 1k resistors, to visually indicate signal levels. Provide dual +/-12V power connections via a 2x5 Eurocard connector (J4). Include decoupling capacitors (10uF) for both +12V and -12V rails (C2 and C1 respectively). Add mounting holes (H1, H2). The circuit should have clearly labeled input and output connectors.\n\n\n\n",
        "content": ".title KiCad schematic\nJ4 +12V +12V GND GND GND GND GND GND -12V -12V EURO_PWR_2x5\nU1 Net-_R3-Pad2_ Net-_R1-Pad1_ GND +12V GND Net-_R3-Pad1_ Net-_R10-Pad2_ Net-_R14-Pad1_ Net-_R12-Pad1_ GND -12V GND Net-_R15-Pad1_ Net-_R16-Pad1_ TL074\nJ1 GND GND Net-_J1-PadT_ NC_01 IN 1\nR1 Net-_R1-Pad1_ Net-_J1-PadT_ 10k\nR8 +12V Net-_R2-Pad2_ -12V 100K\nR2 Net-_R1-Pad1_ Net-_R2-Pad2_ 10k\nR7 Net-_R3-Pad2_ Net-_R3-Pad2_ Net-_R1-Pad1_ 100K\nR3 Net-_R3-Pad1_ Net-_R3-Pad2_ 10k\nR4 Net-_R10-Pad2_ Net-_R3-Pad1_ 10k\nR5 Net-_J2-PadT_ Net-_R10-Pad2_ 1k\nR6 Net-_J3-PadT_ Net-_R3-Pad2_ 1k\nJ2 GND GND Net-_J2-PadT_ NC_02 OUT 1\nJ3 GND GND Net-_J3-PadT_ NC_03 INV OUT 1\nR9 Net-_D1-Pad2_ Net-_R10-Pad2_ 1k\nR10 Net-_D2-Pad1_ Net-_R10-Pad2_ 1k\nD2 Net-_D2-Pad1_ GND RED\nD1 GND Net-_D1-Pad2_ GREEN\nJ5 GND GND Net-_J5-PadT_ NC_04 IN 2\nR12 Net-_R12-Pad1_ Net-_J5-PadT_ 10k\nR11 +12V Net-_R11-Pad2_ -12V 100K\nR13 Net-_R12-Pad1_ Net-_R11-Pad2_ 10k\nR14 Net-_R14-Pad1_ Net-_R14-Pad1_ Net-_R12-Pad1_ 100K\nR15 Net-_R15-Pad1_ Net-_R14-Pad1_ 10k\nR16 Net-_R16-Pad1_ Net-_R15-Pad1_ 10k\nR19 Net-_J6-PadT_ Net-_R16-Pad1_ 1k\nR20 Net-_J7-PadT_ Net-_R14-Pad1_ 1k\nJ6 GND GND Net-_J6-PadT_ NC_05 OUT 2\nJ7 GND GND Net-_J7-PadT_ NC_06 INV OUT 2\nR17 Net-_D3-Pad2_ Net-_R16-Pad1_ 1k\nR18 Net-_D4-Pad1_ Net-_R16-Pad1_ 1k\nD4 Net-_D4-Pad1_ GND RED\nD3 GND Net-_D3-Pad2_ GREEN\nC2 +12V GND 10uF\nC1 GND -12V 10uF\nH1 MountingHole\nH2 MountingHole\n.end\n"
    },
    {
        "filename": "1308.cir",
        "prompt": "Design a DC-DC buck converter circuit using a TPS563200 regulator. The input voltage (VDD) is connected to a screw terminal (J1) and filtered with 10uF and 0.1uF capacitors (C1, C3) to ground. The output voltage (+5V) is connected to a screw terminal (J2) and filtered with 22uF and 2.2uH inductor (L1) and 0.1uF capacitors (C6, C5) to ground. A feedback resistor network consisting of 54.9K (R1) and 10K (R2) resistors sets the output voltage. Include decoupling capacitor (C2) and a ceramic capacitor (C4) for stability. Add mounting holes (MH1-MH4) connected to ground.",
        "content": ".title KiCad schematic\nJ1 GND VDD Screw_Terminal_01x02\nC1 VDD GND 10uF\nU1 GND Net-_C4-Pad1_ VDD Net-_R1-Pad2_ VDD Net-_C4-Pad2_ TPS563200\nL1 Net-_C4-Pad1_ +5V 2.2uH\nC6 +5V GND 22uF\nR1 +5V Net-_R1-Pad2_ 54.9K\nC2 VDD GND 10uF\nC3 VDD GND 0.1uF\nC5 +5V GND 22uF\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 0.1uF\nR2 Net-_R1-Pad2_ GND 10K\nJ2 GND +5V Screw_Terminal_01x02\nMH1 GND MountingHole_Pad\nMH2 GND MountingHole_Pad\nMH3 GND MountingHole_Pad\nMH4 GND MountingHole_Pad\n.end\n"
    },
    {
        "filename": "1112.cir",
        "prompt": "Create a circuit with an I2C interface, power supply decoupling capacitors, and an interrupt pin connected to an I2C data line. The circuit includes a microcontroller (U1) with pins for SDA, SCL, INT, DVCC, AVCC, and GND. DVCC is connected to +3.3V via jumper JP1, and AVCC is connected to +3.3V via jumper JP3. SDA and SCL are brought out to a connector J1 along with +3.3V and GND. The INT pin is connected to a pin on connector J1 via jumper JP2. 100nF decoupling capacitors (C1 and C2) are connected between +3.3V and GND, one near DVCC and one near AVCC. Several microcontroller pins are labeled as 'NC' (Not Connected).",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 Net-_C2-Pad2_ GND INT SCL SDA GND Net-_C1-Pad2_ NC_03 ARD10\nJP1 Net-_C1-Pad2_ +3V3 DVCC\nJP3 Net-_C2-Pad2_ +3V3 AVCC\nJ1 +3V3 SDA SCL Net-_J1-Pad4_ GND I2C\nJP2 INT Net-_J1-Pad4_ INT\nC2 GND Net-_C2-Pad2_ 100nF\nC1 GND Net-_C1-Pad2_ 100nF\n.end\n"
    },
    {
        "filename": "1225.cir",
        "prompt": "Design a circuit featuring three PIC18F452 microcontrollers, each with associated pull-up resistors. The first PIC (U201) drives four digital outputs (/level_1/RD1, /level_1/RD2, /level_1/RD3, /level_1/RD4) filtered by individual RC circuits (R201-R204 and C201). The second PIC (U301) receives inputs from four digital signals (/level_1/Lavel_2/RC1, /level_1/Lavel_2/RC2, /level_1/Lavel_2/RC3, /level_1/Lavel_2/RC4) also filtered by RC circuits (R1-R4 and C1). A third PIC (U2) is present but appears largely unconnected. Two LM324 op-amps (U1 and U3) are included, each with a simple resistor network input (R5, R6 and R101-R104 respectively) and a capacitor to ground (C2 and C101 respectively). The entire circuit operates from a +5V supply.",
        "content": ".title KiCad schematic\nU101 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 +5V NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 GND +5V NC_30 RB1 RB2 RB3 RB4 NC_31 NC_32 NC_33 PIC18F452-IP\nR101 Net-_C101-Pad1_ RB1 R\nR102 Net-_C101-Pad1_ RB2 R\nR103 Net-_C101-Pad1_ RB3 R\nR104 Net-_C101-Pad1_ RB4 R\nC101 Net-_C101-Pad1_ GND C\nU1 A2 NC_34 A6 NC_35 NC_36 A1 NC_37 A4 A5 LM324\nR5 Net-_C2-Pad1_ A1 R\nR6 Net-_C2-Pad1_ A2 R\nC2 Net-_C2-Pad1_ GND C\nU3 A2 NC_38 A6 NC_39 A4 A5 LM324\nU201 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 +5V GND NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 /level_1/RD1 /level_1/RD2 /level_1/RD3 NC_57 NC_58 NC_59 NC_60 /level_1/RD4 NC_61 NC_62 NC_63 GND +5V NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 PIC18F452-IP\nR201 Net-_C201-Pad1_ /level_1/RD1 R\nR202 Net-_C201-Pad1_ /level_1/RD2 R\nR203 Net-_C201-Pad1_ /level_1/RD3 R\nR204 Net-_C201-Pad1_ /level_1/RD4 R\nC201 Net-_C201-Pad1_ GND C\nR1 Net-_C1-Pad1_ /level_1/Lavel_2/RC1 R\nR2 Net-_C1-Pad1_ /level_1/Lavel_2/RC2 R\nR3 Net-_C1-Pad1_ /level_1/Lavel_2/RC3 R\nR4 Net-_C1-Pad1_ /level_1/Lavel_2/RC4 R\nC1 Net-_C1-Pad1_ GND C\nU301 NC_72 NC_73 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 +5V GND NC_82 NC_83 NC_84 /level_1/Lavel_2/RC1 /level_1/Lavel_2/RC2 /level_1/Lavel_2/RC3 NC_85 NC_86 NC_87 NC_88 /level_1/Lavel_2/RC4 NC_89 NC_90 NC_91 NC_92 NC_93 NC_94 NC_95 GND +5V NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 PIC18F452-IP\nU2 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 +5V GND NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 GND +5V NC_132 NC_133 NC_134 NC_135 NC_136 NC_137 NC_138 NC_139 PIC18F452-IP\n.end\n"
    },
    {
        "filename": "383.cir",
        "prompt": "Create a circuit with two push buttons, each controlling an LED. Each LED has a current-limiting resistor in series. The buttons are pull-up to +5V. The entire circuit is powered by a +5V supply. Use a 7400 logic gate (configured as an inverter) to invert the button signal before driving each LED. Each button controls one LED through a 7400 inverter.",
        "content": ".title KiCad schematic\nU1 Net-_SW1-Pad2_ Net-_SW2-Pad2_ Net-_U1-Pad3_ Net-_SW2-Pad2_ Net-_SW1-Pad2_ Net-_U1-Pad13_ GND Net-_R1-Pad2_ Net-_U1-Pad3_ Net-_D1-Pad1_ Net-_R2-Pad2_ Net-_D2-Pad1_ Net-_U1-Pad13_ VCC 7400\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED\nSW1 +5V Net-_SW1-Pad2_ SW_Push\nSW2 +5V Net-_SW2-Pad2_ SW_Push\nJ1 +5V GND Conn_01x02\nR1 Net-_D2-Pad2_ Net-_R1-Pad2_ R\nR2 Net-_D1-Pad2_ Net-_R2-Pad2_ R\n.end\n"
    },
    {
        "filename": "321.cir",
        "prompt": "Design a portable, battery-powered device with USB charging and data capabilities. The core functionality revolves around a boost converter (TPS61090RSAR) generating a +5V rail from a battery input. Battery charging is managed by a dedicated charge controller (MCP73871T-2CCI_ML) also connected to the USB port. The circuit includes overcurrent protection via a fuse, battery voltage monitoring, and status indication using multiple LEDs (red, amber, and potentially others). A thermistor input allows for temperature sensing. Test points are included for battery voltage, +5V, VBUS, and a signal line. The design incorporates filtering capacitors for both the battery and +5V rails. A MOSFET (SSM3K333R) is used in conjunction with a diode for a specific function, potentially related to power path management or load switching. Connectors are provided for USB-Micro, USB-A, and a separate two-pin connector.",
        "content": ".title KiCad schematic\nC3 +BATT GND C_10uF\nC4 +BATT GND C_0.1uF\nL1 +BATT Net-_L1-Pad2_ L_6.8uH\nU3 +5V Net-_L1-Pad2_ Net-_L1-Pad2_ GND GND GND +BATT Net-_R5-Pad2_ GND Net-_R9-Pad1_ Net-_Q1-Pad1_ GND Net-_R11-Pad2_ +5V +5V GND TPS61090RSAR\nR5 +BATT Net-_R5-Pad2_ R_1.87M\nR6 Net-_R5-Pad2_ GND R_340K\nR9 Net-_R9-Pad1_ +BATT R_200K\nR11 +5V Net-_R11-Pad2_ R_1.87M\nC6 +5V GND C_2.2uF\nR12 Net-_R11-Pad2_ GND R_200K\nR16 +BATT Net-_D3-Pad2_ R_1K\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED_0805\nR18 Net-_D4-Pad2_ +5V R_1K\nD4 GND Net-_D4-Pad2_ LED_0805\nC2 VBUS GND C_10uF\nTP1 Net-_Q1-Pad1_ TP\nQ1 Net-_Q1-Pad1_ GND Net-_D3-Pad1_ SSM3K333R\nR15 Net-_Q1-Pad1_ GND R_10K\nJ2 Net-_F1-Pad1_ GND CONN_01x02\nJ1 /16KThermistor GND CONN_01x02\nF1 Net-_F1-Pad1_ /Battery+ 1.5A_Fuse\nR2 Net-_J3-Pad03_ GND R_49.9K\nR1 +5V Net-_J3-Pad03_ R_75k\nR3 +5V Net-_J3-Pad02_ R_43k\nR4 Net-_J3-Pad02_ GND R_49.9K\nC1 +5V GND C_10uF\nR14 Net-_R14-Pad1_ GND R_1K\nC5 /Battery+ GND C_10nF\nR10 Net-_R10-Pad1_ GND R_100K\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ LED_0805_Amber\nR17 VBUS Net-_D1-Pad2_ R_1K\nR13 VBUS Net-_D2-Pad2_ R_1K\nR7 VBUS Net-_R7-Pad2_ R_270K\nR8 Net-_R7-Pad2_ GND R_100K\nU2 +BATT Net-_R7-Pad2_ VBUS VBUS /16KThermistor NC_01 Net-_D1-Pad1_ Net-_D2-Pad1_ VBUS GND GND Net-_R10-Pad1_ Net-_R14-Pad1_ /Battery+ /Battery+ /Battery+ VBUS VBUS VBUS +BATT GND MCP73871T-2CCI_ML\nTP4 Net-_R9-Pad1_ TP\nTP2 VBUS TP\nTP3 +BATT TP\nTP5 /Battery+ TP\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ LED_0805\nC7 +5V GND C_100uF\nJ4 VBUS NC_02 NC_03 NC_04 GND GND GND GND GND GND GND USB-Micro-1981568-1\nJ3 +5V Net-_J3-Pad02_ Net-_J3-Pad03_ GND GND GND USB-A-S-X-X-SM2\n.end\n"
    },
    {
        "filename": "1537.cir",
        "prompt": "Create a circuit board with a microcontroller (U1) connected to multiple input buttons (Btn1-Btn9), an I2C interface (SCL, SDA), and a serial interface (RX, TX). The microcontroller also has a reset pin (RST) and analog inputs (A0-A3) connected to Vin. All signals are routed through 2x10 and 1x3 connectors (CONN_01X02, CONN_01X03) with male and female counterparts. Include ground connections for all components. The buttons Btn6-Btn9 are connected via jumpers (SaB-Jmp). Vin is connected to multiple connectors as well.",
        "content": ".title KiCad schematic\nU1 GND SCL SDA Btn1 Btn3 Btn5 Btn7 Btn9 A1 A3 RST RX TX Btn2 Btn4 Btn6 Btn8 A0 A2 Vin CardEdge_2x10\nJ13 GND Btn1 CONN_01X02\nJ17 GND Btn1 CONN_01X02_FEMALE\nJ21 GND Btn1 CONN_01X02_MALE\nJ14 GND Btn2 CONN_01X02\nJ18 GND Btn2 CONN_01X02_FEMALE\nJ22 GND Btn2 CONN_01X02_MALE\nJ15 GND Btn3 CONN_01X02\nJ19 GND Btn3 CONN_01X02_FEMALE\nJ23 GND Btn3 CONN_01X02_MALE\nJ16 GND Btn4 CONN_01X02\nJ20 GND Btn4 CONN_01X02_FEMALE\nJ24 GND Btn4 CONN_01X02_MALE\nJ25 GND Btn5 CONN_01X02\nJ30 GND Btn5 CONN_01X02_FEMALE\nJ35 GND Btn5 CONN_01X02_MALE\nJ1 GND Vin CONN_01X02\nJ4 GND Vin CONN_01X02_FEMALE\nJ9 GND Vin CONN_01X02_MALE\nJ2 GND Vin CONN_01X02\nJ6 GND Vin CONN_01X02_FEMALE\nJ10 GND Vin CONN_01X02_MALE\nJ3 RX TX CONN_01X02\nJ7 RX TX CONN_01X02_FEMALE\nJ11 RX TX CONN_01X02_MALE\nJ5 SCL SDA CONN_01X02\nJ8 SCL SDA CONN_01X02_FEMALE\nJ12 SCL SDA CONN_01X02_MALE\nJ40 GND A0 Vin CONN_01X03\nJ48 GND A0 Vin CONN_01X03_MALE\nJ41 GND A1 Vin CONN_01X03\nJ49 GND A1 Vin CONN_01X03_MALE\nJ42 GND A2 Vin CONN_01X03\nJ50 GND A2 Vin CONN_01X03_MALE\nJ43 GND A3 Vin CONN_01X03\nJ51 GND A3 Vin CONN_01X03_MALE\nU2 GND Btn6 SaB-Jmp\nU3 GND Btn7 SaB-Jmp\nU4 GND Btn8 SaB-Jmp\nU5 GND Btn9 SaB-Jmp\nJ26 GND RST CONN_01X02\nJ27 GND RST CONN_01X02_FEMALE\nJ28 GND RST CONN_01X02_MALE\n.end\n"
    },
    {
        "filename": "767.cir",
        "prompt": "Create a circuit with a 3.3V power supply, pull-up resistors for I2C SDA and SCL lines, and decoupling capacitors. The circuit includes an M24M02-DRMN6TP I2C EEPROM connected to SDA and SCL, with all necessary power and ground connections. Include a 0.1uF decoupling capacitor between 3.3V and ground, and another between 3.3V and an unconnected net (NC_01). Use 4.7k\u03a9 pull-up resistors on both SDA and SCL lines connected to 3.3V.",
        "content": ".title KiCad schematic\nC2 +3V3 GND 0.1u\nU1 GND GND GND GND /SDA /SCL GND +3V3 CK_CUSTOM_M24M02-DRMN6TP\nR3 +3V3 /SCL 4.7k\nR4 +3V3 /SDA 4.7k\nR2 /SDA +3V3 4.7k\nR1 /SCL +3V3 4.7k\nC1 +3V3 NC_01 0.1u\n.end\n"
    },
    {
        "filename": "285.cir",
        "prompt": "Design a circuit with a 9V battery (BT1) powering two LEDs (D1, D2) in parallel, each with a current-limiting resistor (R1, R4 - 470 ohms). Each LED branch also includes a series resistor (R2, R3 - 47K ohms) connected to the positive battery terminal. Include bypass capacitors (C1, C2 - 47uF) across the LED branches and a BC847RM NPN transistor (U1) configured as a common-collector (emitter follower) with the output connected to the positive battery terminal and input connected to the LED branches. The transistor's base is connected to both LED branches.",
        "content": ".title KiCad schematic\nR1 Net-_D1-Pad1_ Net-_C1-Pad1_ 470R\nR2 Net-_BT1-Pad1_ Net-_C1-Pad2_ 47K\nR4 Net-_D2-Pad1_ Net-_C2-Pad1_ 470R\nR3 Net-_BT1-Pad1_ Net-_C2-Pad1_ 47K\nD1 Net-_D1-Pad1_ Net-_BT1-Pad1_ LED\nD2 Net-_D2-Pad1_ Net-_BT1-Pad1_ LED\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ 9V\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 47uF\nC2 Net-_C2-Pad1_ Net-_C2-Pad1_ 47uF\nU1 Net-_BT1-Pad2_ Net-_C2-Pad1_ Net-_C2-Pad1_ Net-_BT1-Pad2_ Net-_C1-Pad2_ Net-_C1-Pad1_ BC847RM\n.end\n"
    },
    {
        "filename": "382.cir",
        "prompt": "Create a circuit with two connectors, one digital and one analog, sharing a common reset line. The digital connector (P1) has 17 pins: Reset input, Ground, a digital signal, and 14 unconnected pins. The analog connector (P2) has 12 pins: Ground, Reset input, +5V, a +3.3V supply, and 8 unconnected pins. The Reset lines from both connectors are connected together. Include unconnected pins for both connectors.",
        "content": ".title KiCad schematic\nP3 NC_01 CONN_01X01\nP4 NC_02 CONN_01X01\nP5 NC_03 CONN_01X01\nP6 NC_04 CONN_01X01\nP1 NC_05 NC_06 /Reset GND NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 Digital\nP2 NC_18 GND /Reset +5V NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 +3V3 NC_28 Analog\n.end\n"
    },
    {
        "filename": "79.cir",
        "prompt": "Create a schematic for a Raspberry Pi Compute Module 3 Lite carrier board. The board features multiple connectors including a standard Raspberry Pi GPIO header (J8), multiple RJ45 connectors (J1, J2, J3, J4, J5, J14), USB Type-A connectors (J16, J17), RJ11 connectors (J9, J10, J11, J12, J13, J15), and a 4-pin connector (J18). Include power regulation for +3.3V, +1.8V, and +5V with associated filtering capacitors. Implement USB data lines with associated ESD protection. Include crystal oscillator circuitry. Incorporate camera interfaces (CAM0 and CAM1) with data and clock lines. Include I2C pull-up resistors for camera interfaces. Include LED indicators with current limiting resistors. Include a PAM2306 audio amplifier. Include a LAN9514 ethernet controller. Include a TCA9548 I2C multiplexer. Include a P82B715 USB power switch. Include a SP2526A USB protection switch. Include multiple no-connect (NC) pins.",
        "content": ".title KiCad schematic\nMD1 GND NC_01 NC_02 NC_03 NC_04 NC_05 GND GND GPIO02 NC_06 GPIO03 NC_07 GND GND GPIO04 NC_08 GPIO05 NC_09 GND GND GPIO06 NC_10 GPIO07 NC_11 GND GND GPIO08 GPIO28 GPIO09 GPIO29 GND GND GPIO10 GPIO30 GPIO11 GPIO31 GND GND +3V3 +3V3 +3V3 +3V3 GND GND GPIO12 GPIO32 GPIO13 GPIO33 GND GND GPIO14 GPIO34 GPIO15 GPIO35 GND GND GPIO16 GPIO36 GPIO17 GPIO37 GND GND GPIO18 GPIO38 GPIO19 GPIO39 GND GND GPIO20 NC_12 GPIO21 GPIO41 GND GND GPIO22 GPIO42 GPIO23 GPIO43 GND GND GPIO24 GPIO44 GPIO25 GPIO45 GND GND GPIO26 NC_13 GPIO27 NC_14 GND GND NC_15 NC_16 NC_17 NC_18 GND GND NC_19 NC_20 NC_21 NC_22 GND GND NC_23 NC_24 NC_25 NC_26 GND GND NC_27 NC_28 NC_29 NC_30 GND GND NC_31 NC_32 NC_33 NC_34 GND GND NC_35 NC_36 NC_37 NC_38 GND NC_39 NC_40 NC_41 NC_42 NC_43 GND GND CAM1_DP3 CAM0_DP0 CAM1_DN3 CAM0_DN0 GND GND CAM1_DP2 CAM0_CP CAM1_DN2 CAM0_CN GND GND CAM1_CP CAM0_DP1 CAM1_CN CAM0_DN1 GND GND CAM1_DP1 NC_44 CAM1_DN1 NC_45 GND NC_46 CAM1_DP0 NC_47 CAM1_DN0 NC_48 GND GND USBDP0 NC_49 USBDM0 NC_50 GND GND NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 GND GND +1V8 +1V8 +1V8 +1V8 GND GND +3V3 +3V3 +3V3 +3V3 +3V3 +3V3 GND GND +5V +5V +5V +5V Board_RPi_CM3lite_200pConnector\nU2 USBDM2 USBDP2 USBDM3 USBDP3 VDD33A NC_61 NC_62 NC_63 NC_64 VDD33A VDD33IO Net-_C1-Pad1_ NC_65 PRTCTL2 VDD18CORE PRTCTL3 NC_66 NC_67 VDD33IO Net-_R19-Pad2_ Net-_R20-Pad2_ Net-_R21-Pad2_ NC_68 NC_69 NC_70 NC_71 VDD33IO +3V3 +3V3 +3V3 NC_72 +3V3 VDD33IO GND NC_73 NC_74 NC_75 VDD18CORE VDD33IO +3V3 Net-_R13-Pad1_ NC_76 NC_77 GND NC_78 VDD33IO NC_79 VDD18ETHPLL VDD33A Net-_R14-Pad1_ VDD33A Net-_C8-Pad2_ Net-_C7-Pad2_ VDD33A Net-_C10-Pad2_ Net-_C9-Pad2_ VDD33A USBDM0 USBDP0 Net-_C2-Pad1_ Net-_C3-Pad1_ VDD18USBPLL Net-_R12-Pad1_ VDD33A GND LAN9514\nJ1 GND GPIO30 GND GPIO29 GND GPIO28 GND GPIO27 RJ45\nJ8 +3V3 +5V GPIO02 +5V GPIO03 GND GPIO04 GPIO14 GND GPIO15 GPIO17 GPIO18 GPIO27 GND GPIO22 GPIO23 +3V3 GPIO24 GPIO10 GND GPIO09 GPIO25 GPIO11 GPIO08 GND GPIO07 NC_80 NC_81 GPIO05 GND GPIO06 GPIO12 GPIO13 GND GPIO19 GPIO16 GPIO26 GPIO20 GND GPIO21 Pi Std header\nJ2 GND GPIO34 GND GPIO33 GND GPIO32 GND GPIO31 RJ45\nJ3 GND GPIO38 GND GPIO37 GND GPIO36 GND GPIO35 RJ45\nJ4 GND GPIO43 GND GPIO42 GND GPIO41 GND GPIO39 RJ45\nJ5 NC_82 NC_83 NC_84 NC_85 NC_86 GPIO45 NC_87 GPIO44 RJ45\nU1 GND GND Net-_R11-Pad1_ Net-_J9-Pad2_ Net-_J9-Pad1_ Net-_J10-Pad2_ Net-_J10-Pad1_ Net-_J11-Pad2_ Net-_J11-Pad1_ Net-_J12-Pad2_ Net-_J12-Pad1_ GND Net-_J13-Pad2_ Net-_J13-Pad1_ NC_88 NC_89 NC_90 NC_91 SX SY GND GPIO02 GPIO03 +3V3 TCA9548APWR\nU3 NC_92 LX SX GND NC_93 SY LY +3V3 P82B715DR\nJ16 VCC_USB_EX1 USBDM2Out USBDP2Out GND Net-_J16-Pad5_ USB_A\nJ14 Net-_C10-Pad2_ Net-_C9-Pad2_ Net-_C8-Pad2_ NC_94 NC_95 Net-_C7-Pad2_ NC_96 NC_97 RJ45\nL1 +3V3 VDD33A INDUCTOR 4.7uH\nC11 VDD33A GND CAP100n\nC15 VDD33A GND CAP100n\nC19 VDD33A GND CAP100n\nC24 VDD33A GND CAP100n\nC27 VDD33A GND CAP100n\nC31 VDD33A GND CAP100n\nC32 VDD33A GND CAP100n\nL2 +3V3 VDD33IO INDUCTOR 4.7uH\nC12 VDD33IO GND CAP100n\nC16 VDD33IO GND CAP100n\nC20 VDD33IO GND CAP100n\nC25 VDD33IO GND CAP100n\nC28 VDD33IO GND CAP100n\nC33 VDD18CORE GND CAP 100n\nC30 VDD18CORE GND CAP 100n\nC26 VDD18CORE GND CAP 4u7/6.3V\nL5 VDD18USBPLL VDD18ETHPLL INDUCTOR 4.7 uH\nC13 VDD18USBPLL GND CAP\nC22 VDD18ETHPLL GND CAP\nR12 Net-_R12-Pad1_ GND R 12K\nR14 Net-_R14-Pad1_ GND R12k4\nR13 Net-_R13-Pad1_ +3V3 10k\nR9 +3V3 Net-_C1-Pad1_ R10k\nC1 Net-_C1-Pad1_ GND CAP0.01uF 50V\nD1 Net-_D1-Pad1_ +3V3 LED\nD2 Net-_D2-Pad1_ +3V3 LED\nD3 Net-_D3-Pad1_ +3V3 LED\nR19 Net-_D1-Pad1_ Net-_R19-Pad2_ 330\nR20 Net-_D2-Pad1_ Net-_R20-Pad2_ 330\nR21 Net-_D3-Pad1_ Net-_R21-Pad2_ 330\nY1 Net-_C2-Pad1_ Net-_C3-Pad1_ Crystal 25M\nR10 Net-_C3-Pad1_ Net-_C2-Pad1_ R 1M\nC3 Net-_C3-Pad1_ GND CAP 33p\nC2 Net-_C2-Pad1_ GND CAP 33p\nR23 GND GNDS R 0\nU4 USBDP2 GND USBDP2Out USBDM2Out NC_98 USBDM2 IP4234CZ6\nU5 USBDP3 GND USBDP3Out USBDM3Out NC_99 USBDM3 IP4234CZ6\nU7 PRTCTL2 PRTCTL2 PRTCTL3 PRTCTL3 VCC_USB_EX2 GND Net-_C23-Pad2_ VCC_USB_EX1 SP2526A-2EN-L\nL6 +5V Net-_C23-Pad2_ 4.7uH\nC23 GND Net-_C23-Pad2_ CAP1u/6.3v\nC34 NC_100 GND 100u/10v\nC29 GND NC_101 100u/10v\nL7 Net-_J16-Pad5_ GND 4.7uH\nJ17 VCC_USB_EX2 USBDM3Out USBDP3Out GND Net-_J17-Pad5_ USB_A\nL8 Net-_J17-Pad5_ GND 4.7uH\nR15 Net-_C9-Pad2_ VDD33A 49.9\nR18 Net-_C9-Pad2_ VDD33A 49.9\nR16 VDD33A Net-_C8-Pad2_ 49.9\nR17 VDD33A Net-_C8-Pad2_ 49.9\nU6 +5V Net-_L4-Pad1_ GND FB1 +5V +5V Net-_L3-Pad1_ GND FB2 Net-_C4-Pad1_ GND PAM2306AYPKE\nR22 +5V Net-_C4-Pad1_ 100k\nC5 GND +5V 10u\nC6 +5V GND 10u\nC4 Net-_C4-Pad1_ GND 100n\nL3 Net-_L3-Pad1_ +3V3 INDUCTOR\nR24 +3V3 FB1 0\nC14 +3V3 FB1 NF\nR26 FB1 GND NF\nC18 +3V3 GND 10u\nL4 Net-_L4-Pad1_ +1V8 INDUCTOR\nC17 +1V8 FB2 NF\nR25 +1V8 FB2 0\nR27 FB2 GND NF\nC21 +1V8 GND 10u\nC10 GND Net-_C10-Pad2_ 15pf\nC9 GND Net-_C9-Pad2_ 15pf\nC8 GND Net-_C8-Pad2_ 15pf\nC7 GND Net-_C7-Pad2_ 15pf\nR6 GPIO45 GND 100k\nR5 GND GPIO44 100k\nR7 GND GPIO28 100k\nR8 GPIO29 GND 100k\nJ6 GND CAM0_DN0 CAM0_DP0 GND CAM0_DN1 CAM0_DP1 GND CAM0_CN CAM0_CP GND NC_102 NC_103 GND NC_104 NC_105 GND NC_106 NC_107 GND CAM0_SCL CAM0_SDA +3V3 CAM0\nR1 +3V3 CAM0_SCL 1.8k\nR3 +3V3 CAM0_SDA 1.8k\nJ7 GND CAM1_DN0 CAM1_DP0 GND CAM1_DN1 CAM1_DP1 GND CAM1_CN CAM1_CP GND CAM1_DN2 CAM1_DP2 GND CAM1_DN3 CAM1_DP3 GND NC_108 NC_109 GND CAM1_SCL CAM1_SDA +3V3 CAM1\nR2 +3V3 CAM1_SCL 1.8k\nR4 +3V3 CAM1_SDA 1.8k\nJ9 Net-_J9-Pad1_ Net-_J9-Pad2_ RJ11\nJ10 Net-_J10-Pad1_ Net-_J10-Pad2_ RJ11\nJ11 Net-_J11-Pad1_ Net-_J11-Pad2_ RJ11\nJ12 Net-_J12-Pad1_ Net-_J12-Pad2_ RJ11\nJ13 Net-_J13-Pad1_ Net-_J13-Pad2_ RJ11\nJ15 LY LX RJ11\nR11 Net-_R11-Pad1_ +3V3 10k\nJ18 NC_110 +5V +3V3 GND Conn_01x04_Female\n.end\n"
    },
    {
        "filename": "496.cir",
        "prompt": "Design an 8x8 RGB LED matrix driver circuit. The circuit should include shift registers (74HC595 and NPIC6C596) to control the rows and columns of the LED matrix. Utilize NPN transistors (2SA1020) to drive the row lines. Include power supply decoupling capacitors (470uF and 100nF). Provide connectors for row and column inputs, as well as power supply connections. Implement current limiting resistors (180R and 82R) for the column drivers. The circuit should accept clock and strobe signals for both row and column control, and separate data input lines for each. Include a power supply voltage of +5V and a ground connection.",
        "content": ".title KiCad schematic\nU1 /COL1 /COL2 /COL3 /COL4 /COL5 /COL6 /COL7 /COL8 /COL9 /COL10 /COL11 /COL12 /COL13 /COL14 /COL15 /COL16 /ROW1 /ROW2 /ROW3 /ROW4 /COL24 /COL23 /COL22 /COL21 /COL20 /COL19 /COL18 /COL17 /ROW5 /ROW6 /ROW7 /ROW8 8x8_RGB_LED_matrix\nP1 /ROW8 /ROW7 /ROW6 /ROW5 /ROW4 /ROW3 /ROW2 /ROW1 CONN_02X04\nP2 /COL1 /COL2 /COL3 /COL4 /COL5 /COL6 /COL7 /COL8 /COL9 /COL10 /COL11 /COL12 /COL13 /COL14 /COL15 /COL16 /COL17 /COL18 /COL19 /COL20 /COL21 /COL22 /COL23 /COL24 CONN_02X12\nC2 +5VD GNDD 100nF\nC1 +5VD GNDD 470uF\nC3 +5VD GNDD 100nF\nC4 +5VD GNDD 100nF\nC5 +5VD GNDD 100nF\nRP1 /COL20 /COL19 /COL18 /COL17 Net-_RP1-Pad5_ Net-_RP1-Pad6_ Net-_RP1-Pad7_ Net-_RP1-Pad8_ 180R\nRP2 /COL24 /COL23 /COL22 /COL21 Net-_RP2-Pad5_ Net-_RP2-Pad6_ Net-_RP2-Pad7_ Net-_RP2-Pad8_ 180R\nU3 +5VD /COL_IN Net-_RP2-Pad5_ Net-_RP2-Pad6_ Net-_RP2-Pad7_ Net-_RP2-Pad8_ +5VD GNDD Net-_U3-Pad9_ /STROBE_CLK Net-_RP1-Pad8_ Net-_RP1-Pad7_ Net-_RP1-Pad6_ Net-_RP1-Pad5_ /COL_CLK GNDD NPIC6C596\nU2 Net-_RP7-Pad3_ Net-_RP7-Pad2_ Net-_RP7-Pad1_ Net-_RP8-Pad4_ Net-_RP8-Pad3_ Net-_RP8-Pad2_ Net-_RP8-Pad1_ GNDD /ROW_OUT +5VD /ROW_CLK /STROBE_CLK GNDD /ROW_IN Net-_RP7-Pad4_ +5VD 74HC595\nRP3 /COL16 /COL15 /COL14 /COL13 Net-_RP3-Pad5_ Net-_RP3-Pad6_ Net-_RP3-Pad7_ Net-_RP3-Pad8_ 180R\nRP4 /COL12 /COL11 /COL10 /COL9 Net-_RP4-Pad5_ Net-_RP4-Pad6_ Net-_RP4-Pad7_ Net-_RP4-Pad8_ 180R\nU4 +5VD Net-_U3-Pad9_ Net-_RP3-Pad5_ Net-_RP3-Pad6_ Net-_RP3-Pad7_ Net-_RP3-Pad8_ +5VD GNDD Net-_U4-Pad9_ /STROBE_CLK Net-_RP4-Pad8_ Net-_RP4-Pad7_ Net-_RP4-Pad6_ Net-_RP4-Pad5_ /COL_CLK GNDD NPIC6C596\nRP5 /COL8 /COL7 /COL6 /COL5 Net-_RP5-Pad5_ Net-_RP5-Pad6_ Net-_RP5-Pad7_ Net-_RP5-Pad8_ 180R\nRP6 /COL4 /COL3 /COL2 /COL1 Net-_RP6-Pad5_ Net-_RP6-Pad6_ Net-_RP6-Pad7_ Net-_RP6-Pad8_ 180R\nU5 +5VD Net-_U4-Pad9_ Net-_RP5-Pad5_ Net-_RP5-Pad6_ Net-_RP5-Pad7_ Net-_RP5-Pad8_ +5VD GNDD /COL_OUT /STROBE_CLK Net-_RP6-Pad8_ Net-_RP6-Pad7_ Net-_RP6-Pad6_ Net-_RP6-Pad5_ /COL_CLK GNDD NPIC6C596\nQ1 +5VD /ROW8 Net-_Q1-Pad3_ 2SA1020\nQ2 +5VD /ROW7 Net-_Q2-Pad3_ 2SA1020\nQ4 +5VD /ROW5 Net-_Q4-Pad3_ 2SA1020\nQ3 +5VD /ROW6 Net-_Q3-Pad3_ 2SA1020\nQ5 +5VD /ROW4 Net-_Q5-Pad3_ 2SA1020\nQ6 +5VD /ROW3 Net-_Q6-Pad3_ 2SA1020\nQ8 +5VD /ROW1 Net-_Q8-Pad3_ 2SA1020\nQ7 +5VD /ROW2 Net-_Q7-Pad3_ 2SA1020\nP7 +5VD GNDD CONN_01X02\nP8 +5VD GNDD CONN_01X02\nP9 +5VD GNDD CONN_01X02\nP10 +5VD GNDD CONN_01X02\nRP7 Net-_RP7-Pad1_ Net-_RP7-Pad2_ Net-_RP7-Pad3_ Net-_RP7-Pad4_ Net-_Q2-Pad3_ Net-_Q1-Pad3_ Net-_Q4-Pad3_ Net-_Q3-Pad3_ 82R\nRP8 Net-_RP8-Pad1_ Net-_RP8-Pad2_ Net-_RP8-Pad3_ Net-_RP8-Pad4_ Net-_Q5-Pad3_ Net-_Q6-Pad3_ Net-_Q7-Pad3_ Net-_Q8-Pad3_ 82R\nP4 NC_01 /ROW_OUT /STROBE_CLK /ROW_CLK CONN_02X02\nP3 /STROBE_CLK /ROW_CLK NC_02 /ROW_IN CONN_02X02\nP6 /STROBE_CLK /COL_CLK NC_03 /COL_IN CONN_02X02\nP5 NC_04 /COL_OUT /STROBE_CLK /COL_CLK CONN_02X02\n.end\n"
    },
    {
        "filename": "1645.cir",
        "prompt": "Design a microcontroller-based motor control system with adjustable voltage regulation, current sensing, and various communication interfaces. The system features a switching regulator (LM2576) providing a +15V rail from a VCC input, which is then used to power a linear regulator (L7805) generating a +5V rail. An ATmega328P microcontroller manages the system, incorporating I2C, SPI, UART, and encoder inputs. The motor control utilizes an H-bridge configuration with IRF540N MOSFETs controlled by IR2104 gate drivers. Current sensing is implemented with an LM358 comparator and a shunt resistor. The system includes power indication LEDs, push buttons for control, and connectors for motor output, I2C communication, SPI programming, UART communication, and external power/signals. Include decoupling capacitors throughout the circuit.",
        "content": ".title KiCad schematic\nJ4 VCC GND Screw_Terminal_01x02\nU1 VCC Net-_D1-Pad1_ GND Net-_R1-Pad1_ GND LM2576HVS-ADJ\nL1 Net-_D1-Pad1_ +15V 220uH\nC4 +15V GND CP\nD1 Net-_D1-Pad1_ GND SS24\nU2 +15V GND +5V L7805\nC7 +5V GND C\nR1 Net-_R1-Pad1_ +15V 240\nR2 Net-_R1-Pad1_ GND 2k7\nJ2 /MISO +5V /SCK /MOSI /RST GND AVR-ISP-6\nJ6 GND +5V /TX /RX UART HDR\nJ8 GND GND GND GND GND HDR\nJ7 +5V +5V +5V +5V 5V HDR\nD2 Net-_D2-Pad1_ +5V POWER_LED\nR3 GND Net-_D2-Pad1_ 540\nJ3 /SCL /SDA GND +5V I2C HDR\nJ10 GND +5V /B /A ENCODER HDR\nJ9 GND +5V /svo servo hdr\nC1 VCC GND 470\nC2 VCC GND 470\nU6 /B Net-_C15-Pad1_ GND +5V GND +5V Net-_R17-Pad1_ Net-_R18-Pad1_ Net-_C14-Pad1_ NC_01 Net-_D11-Pad1_ /svo Net-_D12-Pad1_ Net-_D13-Pad1_ /MOSI /MISO /SCK +5V NC_02 NC_03 GND /Isense Net-_SW2-Pad4_ Net-_SW2-Pad3_ Net-_SW2-Pad2_ Net-_SW2-Pad1_ /SDA /SCL /RST /RX /TX /A ATmega328P-AU-MCU_Microchip_ATmega\nC12 +5V GND C_Small\nC13 +5V GND C_Small\nC11 +5V GND CP_Small\nR19 +5V /RST 10K\nR20 +5V /SCL 4K7\nR21 +5V /SDA 4K7\nR23 GND /SGN1 10K\nD12 Net-_D12-Pad1_ GND 5.1V\nR24 GND /SGN2 10K\nD13 Net-_D13-Pad1_ GND 5.1V\nSW2 Net-_SW2-Pad1_ Net-_SW2-Pad2_ Net-_SW2-Pad3_ Net-_SW2-Pad4_ GND GND GND GND SW_DIP_x04\nC10 /RST GND C_Small\nD9 GND Net-_D9-Pad2_ LED\nR17 Net-_R17-Pad1_ Net-_D9-Pad2_ 540\nD10 GND Net-_D10-Pad2_ LED\nR18 Net-_R18-Pad1_ Net-_D10-Pad2_ 540\nD11 Net-_D11-Pad1_ GND 5.1V\nR25 /SGN1 Net-_D12-Pad1_ 1K\nSW3 Net-_C14-Pad1_ GND SW_Push\nSW4 Net-_C15-Pad1_ GND SW_Push\nSW1 GND /RST SW_Push\nR22 /~SD Net-_D11-Pad1_ 4K7\nR26 /SGN2 Net-_D13-Pad1_ 1K\nU3 +15V /IN1 /~SD GND Net-_D5-Pad1_ Net-_C8-Pad2_ Net-_D4-Pad1_ Net-_C8-Pad1_ IR2104\nD3 Net-_C8-Pad1_ +15V D\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ D\nR5 Net-_D4-Pad2_ Net-_D4-Pad1_ R\nQ2 Net-_D5-Pad2_ /M1 Net-_Q2-Pad3_ IRF540N\nR6 Net-_D5-Pad2_ Net-_D5-Pad1_ R\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ D\nCB1 Net-_C8-Pad1_ Net-_C8-Pad2_ .1\nR4 /~SD +5V R\nU5 +15V /IN2 /~SD GND Net-_D7-Pad1_ Net-_C9-Pad2_ Net-_D6-Pad1_ Net-_C9-Pad1_ IR2104\nD8 Net-_C9-Pad1_ +15V D\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ D\nR14 Net-_D6-Pad2_ Net-_D6-Pad1_ R\nQ3 Net-_D6-Pad2_ VCC /M2 IRF540N\nQ4 Net-_D7-Pad2_ /M2 Net-_Q2-Pad3_ IRF540N\nR15 Net-_D7-Pad2_ Net-_D7-Pad1_ R\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ D\nCB6 Net-_C9-Pad1_ Net-_C9-Pad2_ .1u\nJ11 /SGN2 /IN1 /IN2 /SGN1 CROSS CONN\nCB2 +15V GND 1uF\nCB3 +15V GND .1uF\nCB4 +15V GND 1uF\nCB5 +15V GND .1uF\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 22u\nC9 Net-_C9-Pad1_ Net-_C9-Pad2_ 22u\nJ12 /M2 /M1 motor\nU4 /Isense Net-_R10-Pad1_ /IS+ GND GND GND NC_04 +5V LM358\nR13 Net-_R10-Pad1_ /Isense 10K\nR10 Net-_R10-Pad1_ GND 1K\nC15 Net-_C15-Pad1_ GND C_Small\nC14 Net-_C14-Pad1_ GND C_Small\nC16 +15V GND 470\nC17 VCC GND 470\nC18 VCC GND 470\nJ1 /SCL /SDA GND +5V I2C HDR\nJ13 VCC +15V Conn_01x02_Female\nQ1 Net-_D4-Pad2_ VCC /M1 IRF540N\nR7 Net-_Q2-Pad3_ /IS+ NC_05 GND R_Shunt\n.end\n"
    },
    {
        "filename": "1416.cir",
        "prompt": "Design a circuit that takes an AC input voltage via a transformer, rectifies it using a full-bridge rectifier, filters the rectified voltage with two capacitors, and then regulates the voltage down to 5V using a linear regulator. Include a transformer component, a full-bridge rectifier diode, two capacitors for filtering, and an L7805 voltage regulator. Specify input and output nodes for power and regulation.",
        "content": ".title KiCad schematic\nT1 /power supply/V+ /power supply/V- Net-_D1-Pad3_ Net-_D1-Pad4_ Transformer_1P_1S\nD1 NC_01 NC_02 Net-_D1-Pad3_ Net-_D1-Pad4_ D_Bridge_+-AA\nU1 /power supply/V+ /power supply/V- /regulator/VOUT+ L7805\nC2 /regulator/VOUT+ /power supply/V- C\nC1 /power supply/V+ /power supply/V- C\n.end\n"
    },
    {
        "filename": "999.cir",
        "prompt": "Create a schematic for a multi-functional development board centered around an AI7688H chip. The board should include:\n\n*   **Microcontroller Interface:** A primary microcontroller (AI7688H) with numerous GPIOs, UARTs (UART_7688_TXD0/RXD0, UART_7688_TXD1/RXD1), I2S, I2C, and JTAG (JTCLK_GPIO_40, JTMS_GPIO_41, JTDI_GPIO_42, JTDO_EPHY_LED0_N) interfaces. Include pull-up resistors (10K) on JTAG lines.\n*   **USB Connectivity:** Two USB interfaces: a USB-A port (USB_D_P, USB_D_N) with ESD protection (TVS diodes) and a USB OTG port with a CP2102 USB-to-Serial converter, ESD protection, and associated filtering capacitors. Include a fuse for USB protection.\n*   **Ethernet PHY Interface:** Multiple MDI (Media Dependent Interface) pairs (MDI_P0_R_P/N, MDI_P0_T_P/N, MDI_TN_P1/TP_P1, MDI_RN_P1/RP_P1, MDI_TN_P2/TP_P2, MDI_RN_P2/RP_P2, MDI_TN_P3/TP_P3, MDI_RN_P3/RP_P3, MDI_TN_P4/TP_P4, MDI_RN_P4/RP_P4) with associated filtering capacitors.\n*   **PCIe Interface:** PCIe signals (PCIE_TX0_P/N, PCIE_RX0_P/N, PCIE_CK0_P/N)\n*   **SD Card Interface:** A Micro-SD card connector (MDI_TN_P4, MDI_TP_P4, MDI_RN_P4, MDI_RP_P4, +3V3, GND).\n*   **LED Indicators:** LEDs connected to GPIOs (EPHY_LED0_N, WLED_N) with current limiting resistors.\n*   **Reset and Power Control:** Reset signals (PORST_N, WDT_RST_N, PERST_N) with filtering capacitors, and a reset switch (MPU_RESET).\n*   **Power Supply:** +3.3V and +5V power rails with filtering capacitors (100nF, 10uF, 100uF, 220uF). A power jack connector.\n*   **RF Connector:** An SMA connector (RF) with associated filtering components.\n*   **Miscellaneous:** A 32.8mm mounting hole pattern (MH1-MH4), a 2x5 header (P8) for JTAG and other signals, a 1x14 header (P4) for various I/O, a 1x16 header (P7) for PCIe and other signals, a 1x12 header (P5) for MDI signals, a 1x4 header (P6) for UART and GPIO, a 1x4 header (P10) for MDI signals, and a 3.3V LDO regulator (LM2734Y) with input and output filtering.\n*   **Switches:** User switches for JTAG (SW1, SW2) and WiFi reset (SW4).\n*   **TVS Diodes:** ESD protection on USB and other sensitive lines.\n\n\n\n",
        "content": ".title KiCad schematic\nU2 GND /JTMS_GPIO_41 /JTDO_EPHY_LED0_N /JRST_GPIO_39 /UART_7688_TXD1 /UART_7688_RXD1 /I2S_SDI /I2S_SDO /I2S_WS /I2S_SCLK /I2C_SCLK /I2C_SD GND /MDI_P0_R_P /MDI_P0_R_N /MDI_P0_T_P /MDI_P0_T_N /GPIO_0 /UART_7688_TXD0 /UART_7688_RXD0 /USB_D_P /USB_D_N GND /MDI_TN_P3 /MDI_RP_P3 /MDI_RN_P3 /MDI_RP_P4 /MDI_RN_P4 /MDI_TP_P4 /MDI_TN_P4 GND /MDI_TN_P2 /MDI_TP_P2 /MDI_RN_P2 /MDI_RP_P2 /MDI_RN_P1 /MDI_RP_P1 /MDI_TN_P1 /MDI_TP_P1 GND GND GND GND GND /WLED_N /REF_CLKO /PERST_N /WDT_RST_N /PORST_N /PCIE_TX0_P /PCIE_TX0_N /PCIE_RX0_P /PCIE_RX0_N +3V3 /PCIE_CK0_N /PCIE_CK0_P /JTCLK_GPIO_40 /JTDI_GPIO_42 GND /RF GND GND GND GND GND AI7688H\nR9 +3V3 Net-_P3-Pad9_ 330R\nR10 +3V3 Net-_P3-Pad12_ 330R\nC12 GND Net-_C12-Pad2_ 100nF\nC13 GND Net-_C13-Pad2_ 100nF\nP3 /MDI_P0_R_P /MDI_P0_R_N Net-_C12-Pad2_ GND GND Net-_C13-Pad2_ /MDI_P0_T_P /MDI_P0_T_N Net-_P3-Pad9_ /EPHY_LED0_N /EPHY_LED0_N Net-_P3-Pad12_ GND GND HR911102A\nSW3 /PORST_N GND MPU_RESET\nC1 GND /MDI_P0_R_P DNP\nC4 GND /MDI_P0_R_N DNP\nC5 GND /MDI_P0_T_P DNP\nC6 GND /MDI_P0_T_N DNP\nP2 +5V /USB_D_N /USB_D_P GND GND USB_A\nC3 GND +5V 100nF\nC2 GND +5V 10uF\nD3 /USB_D_P GND TVS\nD4 /USB_D_N GND TVS\nC17 GND +3V3 100nF\nC16 GND +3V3 100uF\nP1 Net-_FB1-Pad1_ Net-_D2-Pad1_ Net-_D1-Pad1_ NC_01 GND GND USB_OTG\nD1 Net-_D1-Pad1_ GND TVS\nFB1 Net-_FB1-Pad1_ +5V_USBOTG FBM0805PT800S\nC7 GND +5V_USBOTG 10uF\nD2 Net-_D2-Pad1_ GND TVS\nCON1 /MDI_TN_P4 /MDI_TP_P4 /MDI_RN_P4 +3V3 Net-_C8-Pad2_ GND /MDI_RN_P3 /MDI_RP_P3 /MDI_TN_P3 GND GND GND GND NC_02 NC_03 TF-Micro-SDCard\nC11 GND +3V3 100nF\nC9 GND +3V3 NC\nR8 /MDI_TN_P4 +3V3 10K\nR7 /MDI_TP_P4 +3V3 10K\nR6 /MDI_RN_P4 +3V3 10K\nR4 /MDI_RN_P3 +3V3 10K\nR3 /MDI_RP_P3 +3V3 10K\nR2 /MDI_TN_P3 +3V3 10K\nSW2 /JTCLK_GPIO_40 GND SW_USR2\nC25 /PORST_N GND 100nF\nSW1 /JTDI_GPIO_42 GND SW_USR1\nR31 /JTDI_GPIO_42 +3V3 10K\nR30 /JTCLK_GPIO_40 +3V3 10K\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ LED\nQ2 Net-_Q2-Pad1_ GND Net-_D8-Pad1_ LMBT3904\nR34 Net-_D8-Pad2_ +5V 560R\nR33 /JTMS_GPIO_41 Net-_Q2-Pad1_ 2.2K\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED\nQ1 Net-_Q1-Pad1_ GND Net-_D5-Pad1_ LMBT3904\nR28 Net-_D5-Pad2_ +5V 560R\nR27 /JRST_GPIO_39 Net-_Q1-Pad1_ 2.2K\nR29 Net-_D6-Pad2_ +3V3 560R\nD6 GND Net-_D6-Pad2_ LED\nD7 /WLED_N Net-_D7-Pad2_ LED\nR32 +3V3 Net-_D7-Pad2_ 330R\nR1 /MDI_RP_P4 Net-_C8-Pad2_ 22R\nC8 GND Net-_C8-Pad2_ NC\nR17 /EJTAG_DINT +3V3 10K\nR18 /JTCLK_GPIO_40 +3V3 1K\nR19 /JTMS_GPIO_41 +3V3 1K\nR20 /EPHY_LED0_N +3V3 1K\nR24 /JTDO_EPHY_LED0_N /EPHY_LED0_N 22R\nR22 GND /JRST_GPIO_39 1K\nR15 /UART_7688_TXD1 +3V3 4.7K\nR16 GND /UART_7688_TXD1 DNP\nC19 GND /RF DNP\nR23 Net-_C20-Pad2_ /RF 0R\nC20 GND Net-_C20-Pad2_ DNP\nJ1 Net-_C20-Pad2_ GND GND GND GND CONN_SMA\nSW4 /WDT_RST_N GND WIFI_RESET\nC26 /WDT_RST_N GND 100nF\nR25 GND Net-_C27-Pad1_ 10.5k\nR26 Net-_C27-Pad1_ +3V3 33K\nR13 /MDI_TN_P2 Net-_R13-Pad2_ 22R\nR14 /MDI_TP_P2 Net-_R14-Pad2_ 22R\nMH1 NC_04 MH_32.8MM\nMH2 NC_05 MH_32.8MM\nMH3 NC_06 MH_32.8MM\nMH4 NC_07 MH_32.8MM\nP9 +5V GND GND CONN-PWR-JACK\nD9 +5V +5V_USBOTG D_SS24\nP8 /EJTAG_DINT /EJTAG_PORST_N /JTCLK_GPIO_40 /JTMS_GPIO_41 /EPHY_LED0_N /JTDI_GPIO_42 /JRST_GPIO_39 +3V3 +3V3 GND CONN_02X05\nP4 +5V +3V3 GND /I2C_SD /I2C_SCLK /I2S_SCLK /I2S_WS /I2S_SDO /I2S_SDI /UART_7688_RXD1 /UART_7688_TXD1 /JRST_GPIO_39 /JTDO_EPHY_LED0_N /JTMS_GPIO_41 CONN_01X14\nP7 +5V +3V3 GND /WLED_N /REF_CLKO /PERST_N /WDT_RST_N /PORST_N /PCIE_TX0_P /PCIE_TX0_N /PCIE_RX0_P /PCIE_RX0_N /PCIE_CK0_N /PCIE_CK0_P /JTCLK_GPIO_40 /JTDI_GPIO_42 CONN_01X16\nP5 +5V +3V3 GND /MDI_TP_P1 /MDI_TN_P1 /MDI_RP_P1 /MDI_RN_P1 /MDI_RP_P2 /MDI_RN_P2 /MDI_TP_P2 /MDI_TN_P2 GND CONN_01X12\nP6 GND /UART_7688_TXD0 /UART_7688_RXD0 /GPIO_0 CONN_01X04\nR21 /EJTAG_PORST_N /PORST_N 22R\nU1 NC_08 NC_09 GND /D+ /D- +3V3 +3V3 +5V_USBOTG NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 Net-_R14-Pad2_ Net-_R13-Pad2_ NC_26 NC_27 GND CP2102\nR12 /D+ Net-_D1-Pad1_ 27R\nR11 /D- Net-_D2-Pad1_ 27R\nC18 GND +3V3 10uF\nC21 GND +3V3 100nF\nC14 GND +5V_USBOTG 10uF\nC15 GND +5V_USBOTG 100nF\nP10 +3V3 /MDI_TN_P2 /MDI_TP_P2 GND CONN_01X04\nF1 Net-_D10-Pad2_ +5V Fuse\nC22 Net-_C22-Pad1_ GND 220uF/16V\nC23 GND Net-_C22-Pad1_ 100nF\nL1 Net-_C24-Pad2_ +3V3 10uH, 1.5A\nC29 GND +3V3 100nF\nC28 +3V3 GND 220uF/16V\nD12 Net-_D10-Pad2_ GND TVS\nD10 Net-_C22-Pad1_ Net-_D10-Pad2_ D_SS24\nD11 Net-_C24-Pad2_ GND D_SS24\nU3 Net-_C24-Pad1_ GND Net-_C27-Pad1_ Net-_R5-Pad2_ Net-_C22-Pad1_ Net-_C24-Pad2_ LM2734Y\nC24 Net-_C24-Pad1_ Net-_C24-Pad2_ 100nF\nD13 Net-_C24-Pad1_ +3V3 D_SS24\nC27 Net-_C27-Pad1_ +3V3 100nF\nR5 Net-_C22-Pad1_ Net-_R5-Pad2_ 100k\n.end\n"
    },
    {
        "filename": "173.cir",
        "prompt": "Create a circuit with two fuses (F1 and F2) connected in parallel, each with a jumper (J1 and J2) in series with one of their terminals. Both fuses and jumpers share the same two net connections.",
        "content": ".title KiCad schematic\nF1 Net-_F1-Pad1_ Net-_F1-Pad2_ Fuse\nJ1 Net-_F1-Pad2_ Net-_F1-Pad2_ 1\nJ2 Net-_F1-Pad1_ Net-_F1-Pad1_ 1\nF2 Net-_F1-Pad1_ Net-_F1-Pad2_ Fuse\n.end\n"
    },
    {
        "filename": "1280.cir",
        "prompt": "Design a digital circuit consisting of interconnected NAND gates forming a bistable multivibrator (astable oscillator). The circuit should include two voltage sources: a DC source (VDD = 3.3V) and two pulse sources (V1 and V3) to provide initial conditions and timing. Include pull-down resistors (10M\u03a9) on both outputs (Q and nQ) to ensure defined logic levels. Simulate the circuit with a transient analysis for 400 microseconds with a step size of 1 microsecond, and plot the waveforms of nodes D, E, Q, and nQ, offset for clarity. Use a spice model library for the NAND gates.",
        "content": ".title KiCad schematic\n.include \"../libs/spice_models.lib\"\nV1 D 0 dc 0 pulse(0 3.3 0 0 0 100m 200m)\nV2 VDD 0 3.3\nV3 E 0 dc 0 pulse(0 3.3 25m 0 0 50m 100m)\nX1 1 nQ Q VDD NAND\nX2 D E 1 VDD NAND\nX3 1 E 2 VDD NAND\nX4 Q 2 nQ VDD NAND\nR2 0 Q 10meg\nR1 0 nQ 10meg\n.tran 1m 400m\n.control\nrun\nplot v(D)+15 v(E)+10 v(Q)+5 v(nQ)\n.endc\n.end\n"
    },
    {
        "filename": "42.cir",
        "prompt": "Generate a circuit with a single MCP6404 quad operational amplifier (U201) configured as a voltage follower. One of the op-amps is connected with its non-inverting input (NC_01) to ground (VGND), its output (NC_02) to a node (Net-_PD401-Pad2_), and its inverting input (NC_03) is not connected. A voltage source (PD401) is connected between ground (VGND) and the node (Net-_PD401-Pad2_). The circuit should include necessary power connections for the op-amp, but these are not explicitly defined in the netlist and can be assumed.",
        "content": ".title KiCad schematic\nU201 NC_01 NC_02 Net-_PD401-Pad2_ VGND NC_03 MCP6404\nPD401 VGND Net-_PD401-Pad2_ VBPW34SR\n.end\n"
    },
    {
        "filename": "1143.cir",
        "prompt": "Design a boost converter circuit using a TPS63060 boost converter IC. The input voltage (/Vin) is filtered with a 10uF and a 0.1uF capacitor to GNDREF. The enable pin (/EN) is pulled up to /Vin with a 100k resistor. The output voltage (/Vout) is filtered with multiple 10uF capacitors (C3, C4, C5, C6, C7, C12) and a 0.1uF capacitor (C11) to GNDREF. A 1.2uH inductor (L1) is used in the boost converter topology. A feedback network consisting of a 64.9k resistor (R2) and a 360k resistor (R1) connected to /Vout provides voltage regulation. A 100k resistor (R7) is connected from /Vout to a node (Net-_R7-Pad2_) and a 100k resistor (R6) is connected from /EN to /Vin. A 2.2pF capacitor (C10) is connected between the feedback network and GNDREF. Include a 10uF capacitor (C2) and a 0.1uF capacitor (C9) connected from /Vin to GNDREF.",
        "content": ".title KiCad schematic\nU1 Net-_L1-Pad1_ /Vin /EN GNDREF Net-_R7-Pad2_ Net-_C8-Pad1_ GNDREF Net-_C10-Pad1_ /Vout Net-_L1-Pad2_ GNDREF TPS63060\nL1 Net-_L1-Pad1_ Net-_L1-Pad2_ 1.2u\nC2 /Vin GNDREF 10u\nC9 /Vin GNDREF 0.1u\nC8 Net-_C8-Pad1_ GNDREF 0.1u\nR6 /EN /Vin 100k\nR7 /Vout Net-_R7-Pad2_ 100k\nR2 Net-_C10-Pad1_ GNDREF 64.9k\nC10 Net-_C10-Pad1_ GNDREF 2.2p\nC11 /Vout GNDREF 0.1u\nC3 /Vout GNDREF 10u\nC4 /Vout GNDREF 10u\nR1 /Vout Net-_C10-Pad1_ 360k\nC5 /Vout GNDREF 10u\nC6 /Vout GNDREF 10u\nC7 /Vout GNDREF 10u\nC12 /Vout GNDREF 10u\nC1 /Vin GNDREF 10u\n.end\n"
    },
    {
        "filename": "179.cir",
        "prompt": "Design a circuit featuring a BC547 NPN transistor configured as a switch, controlled by a 555 timer in astable multivibrator mode. The 555 timer output drives the transistor's base through a 100k resistor. A 1N4007 diode provides flyback protection for a 12V DC motor connected to the transistor's collector, with the motor also connected to the 12V supply. Include pull-up resistors (10k each) on the 555 timer's trigger and threshold pins, connected to the 12V supply through 1M resistors to ground. A 0.01uF capacitor is connected to the 555 timer's control voltage pin and ground. The circuit should oscillate, periodically energizing and de-energizing the motor.",
        "content": ".title KiCad schematic\nQ1 Net-_D1-Pad2_ Net-_Q1-Pad2_ GND BC547\nR5 Net-_Q1-Pad2_ NC_01 10k\nD1 12V Net-_D1-Pad2_ 1N4007\nR2 NC_02 /2 10k\nR1 NC_03 /6 10k\nR4 /2 GND 1M\nR3 /6 GND 1M\nR6 Net-_Q1-Pad2_ GND 100k\nRL1 motorin Net-_D1-Pad2_ 12V Motor Motor motorin 12V\nC1 NC_04 GND 0.01u\nU1 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 LM555\n.end\n"
    },
    {
        "filename": "894.cir",
        "prompt": "Design a microcontroller-based USB-to-Serial converter circuit utilizing an ATmega8U2. The circuit should include a USB connector (J1) for both power and data communication, an ISP header (CON1) for programming the microcontroller, a 6-pin header (J2) for serial communication (RX, TX, CTS), a crystal oscillator (Y1) with associated 22pF capacitors (C2, C3), decoupling capacitors (C1, C5, C6 - 100nF), a larger decoupling capacitor (C4 - 1uF), LEDs (D1-D3) connected to +5V through current limiting resistors (RN1, RN2, RN3 - 22R) for status indication, a fuse (F1) for overcurrent protection, and a header (J3) for additional connections. Include a second header (J4) with multiple pins for expansion. The circuit should operate from a +5V power supply.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 Net-_C2-Pad1_ Net-_C3-Pad1_ GND +5V Net-_J3-Pad5_ Net-_J3-Pad3_ Net-_J3-Pad4_ RX Net-_RN3-Pad3_ Net-_RN3-Pad2_ Net-_RN3-Pad1_ Net-_J3-Pad2_ CTS NC_01 SCK MOSI MISO Net-_J4-Pad4_ Net-_J4-Pad6_ Net-_J4-Pad8_ Net-_J4-Pad10_ Net-_J4-Pad9_ Net-_J4-Pad7_ RST Net-_J4-Pad5_ Net-_J4-Pad3_ Net-_C4-Pad1_ GND Net-_RN1-Pad3_ Net-_RN1-Pad2_ +5V +5V ATMEGA8U2-AU\nRN2 GND NC_02 Net-_D1-Pad1_ +5V RST GND NC_03 CTS R_Pack04\nRN3 Net-_RN3-Pad1_ Net-_RN3-Pad2_ Net-_RN3-Pad3_ Net-_RN3-Pad3_ TX TX Net-_D2-Pad1_ Net-_D3-Pad1_ R_Pack04\nRN1 NC_04 Net-_RN1-Pad2_ Net-_RN1-Pad3_ NC_05 NC_06 Net-_J1-Pad3_ Net-_J1-Pad2_ NC_07 22R\nJ1 Net-_F1-Pad2_ Net-_J1-Pad2_ Net-_J1-Pad3_ NC_08 GND GND USB_OTG\nF1 +5V Net-_F1-Pad2_ Fuse\nCON1 MISO +5V SCK MOSI RST GND AVR-ISP-6\nY1 Net-_C2-Pad1_ Net-_C3-Pad1_ Crystal\nC2 Net-_C2-Pad1_ GND 22pF\nC3 Net-_C3-Pad1_ GND 22pF\nC4 Net-_C4-Pad1_ GND 1uF\nD1 Net-_D1-Pad1_ +5V P\nD2 Net-_D2-Pad1_ +5V R\nD3 Net-_D3-Pad1_ +5V T\nJ2 CTS RX TX +5V GND GND Conn_01x06\nC1 +5V GND 100n\nC5 +5V GND 100n\nJ4 +5V GND Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ Net-_J4-Pad7_ Net-_J4-Pad8_ Net-_J4-Pad9_ Net-_J4-Pad10_ EXP1\nJ3 +5V Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ GND EXT2\nC6 +5V GND 100n\nJ5 Net-_J1-Pad3_ GND NC_09 NC_10 Net-_F1-Pad2_ Net-_J1-Pad2_ ESD\n.end\n"
    },
    {
        "filename": "921.cir",
        "prompt": "Create a circuit with multiple operational amplifiers (TL072, MCP6001) configured as voltage followers and buffers, alongside several comparators. The circuit includes adjustable voltage references created with potentiometers and negative voltage regulators (LM4040-10). It features input connections for analog signals (/A0 to /A5, /CVI1 to /CVI4, /GI1 to /GI4, /D0, /D1) and digital signals (/D5, /D6, /D9 to /D13, /GO1 to /GO4, /SDA, /SCL, /MOSI, /MISO). There are output connections for control signals (/CVO1, /CVO2, /GO1 to /GO4). The circuit incorporates WS2812B addressable LEDs and uses both +5V, +12V, and -12V power rails, regulated by AMS1117-5.0 and LM4040-10 regulators. Include decoupling capacitors on all voltage rails. The circuit utilizes multiple connectors for input/output and power. Include protection diodes (US1M) on the -12V and +12V rails.",
        "content": ".title KiCad schematic\nJP2 /SDA /SCL /D5 /D6 /D9 /D10 /D11 /D12 /D13 NC_01 NC_02 NC_03 Conn_01x12_Female\nJP1 GND /D1 /D0 /MISO /MOSI NC_04 /A5 /A4 /A3 /A2 /A1 /A0 GND NC_05 +3V3 NC_06 Conn_01x16_Female\nC1 /A0 Net-_C1-Pad2_ 10u\nR1 Net-_C1-Pad2_ GND 47k\nR2 Net-_C6-Pad2_ Net-_C1-Pad2_ 6k8\nU1 Net-_C6-Pad1_ Net-_C6-Pad2_ GND -12V Net-_C5-Pad2_ GND Net-_C5-Pad1_ +12V TL072\nR8 Net-_C6-Pad2_ Net-_C6-Pad1_ 47k\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 18p\nC2 /A1 Net-_C2-Pad2_ 10u\nR3 Net-_C2-Pad2_ GND 47k\nR4 Net-_C5-Pad2_ Net-_C2-Pad2_ 6k8\nR7 Net-_C5-Pad2_ Net-_C5-Pad1_ 47k\nC5 Net-_C5-Pad1_ Net-_C5-Pad2_ 18p\nR11 Net-_C5-Pad1_ /CVO2 1k\nR12 Net-_C6-Pad1_ /CVO1 1k\nJ4 GND /CVO1 NC_07 Thonkiconn\nJ3 GND /CVO2 NC_08 Thonkiconn\nC3 GND +12V 100n\nC4 GND -12V 100n\nC8 /A2 Net-_C8-Pad2_ 18p\nU4 /A3 GND GND Net-_C9-Pad2_ +3V3 MCP6001T-E/OT \nR23 Net-_C9-Pad2_ /A3 82k\nC9 /A3 Net-_C9-Pad2_ 18p\nR21 /-10Ref Net-_C9-Pad2_ 510k\nR20 /CVI2 Net-_C9-Pad2_ 100k\nJ8 GND /CVI2 GND Thonkiconn\nR17 /-10Ref -12V 2k2\nC7 GND /-10Ref 100n\nJ7 GND /CVI1 GND Thonkiconn\nR18 /CVI1 Net-_C8-Pad2_ 100k\nR19 /-10Ref Net-_C8-Pad2_ 510k\nR22 Net-_C8-Pad2_ /A2 82k\nU3 /A2 GND GND Net-_C8-Pad2_ +3V3 MCP6001-OT\nU8 GND /D13 Net-_R31-Pad1_ GND /D12 Net-_R32-Pad1_ GND Net-_R33-Pad1_ /D10 GND Net-_R34-Pad1_ /D11 GND +5V 74LS125\nR31 Net-_R31-Pad1_ /GO1 1k\nJ11 GND /GO1 NC_09 Thonkiconn\nR32 Net-_R32-Pad1_ /GO2 1k\nJ12 GND /GO2 NC_10 Thonkiconn\nR33 Net-_R33-Pad1_ /GO3 1k\nJ13 GND /GO3 NC_11 Thonkiconn\nR34 Net-_R34-Pad1_ /GO4 1k\nJ14 GND /GO4 NC_12 Thonkiconn\nR24 /10Ref GND 2k2\nC10 +12V /10Ref 100n\nRV1 /10Ref Net-_R36-Pad1_ /-10Ref R_POT\nRV2 /10Ref Net-_R37-Pad1_ /-10Ref R_POT\nC11 /A4 Net-_C11-Pad2_ 18p\nU7 /A5 GND GND Net-_C12-Pad2_ +3V3 MCP6001T-E/OT \nR30 Net-_C12-Pad2_ /A5 82k\nC12 /A5 Net-_C12-Pad2_ 18p\nR28 /-10Ref Net-_C12-Pad2_ 510k\nR27 /CVI4 Net-_C12-Pad2_ 100k\nJ10 GND /CVI4 GND Thonkiconn\nJ9 GND /CVI3 GND Thonkiconn\nR25 /CVI3 Net-_C11-Pad2_ 100k\nR26 /-10Ref Net-_C11-Pad2_ 510k\nR29 Net-_C11-Pad2_ /A4 82k\nU6 /A4 GND GND Net-_C11-Pad2_ +3V3 MCP6001T-E/OT \nRV3 /10Ref Net-_R38-Pad1_ /-10Ref R_POT\nQ1 Net-_Q1-Pad1_ GND /D6 MMBT3904\nR5 /GI1 Net-_Q1-Pad1_ 100k\nJ1 GND /GI1 NC_13 Thonkiconn\nR9 +3V3 /D6 10k\nQ2 Net-_Q2-Pad1_ GND /D5 MMBT3904\nR6 /GI2 Net-_Q2-Pad1_ 100k\nJ2 GND /GI2 NC_14 Thonkiconn\nR10 +3V3 /D5 10k\nQ3 Net-_Q3-Pad1_ GND /D1 MMBT3904\nR13 /GI3 Net-_Q3-Pad1_ 100k\nJ5 GND /GI3 NC_15 Thonkiconn\nR15 +3V3 /D1 10k\nQ4 Net-_Q4-Pad1_ GND /D0 MMBT3904\nR14 /GI4 Net-_Q4-Pad1_ 100k\nJ6 GND /GI4 NC_16 Thonkiconn\nR16 +3V3 /D0 10k\nD1 +5V Net-_D1-Pad2_ GND Net-_D1-Pad4_ WS2812B\nD2 +5V Net-_D2-Pad2_ GND Net-_D1-Pad2_ WS2812B\nD3 +5V Net-_D3-Pad2_ GND Net-_D2-Pad2_ WS2812B\nD4 +5V NC_17 GND Net-_D3-Pad2_ WS2812B\nC14 +3V3 GND 100n\nC15 +3V3 GND 100n\nC16 +3V3 GND 100n\nC17 +3V3 GND 100n\nC18 +5V GND 100n\nC13 +5V GND 100n\nR35 Net-_D1-Pad4_ /D9 100R\nJ15 Net-_D6-Pad2_ Net-_D6-Pad2_ GND GND GND GND GND GND Net-_D5-Pad2_ Net-_D5-Pad2_ Conn_02x05_Odd_Even\nC19 +12V GND 10u\nC20 +5V GND 10u\nC21 +5V GND 100n\nRV4 /10Ref Net-_R39-Pad1_ /-10Ref R_POT\nR36 Net-_R36-Pad1_ Net-_C8-Pad2_ 510k\nR38 Net-_R38-Pad1_ Net-_C11-Pad2_ 510k\nR37 Net-_R37-Pad1_ Net-_C9-Pad2_ 510k\nR39 Net-_R39-Pad1_ Net-_C12-Pad2_ 510k\nJ16 +3V3 GND /SDA /SCL /MOSI /MISO Conn_02x03_Odd_Even\nU9 GND +5V +12V AMS1117-5.0\nU2 GND /-10Ref LM4040DIM3-10.0/NOPB\nU5 +12V /10Ref LM4040DIM3-10.0/NOPB\nD6 -12V Net-_D6-Pad2_ US1M\nD5 +12V Net-_D5-Pad2_ US1M\n.end\n"
    },
    {
        "filename": "1332.cir",
        "prompt": "Design a circuit with an operational amplifier configured as a voltage follower. The amplifier's non-inverting input (IN+) is connected to the input signal. The inverting input (IN-) is directly connected to the output. The output (OUT+) and its negative counterpart (OUT-) are provided as outputs. A separate enable pin (EN) controls the amplifier's operation, and an adjustment pin (ADJ) is available for potential offset calibration. Power and ground connections are essential. The input and output signals are referenced to ground.",
        "content": ".title KiCad schematic\nU1 Net-_J1-Pad1_ Net-_J1-Pad1_ GND Net-_J2-Pad1_ Net-_J2-Pad1_ Net-_J6-Pad2_ GND GND GND Net-_J5-Pad2_ TRACO_TSR05SM\nJ1 Net-_J1-Pad1_ Net-_J1-Pad1_ IN+\nJ6 GND Net-_J6-Pad2_ Net-_J2-Pad1_ ADJ\nJ3 GND GND IN-\nJ5 Net-_J1-Pad1_ Net-_J5-Pad2_ GND EN\nJ2 Net-_J2-Pad1_ Net-_J2-Pad1_ OUT+\nJ4 GND GND OUT-\n.end\n"
    },
    {
        "filename": "379.cir",
        "prompt": "Create a circuit with two 8-pin connectors (P1 and P2) and a 16-pin connector (P3). P1 and P2 each have 7 signal pins and one ground pin. Each signal pin of P1 is connected to a corresponding signal pin of P2 via a resistor (R1). The 16 signal pins of P3 are each connected to the ground through a diode (D1-D16). All ground pins of P1, P2, and the cathodes of the diodes are connected to a common ground. Use RTRIM resistors.",
        "content": ".title KiCad schematic\nD1 GND Net-_D1-Pad2_ LED\nD2 GND Net-_D2-Pad2_ LED\nD3 GND Net-_D3-Pad2_ LED\nD4 GND Net-_D4-Pad2_ LED\nD5 GND Net-_D5-Pad2_ LED\nD6 GND Net-_D6-Pad2_ LED\nD7 GND Net-_D7-Pad2_ LED\nD8 GND Net-_D8-Pad2_ LED\nD9 GND Net-_D9-Pad2_ LED\nD10 GND Net-_D10-Pad2_ LED\nD11 GND Net-_D11-Pad2_ LED\nD12 GND Net-_D12-Pad2_ LED\nD13 GND Net-_D13-Pad2_ LED\nD14 GND Net-_D14-Pad2_ LED\nD15 GND Net-_D15-Pad2_ LED\nD16 GND Net-_D16-Pad2_ LED\nP3 Net-_D1-Pad2_ Net-_D2-Pad2_ Net-_D3-Pad2_ Net-_D4-Pad2_ Net-_D5-Pad2_ Net-_D6-Pad2_ Net-_D7-Pad2_ Net-_D8-Pad2_ Net-_D9-Pad2_ Net-_D10-Pad2_ Net-_D11-Pad2_ Net-_D12-Pad2_ Net-_D13-Pad2_ Net-_D14-Pad2_ Net-_D15-Pad2_ Net-_D16-Pad2_ CONN_01X16\nP1 Net-_P1-Pad1_ Net-_P1-Pad2_ Net-_P1-Pad3_ Net-_P1-Pad4_ Net-_P1-Pad5_ Net-_P1-Pad6_ Net-_P1-Pad7_ GND CONN_01X08\nR1 Net-_P1-Pad1_ Net-_P2-Pad1_ RTRIM\nP2 Net-_P2-Pad1_ Net-_P1-Pad2_ Net-_P1-Pad3_ Net-_P1-Pad4_ Net-_P1-Pad5_ Net-_P1-Pad6_ Net-_P1-Pad7_ GND CONN_01X08\n.end\n"
    },
    {
        "filename": "1791.cir",
        "prompt": "Create a circuit with two sets of nine pull-up resistors connected to a serial port. The first set (JS1_1 through JS1_9) is pulled up to 3.3V (3V3_PWR6) with 47k\u03a9 resistors (R1, R2, R3, R4, R5, R6, R7, R8). The second set (JS2_1 through JS2_9) is pulled up to a voltage labeled JOY_3V3 with 47k\u03a9 resistors (R12, R13, R14, R15, R16, R19, R20, R21). Both sets have a ground connection and are designated as a \"Serial Port\" connection point.",
        "content": ".title KiCad schematic\nJS1 JS1_1 JS1_2 JS1_3 JS1_4 JS1_5 JS1_6 JS1_7 GND JS1_9 Serial Port\nR8 JS1_5 3V3_PWR6 47K\nR6 JS1_4 3V3_PWR6 47K\nR5 JS1_3 3V3_PWR6 47K\nR3 JS1_2 3V3_PWR6 47K\nR1 JS1_1 3V3_PWR6 47K\nR2 JS1_6 3V3_PWR6 47K\nR4 JS1_7 3V3_PWR6 47K\nR7 JS1_9 3V3_PWR6 47K\nJS2 JS2_1 JS2_2 JS2_3 JS2_4 JS2_5 JS2_6 JS2_7 GND JS2_9 Serial Port\nR12 JS2_5 JOY_3V3 47K\nR13 JS2_4 JOY_3V3 47K\nR14 JS2_3 JOY_3V3 47K\nR15 JS2_2 JOY_3V3 47K\nR16 JS2_1 JOY_3V3 47K\nR19 JS2_6 JOY_3V3 47K\nR20 JS2_7 JOY_3V3 47K\nR21 JS2_9 JOY_3V3 47K\n.end\n"
    },
    {
        "filename": "1524.cir",
        "prompt": "Design a portable power management circuit featuring a battery charging and voltage regulation system. The circuit should include a battery (BAT) connected to a boost converter (TPS61800) and a buck converter (G5177) for voltage conversion. A TP5000 charger IC handles battery charging via a USB Micro-B connector. A 3.3V LDO (LDO_3V5) provides a stable voltage rail. Include filtering capacitors (47uF) on the battery, charge input, and VCC lines. Implement voltage dividers with resistors (2M, 1M, 400K) to create reference voltages (V3.3, V0.6). Provide connection points for battery, USB, and output voltages via connectors (CONN_VCC, CONN5, CONN_01X01, CONN_01X03). Include ground (GND) and VCC connections.",
        "content": ".title KiCad schematic\nP3 GND VCC CONN_VCC\nP1 GND GND /BAT /BAT /BAT /BAT /CHARGE /CHARGE GND GND CONN5\nU1 GND /BAT VCC TPS61800 module\nU2 GND /BAT VCC G5177 module\nC1 /BAT GND 47uF\nU5 GND /CHG_IN /CHARGE TP5000 Charger\nC2 /CHG_IN GND 47uF\nU4 GND /BAT VCC LDO_3V5\nP2 /CHG_IN /V0.6 /V3.3 NC_01 GND GND USB_Micro\nR1 VCC /V3.3 2M\nR2 /V3.3 /V0.6 1M\nR3 /V0.6 GND 400K\nC4 /CHG_IN GND 47uF\nP7 /BAT CONN_01X01\nP6 GND CONN_01X01\nP8 /CHG_IN CONN_01X01\nP5 /V0.6 /V3.3 /V3.3 CONN_01X03\nP4 /V0.6 /V0.6 /V3.3 CONN_01X03\nC3 VCC GND 47uF\nC5 /BAT GND 47uF\nC6 VCC GND 47uF\n.end\n"
    },
    {
        "filename": "1406.cir",
        "prompt": "Create a circuit consisting of an IDT7005J serial-to-parallel and parallel-to-serial converter with all inputs and outputs connected to net labels or left unconnected (NC). Specifically, the chip has 54 pins; pins 14 and 17 are connected to net labels, and the remaining pins are either connected to net labels or designated as 'NC' (no connection).",
        "content": ".title KiCad schematic\nU23 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 Net-_U23-Pad14_ NC_11 NC_12 Net-_U23-Pad17_ Net-_U23-Pad14_ NC_13 NC_14 NC_15 Net-_U23-Pad17_ NC_16 NC_17 NC_18 NC_19 NC_20 Net-_U23-Pad29_ NC_21 NC_22 Net-_U23-Pad29_ Net-_U23-Pad14_ NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 Net-_U23-Pad14_ NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 Net-_U23-Pad17_ IDT7005J\n.end\n"
    },
    {
        "filename": "667.cir",
        "prompt": "Design a circuit featuring an STM32F042F4Px microcontroller connected to a 7-pin female connector. The connector provides access to: a button input, a buzzer output, ground, VDD, SWDIO, SWCLK, and a reset (NRST) input. The microcontroller's VDD and GND pins are connected to the connector's VDD and GND respectively. Unconnected microcontroller pins are labeled as NC_01 through NC_12.",
        "content": ".title KiCad schematic\nU1 NC_01 NC_02 NC_03 NRST VDD Button NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 Buzzer NC_10 GND VDD NC_11 NC_12 SWDIO SWCLK STM32F042F4Px\nJ1 Button Buzzer GND VDD SWDIO SWCLK NRST Conn_01x07_Female\n.end\n"
    },
    {
        "filename": "1606.cir",
        "prompt": "Design a circuit with eight independent, identical output channels. Each channel consists of an NPN transistor (MMBT3904) acting as a switch, controlled by a 1k\u03a9 resistor connected to an input (NC_01, NC_04, NC_07, NC_10, NC_13, NC_16, NC_19, NC_22). The transistor's collector is connected to a diode (B5819W) which pulls the output (Out0, Out1, Out2, Out3, Out4, Out5, Out6, Out7) high to +3.3V when the transistor is off. Each output is connected to a connector (J1, J11, J21, J23, J6, J16, J22, J24). The transistor emitters are connected to ground.",
        "content": ".title KiCad schematic\nQ1 Net-_Q1-Pad1_ GND Net-_D1-Pad2_ MMBT3904\nR5 Net-_Q1-Pad1_ NC_01 1k\nJ1 NC_02 NC_03 Out0\nD1 +3V3 Net-_D1-Pad2_ B5819W\nQ3 Net-_Q3-Pad1_ GND Net-_D3-Pad2_ MMBT3904\nR7 Net-_Q3-Pad1_ NC_04 1k\nJ11 NC_05 NC_06 Out1\nD3 +3V3 Net-_D3-Pad2_ B5819W\nQ5 Net-_Q5-Pad1_ GND Net-_D5-Pad2_ MMBT3904\nR9 Net-_Q5-Pad1_ NC_07 1k\nJ21 NC_08 NC_09 Out2\nD5 +3V3 Net-_D5-Pad2_ B5819W\nQ7 Net-_Q7-Pad1_ GND Net-_D7-Pad2_ MMBT3904\nR13 Net-_Q7-Pad1_ NC_10 1k\nJ23 NC_11 NC_12 Out3\nD7 +3V3 Net-_D7-Pad2_ B5819W\nQ2 Net-_Q2-Pad1_ GND Net-_D2-Pad2_ MMBT3904\nR6 Net-_Q2-Pad1_ NC_13 1k\nJ6 NC_14 NC_15 Out4\nD2 +3V3 Net-_D2-Pad2_ B5819W\nQ4 Net-_Q4-Pad1_ GND Net-_D4-Pad2_ MMBT3904\nR8 Net-_Q4-Pad1_ NC_16 1k\nJ16 NC_17 NC_18 Out5\nD4 +3V3 Net-_D4-Pad2_ B5819W\nQ6 Net-_Q6-Pad1_ GND Net-_D6-Pad2_ MMBT3904\nR10 Net-_Q6-Pad1_ NC_19 1k\nJ22 NC_20 NC_21 Out6\nD6 +3V3 Net-_D6-Pad2_ B5819W\nQ8 Net-_Q8-Pad1_ GND Net-_D8-Pad2_ MMBT3904\nR14 Net-_Q8-Pad1_ NC_22 1k\nJ24 NC_23 NC_24 Out7\nD8 +3V3 Net-_D8-Pad2_ B5819W\n.end\n"
    },
    {
        "filename": "1271.cir",
        "prompt": "Create a schematic for an ESP32-S microcontroller. The schematic should include the ESP32-S chip (U1) and connect all pins to either ground (GND) or leave them unconnected (NC_01 through NC_38). The schematic title should be \"KiCad schematic\".",
        "content": ".title KiCad schematic\nU1 GND NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 ESP-32S\n.end\n"
    },
    {
        "filename": "1227.cir",
        "prompt": "Design an audio input circuit with a 3.5mm jack (J54) for signal input, followed by input protection diodes (D7, D8, D9, D10) and resistors (R295, R296) to a dual operational amplifier (U33 - ADA4807-2ARM) configured for signal conditioning. The amplifier's output is connected to another 3.5mm jack (J56) for audio output, with output resistors (R301, R302, R303, R304) and decoupling capacitors (C169, C170, C171, C172, C173, C174, C175) for filtering and stability. Include pull-up resistors (R297, R298) for input biasing.",
        "content": ".title KiCad schematic\nJ55 Net-_J54-Pad4_ Net-_J54-Pad3_ NC_01 Audio-Jack-3\nJ54 NC_02 NC_03 Net-_J54-Pad3_ Net-_J54-Pad4_ NC_04 NC_05 InConnector\nJ56 Net-_C172-Pad2_ NC_06 Net-_J56-Pad3_ Net-_J56-Pad4_ NC_07 Net-_C173-Pad1_ OutConnector\nR302 Net-_R302-Pad1_ Net-_J56-Pad4_ R\nR301 NC_08 Net-_J56-Pad4_ R\nU33 Net-_J56-Pad4_ Net-_R302-Pad1_ Net-_C169-Pad1_ NC_09 Net-_C170-Pad1_ Net-_R303-Pad1_ Net-_J56-Pad3_ NC_10 ADA4807-2ARM\nR303 Net-_R303-Pad1_ Net-_J56-Pad3_ R\nR304 NC_11 Net-_J56-Pad3_ R\nC172 NC_12 Net-_C172-Pad2_ C\nC174 NC_13 Net-_C172-Pad2_ C\nC173 Net-_C173-Pad1_ NC_14 C\nC175 Net-_C173-Pad1_ NC_15 C\nC169 Net-_C169-Pad1_ Net-_C169-Pad2_ C\nC170 Net-_C170-Pad1_ Net-_C170-Pad2_ C\nR299 Net-_C171-Pad2_ Net-_C169-Pad1_ R\nR300 Net-_C170-Pad1_ Net-_C171-Pad2_ R\nR297 NC_16 Net-_C171-Pad2_ 10k\nR298 Net-_C171-Pad2_ NC_17 10k\nC171 NC_18 Net-_C171-Pad2_ 10u\nR295 Net-_J54-Pad3_ Net-_C169-Pad2_ 2k2\nR296 Net-_J54-Pad4_ Net-_C170-Pad2_ 2k2\nD7 NC_19 Net-_C169-Pad2_ D\nD9 Net-_C169-Pad2_ NC_20 D\nD8 NC_21 Net-_C170-Pad2_ D\nD10 Net-_C170-Pad2_ NC_22 D\n.end\n"
    },
    {
        "filename": "567.cir",
        "prompt": "Design a microcontroller-based circuit featuring an ATmega328P, a Bluetooth module, an ESP01 module, and a dual H-bridge motor driver (L298HN). The circuit should include power regulation (AMS1117-3.3 and L7805), programming interface (AVR-ISP-6), serial communication (Serial_Conn), motor control outputs (Motor1in, Motor2in, MOTOR1, MOTOR2), and current sensing capabilities. Include a crystal oscillator for the ATmega328P, reset circuitry, and decoupling capacitors. Provide connections for power input (+5V and GND), and signal connections for the ESP01 and Bluetooth modules. Include LEDs for visual indication and mounting holes for physical support. The circuit should also have headers for IR sensing and signal A/B connections.",
        "content": ".title KiCad schematic\nSW1 GND /~RST SW_Push\nR4 +5V /~RST 10K\nY1 Net-_U1-Pad9_ Net-_U1-Pad10_ Crystal\nC3 +5V GND .1uF\nU1 /~RST /RX_DBG /TX_DBG /DIR_A1 /DIR_A2 /EN_A +5V GND Net-_U1-Pad9_ Net-_U1-Pad10_ /EN_B /DIR_B2 /DIR_B1 /RXD /TXD NC_01 /MOSI /MISO /SCK +5V NC_02 GND Net-_J8-Pad1_ Net-_J8-Pad3_ Net-_J8-Pad5_ Net-_J8-Pad7_ Net-_J8-Pad9_ NC_03 ATmega328-PU\nC4 +5V GND .1uF\nC2 +5V GND CP\nJ3 NC_04 /RXD /TXD GND +5V NC_05 Bluetooth\nC1 +5V GND .1uF\nJ8 Net-_J8-Pad1_ +5V Net-_J8-Pad3_ GND Net-_J8-Pad5_ NC_06 Net-_J8-Pad7_ NC_07 Net-_J8-Pad9_ NC_08 IR_Sense_header\nJ6 /EN_A /DIR_A2 /DIR_A1 Motor1in\nJ7 /EN_B /DIR_B2 /DIR_B1 Motor2in\nJ5 GND /TXD NC_09 +3V3 NC_10 NC_11 Net-_J5-Pad7_ +3V3 ESP01 Module\nU2 GND +3V3 +5V AMS1117-3.3\nC5 +3V3 GND CP\nR2 /RXD Net-_J5-Pad7_ 1K\nR3 Net-_J5-Pad7_ GND 1K\nJ4 /MISO +5V /SCK /MOSI /~RST GND AVR-ISP-6\nJ2 GND /TX_DBG /RX_DBG Serial_Conn\nJ1 GND +5V POWER IN\nR1 +5V Net-_D1-Pad2_ 1K\nD1 GND Net-_D1-Pad2_ LED\nU4 /S1 Net-_D4-Pad2_ Net-_D6-Pad2_ VCC Net-_J11-Pad1_ Net-_J11-Pad3_ Net-_J11-Pad2_ GND VCC Net-_J12-Pad1_ Net-_J12-Pad3_ Net-_J12-Pad2_ Net-_D8-Pad2_ Net-_D10-Pad2_ /S2 L298HN\nR6 /S1 GND R_Small\nR7 /S2 GND R_Small\nJ15 Net-_D4-Pad2_ Net-_D6-Pad2_ MOTOR1\nJ16 Net-_D8-Pad2_ Net-_D10-Pad2_ MOTOR2\nD4 VCC Net-_D4-Pad2_ 1N4001\nD6 VCC Net-_D6-Pad2_ 1N4001\nD8 VCC Net-_D8-Pad2_ 1N4001\nD10 VCC Net-_D10-Pad2_ 1N4001\nD5 Net-_D4-Pad2_ GND 1N4001\nD7 Net-_D6-Pad2_ GND 1N4001\nD9 Net-_D8-Pad2_ GND 1N4001\nD11 Net-_D10-Pad2_ GND 1N4001\nJ11 Net-_J11-Pad1_ Net-_J11-Pad2_ Net-_J11-Pad3_ Signal A\nJ12 Net-_J12-Pad1_ Net-_J12-Pad2_ Net-_J12-Pad3_ Signal B\nJ9 GND VDC POWER IN\nC8 VCC GND CP1\nC10 VCC GND 100nF\nC9 VCC GND 470uF\nJ10 /S1 /S2 Current_Sense\nU3 VCC GND +5V L7805\nJ13 +5V +5V +5V +5V +5V +5V\nJ14 GND GND GND GND GND gnd\nD2 VCC VDC 1N4001\nC6 VCC GND .33uF\nC7 +5V GND .1uF\nR5 +5V Net-_D3-Pad2_ R_Small\nD3 GND Net-_D3-Pad2_ LED\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\n.end\n"
    },
    {
        "filename": "6.cir",
        "prompt": "Design a circuit featuring an ATmega328P microcontroller interfaced with an nRF24L01P 2.4GHz transceiver. The microcontroller operates at 5V, while the transceiver uses 3.3V. Include a 16MHz crystal oscillator for the microcontroller with 22pF load capacitors. Implement necessary decoupling capacitors (10nF and 1nF) for the microcontroller's power supply. Add a 22K resistor pull-up for a specific microcontroller pin. Include an SMA connector for the transceiver's antenna connection, along with associated filtering components: 8.2nH, 3.9nH, 2.7nH inductors and 1.5pF, 1pF, 2.2nF, and 4.7pF capacitors to match the impedance and filter noise. Use 33nF capacitor for decoupling the transceiver's power supply. The circuit should include all necessary connections for SPI communication between the microcontroller and transceiver (/SCK, /MOSI, /MISO, /CSN, /IRQ).",
        "content": ".title KiCad schematic\nU1 NC_01 /CSN /SCK /MOSI /MISO /IRQ +3V3 GND Net-_C1-Pad2_ Net-_C0-Pad1_ /VDD_PA Net-_L1-Pad1_ Net-_L1-Pad2_ GND +3V3 Net-_R0-Pad1_ GND +3V3 Net-_C10-Pad2_ GND nRF24L01P\nU0 NC_02 NC_03 NC_04 /IRQ NC_05 NC_06 +5V GND Net-_C2-Pad1_ Net-_C3-Pad2_ NC_07 NC_08 NC_09 /AUX_SW_0 /AUX_SW_0 /CSN /MOSI /MISO /SCK +5V NC_10 GND NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 ATmega328P-PU\nXTAL0 Net-_C1-Pad2_ Net-_C0-Pad1_ 16MHz\nC0 Net-_C0-Pad1_ GND 22pF\nC1 GND Net-_C1-Pad2_ 22pF\nL1 Net-_L1-Pad1_ Net-_L1-Pad2_ 8.2nH\nL2 Net-_L1-Pad1_ Net-_C6-Pad2_ 3.9nH\nL3 Net-_L1-Pad2_ /VDD_PA 2.7nH\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 1.5pF\nC7 Net-_C6-Pad1_ GND 1pF\nC4 GND /VDD_PA 2.2nF\nC5 /VDD_PA GND 4.7pF\nXTAL1 Net-_C3-Pad2_ Net-_C2-Pad1_ 16MHz\nC2 Net-_C2-Pad1_ GND 22pF\nC3 GND Net-_C3-Pad2_ 22pF\nJ0.1 Net-_C6-Pad1_ GND SMA_CONNECTOR\nC8 GND +3V3 10nF\nC9 GND +3V3 1nF\nC10 GND Net-_C10-Pad2_ 33nF\nR0 Net-_R0-Pad1_ GND 22K\n.end\n"
    },
    {
        "filename": "372.cir",
        "prompt": "Create a voltage divider circuit using a potentiometer (RV1) connected between +5V and GND. The output (Vout) is taken from the wiper of the potentiometer. Include a title \"KiCad schematic\" and use standard SPICE syntax.",
        "content": ".title KiCad schematic\nU1 GND GND Net-_RV1-Pad2_ Net-_RV1-Pad1_ Vout GND GND Vout Net-_RV1-Pad1_ Net-_RV1-Pad2_ +5V +5V Recom\nRV1 Net-_RV1-Pad1_ Net-_RV1-Pad2_ Vout POT\n.end\n"
    },
    {
        "filename": "732.cir",
        "prompt": "Create a circuit with a single node connected to ground through two diodes, 1N4148 and IN4148, and a non-connect (NC) component U1 connected to the node and a second NC component D1 connected to ground.",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_D2-Pad2_ MD0100\nD1 NC_02 GND 1N4148\nD2 GND Net-_D2-Pad2_ IN4148\n.end\n"
    },
    {
        "filename": "1254.cir",
        "prompt": "Design a digital circuit featuring three cascaded 74HC595 shift registers. The first shift register (J1) receives serial data (DIN), clock (CLK), latch control (LATCH), reset (RST), and operates with a power supply (VCC) and ground (GND), outputting data to DOUT and enabling output (OE). The second shift register (J2) receives the same control signals (VCC, DIN, CLK, LATCH, GND, RST) and takes the output of the first shift register (DOUT) as its input (IN). The third shift register (J3) mirrors the setup of J2, receiving VCC, DOUT from J2 as IN, CLK, LATCH, GND, and RST, outputting to OUT. A separate connection (J4) directly connects the output enable (OE) of the first shift register to itself.",
        "content": ".title KiCad schematic\nJ1 VCC DIN CLK LATCH GND RST DOUT OE 595\nJ2 VCC DIN CLK LATCH GND RST IN\nJ3 VCC DOUT CLK LATCH GND RST OUT\nJ4 OE OE\n.end\n"
    },
    {
        "filename": "1446.cir",
        "prompt": "Design a circuit with a 5V supply that drives a DC motor based on encoder feedback and a top-tour limit switch. The circuit includes a 2N2222 transistor as a switch for the motor, controlled by a signal derived from an encoder input (ITF_Encodor) through a 33k resistor and a 680 ohm base resistor. A 1k resistor and a 400x diode protect the transistor's base. A 2.2k resistor provides pull-up to the control signal. A 330 ohm resistor connects to a top-tour limit switch (ITF_Top_Tour) which, when active, likely disables the motor. The motor is connected between 5V and ground.",
        "content": ".title KiCad schematic\nM1 +5V Net-_D1-Pad2_ GND +5V ITF_Encodor NC_01 DC_Motor\nU1 Net-_R5-Pad2_ ITF_Top_Tour GND TopTour\nR2 +5V Net-_D1-Pad2_ 1k\nD1 +5V Net-_D1-Pad2_ 400x\nQ1 Net-_Q1-Pad1_ Net-_D1-Pad2_ GND Q2N2222\nR1 Net-_Q1-Pad1_ NC_02 680\nR5 +5V Net-_R5-Pad2_ 2.2k\nR4 +5V ITF_Top_Tour 330\nR3 ITF_Encodor +5V 33k\n.end\n"
    },
    {
        "filename": "1339.cir",
        "prompt": "Design a circuit with an input connector (J38), an output connector (J39), and an operational amplifier (OPA333xxD - U23) configured as a non-inverting amplifier. The input signal is capacitively coupled to the amplifier via capacitors C110 and C112. The output is capacitively coupled via C114. Resistors R252, R253, R254, and R255 provide feedback and input resistance for the amplifier. Additional capacitors C111 and C113 are present on the input side, potentially for filtering or decoupling. Include necessary net labels for connections.",
        "content": ".title KiCad schematic\nC110 NC_01 Net-_C110-Pad2_ C\nC112 NC_02 Net-_C110-Pad2_ C\nC111 Net-_C111-Pad1_ NC_03 C\nC113 Net-_C111-Pad1_ NC_04 C\nJ38 Net-_C110-Pad2_ NC_05 Net-_J38-Pad3_ Net-_J38-Pad3_ NC_06 Net-_C111-Pad1_ InConnector\nJ39 NC_07 NC_08 Net-_C114-Pad1_ Net-_C114-Pad1_ NC_09 NC_10 OutConnector\nU23 NC_11 Net-_C114-Pad2_ Net-_R252-Pad1_ NC_12 NC_13 Net-_C114-Pad1_ NC_14 NC_15 OPA333xxD\nR256 Net-_C114-Pad1_ Net-_C114-Pad2_ R\nR253 Net-_C114-Pad2_ Net-_J38-Pad3_ R\nR252 Net-_R252-Pad1_ Net-_J38-Pad3_ R\nR254 Net-_R252-Pad1_ NC_16 R\nR255 Net-_C114-Pad2_ NC_17 R\nC114 Net-_C114-Pad1_ Net-_C114-Pad2_ C\n.end\n"
    },
    {
        "filename": "1721.cir",
        "prompt": "Design a circuit with two TBD62783A H-bridge drivers (U1 and U2) and an MCP23017 I/O expander (U7) controlled by a microcontroller. The TBD62783A drivers are powered by +24V and share common control signals (/HSS_01 to /HSS_14) with the MCP23017. The MCP23017 is powered by +3.3V and provides digital outputs (/GPA0 to /GPA5 and /GPB0 to /GPB7) to control the H-bridges. A 10k pull-up resistor (R1) is connected from +3.3V to the /IO_RESET pin of the MCP23017. Include unconnected pins (NC_01 to NC_09, NC_10 to NC_13, NC_14 to NC_21) as necessary.",
        "content": ".title KiCad schematic\nU3 NC_01 /HSS_08 /HSS_07 /HSS_06 /HSS_05 /HSS_04 /HSS_03 /HSS_02 /HSS_01 /HSS_14 /HSS_13 /HSS_12 /HSS_11 /HSS_10 /HSS_09 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 IVL2-7_5\nU1 /GPB7 /GPB6 /GPB5 /GPB4 /GPB3 /GPB2 /GPB1 /GPB0 +24V GND /HSS_08 /HSS_07 /HSS_06 /HSS_05 /HSS_04 /HSS_03 /HSS_02 /HSS_01 TBD62783A\nU2 /GPA5 /GPA4 /GPA3 /GPA2 /GPA1 /GPA0 NC_10 NC_11 +24V GND NC_12 NC_13 /HSS_14 /HSS_13 /HSS_12 /HSS_11 /HSS_10 /HSS_09 TBD62783A\nU7 /GPB0 /GPB1 /GPB2 /GPB3 /GPB4 /GPB5 /GPB6 /GPB7 +3V3 GND NC_14 NC_15 NC_16 NC_17 GND GND GND /IO_RESET NC_18 NC_19 /GPA0 /GPA1 /GPA2 /GPA3 /GPA4 /GPA5 NC_20 NC_21 MCP23017_SS\nR1 +3V3 /IO_RESET 10k\n.end\n"
    },
    {
        "filename": "124.cir",
        "prompt": "Create a circuit with two 22-pin parallel ports (PORTA and PORTB) connected to a PI5C16861 chip. Each port has pins connected to both VCC and GND. Additionally, include two small value capacitors (C1 and C2) connected between VCC and GND. A connector (J2) provides access to VCC, ~BE1, ~BE2, and GND, likely for external control or power. The PI5C16861 chip has connections to both ports and VCC.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ GND NC_02 Net-_J1-Pad13_ Net-_J1-Pad14_ Net-_J1-Pad15_ Net-_J1-Pad16_ Net-_J1-Pad17_ Net-_J1-Pad18_ Net-_J1-Pad19_ Net-_J1-Pad20_ Net-_J1-Pad21_ Net-_J1-Pad22_ GND Net-_J3-Pad22_ Net-_J3-Pad21_ Net-_J3-Pad20_ Net-_J3-Pad19_ Net-_J3-Pad18_ Net-_J3-Pad17_ Net-_J3-Pad16_ Net-_J3-Pad15_ Net-_J3-Pad14_ Net-_J3-Pad13_ ~BE2 VCC Net-_J3-Pad10_ Net-_J3-Pad9_ Net-_J3-Pad8_ Net-_J3-Pad7_ Net-_J3-Pad6_ Net-_J3-Pad5_ Net-_J3-Pad4_ Net-_J3-Pad3_ Net-_J3-Pad2_ Net-_J3-Pad1_ ~BE1 VCC PI5C16861\nJ2 GND ~BE1 ~BE2 VCC IO\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ GND GND Net-_J1-Pad13_ Net-_J1-Pad14_ Net-_J1-Pad15_ Net-_J1-Pad16_ Net-_J1-Pad17_ Net-_J1-Pad18_ Net-_J1-Pad19_ Net-_J1-Pad20_ Net-_J1-Pad21_ Net-_J1-Pad22_ PORTA\nJ3 Net-_J3-Pad1_ Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Net-_J3-Pad7_ Net-_J3-Pad8_ Net-_J3-Pad9_ Net-_J3-Pad10_ GND GND Net-_J3-Pad13_ Net-_J3-Pad14_ Net-_J3-Pad15_ Net-_J3-Pad16_ Net-_J3-Pad17_ Net-_J3-Pad18_ Net-_J3-Pad19_ Net-_J3-Pad20_ Net-_J3-Pad21_ Net-_J3-Pad22_ PORTB\nC1 VCC GND C_Small\nC2 VCC GND C_Small\n.end\n"
    },
    {
        "filename": "1530.cir",
        "prompt": "Create a microcontroller-based circuit featuring an ATmega328P, programmed via an AVR-ISP-6 connector. The circuit includes multiple push buttons (dual and SPDT) connected to various digital input pins of the microcontroller, each with a pull-up resistor and decoupling capacitor. A serial communication interface (RX/TX) is provided via a connector, along with a DTR pin for reset. A separate connector provides access to SPI communication pins (/MISO, /SCK, /MOSI, /CSN) and a chip enable (/CE) signal. A power connector supplies VCC and GND, and a separate connector provides power input. Include decoupling capacitors throughout the circuit, particularly near the microcontroller's power pins and input pins. A diode is connected between VCC and GND. Include a reset button connected to the /RST pin with a pull-up resistor. Finally, include a NEO_PIXIE connector for digital input and VCC.",
        "content": ".title KiCad schematic\nU1 /RST /RX /TX Net-_C3-Pad2_ Net-_C2-Pad2_ Net-_C6-Pad2_ VCC GND /DIN /SLIDE1 /SLIDE2 Net-_C12-Pad2_ Net-_C7-Pad2_ Net-_C11-Pad2_ /CSN /CE /MOSI /MISO /SCK VCC NC_01 GND Net-_C16-Pad2_ Net-_C9-Pad2_ Net-_C15-Pad2_ Net-_C8-Pad2_ Net-_C14-Pad2_ Net-_C13-Pad2_ ATMEGA328P-PU\nR3 VCC /RST 10K\nCON1 /MISO VCC /SCK /MOSI /RST GND AVR-ISP-6\nSW8 Net-_R9-Pad2_ GND NC_02 NC_03 SW_Push_Dual\nR9 Net-_C11-Pad2_ Net-_R9-Pad2_ R\nC11 GND Net-_C11-Pad2_ C\nSW7 Net-_R8-Pad2_ GND NC_04 NC_05 SW_Push_Dual\nR8 /SLIDE1 Net-_R8-Pad2_ R\nC10 GND /SLIDE1 C\nSW14 Net-_R15-Pad2_ GND NC_06 NC_07 SW_Push_Dual\nR15 /SLIDE2 Net-_R15-Pad2_ R\nC17 GND /SLIDE2 C\nR14 Net-_C16-Pad2_ Net-_R14-Pad2_ R\nC16 GND Net-_C16-Pad2_ C\nSW6 Net-_R7-Pad2_ GND NC_08 NC_09 SW_Push_Dual\nR7 Net-_C9-Pad2_ Net-_R7-Pad2_ R\nC9 GND Net-_C9-Pad2_ C\nSW5 Net-_R6-Pad2_ GND NC_10 NC_11 SW_Push_Dual\nR6 Net-_C8-Pad2_ Net-_R6-Pad2_ R\nC8 GND Net-_C8-Pad2_ C\nSW12 Net-_R13-Pad2_ GND NC_12 NC_13 SW_Push_Dual\nR13 Net-_C15-Pad2_ Net-_R13-Pad2_ R\nC15 GND Net-_C15-Pad2_ C\nSW11 Net-_R12-Pad2_ GND NC_14 NC_15 SW_Push_Dual\nR12 Net-_C14-Pad2_ Net-_R12-Pad2_ R\nC14 GND Net-_C14-Pad2_ C\nSW4 Net-_R5-Pad2_ GND NC_16 NC_17 SW_Push_Dual\nR5 Net-_C7-Pad2_ Net-_R5-Pad2_ R\nC7 GND Net-_C7-Pad2_ C\nSW3 Net-_R4-Pad2_ GND NC_18 NC_19 SW_Push_Dual\nR4 Net-_C6-Pad2_ Net-_R4-Pad2_ R\nC6 GND Net-_C6-Pad2_ C\nSW10 Net-_R11-Pad2_ GND NC_20 NC_21 SW_Push_Dual\nR11 NC_22 Net-_R11-Pad2_ R\nC13 GND Net-_C13-Pad2_ C\nSW9 Net-_R10-Pad2_ GND NC_23 NC_24 SW_Push_Dual\nR10 Net-_C12-Pad2_ Net-_R10-Pad2_ R\nC12 GND Net-_C12-Pad2_ C\nSW1 VCC Net-_R1-Pad2_ GND SW_SPDT\nJ2 GND Net-_C18-Pad2_ /CE /CSN /SCK /MOSI /MISO NC_25 Conn_02x04_Top_Bottom\nJ4 VCC Net-_C18-Pad2_ Conn_01x02_Male\nC1 /DTR /RST C\nR1 Net-_C2-Pad2_ Net-_R1-Pad2_ R\nC2 GND Net-_C2-Pad2_ C\nSW2 VCC Net-_R2-Pad2_ GND SW_SPDT\nR2 Net-_C3-Pad2_ Net-_R2-Pad2_ R\nC3 GND Net-_C3-Pad2_ C\nJ3 GND /DIN VCC NEO_PIXIE\nSW13 Net-_R14-Pad2_ GND NC_26 NC_27 SW_Push_Dual\nSW15 /RST GND NC_28 NC_29 SW_Push_Dual\nD1 VCC GND D\nC20 GND VCC C\nC19 GND VCC C\nC18 GND Net-_C18-Pad2_ 10uF\nC21 GND Net-_C18-Pad2_ C\nJ5 VCC GND POWER\nJ1 GND GND VCC /RX /TX /DTR Conn_01x06\n.end\n"
    },
    {
        "filename": "1703.cir",
        "prompt": "Design a circuit with an N-channel MOSFET (IRF540N) acting as a low-side switch controlled by the output of an LM358 operational amplifier configured as a comparator. The MOSFET's source is connected to ground, and its drain is connected to a 1-ohm resistor, with the other end of the resistor connected to VCC. The LM358's positive input is connected to +5V, its negative input is unconnected (NC), and its output controls the gate of the MOSFET. The circuit is powered by +5V and VCC.",
        "content": ".title KiCad schematic\nQ1 Net-_Q1-Pad1_ VCC Net-_Q1-Pad3_ IRF540N\nU1 Net-_Q1-Pad1_ NC_01 NC_02 GND +5V LM358\nR1 Net-_Q1-Pad3_ GND 1ohm\n.end\n"
    },
    {
        "filename": "140.cir",
        "prompt": "Design a DC-DC buck converter using an LM2675M-ADJ adjustable voltage regulator. The input voltage is 9V. Include a 10nF ceramic capacitor (C4) at the output, a 47uH inductor (L2) connected between the output capacitor and the switching node, a 1.4k resistor (R3) and a 9.1k resistor (R4) to set the output voltage, and a 10k pull-up resistor (R2) on the enable pin connected to Vcc. A Schottky diode (D3) provides freewheeling. The input capacitor (C5) is 10uF and connected to the 9V input.",
        "content": ".title KiCad schematic\nR2 /Vcc Net-_R2-Pad2_ 10k\nD3 Net-_C4-Pad2_ /GND D_Schottky\nC5 /9V /GND CP1_Small\nL2 Net-_C4-Pad2_ /9V 47uH\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ 10nF\nR4 /9V Net-_R3-Pad2_ 9.1k\nR3 NC_01 Net-_R3-Pad2_ 1.4k\nU2 Net-_C4-Pad1_ NC_02 NC_03 Net-_R3-Pad2_ Net-_R2-Pad2_ /GND /Vcc Net-_C4-Pad2_ LM2675M-ADJ\n.end\n"
    },
    {
        "filename": "1445.cir",
        "prompt": "Design a circuit with a 74HC4067 analog multiplexer/demultiplexer controlled by four select lines (S0, S1, S2, S3) and an enable pin. The multiplexer's common terminal is connected to +5V, and its 16 outputs are individually connected to resistors (R1-R6) leading to ground through a transistor (Q1) and a resistor (R7) to control an LED power supply (/ledpow). Four 6-pin connectors (J2-J5, J6) provide input for the select lines and ground, while two 6-pin connectors (J1, J7) provide inputs for the select lines, +5V, and ground. A 2-pin connector (J8) provides an output and enable connection. A resistor (R6) connects the output to +5V. The circuit is powered by +5V and grounded.\n\n\n\n",
        "content": ".title KiCad schematic\nR5 Net-_J6-Pad2_ /ledpow R\nJ6 Earth Net-_J6-Pad2_ Earth Net-_D1-Pad9_ Net-_D1-Pad8_ Net-_D1-Pad7_ Conn_01x06\nR4 Net-_J5-Pad2_ /ledpow R\nJ5 Earth Net-_J5-Pad2_ Earth Net-_D1-Pad6_ Net-_D1-Pad5_ Net-_D1-Pad4_ Conn_01x06\nR3 Net-_J4-Pad2_ /ledpow R\nJ4 Earth Net-_J4-Pad2_ Earth Net-_D1-Pad3_ Net-_D1-Pad2_ Net-_D1-Pad23_ Conn_01x06\nR2 Net-_J3-Pad2_ /ledpow R\nJ3 Earth Net-_J3-Pad2_ Earth Net-_D1-Pad22_ Net-_D1-Pad21_ Net-_D1-Pad20_ Conn_01x06\nR1 Net-_J2-Pad2_ /ledpow R\nJ2 Earth Net-_J2-Pad2_ Earth Net-_D1-Pad19_ Net-_D1-Pad18_ Net-_D1-Pad17_ Conn_01x06\nD1 /output Net-_D1-Pad2_ Net-_D1-Pad3_ Net-_D1-Pad4_ Net-_D1-Pad5_ Net-_D1-Pad6_ Net-_D1-Pad7_ Net-_D1-Pad8_ Net-_D1-Pad9_ /S0 /S1 Earth /S3 /S2 /enable NC_01 Net-_D1-Pad17_ Net-_D1-Pad18_ Net-_D1-Pad19_ Net-_D1-Pad20_ Net-_D1-Pad21_ Net-_D1-Pad22_ Net-_D1-Pad23_ +5V 74HC4067\nR6 /output +5V R\nJ1 /S3 /S2 /S1 /S0 +5V Earth Conn_01x06\nJ7 /S3 /S2 /S1 /S0 +5V Earth Conn_01x06\nQ1 /ledpow Net-_Q1-Pad2_ +5V BC558\nJ8 /output /enable Conn_01x02\nR7 Net-_Q1-Pad2_ /enable R\n.end\n"
    },
    {
        "filename": "437.cir",
        "prompt": "Design a circuit featuring an ADA4522-1 operational amplifier configured as a differential amplifier with adjustable gain. The circuit includes power supply decoupling capacitors (100nF and 10uF) for both positive (/VCC) and negative (/VEE) rails. Input signals are coupled via coaxial connectors (J2, J4) and a 3-pin header (J3). A potentiometer (RV1) controls the gain, and resistors (R1, R3, R4, R5, R6, R7, R8, R9, R10, R11) provide biasing and current limiting. Jumpers (JP1, JP2, JP3) allow for signal routing and configuration changes. Inductors (L1, L2) are used for filtering on the power supply and input lines. LEDs (D1, D2) with current-limiting resistors (R6, R11) indicate signal presence or power status. Include additional capacitors (C1, C2, C4, C5, C6, C7, C8, C9) for filtering and signal conditioning.",
        "content": ".title KiCad schematic\nJ2 Net-_C7-Pad2_ GND Conn_Coaxial\nJ4 Net-_C9-Pad1_ GND Conn_Coaxial\nJ3 Net-_C6-Pad1_ GND Net-_C2-Pad1_ Conn_01x03_Male\nU1 NC_01 Net-_R1-Pad1_ Net-_R5-Pad1_ /VEE NC_02 Net-_R10-Pad1_ /VCC Net-_JP3-Pad2_ ADA4522-1\nR2 Net-_JP2-Pad2_ GND R\nR5 Net-_R5-Pad1_ GND R\nR8 Net-_C9-Pad2_ Net-_R10-Pad1_ R\nC4 GND /VCC 100nF\nC5 GND /VEE 100nF\nR7 Net-_R10-Pad1_ Net-_R1-Pad1_ R\nC7 Net-_C7-Pad1_ Net-_C7-Pad2_ C\nRV1 Net-_R10-Pad1_ Net-_R1-Pad1_ NC_03 R_POT\nC1 /VCC GND 10uF\nR9 Net-_R5-Pad1_ Net-_JP2-Pad2_ R\nC2 Net-_C2-Pad1_ GND 10uF\nL1 /VCC Net-_C2-Pad1_ L_Core_Iron\nC6 Net-_C6-Pad1_ GND 10uF\nC8 /VEE GND 10uF\nL2 Net-_C6-Pad1_ /VEE L_Core_Iron\nD1 GND Net-_D1-Pad2_ LED_ALT\nD2 /VEE Net-_D2-Pad2_ LED_ALT\nR6 /VCC Net-_D1-Pad2_ 1K\nR11 Net-_D2-Pad2_ GND 1K\nR1 Net-_R1-Pad1_ Net-_JP1-Pad2_ R\nJP2 Net-_C7-Pad1_ Net-_JP2-Pad2_ Jumper_2_Open\nJP1 GND Net-_JP1-Pad2_ Net-_C7-Pad1_ Jumper_3_Open\nR3 /VCC Net-_JP2-Pad2_ R\nR4 Net-_JP2-Pad2_ GND R\nR10 Net-_R10-Pad1_ Net-_JP2-Pad2_ R\nJP3 GND Net-_JP3-Pad2_ /VCC Jumper_3_Open\nC9 Net-_C9-Pad1_ Net-_C9-Pad2_ C\n.end\n"
    },
    {
        "filename": "1326.cir",
        "prompt": "Design a circuit with two TL074 op-amp based voltage follower/buffer stages, each with input and output decoupling capacitors (0.1uF). Each op-amp has a 100K resistor network connected to its inverting and non-inverting inputs, forming a voltage divider configuration. The outputs of each stage are connected to a 4-pin header (J7) for external connection, with additional 100K resistors connected from the outputs to unconnected net labels (NC_01, NC_02, NC_05, NC_06). The inputs are driven by 1K resistors connected to unconnected net labels (NC_03, NC_04, NC_07, NC_08). The circuit operates on dual supply rails of +12V and -12V, with decoupling capacitors (0.1uF) on each rail to ground.",
        "content": ".title KiCad schematic\nU1 Net-_R11-Pad2_ Net-_R13-Pad2_ GND +12V GND Net-_R11-Pad1_ Net-_R1-Pad2_ Net-_R14-Pad1_ Net-_R14-Pad2_ GND -12V GND Net-_R7-Pad2_ Net-_R2-Pad2_ TL074\nR13 Net-_R11-Pad2_ Net-_R13-Pad2_ 100K\nR11 Net-_R11-Pad1_ Net-_R11-Pad2_ 100K\nR5 Net-_R1-Pad2_ Net-_R11-Pad1_ 100K\nR14 Net-_R14-Pad1_ Net-_R14-Pad2_ 100K\nR9 Net-_R7-Pad2_ Net-_R14-Pad1_ 100K\nR7 Net-_R2-Pad2_ Net-_R7-Pad2_ 100K\nU2 Net-_R12-Pad2_ Net-_R15-Pad2_ GND +12V GND Net-_R12-Pad1_ Net-_R3-Pad2_ Net-_R10-Pad2_ Net-_R16-Pad2_ GND -12V GND Net-_R10-Pad1_ Net-_R4-Pad2_ TL074\nC12 GND -12V .1uF\nC13 GND +12V .1uF\nR17 Net-_R13-Pad2_ Net-_J7-Pad1_ 100K\nR18 Net-_R13-Pad2_ NC_01 100K\nR19 Net-_R14-Pad2_ Net-_J7-Pad2_ 100K\nR20 Net-_R14-Pad2_ NC_02 100K\nR1 NC_03 Net-_R1-Pad2_ 1K\nR2 NC_04 Net-_R2-Pad2_ 1K\nR15 Net-_R12-Pad2_ Net-_R15-Pad2_ 100K\nR12 Net-_R12-Pad1_ Net-_R12-Pad2_ 100K\nR6 Net-_R3-Pad2_ Net-_R12-Pad1_ 100K\nR16 Net-_R10-Pad2_ Net-_R16-Pad2_ 100K\nR10 Net-_R10-Pad1_ Net-_R10-Pad2_ 100K\nR8 Net-_R4-Pad2_ Net-_R10-Pad1_ 100K\nR21 Net-_R15-Pad2_ Net-_J7-Pad3_ 100K\nR22 Net-_R15-Pad2_ NC_05 100K\nR23 Net-_R16-Pad2_ Net-_J7-Pad4_ 100K\nR24 Net-_R16-Pad2_ NC_06 100K\nR3 NC_07 Net-_R3-Pad2_ 1K\nR4 NC_08 Net-_R4-Pad2_ 1K\nC10 GND -12V .1uF\nC11 GND +12V .1uF\nJ7 Net-_J7-Pad1_ Net-_J7-Pad2_ Net-_J7-Pad3_ Net-_J7-Pad4_ NC_09 NC_10 FROM_OUTPUTS\n.end\n"
    },
    {
        "filename": "1696.cir",
        "prompt": "Design a circuit featuring an ESP-12F module connected to a set of GPIO pins, a serial communication interface (TX/RX, SCLK/MOSI/MISO/CSO), a reset button, and power connections. Include pull-up resistors on several GPIO lines (/GPIO0, /GPIO2, /GPIO15) and a connection for a push button to both /GPIO0 and a reset line (RST1). The ESP-12F is powered by +3.3V and grounded. A 10k pull-up resistor is connected to +3.3V for the reset line (Net-_R1-Pad2_). Include connectors for the ESP-12F, serial interface, GPIO pins, and power.",
        "content": ".title KiCad schematic\nR1 +3V3 Net-_R1-Pad2_ 10k\nP3 /TX /RX GND CONN_01X03\nP2 /SCLK /MOSI /MISO /CSO CONN_01X04\nP1 /ADC /GPIO16 /GPIO14 /GPIO12 /GPIO13 /GPIO5 /GPIO4 /GPIO0 /GPIO2 /GPIO15 /GPIO9 /GPIO10 CONN_01X12\nP4 +3V3 GND CONN_01X02\nFLSH1 /GPIO0 GND SW_PUSH\nRST1 Net-_R1-Pad2_ GND SW_PUSH\nR2 GND /GPIO15 10k\nR3 +3V3 /GPIO2 10k\nR4 +3V3 /GPIO0 10k\nU1 Net-_R1-Pad2_ /ADC +3V3 /GPIO16 /GPIO14 /GPIO12 /GPIO13 +3V3 /CSO /MISO /GPIO9 /GPIO10 /MOSI /SCLK GND /GPIO15 /GPIO2 /GPIO0 /GPIO4 /GPIO5 /RX /TX ESP-12F\n.end\n"
    },
    {
        "filename": "144.cir",
        "prompt": "Generate a circuit with a single operational amplifier, specifically an AD8331, connected as a voltage follower. The amplifier is powered by a +5V supply and grounded. All inputs and outputs are left unconnected (NC - No Connection) except for the power supply pins. Use a standard SPICE netlist format.",
        "content": ".title KiCad schematic\nU1 NC_01 +5V NC_02 GND NC_03 AD8331EVALZ\n.end\n"
    },
    {
        "filename": "45.cir",
        "prompt": "Create a circuit with three identical input stages, each consisting of an input connector, two series capacitors, and an operational amplifier (OPA333xxD) configured as a voltage follower. Each output of the voltage follower is connected to a resistor network that feeds into an ADA4807-2ARM summing amplifier. The summing amplifier's output is then connected to an output connector and a series of capacitors. Each summing amplifier has associated resistors for gain and feedback configuration. Include additional resistors for biasing and input impedance matching. The circuit should have a clear input and output for each of the three channels.",
        "content": ".title KiCad schematic\nC45 NC_01 Net-_C45-Pad2_ C\nC47 NC_02 Net-_C45-Pad2_ C\nC46 Net-_C46-Pad1_ NC_03 C\nC48 Net-_C46-Pad1_ NC_04 C\nJ18 Net-_C45-Pad2_ NC_05 Net-_J18-Pad3_ Net-_J18-Pad3_ NC_06 Net-_C46-Pad1_ InConnector\nJ19 NC_07 NC_08 Net-_J19-Pad3_ Net-_J19-Pad3_ NC_09 NC_10 OutConnector\nU11 NC_11 Net-_R115-Pad1_ Net-_R113-Pad2_ NC_12 NC_13 Net-_J19-Pad3_ NC_14 NC_15 OPA333xxD\nR115 Net-_R115-Pad1_ Net-_J19-Pad3_ R\nR114 NC_16 Net-_R113-Pad2_ R\nR112 Net-_R111-Pad2_ Net-_J19-Pad3_ R\nR113 Net-_R111-Pad2_ Net-_R113-Pad2_ R\nR111 Net-_J18-Pad3_ Net-_R111-Pad2_ R\nR116 NC_17 Net-_R115-Pad1_ R\nC49 NC_18 Net-_C49-Pad2_ C\nC51 NC_19 Net-_C49-Pad2_ C\nC50 Net-_C50-Pad1_ NC_20 C\nC52 Net-_C50-Pad1_ NC_21 C\nJ20 Net-_C49-Pad2_ NC_22 Net-_J20-Pad3_ Net-_J20-Pad3_ NC_23 Net-_C50-Pad1_ InConnector\nJ21 NC_24 NC_25 Net-_J21-Pad3_ Net-_J21-Pad3_ NC_26 NC_27 OutConnector\nR120 NC_28 Net-_R119-Pad2_ R\nR118 Net-_R117-Pad2_ Net-_R118-Pad2_ R\nR119 Net-_R117-Pad2_ Net-_R119-Pad2_ R\nR117 Net-_J20-Pad3_ Net-_R117-Pad2_ R\nU12 Net-_R118-Pad2_ Net-_R121-Pad1_ Net-_R119-Pad2_ NC_29 Net-_R125-Pad2_ Net-_R127-Pad1_ Net-_J21-Pad3_ NC_30 ADA4807-2ARM\nR126 NC_31 Net-_R125-Pad2_ R\nR124 Net-_R123-Pad2_ Net-_J21-Pad3_ R\nR125 Net-_R123-Pad2_ Net-_R125-Pad2_ R\nR123 Net-_R118-Pad2_ Net-_R123-Pad2_ R\nR121 Net-_R121-Pad1_ Net-_R118-Pad2_ R\nR122 NC_32 Net-_R121-Pad1_ R\nR127 Net-_R127-Pad1_ Net-_J21-Pad3_ R\nR128 NC_33 Net-_R127-Pad1_ R\nC57 NC_34 Net-_C57-Pad2_ C\nC59 NC_35 Net-_C57-Pad2_ C\nC58 Net-_C58-Pad1_ NC_36 C\nC60 Net-_C58-Pad1_ NC_37 C\nJ24 Net-_C57-Pad2_ NC_38 Net-_J24-Pad3_ Net-_J24-Pad4_ NC_39 Net-_C58-Pad1_ InConnector\nJ25 Net-_C61-Pad2_ NC_40 Net-_J25-Pad3_ Net-_J25-Pad4_ NC_41 Net-_C62-Pad1_ OutConnector\nU14 NC_42 Net-_R161-Pad1_ Net-_R156-Pad2_ NC_43 NC_44 Net-_J25-Pad3_ NC_45 NC_46 OPA333xxD\nR161 Net-_R161-Pad1_ Net-_J25-Pad3_ R\nR159 NC_47 Net-_R156-Pad2_ R\nR155 Net-_R153-Pad2_ Net-_J25-Pad3_ R\nR156 Net-_R153-Pad2_ Net-_R156-Pad2_ R\nR153 Net-_J24-Pad3_ Net-_R153-Pad2_ R\nR162 NC_48 Net-_R161-Pad1_ R\nU15 NC_49 Net-_R163-Pad1_ Net-_R158-Pad2_ NC_50 NC_51 Net-_J25-Pad4_ NC_52 NC_53 OPA333xxD\nR163 Net-_R163-Pad1_ Net-_J25-Pad4_ R\nR160 NC_54 Net-_R158-Pad2_ R\nR157 Net-_R154-Pad2_ Net-_J25-Pad4_ R\nR158 Net-_R154-Pad2_ Net-_R158-Pad2_ R\nR154 Net-_J24-Pad4_ Net-_R154-Pad2_ R\nR164 NC_55 Net-_R163-Pad1_ R\nC61 NC_56 Net-_C61-Pad2_ C\nC63 NC_57 Net-_C61-Pad2_ C\nC62 Net-_C62-Pad1_ NC_58 C\nC64 Net-_C62-Pad1_ NC_59 C\nC65 NC_60 Net-_C65-Pad2_ C\nC67 NC_61 Net-_C65-Pad2_ C\nC66 Net-_C66-Pad1_ NC_62 C\nC68 Net-_C66-Pad1_ NC_63 C\nJ26 Net-_C65-Pad2_ NC_64 Net-_J26-Pad3_ Net-_J26-Pad4_ NC_65 Net-_C66-Pad1_ InConnector\nJ27 Net-_C69-Pad2_ NC_66 Net-_J27-Pad3_ Net-_J27-Pad4_ NC_67 Net-_C70-Pad1_ OutConnector\nR171 NC_68 Net-_R168-Pad2_ R\nR167 Net-_R165-Pad2_ Net-_R167-Pad2_ R\nR168 Net-_R165-Pad2_ Net-_R168-Pad2_ R\nR165 Net-_J26-Pad3_ Net-_R165-Pad2_ R\nU16 Net-_J27-Pad3_ Net-_R185-Pad1_ Net-_R180-Pad2_ NC_69 Net-_R168-Pad2_ Net-_R173-Pad1_ Net-_R167-Pad2_ NC_70 ADA4807-2ARM\nR183 NC_71 Net-_R180-Pad2_ R\nR179 Net-_R177-Pad2_ Net-_J27-Pad3_ R\nR180 Net-_R177-Pad2_ Net-_R180-Pad2_ R\nR177 Net-_R167-Pad2_ Net-_R177-Pad2_ R\nR173 Net-_R173-Pad1_ Net-_R167-Pad2_ R\nR174 NC_72 Net-_R173-Pad1_ R\nR185 Net-_R185-Pad1_ Net-_J27-Pad3_ R\nR186 NC_73 Net-_R185-Pad1_ R\nC69 NC_74 Net-_C69-Pad2_ C\nC71 NC_75 Net-_C69-Pad2_ C\nC70 Net-_C70-Pad1_ NC_76 C\nC72 Net-_C70-Pad1_ NC_77 C\nR172 NC_78 Net-_R170-Pad2_ R\nR169 Net-_R166-Pad2_ Net-_R169-Pad2_ R\nR170 Net-_R166-Pad2_ Net-_R170-Pad2_ R\nR166 Net-_J26-Pad4_ Net-_R166-Pad2_ R\nU17 Net-_J27-Pad4_ Net-_R187-Pad1_ Net-_R182-Pad2_ NC_79 Net-_R170-Pad2_ Net-_R175-Pad1_ Net-_R169-Pad2_ NC_80 ADA4807-2ARM\nR184 NC_81 Net-_R182-Pad2_ R\nR181 Net-_R178-Pad2_ Net-_J27-Pad4_ R\nR182 Net-_R178-Pad2_ Net-_R182-Pad2_ R\nR178 Net-_R169-Pad2_ Net-_R178-Pad2_ R\nR175 Net-_R175-Pad1_ Net-_R169-Pad2_ R\nR176 NC_82 Net-_R175-Pad1_ R\nR187 Net-_R187-Pad1_ Net-_J27-Pad4_ R\nR188 NC_83 Net-_R187-Pad1_ R\n.end\n"
    },
    {
        "filename": "202.cir",
        "prompt": "Design a circuit featuring two FTDI male connectors (J801 and J802) for serial communication, a 1.8432MHz crystal oscillator (Y801) with associated 33pF capacitors (C801, C802) for timing, decoupling capacitors (C803, C804) for power supply stability, a 74HC02 quad NOR gate (U801), a ST16C2552 UART (U802), a diode (D801), and pull-up resistors (R802, R803) on the serial data lines. The crystal oscillator drives the UART. The UART is connected to both FTDI connectors. The 74HC02 is used for logic manipulation, connected to the UART and one of the FTDI connectors. Include appropriate power and ground connections (+5V and GNDD). The circuit should be suitable for a basic serial communication interface.",
        "content": ".title KiCad schematic\nJ801 GNDD Net-_J801-Pad2_ Net-_J801-Pad3_ Net-_J801-Pad4_ Net-_J801-Pad5_ Net-_J801-Pad6_ FTDI Male\nY801 Net-_C802-Pad1_ Net-_C801-Pad1_ 1.8432MHz\nC801 Net-_C801-Pad1_ GNDD 33pF\nC802 Net-_C802-Pad1_ GNDD 33pF\nC804 GNDD +5V 100nF\nC803 GNDD +5V 100pF\nU802 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 Net-_C801-Pad1_ GNDD Net-_C802-Pad1_ NC_11 NC_12 NC_13 Net-_U801-Pad3_ NC_14 NC_15 NC_16 NC_17 GNDD Net-_J802-Pad2_ NC_18 Net-_J802-Pad4_ Net-_J802-Pad5_ NC_19 Net-_J802-Pad6_ Net-_U801-Pad10_ +5V +5V NC_20 +5V Net-_U801-Pad2_ NC_21 Net-_J801-Pad2_ NC_22 Net-_J801-Pad5_ Net-_J801-Pad4_ Net-_J801-Pad6_ Net-_U801-Pad4_ +5V +5V +5V ST16C2552_PLCC\nR801 Net-_C802-Pad1_ Net-_C801-Pad1_ 680k\nU801 Net-_D801-Pad1_ Net-_U801-Pad2_ Net-_U801-Pad3_ Net-_U801-Pad4_ Net-_J801-Pad3_ Net-_J801-Pad3_ Net-_J802-Pad3_ Net-_J802-Pad3_ Net-_U801-Pad10_ 74HC02\nD801 Net-_D801-Pad1_ NC_23 D\nJ802 GNDD Net-_J802-Pad2_ Net-_J802-Pad3_ Net-_J802-Pad4_ Net-_J802-Pad5_ Net-_J802-Pad6_ FTDI Male\nR802 GNDD Net-_J801-Pad3_ 4k7\nR803 GNDD Net-_J802-Pad3_ 4k7\n.end\n"
    },
    {
        "filename": "1006.cir",
        "prompt": "Design a digital logic circuit consisting of a 1-bit full adder implemented with discrete logic gates (XOR, AND, OR). The inputs are 'a' and 'b', and 'c' (carry-in). The outputs are 'sum' and 'carry'. All inputs 'a', 'b', and 'c' are driven by DC voltage sources of 5V. The circuit utilizes a 5V power supply (VDD). Include pull-down resistors (10Meg) on 'sum' and 'carry' outputs to GND. Simulate the circuit for 30ms with a timestep of 0.25us.",
        "content": ".title KiCad schematic\n.include \"C:\\Users\\Mind\\Downloads\\Kicad\\new_file\\libs\\spice_models.lib\"\nV1 a GND dc 0\nR2 GND carry 10meg\nR1 GND sum 10meg\nX5 Net-_X3-Pad3_ Net-_X4-Pad3_ carry VDD OR\nX1 a b Net-_X1-Pad3_ VDD XOR\nX2 Net-_X1-Pad3_ c sum VDD XOR\nX3 c Net-_X1-Pad3_ Net-_X3-Pad3_ VDD AND\nX4 b a Net-_X4-Pad3_ VDD AND\nV2 b GND dc 5\nV3 c GND dc 5\nV4 VDD GND dc 5\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "958.cir",
        "prompt": "Create a microcontroller-based keyboard matrix scanner with a USB-C interface for data and power. The microcontroller is an ATXMEGA128A1U. The keyboard matrix consists of numerous keys (KEY1 through KEY81) arranged in a grid, each connected to a unique column (KEY1-KEY81) and row (K00, /KEY1 through /KEY81). Include pull-down resistors (5.1k\u03a9) on the USB data lines (/D+ and /D-). Provide power filtering with multiple 0.1\u00b5F and a 10\u00b5F capacitors connected between VCC and GND. Include a separate power regulator (MIC5504-1.2YM5) providing +5V from USB VBUS. Include a reset input (/RST) and a programming interface (/PDI) with associated connector (TC2030-IDC). The USB-C connector (USB_Type_C_2.0_Receptacle) should have all pins connected, including NC pins.",
        "content": ".title KiCad schematic\nK37 GND /KEY37 K00\nK38 GND /KEY38 K00\nK39 GND /KEY39 K00\nK40 GND /KEY40 K00\nK33 GND /KEY33 K00\nK34 GND /KEY34 K00\nK35 GND /KEY35 K00\nK36 GND /KEY36 K00\nK13 GND /KEY13 K00\nK14 GND /KEY14 K00\nK15 GND /KEY15 K00\nK16 GND /KEY16 K00\nK9 GND /KEY9 K00\nK10 GND /KEY10 K00\nK11 GND /KEY11 K00\nK12 GND /KEY12 K00\nK21 GND /KEY21 K00\nK22 GND /KEY22 K00\nK23 GND /KEY23 K00\nK24 GND /KEY24 K00\nK17 GND /KEY17 K00\nK18 GND /KEY17 K00\nK19 GND /KEY19 K00\nK20 GND /KEY20 K00\nK29 GND /KEY29 K00\nK30 GND /KEY30 K00\nK31 GND /KEY31 K00\nK32 GND /KEY32 K00\nK25 GND /KEY25 K00\nK26 GND /KEY26 K00\nK27 GND /KEY27 K00\nK28 GND /KEY28 K00\nK61 GND /KEY61 K00\nK62 GND /KEY62 K00\nK63 GND /KEY63 K00\nK64 GND /KEY64 K00\nK57 GND /KEY57 K00\nK58 GND /KEY58 K00\nK59 GND /KEY59 K00\nK60 GND /KEY60 K00\nK69 GND /KEY69 K00\nK70 GND /KEY70 K00\nK71 GND /KEY71 K00\nK65 GND /KEY65 K00\nK66 GND /KEY66 K00\nK67 GND /KEY67 K00\nK68 GND /KEY68 K00\nU2 /KEY63 /KEY62 GND VCC /KEY54 /KEY55 /KEY56 /KEY57 /KEY58 /KEY59 /KEY60 /KEY61 GND VCC /KEY70 /KEY71 /KEY72 /KEY77 /KEY78 /KEY79 /KEY80 /KEY81 GND VCC /KEY37 /KEY53 /KEY69 /KEY68 /KEY52 /KEY36 /D- /D+ GND VCC /KEY19 /KEY20 /KEY1 /KEY2 /KEY3 /KEY4 /KEY5 /KEY6 GND VCC /KEY7 /KEY8 /KEY9 /KEY10 /KEY11 /KEY12 /KEY13 /KEY14 GND VCC /KEY15 /KEY16 /KEY17 /KEY21 /KEY22 /KEY23 /KEY24 /KEY25 GND VCC /KEY26 /KEY27 /KEY28 /KEY29 /KEY30 /KEY31 /KEY32 /KEY33 GND VCC /KEY34 /KEY35 /KEY51 /KEY50 /KEY49 /KEY48 /KEY47 /KEY46 VCC GND /KEY38 /KEY39 /KEY40 /KEY41 /PDI /RST /KEY42 /KEY43 GND VCC /KEY44 /KEY45 /KEY67 /KEY66 /KEY65 /KEY64 ATXMEGA128A1U-AU\nJ2 GND +5V Net-_J2-PadA5_ /D+ /D- NC_01 +5V GND GND +5V Net-_J2-PadB5_ /D+ /D- NC_02 +5V GND NC_03 USB_Type_C_2.0_Receptacle\nR2 Net-_J2-PadA5_ GND 5.1k\nC2 GND VCC 0.1uF\nC3 GND VCC 0.1uF\nC4 GND VCC 0.1uF\nC5 GND VCC 0.1uF\nC1 GND VCC 10uF\nJ1 /PDI VCC NC_04 NC_05 /RST GND TC2030-IDC\nC6 GND VCC 0.1uF\nC7 GND VCC 0.1uF\nK5 GND /KEY5 K00\nK6 GND /KEY6 K00\nK7 GND /KEY7 K00\nK8 GND /KEY8 K00\nK1 GND /KEY1 K00\nK2 GND /KEY2 K00\nK3 GND /KEY3 K00\nK4 GND /KEY4 K00\nK45 GND /KEY45 K00\nK46 GND /KEY46 K00\nK47 GND /KEY47 K00\nK48 GND /KEY48 K00\nK41 GND /KEY41 K00\nK42 GND /KEY42 K00\nK43 GND /KEY43 K00\nK44 GND /KEY44 K00\nK53 GND /KEY53 K00\nK54 GND /KEY54 K00\nK55 GND /KEY55 K00\nK56 GND /KEY56 K00\nK49 GND /KEY49 K00\nK50 GND /KEY50 K00\nK51 GND /KEY51 K00\nK52 GND /KEY52 K00\nC8 GND VCC 0.1uF\nC9 GND VCC 0.1uF\nC10 GND VCC 0.1uF\nC11 GND VCC 0.1uF\nK77 GND /KEY77 K00\nK78 GND /KEY78 K00\nK79 GND /KEY79 K00\nK80 GND /KEY80 K00\nK74 GND /KEY72 K00\nK75 GND /KEY72 K00\nK76 GND /KEY72 K00\nK81 GND /KEY81 K00\nU1 +5V GND +5V NC_06 VCC MIC5504-1.2YM5\nR1 Net-_J2-PadB5_ GND 5.1k\nK73 GND /KEY72 K00\nK72 GND /KEY72 K00\n.end\n"
    },
    {
        "filename": "82.cir",
        "prompt": "Design a simple microcontroller-based circuit featuring an ATtiny85, a push button for reset, a 2x3 header for power (+5V, SCK, MOSI, RST, GND), and pull-down resistors on the reset and MOSI lines. Include a title \"KiCad schematic\" and a relay controlled by a microcontroller pin (CTRL).",
        "content": ".title KiCad schematic\nK1 CTRL RZ03-1A4-D005\nR4 NC_01 NC_02 R\nR1 NC_03 NC_04 R\nSW1 GND RST SW_PUSH_SMALL_H\nIC1 RST NC_05 NC_06 NC_07 MOSI CTRL SCK NC_08 ATTINY85-S\nP1 CTRL +5V SCK MOSI RST GND CONN_02X03\nR2 NC_09 GND R\nR3 NC_10 GND R\n.end\n"
    },
    {
        "filename": "1906.cir",
        "prompt": "Design a microcontroller-based system featuring an ATmega328P, a MCP1640 voltage regulator, and an NRF24L01 wireless transceiver. The system operates on 3.3V and 1.5V rails, generated by the MCP1640. Include a crystal oscillator (8MHz) for the ATmega328P, decoupling capacitors, and pull-up resistors for reset. Provide programming and communication interfaces via ICSP (MOSI, MISO, SCK, Reset, VCC, GND) and multiple 6-pin headers for connecting peripherals (MOSI, MISO, SCK, +3.3V, GND). Include a 6-pin header for a standard connector and a 2-pin connector for external power/programming. Add a status LED with a current-limiting resistor. Include connectors for the ATmega328P and the NRF24L01.",
        "content": ".title KiCad schematic\nU2 Reset Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ +3V3 GND Net-_C5-Pad1_ Net-_C6-Pad1_ Net-_R4-Pad2_ Net-_U2-Pad12_ Net-_U2-Pad13_ Net-_J8-Pad1_ Net-_J7-Pad1_ Net-_J6-Pad1_ MOSI MISO SCK +3V3 Net-_C3-Pad2_ GND Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ ATmega328-PU\nC3 GND Net-_C3-Pad2_ 22pF\nR5 +3V3 Reset 5.1k\nR6 Net-_C5-Pad1_ Net-_C6-Pad1_ 1M\nC5 Net-_C5-Pad1_ GND 22pF\nC6 Net-_C6-Pad1_ GND 22pF\nY1 Net-_C5-Pad1_ Net-_C6-Pad1_ 8MHz\nU1 Net-_L1-Pad2_ GND +1V5 Net-_R1-Pad2_ +3V3 +1V5 MCP1640BCH\nC1 +1V5 GND 4.7uF\nC2 GND +3V3 10uF\nR1 +3V3 Net-_R1-Pad2_ 976k\nR2 Net-_R1-Pad2_ GND 576k\nL1 +1V5 Net-_L1-Pad2_ 4.7uH\nU3 GND +3V3 Net-_U2-Pad12_ Net-_U2-Pad13_ SCK MOSI MISO Net-_J3-Pad4_ NRF24L01_Breakout\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Conn_01x06_Female\nJ3 Reset Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Conn_01x06_Female\nR4 Net-_LED_I1-Pad2_ Net-_R4-Pad2_ 200\nLED_I1 GND Net-_LED_I1-Pad2_ 2V 20mA\nC4 +3V3 GND 100uF\nC7 +3V3 GND 47uF\nV1 Net-_J2-Pad2_ GND AA\nR7 Net-_J1-Pad4_ +1V5 10k\nJ4 GND Reset MOSI SCK +3V3 MISO Conn_02x03_Male_ICSP\nJ5 GND +1V5 Net-_J2-Pad2_ Conn_01x03\nJ7 Net-_J7-Pad1_ MOSI MISO SCK +3V3 GND Conn_01x06\nJ6 Net-_J6-Pad1_ MOSI MISO SCK +3V3 GND Conn_01x06\nJ8 Net-_J8-Pad1_ MOSI MISO SCK +3V3 GND Conn_01x06\nJ2 GND Net-_J2-Pad2_ Conn_01x02\nJ9 Reset Net-_J3-Pad2_ Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_J3-Pad5_ Net-_J3-Pad6_ Conn_01x06_Female\nJ10 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Conn_01x06_Female\n.end\n"
    },
    {
        "filename": "214.cir",
        "prompt": "Create a simple LED indicator circuit powered by a DC voltage source. The circuit includes a 7555 timer configured as an astable multivibrator to blink the LED. Use a 1K resistor to limit current to the LED and a 1K resistor in series with the timer's discharge pin. A 470K resistor provides feedback for the timer's oscillation frequency. A 1uF capacitor sets the timing period. Include a DC voltage source labeled \"Battery\" connected to VDD and GND.",
        "content": ".title KiCad schematic\nU1 GND Net-_C1-Pad1_ Net-_R3-Pad1_ /VDD GND Net-_C1-Pad1_ Net-_R1-Pad2_ /VDD 7555\nR1 /VDD Net-_R1-Pad2_ 1K\nR2 Net-_R1-Pad2_ Net-_C1-Pad1_ 470K\nC1 Net-_C1-Pad1_ GND 1U\nR3 Net-_R3-Pad1_ Net-_D1-Pad2_ 1K\nD1 GND Net-_D1-Pad2_ LED\nBT1 /VDD GND Battery\n.end\n"
    },
    {
        "filename": "1430.cir",
        "prompt": "Design a non-inverting amplifier circuit using an AD8051 operational amplifier. The amplifier should have a gain of approximately 1, with input impedance determined by two 5.6k\u03a9 resistors in series. A 0.1\u00b5F capacitor should be used for input coupling, and a 1000pF capacitor for output coupling. A 5.6k\u03a9 resistor should provide DC feedback and bias the output. The circuit should be powered with a dual 10V supply. Perform an AC analysis from 1Hz to 1MHz with 10 points per decade. The input signal should be a 1V AC source.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Desktop/analog circuits/libs/ad8051.lib\"\nR1 Net-_C1-Pad2_ Net-_R1-Pad2_ 5.6k\nR2 Net-_R2-Pad1_ Net-_R1-Pad2_ 5.6k\nR3 Net-_R2-Pad1_ GND 5.6k\nR4 out Net-_C1-Pad1_ 5.6k\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.1u\nC2 out Net-_C1-Pad2_ 1000p\nR5 out GND 5.6k\nV1 Net-_R1-Pad2_ GND ac 1\nXU1 Net-_C1-Pad1_ Net-_R2-Pad1_ VDD VSS out AD8051\nV2 VDD GND DC 10\nV3 GND VSS DC 10\n.ac dec 10 1 1Meg\n.end\n"
    },
    {
        "filename": "500.cir",
        "prompt": "Design a boost converter circuit with a TLF50211ELXUMA2 switching regulator IC. The input is filtered by a 47uF capacitor (C_IN1) connected to ground. A Schottky diode (10BQ100 - D_Schottky1) provides rectification. The output is filtered by a 10uF capacitor (C_OUT1) and a 10uH inductor (L_OUT1) connected to VCC. A 47k resistor (R1) is connected from ground to a control pin of the IC. Include dummy components (DNP1, DNP2, DNP3) with zero resistance connected to various nodes for potential future expansion. VCC and VS are the power supply rails.",
        "content": ".title KiCad schematic\nC_OUT1 /VCC GND C_10uF\nL_OUT1 Net-_D_Schottky1-Pad1_ /VCC L_10uH\nU1 GND GND GND GND Net-_R1-Pad~_ GND /VCC GND GND GND Net-_D_Schottky1-Pad1_ Net-_C_IN1-Pad1_ Net-_C_IN1-Pad1_ TLF50211ELXUMA2\nR1 GND R_47k\nD_Schottky1 Net-_D_Schottky1-Pad1_ GND 10BQ100\nC_IN1 Net-_C_IN1-Pad1_ GND C_47uF\nDNP1 /VS GND R_0\nDNP2 Net-_C_IN1-Pad1_ GND R_0\nDNP3 /VS Net-_C_IN1-Pad1_ R_0\n.end\n"
    },
    {
        "filename": "28.cir",
        "prompt": "Design a circuit with a voltage input (VIN), ground (GND), and a voltage output (VOUT). The circuit utilizes an ADP171AUJZ-R7 linear regulator to provide a regulated voltage at VOUT, connected between VIN and GND. Input and output are bypassed with 1uF capacitors (C1 and C2 respectively). A voltage divider consisting of a 200k resistor (R1) and a 71.5k resistor (R2) is connected between VOUT and GND, creating an intermediate node (Net-_R1-Pad2_) which is also connected to the regulator's feedback pin. A 3-pin connector (J1) provides access to VIN, GND, and VOUT.",
        "content": ".title KiCad schematic\nU1 VIN GND VIN Net-_R1-Pad2_ VOUT ADP171AUJZ-R7\nC1 VIN GND 1uF\nC2 VOUT GND 1uF\nR1 VOUT Net-_R1-Pad2_ 200k\nR2 Net-_R1-Pad2_ GND 71.5k\nJ1 VIN GND VOUT Conn_01x03\n.end\n"
    },
    {
        "filename": "1342.cir",
        "prompt": "Design a microcontroller-based circuit featuring an ATtiny85, programmable via a serial interface, with functionalities for controlling a NeoPixel RGB LED, driving an LED indicator, reading a potentiometer, and interfacing with a push button. Include power supply decoupling capacitors, pull-up resistors for the microcontroller pins, a trimpot for calibration, and two TRS jacks for potential external connections. One jack is connected to a capacitor for filtering, and the other to a trimpot. A single-pole single-throw switch connects a battery to the VCC rail. The circuit should have clearly labeled connection points for programming, NeoPixel data, LED output, potentiometer input, push button input, and external jack signals. Use standard resistor and capacitor values for decoupling and pull-up functions.\n\n\n\n",
        "content": ".title KiCad schematic\nIC1 Net-_IC1-Pad1_ Prog Net-_IC1-Pad3_ GND NEO Net-_IC1-Pad6_ Net-_IC1-Pad7_ VCC ATTINY85-20PU\nR1 VCC Prog 22K\nJACK1 GND NC_01 Net-_C1-Pad2_ NC_02 NC_03 NC_04 JACK_TRS_6PINS\nJACK2 GND Net-_JACK2-Pad2_ NC_05 NC_06 NC_07 NC_08 JACK_TRS_6PINS\nC1 Prog Net-_C1-Pad2_ 100nF\nC2 GND VCC 100nF\nR2 Prog GND 22K\nR3 Prog Net-_PUSH1-Pad1_ 22K\nPUSH1 Net-_PUSH1-Pad1_ GND SW_Push\nSW1 +BATT VCC SW_SPST\nR4 Net-_POT1-Pad2_ Net-_IC1-Pad7_ 22K\nPOT1 GND Net-_POT1-Pad2_ Net-_POT1-Pad3_ POT\nR5 Net-_POT1-Pad3_ VCC 4K7\nR6 Net-_IC1-Pad6_ Net-_D1-Pad2_ 1K\nD1 GND Net-_D1-Pad2_ LED\nTRIM1 Net-_C3-Pad2_ Net-_JACK2-Pad2_ GND POT\nR7 Net-_C3-Pad2_ Net-_IC1-Pad6_ 330\nC3 GND Net-_C3-Pad2_ 100nF\nJ6 Net-_IC1-Pad6_ PB1\nJ5 NEO PB0\nJ7 Net-_IC1-Pad7_ PB2\nJ2 Prog PB3\nJ3 Net-_IC1-Pad3_ PB4\nJ1 Net-_IC1-Pad1_ PB5\nJ4 GND GND\nJ8 VCC VCC\nJ9 Net-_C1-Pad2_ Prog\nJ10 Net-_C3-Pad2_ S-Out\nJ11 Net-_D1-Pad2_ LED\nNEO2 VCC NC_09 GND Net-_NEO1-Pad2_ SK6813b\nNEO1 VCC Net-_NEO1-Pad2_ GND NEO SK6813b\n.end\n"
    },
    {
        "filename": "1106.cir",
        "prompt": "Create a circuit that implements a two-quadrant analog multiplier using a diode-based Gilbert cell topology. The circuit should accept two input signals, IN1 and IN2, and produce two outputs, OUT1 and OUT2, representing the product of the inputs with appropriate sign conventions for each quadrant. Utilize a series of cascaded diode stages for the multiplication process, with each stage consisting of diodes connected in a complementary fashion to achieve the desired multiplication behavior. Include decoupling capacitors (10nF) at various points in the circuit to stabilize the operation and filter noise. The circuit should also include high voltage supply rails (HV0, HV1, HV9, HV10) to bias the diodes. Connect all inputs and outputs to a common connector for easy interfacing.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ NC_01 10n\nC2 Net-_C2-Pad1_ Net-_C1-Pad1_ 10n\nC3 Net-_C3-Pad1_ Net-_C2-Pad1_ 10n\nC4 Net-_C4-Pad1_ Net-_C3-Pad1_ 10n\nC5 Net-_C5-Pad1_ Net-_C4-Pad1_ 10n\nC6 Net-_C6-Pad1_ Net-_C5-Pad1_ 10n\nC7 Net-_C7-Pad1_ Net-_C6-Pad1_ 10n\nC8 Net-_C8-Pad1_ Net-_C7-Pad1_ 10n\nC9 Net-_C10-Pad2_ Net-_C8-Pad1_ 10n\nC10 /multiplier/OUT1 Net-_C10-Pad2_ 10n\nD1 Net-_C1-Pad1_ /multiplier/HV0 R3000\nD2 /multiplier/HV1 Net-_C1-Pad1_ R3000\nD3 Net-_C2-Pad1_ /multiplier/HV1 R3000\nD4 Net-_C12-Pad1_ Net-_C2-Pad1_ R3000\nD5 Net-_C3-Pad1_ Net-_C12-Pad1_ R3000\nD6 Net-_C13-Pad1_ Net-_C3-Pad1_ R3000\nD7 Net-_C4-Pad1_ Net-_C13-Pad1_ R3000\nD8 Net-_C14-Pad1_ Net-_C4-Pad1_ R3000\nD9 Net-_C5-Pad1_ Net-_C14-Pad1_ R3000\nD10 Net-_C15-Pad1_ Net-_C5-Pad1_ R3000\nD11 Net-_C6-Pad1_ Net-_C15-Pad1_ R3000\nD12 Net-_C16-Pad1_ Net-_C6-Pad1_ R3000\nD13 Net-_C7-Pad1_ Net-_C16-Pad1_ R3000\nD14 Net-_C17-Pad1_ Net-_C7-Pad1_ R3000\nD15 Net-_C8-Pad1_ Net-_C17-Pad1_ R3000\nD16 Net-_C18-Pad1_ Net-_C8-Pad1_ R3000\nD17 Net-_C10-Pad2_ Net-_C18-Pad1_ R3000\nD18 /multiplier/HV9 Net-_C10-Pad2_ R3000\nD19 /multiplier/OUT1 /multiplier/HV9 R3000\nD20 /multiplier/HV10 /multiplier/OUT1 R3000\nC11 /multiplier/HV1 /multiplier/HV0 10n\nC12 Net-_C12-Pad1_ /multiplier/HV1 10n\nC13 Net-_C13-Pad1_ Net-_C12-Pad1_ 10n\nC14 Net-_C14-Pad1_ Net-_C13-Pad1_ 10n\nC15 Net-_C15-Pad1_ Net-_C14-Pad1_ 10n\nC16 Net-_C16-Pad1_ Net-_C15-Pad1_ 10n\nC17 Net-_C17-Pad1_ Net-_C16-Pad1_ 10n\nC18 Net-_C18-Pad1_ Net-_C17-Pad1_ 10n\nC19 /multiplier/HV9 Net-_C18-Pad1_ 10n\nC20 /multiplier/HV10 /multiplier/HV9 10n\nD21 Net-_C21-Pad1_ /multiplier/HV0 R3000\nD22 /multiplier/HV1 Net-_C21-Pad1_ R3000\nD23 Net-_C22-Pad1_ /multiplier/HV1 R3000\nD24 Net-_C12-Pad1_ Net-_C22-Pad1_ R3000\nD25 Net-_C23-Pad1_ Net-_C12-Pad1_ R3000\nD26 Net-_C13-Pad1_ Net-_C23-Pad1_ R3000\nD27 Net-_C24-Pad1_ Net-_C13-Pad1_ R3000\nD28 Net-_C14-Pad1_ Net-_C24-Pad1_ R3000\nD29 Net-_C25-Pad1_ Net-_C14-Pad1_ R3000\nD30 Net-_C15-Pad1_ Net-_C25-Pad1_ R3000\nD31 Net-_C26-Pad1_ Net-_C15-Pad1_ R3000\nD32 Net-_C16-Pad1_ Net-_C26-Pad1_ R3000\nD33 Net-_C27-Pad1_ Net-_C16-Pad1_ R3000\nD34 Net-_C17-Pad1_ Net-_C27-Pad1_ R3000\nD35 Net-_C28-Pad1_ Net-_C17-Pad1_ R3000\nD36 Net-_C18-Pad1_ Net-_C28-Pad1_ R3000\nD37 Net-_C29-Pad1_ Net-_C18-Pad1_ R3000\nD38 /multiplier/HV9 Net-_C29-Pad1_ R3000\nD39 /multiplier/OUT2 /multiplier/HV9 R3000\nD40 /multiplier/HV10 /multiplier/OUT2 R3000\nC21 Net-_C21-Pad1_ NC_02 10n\nC22 Net-_C22-Pad1_ Net-_C21-Pad1_ 10n\nC23 Net-_C23-Pad1_ Net-_C22-Pad1_ 10n\nC24 Net-_C24-Pad1_ Net-_C23-Pad1_ 10n\nC25 Net-_C25-Pad1_ Net-_C24-Pad1_ 10n\nC26 Net-_C26-Pad1_ Net-_C25-Pad1_ 10n\nC27 Net-_C27-Pad1_ Net-_C26-Pad1_ 10n\nC28 Net-_C28-Pad1_ Net-_C27-Pad1_ 10n\nC29 Net-_C29-Pad1_ Net-_C28-Pad1_ 10n\nC30 /multiplier/OUT2 Net-_C29-Pad1_ 10n\nIN1 NC_03 Conn_01x01\nHV0 NC_04 Conn_01x01\nIN2 NC_05 Conn_01x01\nOUT1 NC_06 Conn_01x01\nHV9 NC_07 Conn_01x01\nHV10 NC_08 Conn_01x01\nOUT2 NC_09 Conn_01x01\nHV1 NC_10 Conn_01x01\n.end\n"
    },
    {
        "filename": "102.cir",
        "prompt": "Design a circuit with two Amphenol connectors (A and B) for signal input/output, a pulse generator with controls for frequency and duty cycle, and a switch to select between pulse signals. The circuit includes power supply connections (VCC and GND), decoupling capacitors, and pull-up/pull-down resistor networks for signal conditioning and level shifting. Include a chassis ground connection. The pulse generator should output to a dedicated amplifier input, as well as a base drive signal for another amplifier. The circuit should also include a large bulk capacitor for power supply smoothing.",
        "content": ".title KiCad schematic\nJ1 GND VCC Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ Net-_J1-Pad10_ Amphenol A\nJ2 GND VCC Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Amphenol B\nJ3 VCC Net-_J1-Pad3_ GND Pulse Amp\nJ4 VCC Net-_J1-Pad7_ GND Base Amp\nJ5 VCC Net-_J1-Pad9_ GND Pulse freq.\nJ6 VCC Net-_J1-Pad10_ GND Duty cycle\nJ7 GND Net-_J7-Pad2_ Net-_J7-Pad3_ Net-_J7-Pad4_ Net-_J7-Pad5_ Net-_J1-Pad8_ Pulse select SW\nC1 Earth GND 1n 3kv\nC2 GND VCC 2n2 3kv\nJ8 Earth Chassis GND\nC3 VCC GND 100u 16v\nR5 VCC Net-_J7-Pad3_ 22k1\nR6 Net-_J7-Pad3_ GND 1k8\nR7 VCC Net-_J7-Pad3_ 17k4\nR1 VCC Net-_J7-Pad2_ 22k1\nR2 Net-_J7-Pad2_ GND 1k8\nR8 VCC Net-_J7-Pad5_ 10k\nR9 Net-_J7-Pad5_ GND 2k74\nR10 VCC Net-_J7-Pad5_ 24k\nR3 VCC Net-_J7-Pad4_ 10k\nR4 Net-_J7-Pad4_ GND 2k74\nR11 VCC Net-_J1-Pad5_ 1k8\nR12 Net-_J1-Pad5_ GND 22k1\nR13 VCC Net-_J1-Pad6_ 22k1\nR14 Net-_J1-Pad6_ GND 1k8\nR15 VCC Net-_J1-Pad6_ 17k4\nC4 GND VCC 100n 63v\n.end\n"
    },
    {
        "filename": "1550.cir",
        "prompt": "Design a circuit with a 3-to-8 decoder (74HCT138) controlled by an 8-bit data bus. The data bus is provided by a connector (J1) and is connected to the decoder's inputs via an intermediate connector (J2). A second connector (J3) provides the decoded outputs, along with power (VCC) and ground (GND) connections. Include a 100nF decoupling capacitor connected between VCC and GND. The connectors are labeled with their pin assignments and intended function.",
        "content": ".title KiCad schematic\nU2 Net-_J2-Pad5_ Net-_J2-Pad4_ Net-_J2-Pad3_ GND Net-_J1-Pad11_ VCC Net-_J3-Pad14_ GND Net-_J3-Pad15_ Net-_J3-Pad16_ Net-_J3-Pad17_ Net-_J3-Pad18_ Net-_J3-Pad19_ Net-_J3-Pad20_ Net-_J3-Pad21_ VCC 74HCT138\nC1 VCC GND 100n\nJ3 NC_01 GND Net-_J2-Pad2_ Net-_J2-Pad1_ D0 D1 D2 D3 D4 D5 D6 D7 GND Net-_J3-Pad14_ Net-_J3-Pad15_ Net-_J3-Pad16_ Net-_J3-Pad17_ Net-_J3-Pad18_ Net-_J3-Pad19_ Net-_J3-Pad20_ Net-_J3-Pad21_ GND Net-_J1-Pad12_ VCC Backplane  (Paralleled Connectors)\nJ1 VCC GND D7 D6 D5 D4 D3 D2 D1 D0 Net-_J1-Pad11_ Net-_J1-Pad12_ Z80 Bus (Display port) - Left to Right\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ Net-_J2-Pad5_ Secondary Connector - Left to Right\n.end\n"
    },
    {
        "filename": "744.cir",
        "prompt": "Design a mixed-signal circuit featuring two ATtiny1634 microcontrollers (U1 and U2) for controlling and monitoring a system powered by a +24V supply. The circuit includes a +5V linear regulator (U3) derived from the +24V input, providing power to the microcontrollers and associated logic. Implement LED indicators (D1-D21) arranged in chains, driven by the microcontroller outputs, to visually represent system status. Include input protection using TVS diodes (D2) and Zener diodes (D1, D4, D6) on critical lines. Incorporate an AVR-ISP-6 connector (J3) for programming the ATtiny1634. Add test points (TP1, TP2) for signal monitoring and jumpers (JP1-JP6) for configuration flexibility. Include a thermistor (TH1) for temperature sensing and a resonator (Y1) for the microcontroller clock. Utilize bypass capacitors (C1-C15) for noise filtering and stability. Include screw terminals (J1) for power input and signal connections. The circuit should also include push button (SW1) input.",
        "content": ".title KiCad schematic\nD8 Net-_D10-Pad2_ +24V LED\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ LED\nD12 Net-_D12-Pad1_ Net-_D10-Pad1_ LED\nD14 Net-_D14-Pad1_ Net-_D12-Pad1_ LED\nD16 Net-_D16-Pad1_ Net-_D14-Pad1_ LED\nD18 Net-_D18-Pad1_ Net-_D16-Pad1_ LED\nD20 Net-_D20-Pad1_ Net-_D18-Pad1_ LED\nU4 Net-_C12-Pad1_ D2 D6 NC_01 Net-_D20-Pad1_ Net-_R16-Pad1_ Net-_R16-Pad1_ GND Net-_C14-Pad1_ D8 STCS2A\nR21 Net-_R16-Pad1_ GND R\nC14 Net-_C14-Pad1_ GND C\nR20 +5V D8 R\nR12 D2 GND R\nR10 D6 GND R\nR14 Net-_C12-Pad1_ +5V R\nC12 Net-_C12-Pad1_ GND C\nD9 Net-_D11-Pad2_ +24V LED\nD11 Net-_D11-Pad1_ Net-_D11-Pad2_ LED\nD13 Net-_D13-Pad1_ Net-_D11-Pad1_ LED\nD15 Net-_D15-Pad1_ Net-_D13-Pad1_ LED\nD17 Net-_D17-Pad1_ Net-_D15-Pad1_ LED\nD19 Net-_D19-Pad1_ Net-_D17-Pad1_ LED\nD21 Net-_D21-Pad1_ Net-_D19-Pad1_ LED\nU5 Net-_C13-Pad1_ D3 D7 NC_02 Net-_D21-Pad1_ Net-_R17-Pad1_ Net-_R17-Pad1_ GND Net-_C15-Pad1_ D8 STCS2A\nR22 Net-_R17-Pad1_ GND R\nC15 Net-_C15-Pad1_ GND C\nR13 D3 GND R\nR11 D7 GND R\nR15 Net-_C13-Pad1_ +5V R\nC13 Net-_C13-Pad1_ GND C\nC2 +5V GND C\nC4 Net-_C4-Pad1_ GND C\nR2 Net-_C4-Pad1_ +5V R\nY1 Net-_U2-Pad12_ GND Net-_U2-Pad13_ Resonator\nU3 Net-_C7-Pad1_ GND +5V L7805CD2T-TR\nQ1 Net-_Q1-Pad1_ +24V Vsup IPB057N06N\nR5 Net-_D4-Pad1_ +24V R\nR6 GND Net-_D4-Pad1_ R\nD4 Net-_D4-Pad1_ GND D_Zener\nD2 Vsup GND D_TVS\nC3 Vsup GND C\nU1 Net-_C1-Pad1_ Net-_Q1-Pad1_ NC_03 Vsup NC_04 Net-_Q1-Pad1_ Net-_C1-Pad2_ +24V LM74610-Q1\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ C\nC8 Net-_C7-Pad1_ GND C\nC10 +5V GND C\nC11 +5V GND CP\nC7 Net-_C7-Pad1_ GND CP\nR9 Net-_D7-Pad2_ +5V R\nD7 GND Net-_D7-Pad2_ LED\nR1 Net-_J1-Pad3_ A8 R\nD1 A8 GND D_Zener\nC5 A8 GND C\nR4 Net-_J1-Pad5_ A0 R\nD3 A0 GND D_Zener\nC6 A0 GND C\nTH1 +5V Net-_J1-Pad6_ Thermistor_PTC\nD6 +5V GND D_Zener\nR3 A8 +5V R\nJ3 Net-_J3-Pad1_ +5V Net-_J3-Pad3_ Net-_J3-Pad4_ Net-_C4-Pad1_ GND AVR-ISP-6\nR7 Net-_D5-Pad2_ +5V R\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED\nSW1 GND D11 SW_Push\nR8 D11 +5V R\nC9 D11 GND C\nR18 Net-_R16-Pad1_ Net-_JP3-Pad1_ R\nR16 Net-_R16-Pad1_ Net-_JP1-Pad1_ R\nJP3 Net-_JP3-Pad1_ GND  \nJP1 Net-_JP1-Pad1_ GND  \nR19 Net-_R17-Pad1_ Net-_JP4-Pad1_ R\nR17 Net-_R17-Pad1_ Net-_JP2-Pad1_ R\nJP4 Net-_JP4-Pad1_ GND  \nJP2 Net-_JP2-Pad1_ GND  \nU2 Net-_TP2-Pad1_ Net-_TP1-Pad1_ D2 D3 Net-_D5-Pad1_ A0 D6 D7 D8 GND +5V Net-_U2-Pad12_ Net-_U2-Pad13_ Net-_C4-Pad1_ D11 Net-_J3-Pad3_ A9 A8 Net-_J3-Pad1_ Net-_J3-Pad4_ ATtiny1634-SU\nJ1 Vsup GND Net-_J1-Pad3_ GND Net-_J1-Pad5_ Net-_J1-Pad6_ Screw_Terminal_01x06\nTP1 Net-_TP1-Pad1_ TestPoint\nTP2 Net-_TP2-Pad1_ TestPoint\nJP5 +24V Net-_C7-Pad1_ Jumper\nJP6 A9 Net-_D4-Pad1_ Jumper\n.end\n"
    },
    {
        "filename": "482.cir",
        "prompt": "Create a schematic for a microcontroller development board featuring an ATXMEGA128A1U microcontroller with a USB Type-C connector for power and programming, a 5V regulator, reset circuitry, and a large number of tactile switch inputs connected to various GPIO pins. Include pull-up resistors on some USB data lines. Add decoupling capacitors for the regulator and microcontroller. Include several unconnected pads (NC_XX) for potential future expansion. The tactile switches should be connected to ground and a common node (K0) allowing for individual activation. Include a separate reset button connected to the microcontroller's reset pin.",
        "content": ".title KiCad schematic\nSW0 GND /KEY0 K0\nSW1 /KEY1 GND K0\nSW2 /KEY2 GND K0\nSW3 /KEY3 GND K0\nSW4 /KEY4 GND K0\nSW5 /KEY5 GND K0\nSW6 /KEY6 GND K0\nSW7 /KEY7 GND K0\nSW8 /KEY8 GND K0\nSW9 /KEY9 GND K0\nSW20 /KEY20 GND K0\nSW21 /KEY21 GND K0\nSW22 /KEY22 GND K0\nSW23 /KEY23 GND K0\nSW24 /KEY24 GND K0\nSW25 /KEY25 GND K0\nSW26 /KEY26 GND K0\nSW27 /KEY27 GND K0\nSW28 /KEY28 GND K0\nSW29 /KEY29 GND K0\nSW40 /KEY40 GND K0\nSW41 /KEY41 GND K0\nSW42 /KEY42 GND K0\nSW43 /KEY43 GND K0\nSW44 /KEY44 GND K0\nSW45 /KEY45 GND K0\nSW46 /KEY46 GND K0\nSW47 /KEY47 GND K0\nSW48 /KEY48 GND K0\nSW49 /KEY49 GND K0\nSW60 /KEY60 GND K0\nSW61 /KEY61 GND K0\nSW62 /KEY62 GND K0\nSW63 /KEY63 GND K0\nSW64 /KEY64 GND K0\nSW65 /KEY65 GND K0\nSW66 /KEY66 GND K0\nSW67 /KEY67 GND K0\nSW68 GND /KEY68 K0\nSW69 /KEY69 GND K0\nSW10 /KEY10 GND K0\nSW11 /KEY11 GND K0\nSW12 /KEY12 GND K0\nSW13 /KEY13 GND K0\nSW14 /KEY14 GND K0\nSW15 /KEY14.5 GND K0\nSW16 /KEY16 GND K0\nSW17 /KEY16 GND K0\nSW18 NC_01 GND K0\nSW19 GND /KEY19 K0\nSW30 /KEY30 GND K0\nSW31 /KEY31 GND K0\nSW32 /KEY32 GND K0\nSW33 /KEY33 GND K0\nSW34 /KEY34 GND K0\nSW35 /KEY35 GND K0\nSW36 GND /KEY36 K0\nSW37 /KEY37 GND K0\nSW38 GND /KEY38 K0\nSW39 /KEY39 GND K0\nSW50 /KEY50 GND K0\nSW51 /KEY51 GND K0\nSW52 GND /KEY52 K0\nSW53 /KEY53 GND K0\nSW54 /KEY54 GND K0\nSW55 /KEY55 GND K0\nSW56 /KEY56 GND K0\nSW57 /KEY57 GND K0\nSW58 /KEY58 GND K0\nSW59 /KEY59 GND K0\nSW70 /KEY70 GND K0\nSW71 NC_02 GND K0\nSW72 /KEY72 GND K0\nSW73 NC_03 GND K0\nU1 /KEY53 /KEY69 GND VCC /KEY68 /KEY52 /KEY36 /KEY19 /KEY0 /KEY1 /KEY20 /KEY37 GND VCC /KEY2 /KEY3 /KEY4 /KEY5 /KEY6 /KEY7 /KEY8 /KEY9 GND VCC /KEY10 /KEY11 /KEY12 /KEY13 /KEY14 /KEY14.5 Net-_J1-PadA7_ Net-_J1-PadA6_ GND VCC /KEY16 /KEY54 /KEY21 /KEY22 /KEY23 /KEY24 /KEY25 /KEY26 GND VCC /KEY82 /KEY81 /KEY27 /KEY28 /KEY29 /KEY30 /KEY31 /KEY32 GND VCC /KEY33 /KEY34 /KEY35 /KEY38 /KEY39 /KEY40 /KEY41 /KEY42 GND VCC /KEY43 /KEY44 /KEY45 /KEY46 /KEY47 /KEY48 /KEY49 /KEY50 GND VCC /KEY51 /KEY55 /KEY56 /KEY57 /KEY58 /KEY59 /KEY60 /KEY61 VCC GND /KEY62 /KEY63 /KEY64 /KEY65 /PDI /RST /KEY66 /KEY67 GND VCC /KEY70 /KEY72 /KEY74 /KEY78 /KEY79 /KEY80 ATXMEGA128A1U-AU\nJ1 GND +5V Net-_J1-PadA5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_04 +5V GND GND +5V Net-_J1-PadB5_ Net-_J1-PadA6_ Net-_J1-PadA7_ NC_05 +5V GND NC_06 USB_Type_C_2.0_Receptacle\nR1 Net-_J1-PadB5_ GND 5.1k\nP1 /PDI VCC NC_07 NC_08 /RST GND TC2030-IDC\nU2 +5V GND +5V NC_09 VCC MIC550X\nC1 VCC GND 10uf\nR2 Net-_J1-PadA5_ GND 5.1k\nSW74 /KEY74 GND K0\nSW75 NC_10 GND K0\nSW76 NC_11 GND K0\nSW77 NC_12 GND K0\nSW78 /KEY78 GND K0\nSW79 /KEY79 GND K0\nSW80 /KEY80 GND K0\nSW81 /KEY81 GND K0\nSW82 /KEY82 GND K0\nC2 GND VCC 10uf\nSW14.5 /KEY14.5 GND K0\n.end\n"
    },
    {
        "filename": "1358.cir",
        "prompt": "Create a circuit with two independent capacitive buttons. Each button consists of a 4.7nF capacitor connected between a pad (AJ2-PadL and AJ2-PadR) and ground (JOY_GND). Each pad also has a 3.3k\u03a9 pull-up resistor connected to separate nodes (NC_01 and NC_02 respectively). The circuit is intended to be connected to a 6-pin SMD audio connector.",
        "content": ".title KiCad schematic\nAJ2 JOY_GND JOY_GND Net-_AJ2-PadL_ NC_01 Net-_AJ2-PadR_ NC_02 AUDIO-CONNECTOR-6P-SMD-3440030P1\nC8 Net-_AJ2-PadL_ JOY_GND 4700pF\nR45 Net-_AJ2-PadL_ NC_03 3.3K\nC9 Net-_AJ2-PadR_ JOY_GND 4700pF\nR46 Net-_AJ2-PadR_ NC_04 3.3K\n.end\n"
    },
    {
        "filename": "1739.cir",
        "prompt": "Design a circuit that combines a PIR motion sensor with a light-dependent resistor (photoresistor) to control an output, potentially for a simple security or automated lighting system. The PIR sensor (U1) provides a digital signal indicating motion. A photoresistor (R13) adjusts sensitivity based on ambient light. The circuit includes an LM324 op-amp (U2) configured for signal processing, likely to combine the PIR and photoresistor signals. A 555 timer IC (U3) is used to generate a timed output pulse when motion is detected and the light level is appropriate. The output is driven through an NPN transistor (Q1) and a diode (D6). Several resistors (R1-R17) and capacitors (C1-C6) are used for biasing, filtering, and timing. The circuit incorporates multiple connectors (J1-J4) and switches (SW1, SW2) for input and control. Diodes (D1-D5, D7) are used for protection and signal routing.\n\n\n\n",
        "content": ".title KiCad schematic\nR13 NC_01 NC_02 R_PHOTO\nK1 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 AZ850P2-x\nQ2 NC_13 NC_14 NC_15 Q_NPN_EBC\nQ3 NC_16 NC_17 NC_18 Q_NPN_EBC\nD5 NC_19 NC_20 D\nD7 NC_21 NC_22 D\nR11 NC_23 NC_24 R\nR15 NC_25 NC_26 R\nR14 NC_27 NC_28 R\nR9 NC_29 NC_30 R\nJ4 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 Screw_Terminal_01x06\nJ1 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 Conn_02x04_Odd_Even\nJ2 NC_45 NC_46 NC_47 NC_48 Conn_01x04_Male\nJ3 NC_49 NC_50 NC_51 NC_52 Conn_01x04_Male\nSW2 NC_53 NC_54 SW_Resistave_Touch\nSW1 NC_55 NC_56 SW_Resistave_Touch\nU2 Net-_C3-Pad1_ Net-_C3-Pad2_ Net-_R1-Pad1_ +12V Net-_D1-Pad1_ Net-_C4-Pad1_ Net-_C5-Pad1_ Net-_D3-Pad2_ Net-_D1-Pad2_ Net-_C5-Pad1_ GND Net-_D2-Pad1_ Net-_C5-Pad1_ Net-_D4-Pad2_ LM324\nU1 Net-_C1-Pad1_ Net-_R1-Pad1_ GND PIR\nR1 Net-_R1-Pad1_ GND R\nR2 Net-_C3-Pad2_ Net-_C2-Pad1_ R\nR4 Net-_C3-Pad1_ Net-_C3-Pad2_ R\nC2 Net-_C2-Pad1_ GND CP\nC1 Net-_C1-Pad1_ GND CP\nR3 +12V Net-_C1-Pad1_ R\nC4 Net-_C4-Pad1_ Net-_C4-Pad2_ CP\nR6 Net-_C4-Pad2_ Net-_C3-Pad1_ R\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D\nD2 Net-_D2-Pad1_ Net-_D1-Pad1_ D\nR7 Net-_D2-Pad1_ GND R\nR5 +12V Net-_D1-Pad2_ R\nR8 Net-_C5-Pad1_ Net-_C4-Pad1_ R\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ D\nD4 Net-_D3-Pad1_ Net-_D4-Pad2_ D\nR10 Net-_D3-Pad1_ GND R\nR12 +12V Net-_C6-Pad1_ R\nC6 Net-_C6-Pad1_ GND CP\nC5 Net-_C5-Pad1_ Net-_C4-Pad1_ C\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ C\nU3 GND Net-_C6-Pad1_ +12V Net-_D3-Pad1_ +12V Net-_R16-Pad1_ NC_57 GND Net-_D6-Pad1_ 4538\nR16 Net-_R16-Pad1_ Net-_Q1-Pad2_ R\nR17 Net-_Q1-Pad2_ GND R\nQ1 GND Net-_Q1-Pad2_ Analog_0 2N3904\nD6 Net-_D6-Pad1_ Analog_0 D\n.end\n"
    },
    {
        "filename": "1667.cir",
        "prompt": "Create a microcontroller-based system with multiple communication interfaces, including SPI, UART, and RS-485, along with a USB interface for programming and communication. The system features an ATmega2560 and an ATmega328PB microcontroller, each with its own crystal oscillator and supporting circuitry. Include an SD card interface, a CAN transceiver (MCP25625), and a DC-DC converter for generating a 12V supply from a 24V input. Implement level shifting for the SD card interface using NMOS transistors. Provide visual indication of TX/RX activity on UART lines via LEDs. Include ESD protection on communication lines using TVS diodes (LM4040). Incorporate a USB-to-serial converter (FT230XS) for programming and communication with the ATmega2560. Include a 6-pin AVR-ISP header for both microcontrollers. The system should be powered by +5V and +24V supplies.",
        "content": ".title KiCad schematic\nU1 NC_01 RXD0 TXD0 NC_02 NC_03 D4 NC_04 NC_05 NC_06 +5V GND RXD2 TXD2 NC_07 NC_08 NC_09 NC_10 NC_11 SS SCK MOSI MISO NC_12 NC_13 NC_14 Net-_R4-Pad2_ NC_15 NC_16 NC_17 RESET +5V GND Net-_C1-Pad1_ Net-_C2-Pad1_ NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 RXD1 TXD1 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 +5V GND RXD3 TXD3 D54 D55 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 +5V GND NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 +5V GND Net-_C9-Pad1_ NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 ATMEGA2560-16AUR\nY1 Net-_C1-Pad1_ Net-_C2-Pad1_ Crystal\nC1 Net-_C1-Pad1_ GND C\nC2 Net-_C2-Pad1_ GND C\nR4 Net-_D1-Pad2_ Net-_R4-Pad2_ R\nD1 GND Net-_D1-Pad2_ LED\nR5 +5V RESET R\nC3 +5V GND C\nC4 +5V GND C\nC5 +5V GND C\nC7 +5V GND C\nC8 +5V GND C\nC9 Net-_C9-Pad1_ GND C\nC10 RESET GND C\nD2 Net-_C9-Pad1_ GND LM4040DBZ-3\nR6 +5V Net-_C9-Pad1_ R\nJ1 MISO +5V SCK MOSI RESET GND AVR-ISP-6\nJ2 DTR TXD0 RXD0 +5V GND GND FTDI_Header\nC6 RESET DTR C\nR1 SCK rSCK R\nR2 MOSI rMOSI R\nR3 MISO rMISO R\nU2 NC_71 NC_72 NC_73 +5V GND NC_74 Net-_C14-Pad1_ Net-_C13-Pad1_ NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 SpdMOSI SpdMISO SpdSCK +5V NC_81 Net-_C11-Pad1_ GND NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 SpdRESET SpdRXD SpdTXD NC_89 ATmega328PB-AU\nY2 Net-_C13-Pad1_ Net-_C14-Pad1_ Crystal\nC13 Net-_C13-Pad1_ GND C\nC14 Net-_C14-Pad1_ GND C\nC15 +5V GND C\nC11 Net-_C11-Pad1_ GND C\nD3 Net-_C11-Pad1_ GND LM4040DBZ-3\nR7 +5V Net-_C11-Pad1_ R\nR8 +5V SpdRESET R\nC12 SpdRESET GND C\nJ3 SpdMISO +5V SpdSCK SpdMOSI SpdRESET GND AVR-ISP-6\nJ4 SpdDTR SpdTXD SpdRXD +5V GND GND FTDI_Header\nC16 SpdRESET SpdDTR C\nU9 RXD1 DIR1 DIR1 TXD1 GND NC_90 NC_91 +5V MAX485E\nC30 +5V GND C\nU10 RXD2 DIR2 DIR2 TXD2 GND NC_92 NC_93 +5V MAX485E\nC31 +5V GND C\nU11 RXD3 DIR3 DIR3 TXD3 GND 485A3 485B3 +5V MAX485E\nC32 +5V GND C\nR28 Net-_D6-Pad2_ +5V R\nD6 RXD1 Net-_D6-Pad2_ LED\nR29 Net-_D7-Pad2_ +5V R\nD7 TXD1 Net-_D7-Pad2_ LED\nR30 Net-_D8-Pad2_ +5V R\nD8 RXD2 Net-_D8-Pad2_ LED\nR31 Net-_D9-Pad2_ +5V R\nD9 TXD2 Net-_D9-Pad2_ LED\nR32 Net-_D10-Pad2_ +5V R\nD10 RXD3 Net-_D10-Pad2_ LED\nR33 Net-_D11-Pad2_ +5V R\nD11 TXD3 Net-_D11-Pad2_ LED\nU12 SpdRXD xxxxxxxxxx xxxxxxxxxx SpdTXD GND 485A3 485B3 +5V MAX485E\nC33 +5V GND C\nR34 Net-_D12-Pad2_ +5V R\nD12 SpdRXD Net-_D12-Pad2_ LED\nR35 Net-_D13-Pad2_ +5V R\nD13 SpdTXD Net-_D13-Pad2_ LED\nU3 +5V NC_94 NC_95 NC_96 GND NC_97 NC_98 Net-_C25-Pad1_ Net-_C21-Pad1_ GND NC_99 NC_100 D4 rSCK rMOSI rMISO SS Net-_C18-Pad1_ +5V Net-_U3-Pad20_ Net-_U3-Pad21_ NC_101 NC_102 Net-_U3-Pad20_ NC_103 GND +5V Net-_U3-Pad21_ MCP25625-x-SS\nC18 Net-_C18-Pad1_ GND C\nC17 +5V GND C\nR9 Net-_C18-Pad1_ +5V R\nC21 Net-_C21-Pad1_ GND C\nC25 Net-_C25-Pad1_ GND C\nY3 Net-_C21-Pad1_ Net-_C25-Pad1_ Crystal\nJ5 Net-_J5-Pad1_ Net-_C19-Pad1_ Net-_C20-Pad1_ Net-_C19-Pad2_ Net-_J5-Pad5_ USB_B\nU4 Net-_U4-Pad1_ Net-_U4-Pad2_ Net-_C24-Pad1_ Net-_U4-Pad4_ Net-_C19-Pad2_ NC_104 Net-_D5-Pad1_ Net-_R12-Pad2_ Net-_R11-Pad2_ Net-_C24-Pad1_ Net-_C24-Pad1_ +5V Net-_C19-Pad2_ Net-_D4-Pad1_ Net-_J6-Pad1_ Net-_R13-Pad2_ FT230XS\nR15 Net-_D4-Pad2_ Net-_C24-Pad1_ R\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nR16 Net-_D5-Pad2_ Net-_C24-Pad1_ R\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED\nR13 Net-_J5-Pad1_ Net-_R13-Pad2_ R\nR14 Net-_R13-Pad2_ Net-_C19-Pad2_ R\nR12 Net-_C20-Pad1_ Net-_R12-Pad2_ R\nR11 Net-_C19-Pad1_ Net-_R11-Pad2_ R\nC24 Net-_C24-Pad1_ Net-_C19-Pad2_ C\nC20 Net-_C20-Pad1_ Net-_C19-Pad2_ C\nC19 Net-_C19-Pad1_ Net-_C19-Pad2_ C\nC23 +5V Net-_C19-Pad2_ C\nC22 +5V Net-_C19-Pad2_ CP\nR10 Net-_C19-Pad2_ Net-_J5-Pad5_ R\nU5 Net-_J6-Pad1_ +5V GND SpdRXD Net-_U4-Pad1_ RXD0 ADG779\nC27 GND +5V C\nR17 +5V Net-_J6-Pad1_ R\nU6 Net-_J6-Pad1_ +5V GND SpdTXD Net-_U4-Pad4_ TXD0 ADG779\nC28 GND +5V C\nU7 Net-_J6-Pad1_ +5V GND SpdDTR Net-_U4-Pad2_ DTR ADG779\nC29 GND +5V C\nJ6 Net-_J6-Pad1_ Net-_C19-Pad2_ Conn_01x02\nJ7 NC_105 3V3ssSD 3V3MOSI +3V3 3V3SCK GND 3V3MISO NC_106 NC_107 Micro_SD_Card\nQ3 3V3MISO rMISO 3V3MISO Q_NMOS_GDS\nQ2 3V3SCK rSCK 3V3SCK Q_NMOS_GDS\nQ1 3V3MOSI rMOSI 3V3MOSI Q_NMOS_GDS\nR20 rMISO +5V R\nR19 rSCK +5V R\nR18 rMOSI +5V R\nR23 +3V3 3V3MOSI R\nR24 +3V3 3V3SCK R\nR25 +3V3 3V3MISO R\nQ4 3V3ssSD D54 3V3ssSD Q_NMOS_GDS\nR21 D54 +5V R\nR26 +3V3 3V3ssSD R\nQ5 3V3ssFlash D55 3V3ssFlash Q_NMOS_GDS\nR22 D55 +5V R\nR27 +3V3 3V3ssFlash R\nC26 +3V3 GND C\nU8 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 M25PX32-VMW\nQ6 Net-_D14-Pad2_ NC_116 +24V Q_PMOS_GDS\nD14 +24V Net-_D14-Pad2_ D_Zener\nR36 Net-_D14-Pad2_ GND R\nU13 Net-_C36-Pad2_ Net-_R37-Pad2_ Net-_R40-Pad2_ Net-_C34-Pad2_ Net-_Q7-Pad3_ Net-_Q7-Pad1_ Net-_C35-Pad2_ +24V Net-_C34-Pad2_ LM25085MY\nR37 +24V Net-_R37-Pad2_ R\nC34 +24V Net-_C34-Pad2_ CP\nC35 +24V Net-_C35-Pad2_ C\nC36 +24V Net-_C36-Pad2_ C\nR39 +24V Net-_Q7-Pad3_ R\nR38 +24V Net-_C36-Pad2_ R\nD15 Net-_D15-Pad1_ Net-_C34-Pad2_ D_Schottky\nQ7 Net-_Q7-Pad1_ Net-_D15-Pad1_ Net-_Q7-Pad3_ Q_PMOS_GDS\nL1 Net-_D15-Pad1_ +12V L\nC37 +12V Net-_C34-Pad2_ C\nR40 +12V Net-_R40-Pad2_ R\nR41 Net-_R40-Pad2_ Net-_C34-Pad2_ R\nC38 +12V Net-_C34-Pad2_ CP\n.end\n"
    },
    {
        "filename": "1028.cir",
        "prompt": "Design a circuit featuring a MAX6636 thermocouple amplifier with I2C communication. The circuit includes power supply decoupling with a 100nF capacitor, pull-up resistors for SDA, SCK, and Alert lines, and connection points for a 12-pin header (thermocouple input and power/ground) and a 3-pin header (Over Temperature, Standby, and Ground signals). Include 2200pF capacitors on each thermocouple input pin. The I2C interface is exposed via a separate header.",
        "content": ".title KiCad schematic\nU1 /1+ /1- /2+ /2- /3+ /3- /4+ /4- /5+ /5- /6- /6+ ~STBY GND ~OVERT VCC ~ALRT SDA SCK GND MAX6636\nJ3 VCC SDA SCK ~ALRT GND I2C\nJ1 /1- /1+ /2- /2+ /3- /3+ /4- /4+ /5- /5+ /6- /6+ Conn_01x12\nC2 /2- /2+ 2200pF\nC1 /1- /1+ 2200pF\nC3 /3- /3+ 2200pF\nC4 /4- /4+ 2200pF\nC5 /5- /5+ 2200pF\nC6 /6- /6+ 2200pF\nC7 VCC GND 100nF\nJ2 ~OVERT ~STBY GND Conn_01x03\nR1 VCC SDA SD\nR2 VCC SCK SC\nR3 VCC ~ALRT AL\nR4 VCC ~OVERT OV\nR5 VCC ~STBY ST\n.end\n"
    },
    {
        "filename": "1249.cir",
        "prompt": "Design a circuit with a 24-pin ATX power connector (J3), a 9-pin connector (J1), a header with multiple ground and no-connect pins (J2), and two LEDs (D1, D2). The ATX connector is directly connected to one side of both LEDs. The other sides of the LEDs are connected to separate no-connect pins. The 9-pin connector is connected to the same ground as the header and ATX connector. The header provides ground connections and several unconnected pins.",
        "content": ".title KiCad schematic\nJ2 Net-_J1-Pad16_ NC_01 GND NC_02 GND NC_03 GND NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 GND NC_11 GND GND GND NC_12 NC_13 NC_14 NC_15 GND ATX24\nD1 NC_16 NC_17 LED\nD2 NC_18 NC_19 LED\nJ1 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 Net-_J1-Pad16_ NC_35 NC_36 CONN_02X09\nJ3 Net-_J1-Pad16_ NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 ATX_24PIN\n.end\n"
    },
    {
        "filename": "1351.cir",
        "prompt": "Design a circuit with a 3-pin input connector (/D0, /D1, /PIR) and a 2-pin power connector (VCC, GND), and a 2-pin output connector (/OUT, GND). The circuit uses four NPN transistors (BC547) \u2013 Q1, Q2, Q3, and Q4 \u2013 and several small-value resistors (R_Small). Q1 and Q2 share a common emitter connection to GND via R3. Q1's collector is connected to /D0 via R1, and Q2's collector is connected to /PIR via R2. Q3's base is connected to VCC, and its collector is connected to /D1 via R4. Q4's base is connected to Q3's emitter, Q4's emitter is connected to /D1, and Q4's collector is connected to /OUT. A resistor (R6) connects /OUT to GND. The overall function is a logic gate or signal processing circuit utilizing the transistors as switches, influenced by the input signals /D0, /D1, and /PIR.",
        "content": ".title KiCad schematic\nR4 Net-_Q3-Pad2_ /D1 R_Small\nR5 Net-_Q4-Pad2_ Net-_Q1-Pad3_ R_Small\nR6 GND /OUT R_Small\nR1 Net-_Q1-Pad2_ /D0 R_Small\nR2 Net-_Q2-Pad2_ /PIR R_Small\nR3 GND Net-_Q1-Pad3_ R_Small\nJ1 /D0 /D1 /PIR Conn_01x03_Male\nJ2 VCC GND Conn_01x02_Male\nJ3 /OUT GND Conn_01x02_Male\nQ1 VCC Net-_Q1-Pad2_ Net-_Q1-Pad3_ BC547\nQ2 VCC Net-_Q2-Pad2_ Net-_Q1-Pad3_ BC547\nQ3 VCC Net-_Q3-Pad2_ Net-_Q3-Pad3_ BC547\nQ4 Net-_Q3-Pad3_ Net-_Q4-Pad2_ /OUT BC547\n.end\n"
    },
    {
        "filename": "1760.cir",
        "prompt": "Design a circuit featuring an ESP-12E module for WiFi communication, powered via USB with voltage regulation using a MIC5524. Include a 3.3V pull-up resistor on the ESP-12E's RXD pin, and a push button connected to ground to potentially reset or control the ESP-12E. Provide USB connectivity via a USB_OTG connector and two 12/16-pin connectors for GPIO access (SCK, MISO, MOSI). Include decoupling capacitors for both VBUS and 3.3V rails.",
        "content": ".title KiCad schematic\nU1 Net-_R1-Pad2_ NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 /3.3V GND NC_07 NC_08 NC_09 NC_10 NC_11 /RXD NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 ESP-12E\nR2 NC_19 /RXD 1K\nSW1 Net-_R1-Pad2_ GND SW_Push\nR1 /3.3V Net-_R1-Pad2_ 10k\nU2 GND MIC5524\nC2 /Voltage Regulation/3.3V GND 10uF\nC1 /Voltage Regulation/VBUS GND 10uF\nR3 /Voltage Regulation/VBUS /Voltage Regulation/EN 10k\nP1 NC_20 NC_21 NC_22 NC_23 GND NC_24 USB_OTG\nC3 NC_25 GND 5uF\nP2 NC_26 NC_27 NC_28 /Connectors/GPIO14/SCK /Connectors/GPIO12/MISO /Connectors/GPIO13/MOSI NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 CONN_01X12\nP3 NC_35 NC_36 NC_37 /Connectors/GPIO12/MISO /Connectors/GPIO13/MOSI /Connectors/GPIO14/SCK NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 GND NC_44 NC_45 NC_46 CONN_01X16\n.end\n"
    },
    {
        "filename": "1589.cir",
        "prompt": "Design a digital circuit featuring a reference counter, a working counter, and interconnecting logic. The circuit includes a component labeled \"U1\" connecting a reference signal to a working counter and a specification signal. \"U2\" connects the working counter output to an SMM-102-02-S-S component. \"U3\" is another SMM-102-02-S-S component connected to unused nodes. \"U4\" connects a counter output to an SMM-102-02-S-S component. A connector \"P1\" links the reference counter, working counter, and a specification signal to a 4-pin connector.",
        "content": ".title KiCad schematic\nU1 WORKING_1 NC_01 NC_02 REFERENCE COUNTER WORKING_6 SPEC\nU2 WORKING_1 WORKING_6 SMM-102-02-S-S\nU3 NC_03 NC_04 SMM-102-02-S-S\nU4 COUNTER REFERENCE SMM-102-02-S-S\nP1 REFERENCE COUNTER WORKING_6 WORKING_1 CONN_01X04\n.end\n"
    },
    {
        "filename": "712.cir",
        "prompt": "Create a simple SPICE netlist with a title \"KiCad schematic\", two nodes named \"N2\" and \"N1\", and connections to voltage sources \"V20190807\" and \"OHWLOGO\" respectively. The netlist should include the standard `.title` and `.end` statements.",
        "content": ".title KiCad schematic\nN2 V20190807\nN1 OHWLOGO\n.end\n"
    },
    {
        "filename": "783.cir",
        "prompt": "Design a circuit with an instrumentation amplifier (AD8620) configured as a voltage follower with a high-pass filter on the input. The input signal is a pulsed voltage source (0V to 3V) with a pulse width of 100ns, rise/fall times of 1ns, and a period of 20ns, repeated 100 times. A 0.0001uF capacitor and a 150k\u03a9 resistor form the high-pass filter, connected to the non-inverting input of the amplifier. A 240k\u03a9 resistor and a 10k\u03a9 resistor provide voltage division and bias for the amplifier's inverting input. The amplifier's output is labeled \"out\". The circuit is powered by 15V (VDD) and 15V (VSS) rails. Simulate the circuit for 300ns with a 15ps timestep. Include appropriate ground connections.",
        "content": ".title KiCad schematic\nR2 Net-_C2-Pad2_ GND 10k\nR1 Net-_R1-Pad1_ Net-_C2-Pad2_ 240k\nR3 Net-_C1-Pad1_ GND 150k\nC2 out Net-_C2-Pad2_ 0.03u\nC1 Net-_C1-Pad1_ in 0.0001u\nV2 in GND pulse(0 3 100n 1n 1n 20n 100n)\nD1 GND Net-_C1-Pad1_ D\nV1 GND Net-_R1-Pad1_ dc 12\nV3 VDD GND dc 15\nV4 GND VSS dc 15\nU1 out Net-_C1-Pad1_ Net-_C2-Pad2_ AD8620\n.tran 15p 300n\n.end\n"
    },
    {
        "filename": "1010.cir",
        "prompt": "Create a 4x4 keypad matrix circuit using diodes to prevent ghosting. The circuit includes 16 diodes (D1-D16), one for each key, connected between row and column lines. There are 4 row lines (ROW0-ROW3) and 4 column lines (COL0-COL3). Each row line is connected to a switch (SW1-SW16) representing a key. A Teensy 2.0 microcontroller (U1) is present, connected to all row and column lines for reading key presses. Include ground connections via mounting holes (H1-H8).",
        "content": ".title KiCad schematic\nSW1 ROW3 Net-_D1-Pad1_ 7\nD1 Net-_D1-Pad1_ COL0 DIODE\nSW2 ROW3 Net-_D2-Pad1_ 8\nD2 Net-_D2-Pad1_ COL1 DIODE\nSW3 ROW3 Net-_D3-Pad1_ 9\nD3 Net-_D3-Pad1_ COL2 DIODE\nSW5 ROW2 Net-_D5-Pad1_ 4\nD5 Net-_D5-Pad1_ COL0 DIODE\nSW6 ROW2 Net-_D6-Pad1_ 5\nD6 Net-_D6-Pad1_ COL1 DIODE\nSW7 ROW2 Net-_D7-Pad1_ 6\nD7 Net-_D7-Pad1_ COL2 DIODE\nSW9 ROW1 Net-_D9-Pad1_ 1\nD9 Net-_D9-Pad1_ COL0 DIODE\nSW13 ROW0 Net-_D13-Pad1_ 0\nD13 Net-_D13-Pad1_ COL0 DIODE\nSW10 ROW1 Net-_D10-Pad1_ 2\nD10 Net-_D10-Pad1_ COL1 DIODE\nSW14 ROW0 Net-_D14-Pad1_ .\nD14 Net-_D14-Pad1_ COL1 DIODE\nSW11 ROW1 Net-_D11-Pad1_ 3\nD11 Net-_D11-Pad1_ COL2 DIODE\nSW15 ROW0 Net-_D15-Pad1_ /\nD15 Net-_D15-Pad1_ COL2 DIODE\nSW4 ROW3 Net-_D4-Pad1_ -\nD4 Net-_D4-Pad1_ COL3 DIODE\nSW8 ROW2 Net-_D8-Pad1_ *\nD8 Net-_D8-Pad1_ COL3 DIODE\nSW12 ROW1 Net-_D12-Pad1_ +\nD12 Net-_D12-Pad1_ COL3 DIODE\nSW16 ROW0 Net-_D16-Pad1_ Enter\nD16 Net-_D16-Pad1_ COL3 DIODE\nU1 GND NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 ROW4 COL0 COL1 COL2 COL3 ROW0 ROW1 ROW2 ROW3 NC_18 NC_19 NC_20 NC_21 Teensy2.0\nSW17 ROW4 Net-_D17-Pad1_ Blank1\nD17 Net-_D17-Pad1_ COL0 DIODE\nSW18 ROW4 Net-_D18-Pad1_ Blank2\nD18 Net-_D18-Pad1_ COL1 DIODE\nH1 GND MountingHole_Pad\nH8 GND MountingHole_Pad\nH7 GND MountingHole_Pad\nH6 GND MountingHole_Pad\nH5 GND MountingHole_Pad\nH4 GND MountingHole_Pad\nH3 GND MountingHole_Pad\nH2 GND MountingHole_Pad\n.end\n"
    },
    {
        "filename": "1701.cir",
        "prompt": "Design a circuit featuring two 65C22 Versatile Interface Adapters (VIAs) connected to an ADB (Apple Desktop Bus) interface and a Real-Time Clock (RTC). The circuit includes ADB connections for data (ADB-DIO), clock (ADB-SCLK), strobe (ADB-ST0, ADB-ST1), interrupt (ADB-INT*), and chip select (/RTC-CS*, /ADBF). Both VIAs share common data, address, and control lines including /D_31_ through /D_24_, /A_12_ through /A_9_, RESET*, and R-W*. A button (BT1) is included. The RTC is connected to the first VIA via /RTC-1HZ, /RTC-O, and /RTC-CLK. Power rails VBLK* and +5F-ADB are present, along with a ground connection (/GNDF-ADB). The ADB interface is exposed through connectors J9 and J10 (ADB_CONN). An inductor (L1) is used for filtering on the ADB data line (/ADB0).\n\n\n\n",
        "content": ".title KiCad schematic\nUK12 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 /RTC-O /RTC-CLK /RTC-CS* ADB-INT* ADB-ST0 ADB-ST1 NC_09 NC_10 ADB-SCLK ADB-DIO NC_11 R-W* NC_12 PU E /D_31_ /D_30_ /D_29_ /D_28_ /D_27_ /D_26_ /D_25_ /D_24_ RESET* /A_12_ /A_11_ /A_10_ /A_9_ /RTC-1HZ VBLK* 65C22\nUK11 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 VBLK* NC_28 NC_29 NC_30 R-W* NC_31 PU E /D_31_ /D_30_ /D_29_ /D_28_ /D_27_ /D_26_ /D_25_ /D_24_ RESET* /A_12_ /A_11_ /A_10_ /A_9_ NC_32 NC_33 65C22\nUL11 NC_34 /ADB0 /ADB0 RESET* NC_35 NC_36 ADB-SCLK ADB-DIO ADB-INT* NC_37 NC_38 NC_39 NC_40 ADB-ST0 ADB-ST1 ADB\nJ9 Net-_J9-Pad~_ ADB_CONN\nJ10 /ADBF ADB_CONN\nL1 NC_41 /ADB0 NC_42 NC_43 /GNDF-ADB /+5F-ADB /ADBF NC_44 LNET\nBT1 Button\nUK4 /RTC-1HZ NC_45 NC_46 NC_47 /RTC-CS* /RTC-O /RTC-CLK NC_48 RTC\n.end\n"
    },
    {
        "filename": "364.cir",
        "prompt": "Design a circuit with a 24V power supply, a BC549 NPN transistor configured as a common-emitter amplifier, input and output coupling capacitors (2.2uF and 22uF respectively), and biasing resistors (22k, 6.8k, 4.7k, and 1.8k). Include connectors for the 24V supply, ground, input signal, and output signal. The input capacitor connects the input signal to the base of the transistor, and the output capacitor connects the collector of the transistor to the output signal. The emitter resistor is connected to ground.",
        "content": ".title KiCad schematic\nQ1 Net-_C3-Pad2_ Net-_C1-Pad1_ Net-_C2-Pad1_ BC549\nR1 Net-_C1-Pad1_ +24V 22K\nR2 GND Net-_C1-Pad1_ 6.8K\nR4 GND Net-_C2-Pad1_ 1.8K\nC2 Net-_C2-Pad1_ GND 22uF\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 2.2uF\nP1 GND Net-_C1-Pad2_ CONN\nR3 Net-_C3-Pad2_ +24V 4.7K\nP2 Net-_C3-Pad1_ GND CONN\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 2.2uF\nP3 +24V GND CONN\n.end\n"
    },
    {
        "filename": "411.cir",
        "prompt": "Create a circuit with two connectors. Connector J1 is a 2x5 header with pins labeled NC_01, /SWDCLK, NC_02, /SWDIO, GND, GND, +3V3, +3V3, +5V, +5V. Connector J2 is a 1x4 header with pins labeled +3V3, /SWDIO, /SWDCLK, GND. Connect the +3V3 pins of both connectors together. Connect the /SWDIO pins of both connectors together. Connect the /SWDCLK pins of both connectors together. Connect the GND pins of both connectors together.",
        "content": ".title KiCad schematic\nJ1 NC_01 /SWDCLK NC_02 /SWDIO GND GND +3V3 +3V3 +5V +5V Conn_02x05_Odd_Even\nJ2 +3V3 /SWDIO /SWDCLK GND Conn_01x04\n.end\n"
    },
    {
        "filename": "440.cir",
        "prompt": "Design a dual adjustable power supply circuit using an LM317 positive voltage regulator and an LM337 negative voltage regulator. The circuit should accept a single DC input voltage (IN) and provide both positive (/Vdd-OUT) and negative (/Vss-OUT) regulated output voltages. Utilize potentiometers (represented by resistors R1 and R4 with fixed resistors R2 and R3) to adjust the output voltages. Include input and output filtering capacitors (C1, C2, C5, C6, C3, C4) for stability. Employ diodes (D1, D2, D3, D4) to prevent backfeeding between the regulators and input. Connect the input voltage to a connector (J1) and the output voltages to another connector (J2). Ground all components appropriately.",
        "content": ".title KiCad schematic\nU1 Net-_C3-Pad1_ /Vdd-OUT /Vdd-IN LM317_3PinPackage\nU2 Net-_C4-Pad2_ /Vss-IN /Vss-OUT LM337_TO220\nR1 /Vdd-OUT Net-_C3-Pad1_ 220\nR2 Net-_C3-Pad1_ GND 3300\nC3 Net-_C3-Pad1_ GND 10u\nC5 /Vdd-OUT GND 25u\nC1 /Vdd-IN GND 1u\nC4 GND Net-_C4-Pad2_ 10u\nR3 GND Net-_C4-Pad2_ 3300\nR4 Net-_C4-Pad2_ /Vss-OUT 220\nC6 GND /Vss-OUT 25u\nC2 GND /Vss-IN 1u\nJ1 GND GND /Vdd-IN /Vss-IN IN\nJ2 GND GND /Vdd-OUT /Vss-OUT OUT\nD1 /Vdd-IN /Vdd-OUT 1N4007\nD3 /Vdd-OUT Net-_C3-Pad1_ 1N4007\nD2 /Vss-OUT /Vss-IN 1N4007\nD4 Net-_C4-Pad2_ /Vss-OUT 1N4007\n.end\n"
    },
    {
        "filename": "158.cir",
        "prompt": "Design a dual \u00b118V DC power supply with filtering, reverse polarity protection, and visual indication of power presence. The input is provided via a 3-pin screw terminal (AC18A, AC18B, GND). The supply utilizes two L7818 +18V regulators, one for the positive rail and one for the negative rail. Each rail includes input and output filtering capacitors (470uF and 220nF). Reverse polarity protection is implemented using diodes (1N4007) on both the positive and negative rails. A bridge rectifier (D3) is used for AC input rectification. Power presence is indicated by two LEDs (D5 and D6), one for each rail, with current limiting resistors (R1 and R2). Additional filtering capacitors (3300uF) are present on both the positive and negative rails. A final diode (D7) provides additional protection to the 0V rail. The output is provided via a 3-pin screw terminal (+18VDC, 0VDC, -18VDC). Include mounting holes for physical support.",
        "content": ".title KiCad schematic\nD3 Net-_C2-Pad1_ /AC18B /AC18A /-18VDC D_Bridge_+AA-\nU1 Net-_C2-Pad1_ /0VDC /+18VDC L7818\nU2 GND /-18VDC /0VDC L7818\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 220nF\nC3 Net-_C2-Pad1_ Net-_C2-Pad2_ 3300uF\nC4 /0VDC /-18VDC 470uF\nC1 /+18VDC /0VDC 470uF\nC6 GND /-18VDC 220nF\nD1 /+18VDC /0VDC 1N4007\nD2 Net-_C2-Pad2_ /+18VDC 1N4007\nD4 /0VDC /-18VDC 1N4007\nR1 /0VDC Net-_D5-Pad2_ R\nR2 /0VDC Net-_D6-Pad1_ R\nD5 /+18VDC Net-_D5-Pad2_ LED\nD6 Net-_D6-Pad1_ /-18VDC LED\nD7 GND /0VDC 1N4007\nC5 /-18VDC GND 3300uF\nJ1 /AC18B GND /AC18A Screw_Terminal_01x03\nJ2 /-18VDC /0VDC /+18VDC Screw_Terminal_01x03\nH1 MountingHole\nH2 MountingHole\nH3 MountingHole\nH4 MountingHole\n.end\n"
    },
    {
        "filename": "698.cir",
        "prompt": "Create a circuit with a 100uF capacitor (C1) connected to two 8-pin connectors (P5 and P7). Connector P5 is also connected to a 4-pin connector (P6) and an 8-pin connector (P4). Connector P7 shares connections with P5. Two 15-pin connectors (P2 and P3) are present, with some connections to a 19-pin connector (P1). The connections between the connectors appear to be largely unused (\"NC\" designations), suggesting a breakout board or adapter configuration.",
        "content": ".title KiCad schematic\nP6 Net-_P5-Pad6_ Net-_P5-Pad5_ Net-_P5-Pad4_ Net-_P5-Pad3_ CONN_01X04\nP4 Net-_P3-Pad10_ Net-_P3-Pad9_ Net-_P3-Pad8_ Net-_P3-Pad7_ Net-_P4-Pad5_ Net-_P4-Pad5_ Net-_P3-Pad4_ Net-_P3-Pad3_ CONN_01X08\nP5 Net-_C1-Pad2_ Net-_P5-Pad2_ Net-_P5-Pad3_ Net-_P5-Pad4_ Net-_P5-Pad5_ Net-_P5-Pad6_ Net-_C1-Pad2_ Net-_C1-Pad1_ CONN_01X08\nP2 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 Net-_P1-Pad2_ NC_12 Net-_P1-Pad1_ NC_13 CONN_01X15\nP3 NC_14 NC_15 Net-_P3-Pad3_ Net-_P3-Pad4_ NC_16 NC_17 Net-_P3-Pad7_ Net-_P3-Pad8_ Net-_P3-Pad9_ Net-_P3-Pad10_ NC_18 NC_19 NC_20 NC_21 NC_22 CONN_01X15\nP7 Net-_C1-Pad2_ Net-_P5-Pad2_ NC_23 NC_24 NC_25 Net-_C1-Pad1_ NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 CONN_01X19\nP1 Net-_P1-Pad1_ Net-_P1-Pad2_ NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 CONN_01X19\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 100u\n.end\n"
    },
    {
        "filename": "705.cir",
        "prompt": "Design a multi-output power supply circuit with adjustable voltage rails. The circuit should include:\n\n1.  A 24V input stage with large filtering capacitors (2200uF and 1400uF).\n2.  A +12V rail generated using an LM317 adjustable voltage regulator, with input filtering and output filtering. Include a diode for reverse polarity protection. A trimmer potentiometer allows for voltage adjustment. An MJE2955T transistor is used to enhance the +12V output.\n3.  A +5V rail generated using an L7805 fixed voltage regulator, with input and output filtering. An MJE2955T transistor is used to enhance the +5V output.\n4.  A +3.3V rail generated using an AZ1117-ADJ adjustable voltage regulator, with input and output filtering. Include a diode for reverse polarity protection. A trimmer potentiometer allows for voltage adjustment. An MJE2955T transistor is used to enhance the +3.3V output.\n5.  Multiple screw terminal connectors for input (24V, GND) and outputs (+12V, +5V, +3.3V, GND).\n6.  Additional filtering capacitors on each rail (0.1uF, 1uF, 10uF, 0.33uF, 0.47nF).\n7.  Resistors for the LM317 regulators (330R and 10R).\n8.  A 2.838k resistor associated with the +12V rail.\n9.  Trimmer potentiometers (POT_TRIM) for adjusting the +12V and +3.3V rails.\n\n\n\n",
        "content": ".title KiCad schematic\nR2 Net-_C3-Pad1_ /for_+5 10\nU2 Net-_C3-Pad1_ GND +5V L7805\nJ4 +5V GND Screw_Terminal_01x02\nJ5 +5V GND Screw_Terminal_01x02\nC3 Net-_C3-Pad1_ GND C\nC7 +5V GND C\nC4 Net-_C3-Pad1_ GND CP\nC9 +5V GND CP\nR1 Net-_C1-Pad1_ /for_+12 10\nU1 Net-_C5-Pad1_ +12V Net-_C1-Pad1_ LM317_3PinPackage\nC2 Net-_C1-Pad1_ GND C\nC1 Net-_C1-Pad1_ GND .1uF\nC6 +12V GND C\nC8 +12V GND 1uF\nR3 +12V Net-_C5-Pad1_ 330R\nD2 +12V Net-_C5-Pad1_ IN4001\nR4 Net-_C10-Pad1_ /for_adj1 10\nU3 Net-_C33-Pad1_ /ADJ_1 Net-_C10-Pad1_ LM317_3PinPackage\nC11 Net-_C10-Pad1_ GND C\nC10 Net-_C10-Pad1_ GND .1uF\nC13 /ADJ_1 GND C\nC14 /ADJ_1 GND 1uF\nR5 /ADJ_1 Net-_C33-Pad1_ 330R\nD4 /ADJ_1 Net-_C33-Pad1_ IN4001\nRV2 Net-_C33-Pad1_ Net-_C33-Pad1_ Net-_RV1-Pad1_ POT_TRIM\nJ6 /ADJ_1 GND Screw_Terminal_01x02\nJ7 /ADJ_1 GND Screw_Terminal_01x02\nD3 Net-_C10-Pad1_ /ADJ_1 IN4001\nD1 Net-_C1-Pad1_ +12V IN4001\nR6 Net-_C29-Pad1_ /for_adj2 10\nU4 Net-_C34-Pad1_ /ADJ_2 Net-_C29-Pad1_ LM317_3PinPackage\nC18 /ADJ_2 GND C\nC19 /ADJ_2 GND 1uF\nR7 /ADJ_2 Net-_C34-Pad1_ 330R\nD6 /ADJ_2 Net-_C34-Pad1_ IN4001\nRV3 Net-_C34-Pad1_ Net-_C34-Pad1_ Net-_RV3-Pad3_ POT_TRIM\nJ8 /ADJ_2 GND Screw_Terminal_01x02\nJ9 /ADJ_2 GND Screw_Terminal_01x02\nD5 Net-_C29-Pad1_ /ADJ_2 IN4001\nJ10 +3V3 GND Screw_Terminal_01x02\nJ11 +3V3 GND Screw_Terminal_01x02\nC20 /for_+3 GND .47nf\nC21 +3V3 GND .33uf\nJ1 +24V Screw_Terminal_01x01\nJ12 GND Screw_Terminal_01x01\nC24 +24V GND 1400uF\nC23 +24V GND 2200uF\nU12 Net-_C10-Pad1_ /ADJ_1 /for_adj1 MJE2955T\nU8 Net-_C3-Pad1_ +5V /for_+5 MJE2955T\nU7 Net-_C1-Pad1_ +12V /for_+12 MJE2955T\nU13 Net-_C29-Pad1_ /ADJ_2 /for_adj2 MJE2955T\nU6 GND +3V3 /for_+3 AZ1117-ADJ\nR8 Net-_C5-Pad1_ GND 2K838R\nC30 Net-_C29-Pad1_ GND C\nC29 Net-_C29-Pad1_ GND .1uF\nC5 Net-_C5-Pad1_ GND 10uF\nC33 Net-_C33-Pad1_ GND 10uF\nC34 Net-_C34-Pad1_ GND 10uF\nJ18 NC_01 GND Screw_Terminal_01x02\nJ19 +12V GND Screw_Terminal_01x02\nJ2 +24V GND Screw_Terminal_01x02\nJ3 +24V GND Screw_Terminal_01x02\nRV1 Net-_RV1-Pad1_ Net-_C33-Pad1_ GND POT_TRIM\nRV4 Net-_RV3-Pad3_ Net-_C34-Pad1_ GND POT_TRIM\n.end\n"
    },
    {
        "filename": "1009.cir",
        "prompt": "Create a schematic for a microcontroller development board featuring a CC3220 WiFi module, a BMP280 pressure sensor, an LSM9DS1 IMU, an XBEE module, a GPS module (MAX-M8Q), and various peripherals. The board should include power regulation (3.3V), JTAG and UART interfaces for programming and debugging, status LEDs, and connections for external sensors and communication. Include level shifting for the XBEE and GPS modules using TXB0102DCU ICs. Implement a battery input with protection diode. Include test points for key signals. Utilize TPS22918 load switches for the GPS and BMP280 modules controlled by GPIO pins. Include an OPA2340 op-amp for ADC signal conditioning. Provide connections for a flash memory chip. Include pull-up/down resistors as needed for stable operation. The board should have connectors for power (VBUS, VBAT), antenna (WIFI SMA), and various communication interfaces.",
        "content": ".title KiCad schematic\nU2 GND GND CC_SCL0 CC_SDA0 NC_01 NC_02 CC_UART1_TX CC_UART1_RX NC_03 NC_04 NC_05 JTAG_TDI FLASH_DIN FLASH_CS FLASH_CLK GND FLASH_DOUT JTAG_TDO NC_06 NC_07 JTAG_TCK JTAG_TMS SOP2 SOP1 NC_08 NC_09 GND GND NC_10 GND Net-_U1-Pad1_ GND NC_11 SOP0 CC_nRESET Net-_R8-Pad1_ +3V3 GND Net-_R9-Pad1_ +3V3 NC_12 NC_13 GND STATUS_LED_1 NC_14 CC_UART0_TX CC_UART0_RX STATUS_LED_2 CC_ADC_CH2 CC_ADC_CH3 NC_15 CC_GPIO7 CC_GPIO8 NC_16 GND GND GND GND GND GND GND GND GND CC3220MODSFMOB\nU1 Net-_U1-Pad1_ GND Net-_J4-Pad1_ GND DEA202450BT-1294C1-H\nJ4 Net-_J4-Pad1_ GND WIFI SMA\nR4 SOP0 GND 100k\nR5 SOP1 GND 100k\nR7 SOP2 GND 100k\nR3 JTAG_TCK GND 100k\nR6 +3V3 CC_nRESET 10k\nC3 CC_nRESET GND 0.1uF\nR8 Net-_R8-Pad1_ +3V3 DNP\nC1 +3V3 GND 100uF\nC2 +3V3 GND 100uF\nC4 +3V3 GND 0.1uF\nC5 +3V3 GND 0.1uF\nC6 +3V3 GND 0.1uF\nR9 Net-_R9-Pad1_ +3V3 DNP\nR2 Net-_Q2-Pad3_ Net-_D6-Pad1_ 270\nD6 Net-_D6-Pad1_ +3V3 LED\nQ2 STATUS_LED_1 GND Net-_Q2-Pad3_ BSS138\nR13 GND STATUS_LED_1 100k\nR1 Net-_Q1-Pad3_ Net-_D5-Pad1_ 270\nD5 Net-_D5-Pad1_ +3V3 LED\nQ1 STATUS_LED_2 GND Net-_Q1-Pad3_ BSS138\nR10 GND STATUS_LED_2 100k\nU4 +3V3 CC_SCL0 +3V3 CC_SDA0 Net-_R16-Pad2_ Net-_R16-Pad2_ Net-_R14-Pad2_ Net-_R14-Pad2_ NC_17 NC_18 NC_19 NC_20 NC_21 GND GND GND GND GND GND GND Net-_C29-Pad1_ +3V3 +3V3 Net-_C30-Pad1_ LSM9DS1\nC30 Net-_C30-Pad1_ GND 0.1uF\nC29 Net-_C29-Pad1_ GND 0.01uF\nR14 +3V3 Net-_R14-Pad2_ 10k\nR16 +3V3 Net-_R16-Pad2_ 10k\nC34 +3V3 GND 10uF\nC33 +3V3 GND 0.1uF\nC31 +3V3 GND 0.1uF\nC36 +3V3 GND 0.1uF\nC35 +3V3 GND 4.7uF\nR19 Net-_R19-Pad1_ +3V3 100K\nR11 +3V3 CC_SCL0 4.7k\nR12 +3V3 CC_SDA0 4.7k\nU6 GND Net-_R19-Pad1_ CC_SDA0 CC_SCL0 GND +3V3 GND +3V3 BMP280\nU8 /Page3/XBEE_VCC /Page3/TX_ISOLATED /Page3/RX_ISOLATED NC_22 XBEE_RESET Net-_R21-Pad1_ NC_23 XBEE_DTR GND NC_24 XBEE_CTS NC_25 GND Net-_TP2-Pad1_ XBEE_RTS NC_26 NC_27 NC_28 NC_29 XBP9B-DPST-001\nC41 /Page3/XBEE_VCC GND 10uF\nC40 /Page3/XBEE_VCC GND 0.01uF\nU10 +3V3 GND CC_GPIO7 Net-_C44-Pad1_ Net-_R23-Pad2_ /Page3/XBEE_VCC TPS22918\nR23 /Page3/XBEE_VCC Net-_R23-Pad2_ 0\nC44 Net-_C44-Pad1_ GND 0.001uF\nR24 CC_GPIO7 GND 100K\nC46 GND +3V3 1uF\nC42 /Page3/XBEE_VCC GND 22uF\nTP2 Net-_TP2-Pad1_ Test_Point\nR21 Net-_R21-Pad1_ Net-_D1-Pad2_ 330\nD1 GND Net-_D1-Pad2_ LG L29K-F2J1-24-Z \nU9 /Page3/RX_ISOLATED GND +3V3 XBEE_RX XBEE_TX /Page3/XBEE_VCC /Page3/XBEE_VCC /Page3/TX_ISOLATED TXB0102DCU\nC43 +3V3 GND 0.1uF\nR22 /Page3/XBEE_VCC GND 100K\nU12 +3V3 XBEE_DEBUG_EN XBEE_TX XBEE_RX GND CC_UART0_TX CC_UART0_RX XBEE_DEBUG_RX XBEE_DEBUG_TX Net-_R28-Pad2_ FSUSB42MUX\nR28 GND Net-_R28-Pad2_ 10k\nC48 +3V3 GND 4.7uF\nC50 +3V3 GND 0.1uF\nR26 GND XBEE_DEBUG_EN 10k\nU11 +3V3 GPS_DEBUG_EN GPS_TX GPS_RX GND CC_UART1_TX CC_UART1_RX GPS_DEBUG_RX GPS_DEBUG_TX Net-_R27-Pad2_ FSUSB42MUX\nR27 GND Net-_R27-Pad2_ 10k\nC47 +3V3 GND 4.7uF\nC49 +3V3 GND 0.1uF\nR25 GND GPS_DEBUG_EN 10k\nJ5 VBAT GND Conn_01x02\nJ1 VBUS VBUS VBUS VBUS GPS_DEBUG_EN GPS_DEBUG_RX GPS_DEBUG_TX GPS_RESET_N XBEE_DEBUG_TX XBEE_DEBUG_RX XBEE_DEBUG_EN XBEE_RESET XBEE_DTR XBEE_CTS CC_nRESET XBEE_RTS CC_UART0_TX CC_UART0_RX FLASH_CS FLASH_DIN FLASH_DOUT FLASH_CLK JTAG_TDO JTAG_TDI JTAG_TMS JTAG_TCK SOP0 SOP1 SOP2 NC_30 +3V3 +3V3 GND GND GND GND Conn_02x18_Odd_Even\nU14 NC_31 NC_32 GND GND GND /GPS/TX_ISOLATED /GPS/RX_ISOLATED /GPS/GPS_VCC /GPS/GPS_VCC /GPS/GPS_VCC GPS_RESET_N NC_33 MAX-M8Q\nU13 /GPS/RX_ISOLATED GND +3V3 GPS_RX GPS_TX /GPS/GPS_VCC /GPS/GPS_VCC /GPS/TX_ISOLATED TXB0102DCU\nC52 +3V3 GND 0.1uF\nR29 /GPS/GPS_VCC GND 100K\nU15 +3V3 GND CC_GPIO8 Net-_C59-Pad1_ /GPS/GPS_VCC /GPS/GPS_VCC TPS22918\nC59 Net-_C59-Pad1_ GND 0.001uF\nR32 CC_GPIO8 GND 100K\nC61 GND +3V3 1uF\nC57 /GPS/GPS_VCC GND 22uF\nU17 Net-_R38-Pad1_ Net-_R41-Pad1_ Net-_C67-Pad1_ GND Net-_R39-Pad1_ GND +3V3 +3V3 Net-_L9-Pad2_ GND Net-_L9-Pad1_ Net-_C64-Pad1_ Net-_C64-Pad1_ Net-_R38-Pad1_ GND TPS63070RNM\nD2 Net-_D2-Pad1_ VBUS D\nC64 Net-_C64-Pad1_ GND 10uF\nC65 Net-_C64-Pad1_ GND 10uF\nC66 Net-_C64-Pad1_ GND 10uF\nC67 Net-_C67-Pad1_ GND 0.1uF\nR38 Net-_R38-Pad1_ Net-_C64-Pad1_ 10k\nC69 +3V3 GND 22uF\nC70 +3V3 GND 22uF\nC71 +3V3 GND 22uF\nC68 +3V3 GND 10uF\nR41 Net-_R41-Pad1_ +3V3 100k\nR40 Net-_R39-Pad1_ +3V3 470k\nR39 Net-_R39-Pad1_ GND 150k\nL9 Net-_L9-Pad1_ Net-_L9-Pad2_ 1.5uH\nD3 Net-_D2-Pad1_ VBAT D\nR42 +3V3 Net-_D4-Pad2_ 330\nD4 GND Net-_D4-Pad2_ LG L29K-F2J1-24-Z \nU16 CC_ADC_CH2 CC_ADC_CH2 Net-_R34-Pad1_ GND Net-_R33-Pad1_ CC_ADC_CH3 CC_ADC_CH3 +3V3 OPA2340\nC62 +3V3 GND 0.01uF\nR34 Net-_R34-Pad1_ Net-_C64-Pad1_ ???\nR36 Net-_C64-Pad1_ Net-_D2-Pad1_ 0.05\nC63 +3V3 GND 0.01uF\nR35 GND Net-_R34-Pad1_ ???\nR37 Net-_R33-Pad1_ Net-_D2-Pad1_ ???\nR33 Net-_R33-Pad1_ GND ???\n.end\n"
    },
    {
        "filename": "428.cir",
        "prompt": "Generate a circuit with an AC voltage source driving a capacitor, followed by two diodes in series, another capacitor to ground, and a resistor to ground as the output. The first capacitor is 100uF, the diodes are ideal, and the output resistor is 20k ohms. The AC source has an amplitude of 20V, a frequency of 1kHz, and is referenced to ground. The second capacitor is also 100uF.",
        "content": ".title KiCad schematic\nV1 ip GND sin(0 20 1000)\nC1 Net-_C1-Pad1_ ip 100u\nD1 GND Net-_C1-Pad1_ D_ALT\nD2 Net-_C1-Pad1_ out D_ALT\nC2 GND out 100u\nR1 out GND 20k\n.end\n"
    },
    {
        "filename": "1776.cir",
        "prompt": "Create a circuit with an input (IN) and output (OUT) connected through a CD4094 shift register. The shift register's outputs (ctrl_out0-ctrl_out7) drive eight individual LED indicators, each with a 4.7k\u03a9 series resistor and a small LED connected to ground. Each shift register output also drives the input of an AP24x1 overcurrent protection IC, which outputs a corresponding power output (/Power out/out_pwr0 - /Power out/out_pwr7) connected to a common PWR_OUT connector. Include decoupling capacitors (100nF) for VCC and VPWR to ground. A 100k\u03a9 pull-up resistor connects VCC to the shift register's input. Include a diode (1N4001) connected from an OVERLOAD node to VCC. Include connectors for input (J1), output (J2), power (J3, J4) and PWR_OUT (P1).",
        "content": ".title KiCad schematic\nIC1 Net-_IC1-Pad1_ Net-_IC1-Pad2_ Net-_IC1-Pad3_ ctrl_out0 ctrl_out1 ctrl_out2 ctrl_out3 GND Net-_IC1-Pad9_ NC_01 ctrl_out7 ctrl_out6 ctrl_out5 ctrl_out4 Net-_IC1-Pad15_ VCC CD4094\nJ2 VCC Net-_IC1-Pad15_ Net-_IC1-Pad1_ Net-_IC1-Pad9_ Net-_IC1-Pad3_ GND OUT\nJ1 VCC Net-_IC1-Pad15_ Net-_IC1-Pad1_ Net-_IC1-Pad2_ Net-_IC1-Pad3_ GND IN\nC13 VCC GND 100n\nR18 Net-_IC1-Pad15_ GND 100k\nIC2 GND VPWR VPWR ctrl_out0 OVERLOAD /Power out/out_pwr0 /Power out/out_pwr0 NC_02 AP24x1\nIC3 GND VPWR VPWR ctrl_out1 OVERLOAD /Power out/out_pwr1 /Power out/out_pwr1 NC_03 AP24x1\nIC4 GND VPWR VPWR ctrl_out2 OVERLOAD /Power out/out_pwr2 /Power out/out_pwr2 NC_04 AP24x1\nIC5 GND VPWR VPWR ctrl_out3 OVERLOAD /Power out/out_pwr3 /Power out/out_pwr3 NC_05 AP24x1\nIC6 GND VPWR VPWR ctrl_out4 OVERLOAD /Power out/out_pwr4 /Power out/out_pwr4 NC_06 AP24x1\nIC7 GND VPWR VPWR ctrl_out5 OVERLOAD /Power out/out_pwr5 /Power out/out_pwr5 NC_07 AP24x1\nIC8 GND VPWR VPWR ctrl_out6 OVERLOAD /Power out/out_pwr6 /Power out/out_pwr6 NC_08 AP24x1\nIC9 GND VPWR VPWR ctrl_out7 OVERLOAD /Power out/out_pwr7 /Power out/out_pwr7 NC_09 AP24x1\nP1 /Power out/out_pwr0 GND /Power out/out_pwr1 GND /Power out/out_pwr2 GND /Power out/out_pwr3 GND /Power out/out_pwr4 GND /Power out/out_pwr5 GND /Power out/out_pwr6 GND /Power out/out_pwr7 GND PWR_OUT\nJ4 VPWR GND CONN_01X02\nJ3 VPWR GND CONN_01X02\nD1 Net-_D1-Pad1_ VPWR 1N4001\nR1 Net-_D1-Pad1_ OVERLOAD R\nD2 Net-_D1-Pad1_ VPWR 1N4001\nR4 Net-_D5-Pad1_ ctrl_out2 4k7\nD5 Net-_D5-Pad1_ GND LED_Small\nR12 ctrl_out2 GND 100k\nR3 Net-_D4-Pad1_ ctrl_out1 4k7\nD4 Net-_D4-Pad1_ GND LED_Small\nR11 ctrl_out1 GND 100k\nR2 Net-_D3-Pad1_ ctrl_out0 4k7\nD3 Net-_D3-Pad1_ GND LED_Small\nR10 ctrl_out0 GND 100k\nR5 Net-_D6-Pad1_ ctrl_out3 4k7\nD6 Net-_D6-Pad1_ GND LED_Small\nR13 ctrl_out3 GND 100k\nR6 Net-_D7-Pad1_ ctrl_out4 4k7\nD7 Net-_D7-Pad1_ GND LED_Small\nR14 ctrl_out4 GND 100k\nR7 Net-_D8-Pad1_ ctrl_out5 4k7\nD8 Net-_D8-Pad1_ GND LED_Small\nR15 ctrl_out5 GND 100k\nR8 Net-_D9-Pad1_ ctrl_out6 4k7\nD9 Net-_D9-Pad1_ GND LED_Small\nR16 ctrl_out6 GND 100k\nR9 Net-_D10-Pad1_ ctrl_out7 4k7\nD10 Net-_D10-Pad1_ GND LED_Small\nR17 ctrl_out7 GND 100k\nC8 GND /Power out/out_pwr0 100n\nC9 GND /Power out/out_pwr1 100n\nC5 GND /Power out/out_pwr2 100n\nC10 GND /Power out/out_pwr3 100n\nC6 GND /Power out/out_pwr4 100n\nC11 GND /Power out/out_pwr5 100n\nC7 GND /Power out/out_pwr6 100n\nC12 GND /Power out/out_pwr7 100n\nC1 GND VPWR 100n\nC2 GND VPWR 100n\nC3 GND VPWR 100n\nC4 GND VPWR 100n\n.end\n"
    },
    {
        "filename": "585.cir",
        "prompt": "Generate a circuit with a pulse wave input, a resistor divider network, a capacitor, and an instrumentation amplifier. The input is a pulse wave (V1) with a defined pulse width and amplitude. This signal is fed through a 100k resistor (R1) to the non-inverting input of an AD8620 instrumentation amplifier (VU1). A 10k resistor (R3) and a 1k resistor (R4) form a voltage divider connected to the inverting input of the amplifier. A 1k resistor (R2) is connected to ground and also to the reference input of the amplifier. A 20nF capacitor (C1) is connected between the non-inverting input and ground. The output of the amplifier is not explicitly defined but should be the standard output configuration for an AD8620.",
        "content": ".title KiCad schematic\nR1 Net-_C1-Pad2_ Net-_R1-Pad2_ 100k\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 20n\nR3 Net-_R3-Pad1_ Net-_C1-Pad1_ 10k\nR4 GND Net-_R3-Pad1_ 1k\nR2 GND Net-_R2-Pad2_ 1k\nV1 Net-_R1-Pad2_ GND pwl(0 5 30m 5 30.0005m -5 50m -5 50.0005m 5)\nVU1 Net-_R3-Pad1_ Net-_C1-Pad1_ Net-_R2-Pad2_ AD8620\n.end\n"
    },
    {
        "filename": "910.cir",
        "prompt": "Create a schematic with 16 individually selectable outputs, each controlled by a push button. Each output consists of a resistor connected to a capacitor to ground. Additionally, include three SPDT push buttons connected to resistors and capacitors to ground, and two capacitors connected between VCC and ground. A single LED is connected with a resistor to VCC and ground. All outputs and inputs are connected to a 2x10 connector.",
        "content": ".title KiCad schematic\nSW4 Net-_R5-Pad1_ GND NC_01 NC_02 SW_Push_Dual\nR5 Net-_R5-Pad1_ Net-_C6-Pad2_ R\nC6 GND Net-_C6-Pad2_ C\nSW10 Net-_R11-Pad1_ GND NC_03 NC_04 SW_Push_Dual\nR11 Net-_R11-Pad1_ Net-_C12-Pad2_ R\nC12 GND Net-_C12-Pad2_ C\nSW5 Net-_R6-Pad1_ GND NC_05 NC_06 SW_Push_Dual\nR6 Net-_R6-Pad1_ /sw5 R\nC7 GND /sw5 C\nSW11 Net-_R12-Pad1_ GND NC_07 NC_08 SW_Push_Dual\nR12 Net-_R12-Pad1_ Net-_C13-Pad2_ R\nC13 GND Net-_C13-Pad2_ C\nSW6 Net-_R7-Pad1_ GND NC_09 NC_10 SW_Push_Dual\nR7 Net-_R7-Pad1_ /1 R\nC8 GND /1 C\nSW12 Net-_R13-Pad1_ GND NC_11 NC_12 SW_Push_Dual\nR13 Net-_R13-Pad1_ Net-_C14-Pad2_ R\nC14 GND Net-_C14-Pad2_ C\nSW7 Net-_R8-Pad1_ GND NC_13 NC_14 SW_Push_Dual\nR8 Net-_R8-Pad1_ /17 R\nC9 GND /17 C\nSW13 Net-_R14-Pad1_ GND NC_15 NC_16 SW_Push_Dual\nR14 Net-_R14-Pad1_ Net-_C15-Pad2_ R\nC15 GND Net-_C15-Pad2_ C\nSW8 Net-_R9-Pad1_ GND NC_17 NC_18 SW_Push_Dual\nR9 Net-_R9-Pad1_ Net-_C10-Pad2_ R\nC10 GND Net-_C10-Pad2_ C\nSW14 Net-_R15-Pad1_ GND NC_19 NC_20 SW_Push_Dual\nR15 Net-_R15-Pad1_ Net-_C16-Pad2_ R\nC16 GND Net-_C16-Pad2_ C\nSW9 Net-_R10-Pad1_ GND NC_21 NC_22 SW_Push_Dual\nR10 Net-_R10-Pad1_ Net-_C11-Pad2_ R\nC11 GND Net-_C11-Pad2_ C\nSW15 Net-_R16-Pad1_ GND NC_23 NC_24 SW_Push_Dual\nR16 Net-_R16-Pad1_ Net-_C17-Pad2_ R\nC17 GND Net-_C17-Pad2_ C\nSW3 VCC Net-_R4-Pad1_ GND SW_Push_SPDT\nR4 Net-_R4-Pad1_ /15 R\nC5 GND /15 C\nSW2 VCC Net-_R3-Pad1_ GND SW_Push_SPDT\nR3 Net-_R3-Pad1_ /13 R\nC4 GND /13 C\nSW1 VCC Net-_R2-Pad1_ GND SW_Push_SPDT\nR2 Net-_R2-Pad1_ /3 R\nC3 GND /3 C\nC1 VCC GND C\nC2 VCC GND C\nR1 VCC Net-_D1-Pad2_ R\nD1 GND Net-_D1-Pad2_ LED\nSW16 Net-_R17-Pad1_ GND NC_25 NC_26 SW_Push_Dual\nR17 Net-_R17-Pad1_ Net-_C18-Pad2_ R\nC18 GND Net-_C18-Pad2_ C\nJ1 /1 Net-_C10-Pad2_ /sw5 Net-_C17-Pad2_ Net-_C16-Pad2_ Net-_C11-Pad2_ /3 Net-_C18-Pad2_ VCC VCC GND GND /13 Net-_C15-Pad2_ /15 Net-_C14-Pad2_ /17 Net-_C13-Pad2_ Net-_C12-Pad2_ Net-_C6-Pad2_ Conn_02x10_Counter_Clockwise\n.end\n"
    },
    {
        "filename": "1238.cir",
        "prompt": "Design a multi-channel audio processing circuit with the following features:\n\n*   **Power Supply:** Dual rail power supply (+15V, -15V, +5V, -5V) generated from a main power input using 78M15 and 79M15 regulators, with appropriate filtering capacitors.\n*   **Input Stage:** Four independent input channels (/IN1L, /IN1R, /IN2L, /IN2R, /INTR, /INTL) with selectable inputs via multiplexers (K1, K2, K3, K5) controlled by /SELECT-IN1, /SELECT-IN2, /SELECT-IN3, /SELECT-INT. Each input channel includes a buffer stage (NE5532).\n*   **Signal Conditioning:** Each input channel has associated input protection diodes (D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14) and current limiting resistors.\n*   **PGA4311 Integration:** A PGA4311 chip is present, connected to input signals via resistors.\n*   **Output Stage:** Four independent output channels (/OUT-T-L, /OUT-T-R, /OUT-SL, /OUT-SR) with buffer stages (NE5532).\n*   **Output Connectors:** Outputs are available via connectors (J1, J2, J3, J4, J5, J6).\n*   **Control Inputs:** Control signals for relay selection (/SELECT-TL, /SELECT-IN3, /SELECT-INT, /SELECT-IN2, /SELECT-IN1) and volume control (/CS, /SCLK, /SDI).\n*   **LED Indicators:** LED indicators (D3, D4, D9, D10, D11, D12, D13, D14) for signal presence.\n*   **Additional Components:** Includes various resistors, capacitors, and transistors (BC817) for biasing, filtering, and signal conditioning.\n*   **Grounding:** A comprehensive grounding scheme using GNDA and GNDPWR.\n*   **TL074 Op-Amp:** A TL074 op-amp is used for further signal processing.\n\n\n\n",
        "content": ".title KiCad schematic\nU8 Net-_R31-Pad1_ GNDA InBuffR GNDA Net-_R32-Pad2_ -5V +5V Net-_R34-Pad2_ GNDA InBuffL GNDA +5VD /SDI /CS /SCLK NC_01 GNDPWR GNDA SubL GNDA Net-_R35-Pad2_ +5V -5V Net-_R33-Pad2_ GNDA SubR GNDA Net-_R31-Pad1_ PGA4311\nU6 Net-_R24-Pad1_ Net-_R18-Pad1_ GNDA -15V GNDA Net-_R17-Pad1_ Net-_R23-Pad1_ +15V NE5532\nP1 GNDPWR GNDPWR Net-_D1-Pad2_ Net-_D2-Pad1_ A-POWER\nC19 +15V GNDPWR 100n\nC21 +15V GNDPWR 100n\nC9 Net-_C9-Pad1_ /IN-L 1u\nR13 Net-_C9-Pad1_ GNDA 100k\nR17 Net-_R17-Pad1_ Net-_C9-Pad1_ 47k\nR23 Net-_R23-Pad1_ Net-_R17-Pad1_ 47k\nR27 InBuffL Net-_R23-Pad1_ 100\nC10 Net-_C10-Pad1_ /IN-R 1u\nR14 Net-_C10-Pad1_ GNDA 100k\nR18 Net-_R18-Pad1_ Net-_C10-Pad1_ 47k\nR24 Net-_R24-Pad1_ Net-_R18-Pad1_ 47k\nR28 InBuffR Net-_R24-Pad1_ 100\nD8 VDD Net-_D4-Pad1_ 1N4148\nC20 GNDPWR -15V 100n\nC22 GNDPWR -15V 100n\nU2 GNDPWR Net-_C2-Pad2_ -15V 79M15\nU1 Net-_C1-Pad1_ GNDPWR +15V 78M15\nC1 Net-_C1-Pad1_ GNDPWR 47u\nC2 GNDPWR Net-_C2-Pad2_ 47u\nC3 Net-_C1-Pad1_ GNDPWR 100n\nC4 GNDPWR Net-_C2-Pad2_ 100n\nD6 Net-_D2-Pad2_ Net-_C2-Pad2_ D\nD5 Net-_C1-Pad1_ Net-_D1-Pad1_ D\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D\nD2 Net-_D2-Pad1_ Net-_D2-Pad2_ D\nC5 +15V GNDPWR 47u\nC6 GNDPWR -15V 47u\nC7 +15V GNDPWR 100n\nC8 GNDPWR -15V 100n\nC14 +5V GNDPWR 47u\nC15 GNDPWR -5V 47u\nC17 +5V GNDPWR 100n\nC18 GNDPWR -5V 100n\nR8 Net-_Q2-Pad1_ /SELECT-INT 1k\nR5 Net-_K2-Pad3_ /INTL X\nR11 Net-_K2-Pad3_ GNDA 47k\nR6 Net-_K2-Pad6_ /INTR X\nR12 Net-_K2-Pad6_ GNDA 47k\nC25 VDD GND 47u\nC26 VDD GND 100n\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED\nR2 Net-_D4-Pad2_ VDD 10k\nD7 VDD Net-_D3-Pad1_ 1N4148\nR7 Net-_Q1-Pad1_ /SELECT-IN1 1k\nR3 Net-_K1-Pad3_ /IN1L X\nR9 Net-_K1-Pad3_ GNDA 47k\nR4 Net-_K1-Pad6_ /IN1R X\nR10 Net-_K1-Pad6_ GNDA 47k\nD3 Net-_D3-Pad1_ Net-_D3-Pad2_ LED\nR1 Net-_D3-Pad2_ VDD 10k\nD10 VDD Net-_D10-Pad2_ 1N4148\nR22 Net-_Q3-Pad1_ /SELECT-TL 1k\nD9 Net-_D10-Pad2_ Net-_D9-Pad2_ LED\nR21 Net-_D9-Pad2_ VDD 10k\nP8 GND GND /SELECT-TL /SELECT-IN3 /SELECT-INT /SELECT-IN2 NC_02 /SELECT-IN1 VDD VDD CTRL_RELAYS\nC33 +5V GNDA 100n\nC34 GNDA -5V 100n\nU7 Net-_R25-Pad1_ Net-_R19-Pad1_ GNDA -15V GNDA Net-_R20-Pad1_ Net-_R26-Pad1_ +15V NE5532\nC11 Net-_C11-Pad1_ /OUT-T-L 1u\nR15 Net-_C11-Pad1_ GNDA 100k\nR19 Net-_R19-Pad1_ Net-_C11-Pad1_ 47k\nR25 Net-_R25-Pad1_ Net-_R19-Pad1_ 47k\nR29 /OUT-TB-L Net-_R25-Pad1_ 100\nC12 Net-_C12-Pad1_ /OUT-T-R 1u\nR16 Net-_C12-Pad1_ GNDA 100k\nR20 Net-_R20-Pad1_ Net-_C12-Pad1_ 47k\nR26 Net-_R26-Pad1_ Net-_R20-Pad1_ 47k\nR30 /OUT-TB-R Net-_R26-Pad1_ 100\nP2 /IN1L GNDA RSA-IN1L\nP4 /IN1R GNDA RSA-IN1R\nP5 /INTR GNDA RSA-INTR\nP3 /INTL GNDA RSA-INTL\nC13 +5VD GNDPWR 47u\nC16 +5VD GNDPWR 100n\nC36 +5VD GNDPWR 1u\nC37 +5VD GNDPWR 100n\nC35 -5V GNDPWR 100n\nR31 Net-_R31-Pad1_ +5VD 1k\nR32 OUT-R Net-_R32-Pad2_ 100\nR33 /OUT-SR Net-_R33-Pad2_ 100\nR36 Net-_C27-Pad2_ OUT-L 15k4\nC27 GNDA Net-_C27-Pad2_ 100n\nR40 Net-_R40-Pad1_ Net-_R38-Pad2_ 47k\nR38 GNDA Net-_R38-Pad2_ 2k2\nR42 Net-_C29-Pad1_ Net-_R40-Pad1_ 4k87\nR44 Net-_C31-Pad2_ Net-_C29-Pad1_ 11k\nC31 GNDA Net-_C31-Pad2_ 100n\nC29 Net-_C29-Pad1_ SubL 470n\nR37 Net-_C28-Pad2_ OUT-R 15k4\nC28 GNDA Net-_C28-Pad2_ 100n\nR41 Net-_R41-Pad1_ Net-_R39-Pad2_ 47k\nR39 GNDA Net-_R39-Pad2_ 2k2\nR43 Net-_C30-Pad1_ Net-_R41-Pad1_ 4k87\nR45 Net-_C32-Pad2_ Net-_C30-Pad1_ 11k\nC32 GNDA Net-_C32-Pad2_ 100n\nC30 Net-_C30-Pad1_ SubR 470n\nR34 OUT-L Net-_R34-Pad2_ 100\nR35 /OUT-SL Net-_R35-Pad2_ 100\nQ1 Net-_Q1-Pad1_ GND Net-_D3-Pad1_ BC817\nQ2 Net-_Q2-Pad1_ GND Net-_D4-Pad1_ BC817\nQ3 Net-_Q3-Pad1_ GND Net-_D10-Pad2_ BC817\nP13 GNDPWR GNDPWR /CS /SCLK /SDI NC_03 +5VD +5VD CTRL_VOLUME\nK4 VDD /IN-L /IN13-L /OUT-T-L /OUT-T-R /IN13-R /IN-R Net-_D10-Pad2_ G6K-2F\nK1 VDD NC_04 Net-_K1-Pad3_ /IN13-L /IN13-R Net-_K1-Pad6_ NC_05 Net-_D3-Pad1_ G6K-2F\nK2 VDD NC_06 Net-_K2-Pad3_ /IN-L /IN-R Net-_K2-Pad6_ NC_07 Net-_D4-Pad1_ G6K-2F\nU3 +5VD GNDPWR +15V 78L05\nU4 +5V GNDPWR +15V 78L05\nU5 GNDPWR -15V -5V 79L05\nC38 +15V GNDPWR 100n\nC39 GNDPWR -15V 100n\nD11 VDD Net-_D11-Pad2_ 1N4148\nR51 Net-_Q4-Pad1_ /SELECT-IN2 1k\nR47 Net-_K3-Pad3_ /IN2L X\nR46 Net-_K3-Pad3_ GNDA 47k\nR49 Net-_K3-Pad6_ /IN2R X\nR48 Net-_K3-Pad6_ GNDA 47k\nD12 Net-_D11-Pad2_ Net-_D12-Pad2_ LED\nR50 Net-_D12-Pad2_ VDD 10k\nP14 /IN2L GNDA RSA-IN2L\nP15 /IN2R GNDA RSA-IN2R\nQ4 Net-_Q4-Pad1_ GND Net-_D11-Pad2_ BC817\nK3 VDD NC_08 Net-_K3-Pad3_ /IN13-L /IN13-R Net-_K3-Pad6_ NC_09 Net-_D11-Pad2_ G6K-2F\nD13 VDD Net-_D13-Pad2_ 1N4148\nR57 Net-_Q5-Pad1_ /SELECT-IN3 1k\nR53 Net-_K5-Pad3_ /IN3L X\nR52 Net-_K5-Pad3_ GNDA 47k\nR55 Net-_K5-Pad6_ /IN3R X\nR54 Net-_K5-Pad6_ GNDA 47k\nD14 Net-_D13-Pad2_ Net-_D14-Pad2_ LED\nR56 Net-_D14-Pad2_ VDD 10k\nP16 /IN3L GNDA RSA-IN3L\nP17 /IN3R GNDA RSA-IN3R\nQ5 Net-_Q5-Pad1_ GND Net-_D13-Pad2_ BC817\nK5 VDD NC_10 Net-_K5-Pad3_ /IN13-L /IN13-R Net-_K5-Pad6_ NC_11 Net-_D13-Pad2_ G6K-2F\nU9 SubL SubL Net-_C31-Pad2_ +15V Net-_C27-Pad2_ Net-_R38-Pad2_ Net-_R40-Pad1_ Net-_R41-Pad1_ Net-_R39-Pad2_ Net-_C28-Pad2_ -15V Net-_C32-Pad2_ SubR SubR TL074\nJ1 GNDA OUT-R CONN_01X02\nJ6 GNDA OUT-L CONN_01X02\nJ2 /OUT-TB-L GNDA CONN_01X02\nJ3 /OUT-TB-R GNDA CONN_01X02\nJ4 GNDA /OUT-SR CONN_01X02\nJ5 GNDA /OUT-SL CONN_01X02\nR58 GNDPWR GNDA 0\n.end\n"
    },
    {
        "filename": "1086.cir",
        "prompt": "Create a circuit with a 2x14 pin connector labeled \"Conn_02x14_Odd_Even\" connected to a +5V power supply and ground. All pins on the connector should be connected to either +5V or ground, alternating between the two on each pin. The connector should be labeled J1.",
        "content": ".title KiCad schematic\nJ1 /+5V /+5V /GND /GND NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 Conn_02x14_Odd_Even\n.end\n"
    },
    {
        "filename": "347.cir",
        "prompt": "Generate a circuit with a sinusoidal voltage source (5V amplitude, 50Hz frequency) in series with a 1k\u03a9 resistor, connected to the anode of a diode. The cathode of the diode is connected to a DC voltage source of 2.4V, and the entire circuit is grounded. Simulate for 5 milliseconds with a maximum time step of 100 microseconds.",
        "content": ".title KiCad schematic\nV1 Net-_R1-Pad2_ GND sin(0 5 50)\nR1 Net-_D1-Pad2_ Net-_R1-Pad2_ 1k\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ D\nV2 GND Net-_D1-Pad1_ dc 2.4\n.tran 5m 100m\n.end\n"
    },
    {
        "filename": "791.cir",
        "prompt": "Design a microcontroller-based system featuring an ATmega328P, a 3.3V voltage regulator (LM1117-3.3), two thermocouple sensors, a relay, two switches, a 7-segment display, and a crystal oscillator. The system is powered by a 5V supply. Include decoupling capacitors for both 5V and 3.3V rails. The thermocouples connect to the microcontroller via dedicated data (ThermoSO), clock (ThermoSCK), and chip select (/CS1, /CS2) lines. The switches are connected to digital input pins. The relay is controlled by a digital output pin. The 7-segment display is driven by digital output pins. Include pull-up resistors for reset (/RST), chip enable (/CE), and data (/DC) lines. A serial programming interface (/Reset, /RX, /CS2) is also present. Connect all components to appropriate connectors for external interfacing. Use a 16kHz crystal oscillator. A current limiting resistor (330 ohms) is connected to an LED.",
        "content": ".title KiCad schematic\nMicro1 /Reset /RX /CS2 /CS1 /LED NC_01 +5V GND Net-_C4-Pad1_ Net-_C3-Pad1_ ThermoSO ThermoSCK NC_02 /Relay /Switch1 /Switch2 /DIN NC_03 /CLK NC_04 NC_05 GND /RST /CE /DC NC_06 NC_07 NC_08 ATMEGA328P-PU\nPower1 +5V GND Conn_01x02\nRelay1 /Relay GND Conn_01x02\nVreg1 GND +3V3 +5V LM1117-3.3\nC2 +3V3 GND CP\nC1 +5V GND CP\nSwitches1 +5V /Switch1 /Switch2 Conn_01x03\nThermocouple1 GND +5V ThermoSCK /CS1 ThermoSO Conn_01x05\nThermocouple2 GND +5V ThermoSCK /CS2 ThermoSO Conn_01x05\nDisplay1 Net-_Display1-Pad1_ Net-_Display1-Pad2_ Net-_Display1-Pad3_ Net-_Display1-Pad4_ Net-_Display1-Pad5_ +3V3 Net-_Display1-Pad7_ GND Conn_01x08\nCryistal1 Net-_C3-Pad1_ Net-_C4-Pad1_ 16k\nC4 Net-_C4-Pad1_ GND CP\nC3 Net-_C3-Pad1_ GND CP\nR6 Net-_Display1-Pad7_ /LED 330\nR1 Net-_Display1-Pad1_ /RST 10k\nR4 Net-_Display1-Pad2_ /CE 1k\nR2 Net-_Display1-Pad3_ /DC 10k\nR5 Net-_Display1-Pad4_ /DIN 10k\nR3 Net-_Display1-Pad5_ /CLK 10k\nPrograming1 /Reset /RX /CS2 +5V GND Conn_01x05\n.end\n"
    },
    {
        "filename": "666.cir",
        "prompt": "Create a 6-pin header connector labeled \"J4\" with pins named NC_01 through NC_06, using a 2x3 male ICSP connector footprint. All pins are no-connects.",
        "content": ".title KiCad schematic\nJ4 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 Conn_02x03_Male_ICSP\n.end\n"
    },
    {
        "filename": "210.cir",
        "prompt": "Create a circuit with two identical voltage-level shifting chains, each consisting of a series of capacitors and diodes. Each chain takes an input (IN1 and IN2) and outputs a shifted voltage (OUT1 and OUT2). The chains are constructed from seven 10nF capacitors connected in series, with a diode connected from each capacitor's node to the next, effectively creating a cascade of voltage dividers. Each chain also includes input protection diodes to HV0 and HV1, and output diodes to HV7 and HV8. Include connections for IN1, IN2, OUT1, OUT2, HV0, HV1, HV7, and HV8, all connected to a common connector. The circuit should also include capacitors connecting HV1 to HV0 and HV7 to HV8.",
        "content": ".title KiCad schematic\nC1 Net-_C1-Pad1_ NC_01 10n\nC2 Net-_C2-Pad1_ Net-_C1-Pad1_ 10n\nC3 Net-_C3-Pad1_ Net-_C2-Pad1_ 10n\nC4 Net-_C4-Pad1_ Net-_C3-Pad1_ 10n\nC5 Net-_C5-Pad1_ Net-_C4-Pad1_ 10n\nC6 Net-_C6-Pad1_ Net-_C5-Pad1_ 10n\nC7 Net-_C7-Pad1_ Net-_C6-Pad1_ 10n\nC8 /OUT1 Net-_C7-Pad1_ 10n\nD1 Net-_C1-Pad1_ /HV0 R3000\nD2 /HV1 Net-_C1-Pad1_ R3000\nD3 Net-_C2-Pad1_ /HV1 R3000\nD4 Net-_C12-Pad1_ Net-_C2-Pad1_ R3000\nD5 Net-_C3-Pad1_ Net-_C12-Pad1_ R3000\nD6 Net-_C13-Pad1_ Net-_C3-Pad1_ R3000\nD7 Net-_C4-Pad1_ Net-_C13-Pad1_ R3000\nD8 Net-_C14-Pad1_ Net-_C4-Pad1_ R3000\nD9 Net-_C5-Pad1_ Net-_C14-Pad1_ R3000\nD10 Net-_C15-Pad1_ Net-_C5-Pad1_ R3000\nD11 Net-_C6-Pad1_ Net-_C15-Pad1_ R3000\nD12 Net-_C16-Pad1_ Net-_C6-Pad1_ R3000\nD13 Net-_C7-Pad1_ Net-_C16-Pad1_ R3000\nD14 /HV7 Net-_C7-Pad1_ R3000\nD15 /OUT1 /HV7 R3000\nD16 /HV8 /OUT1 R3000\nC11 /HV1 /HV0 10n\nC12 Net-_C12-Pad1_ /HV1 10n\nC13 Net-_C13-Pad1_ Net-_C12-Pad1_ 10n\nC14 Net-_C14-Pad1_ Net-_C13-Pad1_ 10n\nC15 Net-_C15-Pad1_ Net-_C14-Pad1_ 10n\nC16 Net-_C16-Pad1_ Net-_C15-Pad1_ 10n\nC17 /HV7 Net-_C16-Pad1_ 10n\nC18 /HV8 /HV7 10n\nD21 Net-_C21-Pad1_ /HV0 R3000\nD22 /HV1 Net-_C21-Pad1_ R3000\nD23 Net-_C22-Pad1_ /HV1 R3000\nD24 Net-_C12-Pad1_ Net-_C22-Pad1_ R3000\nD25 Net-_C23-Pad1_ Net-_C12-Pad1_ R3000\nD26 Net-_C13-Pad1_ Net-_C23-Pad1_ R3000\nD27 Net-_C24-Pad1_ Net-_C13-Pad1_ R3000\nD28 Net-_C14-Pad1_ Net-_C24-Pad1_ R3000\nD29 Net-_C25-Pad1_ Net-_C14-Pad1_ R3000\nD30 Net-_C15-Pad1_ Net-_C25-Pad1_ R3000\nD31 Net-_C26-Pad1_ Net-_C15-Pad1_ R3000\nD32 Net-_C16-Pad1_ Net-_C26-Pad1_ R3000\nD33 Net-_C27-Pad1_ Net-_C16-Pad1_ R3000\nD34 /HV7 Net-_C27-Pad1_ R3000\nD35 /OUT2 /HV7 R3000\nD36 /HV8 /OUT2 R3000\nC21 Net-_C21-Pad1_ NC_02 10n\nC22 Net-_C22-Pad1_ Net-_C21-Pad1_ 10n\nC23 Net-_C23-Pad1_ Net-_C22-Pad1_ 10n\nC24 Net-_C24-Pad1_ Net-_C23-Pad1_ 10n\nC25 Net-_C25-Pad1_ Net-_C24-Pad1_ 10n\nC26 Net-_C26-Pad1_ Net-_C25-Pad1_ 10n\nC27 Net-_C27-Pad1_ Net-_C26-Pad1_ 10n\nC28 /OUT2 Net-_C27-Pad1_ 10n\nIN1 NC_03 Conn_01x01\nHV0 NC_04 Conn_01x01\nIN2 NC_05 Conn_01x01\nOUT1 NC_06 Conn_01x01\nHV7 NC_07 Conn_01x01\nHV8 NC_08 Conn_01x01\nOUT2 NC_09 Conn_01x01\nHV1 NC_10 Conn_01x01\n.end\n"
    },
    {
        "filename": "545.cir",
        "prompt": "Create a circuit with two pulsed inputs ('a' and 'b') driving a NOR gate. The NOR gate's output ('Out') is connected to ground through a 10 megohm resistor. The circuit is powered by a 3.3V supply ('VDD'). Input 'a' has a pulse from 0V to 3.3V starting at 0s with a 50m rise time, 100m fall time, and a period of 50m. Input 'b' has a pulse from 0V to 3.3V starting at 50m with a 50m rise time, 100m fall time, and a period of 50m. Simulate the circuit for 30m with a timestep of 0.25m. Use a NOR gate model named 'NOR' with power supply input 'VDD'.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Desktop/digital ciruits/libs/spice_models.lib\"\nV1 a GND pulse(0 3.3 0 0 0 50m 100m)\nV3 VDD GND dc 3.3\nV2 b GND pulse(0 3.3 50m 0 0 50m 100m)\nR1 GND Out 10meg\nX1 a b Out VDD NOR\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "737.cir",
        "prompt": "Generate a circuit with a sinusoidal input voltage source driving a full-wave rectifier with capacitive filtering and a load resistor. The input is a 10V peak sine wave at 1kHz. The rectifier uses three 1N4001 diodes. Two 100uF capacitors are used for filtering, one at the input and one at the output. A 40k\u03a9 resistor serves as the load. Simulate the circuit for 30ms with a timestep of 0.25us.",
        "content": ".title KiCad schematic\nV1 ip GND sin(0 10 1k)\nC1 GND Net-_C1-Pad2_ 100u\nC3 GND out 100u\nD3 Net-_C2-Pad2_ out 1N4001\nD2 Net-_C1-Pad2_ Net-_C2-Pad2_ 1N4001\nD1 ip Net-_C1-Pad2_ 1N4001\nR1 out GND 40k\nC2 ip Net-_C2-Pad2_ 100u\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "951.cir",
        "prompt": "Create a circuit with three identical input stages, each consisting of an input connector, two series capacitors, a resistor network, and an operational amplifier (OPA333xxD or ADA4807-2ARM). Each stage's output feeds into an output connector through a similar resistor network and another operational amplifier (OPA333xxD or ADA4807-2ARM) with additional series capacitors on both input and output. The circuit should have clearly defined input and output connectors for each of the three channels. The resistor values should be adjustable to allow for gain control.",
        "content": ".title KiCad schematic\nC5 NC_01 Net-_C5-Pad2_ C\nC7 NC_02 Net-_C5-Pad2_ C\nC6 Net-_C6-Pad1_ NC_03 C\nC8 Net-_C6-Pad1_ NC_04 C\nJ4 Net-_C5-Pad2_ NC_05 Net-_J4-Pad3_ Net-_J4-Pad3_ NC_06 Net-_C6-Pad1_ InConnector\nJ5 NC_07 NC_08 Net-_J5-Pad3_ Net-_J5-Pad3_ NC_09 NC_10 OutConnector\nU2 NC_11 Net-_R10-Pad1_ NC_12 NC_13 NC_14 Net-_J5-Pad3_ NC_15 NC_16 OPA333xxD\nR10 Net-_R10-Pad1_ Net-_J5-Pad3_ R\nR7 NC_17 Net-_R6-Pad2_ R\nR8 Net-_R6-Pad2_ Net-_J5-Pad3_ R\nR9 Net-_R6-Pad2_ Net-_R10-Pad1_ R\nR6 Net-_J4-Pad3_ Net-_R6-Pad2_ R\nC13 NC_18 Net-_C13-Pad2_ C\nC15 NC_19 Net-_C13-Pad2_ C\nC14 Net-_C14-Pad1_ NC_20 C\nC16 Net-_C14-Pad1_ NC_21 C\nJ8 Net-_C13-Pad2_ NC_22 Net-_J8-Pad3_ Net-_J8-Pad3_ NC_23 Net-_C14-Pad1_ InConnector\nJ9 NC_24 NC_25 Net-_J9-Pad3_ Net-_J9-Pad3_ NC_26 NC_27 OutConnector\nR15 Net-_R14-Pad2_ Net-_R13-Pad2_ R\nR12 NC_28 Net-_R11-Pad2_ R\nR13 Net-_R11-Pad2_ Net-_R13-Pad2_ R\nR14 Net-_R11-Pad2_ Net-_R14-Pad2_ R\nR11 Net-_J8-Pad3_ Net-_R11-Pad2_ R\nU3 Net-_R13-Pad2_ Net-_R14-Pad2_ NC_29 NC_30 NC_31 Net-_R19-Pad2_ Net-_J9-Pad3_ NC_32 ADA4807-2ARM\nR20 Net-_R19-Pad2_ Net-_J9-Pad3_ R\nR17 NC_33 Net-_R16-Pad2_ R\nR18 Net-_R16-Pad2_ Net-_J9-Pad3_ R\nR19 Net-_R16-Pad2_ Net-_R19-Pad2_ R\nR16 Net-_R13-Pad2_ Net-_R16-Pad2_ R\nC21 NC_34 Net-_C21-Pad2_ C\nC23 NC_35 Net-_C21-Pad2_ C\nC22 Net-_C22-Pad1_ NC_36 C\nC24 Net-_C22-Pad1_ NC_37 C\nJ12 Net-_C21-Pad2_ NC_38 Net-_J12-Pad3_ Net-_J12-Pad4_ NC_39 Net-_C22-Pad1_ InConnector\nJ13 Net-_C25-Pad2_ NC_40 Net-_J13-Pad3_ Net-_J13-Pad4_ NC_41 Net-_C26-Pad1_ OutConnector\nU5 NC_42 Net-_R46-Pad2_ NC_43 NC_44 NC_45 Net-_J13-Pad3_ NC_46 NC_47 OPA333xxD\nR49 Net-_R46-Pad2_ Net-_J13-Pad3_ R\nR43 NC_48 Net-_R41-Pad2_ R\nR45 Net-_R41-Pad2_ Net-_J13-Pad3_ R\nR46 Net-_R41-Pad2_ Net-_R46-Pad2_ R\nR41 Net-_J12-Pad3_ Net-_R41-Pad2_ R\nU6 NC_49 Net-_R48-Pad2_ NC_50 NC_51 NC_52 Net-_J13-Pad4_ NC_53 NC_54 OPA333xxD\nR50 Net-_R48-Pad2_ Net-_J13-Pad4_ R\nR44 NC_55 Net-_R42-Pad2_ R\nR47 Net-_R42-Pad2_ Net-_J13-Pad4_ R\nR48 Net-_R42-Pad2_ Net-_R48-Pad2_ R\nR42 Net-_J12-Pad4_ Net-_R42-Pad2_ R\nC25 NC_56 Net-_C25-Pad2_ C\nC27 NC_57 Net-_C25-Pad2_ C\nC26 Net-_C26-Pad1_ NC_58 C\nC28 Net-_C26-Pad1_ NC_59 C\nC29 NC_60 Net-_C29-Pad2_ C\nC31 NC_61 Net-_C29-Pad2_ C\nC30 Net-_C30-Pad1_ NC_62 C\nC32 Net-_C30-Pad1_ NC_63 C\nJ14 Net-_C29-Pad2_ NC_64 Net-_J14-Pad3_ Net-_J14-Pad4_ NC_65 Net-_C30-Pad1_ InConnector\nJ15 Net-_C33-Pad2_ NC_66 Net-_J15-Pad3_ Net-_J15-Pad4_ NC_67 Net-_C34-Pad1_ OutConnector\nR59 Net-_R56-Pad2_ Net-_R55-Pad2_ R\nR53 NC_68 Net-_R51-Pad2_ R\nR55 Net-_R51-Pad2_ Net-_R55-Pad2_ R\nR56 Net-_R51-Pad2_ Net-_R56-Pad2_ R\nR51 Net-_J14-Pad3_ Net-_R51-Pad2_ R\nU7 Net-_R55-Pad2_ Net-_R56-Pad2_ NC_69 NC_70 NC_71 Net-_R66-Pad2_ Net-_J15-Pad3_ NC_72 ADA4807-2ARM\nR69 Net-_R66-Pad2_ Net-_J15-Pad3_ R\nR63 NC_73 Net-_R61-Pad2_ R\nR65 Net-_R61-Pad2_ Net-_J15-Pad3_ R\nR66 Net-_R61-Pad2_ Net-_R66-Pad2_ R\nR61 Net-_R55-Pad2_ Net-_R61-Pad2_ R\nR60 Net-_R58-Pad2_ Net-_R57-Pad2_ R\nR54 NC_74 Net-_R52-Pad2_ R\nR57 Net-_R52-Pad2_ Net-_R57-Pad2_ R\nR58 Net-_R52-Pad2_ Net-_R58-Pad2_ R\nR52 Net-_J14-Pad4_ Net-_R52-Pad2_ R\nU8 Net-_R57-Pad2_ Net-_R58-Pad2_ NC_75 NC_76 NC_77 Net-_R68-Pad2_ Net-_J15-Pad4_ NC_78 ADA4807-2ARM\nR70 Net-_R68-Pad2_ Net-_J15-Pad4_ R\nR64 NC_79 Net-_R62-Pad2_ R\nR67 Net-_R62-Pad2_ Net-_J15-Pad4_ R\nR68 Net-_R62-Pad2_ Net-_R68-Pad2_ R\nR62 Net-_R57-Pad2_ Net-_R62-Pad2_ R\nC33 NC_80 Net-_C33-Pad2_ C\nC35 NC_81 Net-_C33-Pad2_ C\nC34 Net-_C34-Pad1_ NC_82 C\nC36 Net-_C34-Pad1_ NC_83 C\n.end\n"
    },
    {
        "filename": "818.cir",
        "prompt": "Design a microcontroller-based circuit featuring an ATmega328P-PU as its core. The circuit includes a 16MHz crystal oscillator for timing, power supply filtering capacitors (15pF and 22pF), and a 5V power input connector. It incorporates a reset circuit with a pull-up resistor (4.7k\u03a9) and a diode (5.1V) for protection, along with a reset button. An SPI interface is provided with dedicated pins for MOSI, MISO, and SCK, and a connector for external SPI communication. An I2C interface is also present with SDA and SCL pins and a connector for an external I2C device. Two 100k\u03a9 potentiometers are connected to analog input pins A0 and A1. Two momentary switches control the SW_STOP_MODE and SW_START_SET signals. A UART interface with RXD and TXD pins is available for serial communication. An LED indicator (/LED_RUNNING) is driven by a dedicated pin. A thermal control output (/ZERO_CROSS and /TRIAC_GATE) is provided. A fan control output (/FAN_S) is included. A clock output (/CLK) and associated pins (/CS, /SO) are present. Include appropriate decoupling capacitors and connectors for all interfaces.",
        "content": ".title KiCad schematic\nU1 /RST /RXD /TXD /ZERO_CROSS /TRIAC_GATE /LED_RUNNING +5V GND Net-_C3-Pad2_ Net-_C4-Pad1_ /FAN_S /CLK /CS /SO /SW_STOP_MODE /SW_START_SET /MOSI /MISO /SCK +5V +5V GND /A0 /A1 NC_01 NC_02 /SDA /SCL ATmega328P-PU\nY1 Net-_C3-Pad2_ Net-_C4-Pad1_ 16MHz\nC3 GND Net-_C3-Pad2_ 22p\nC4 Net-_C4-Pad1_ GND 22p\nJ1 +5V GND PWR_IN\nC2 GND +5V 15p\nC1 GND +5V 15p\nR2 +5V /RST 4k7\nD2 +5V /RST 5.1V\nC5 GND /RST 15p\nR3 Net-_R3-Pad1_ /RST 330\nSW1 Net-_R3-Pad1_ GND SW_RST\nJ2 /MOSI +5V NC_03 GND /RST GND /SCK GND /MISO GND SPI\nR1 Net-_D1-Pad1_ GND 1k\nD1 Net-_D1-Pad1_ +5V PWR\nJ3 /SDA /SCL GND +5V DISP\nJ5 GND +5V /CLK /CS /SO THERM\nJ6 +5V GND /FAN_S FAN\nJ7 +5V GND /ZERO_CROSS /TRIAC_GATE HEAT\nJ4 +5V GND /RXD /TXD UART\nRV1 +5V /A0 GND 100K_VAL\nRV2 +5V /A1 GND 100K_PAR\nSW2 /SW_STOP_MODE GND SW_STOP_MODE\nSW3 /SW_START_SET GND SW_START_SET\nR4 Net-_D3-Pad1_ GND 1k\nD3 Net-_D3-Pad1_ /LED_RUNNING RUN\n.end\n"
    },
    {
        "filename": "1425.cir",
        "prompt": "Design a circuit featuring a TPS40210 boost converter (U1) to generate an 8V rail from a 30V input, with input and output filtering capacitors (C6, C9, C11, C13, C16). Include a Schottky diode (CR1) and inductor (L1) in the boost converter's output stage. Implement a MOSFET (Q1) likely used for switching or load control, driven by signals derived from the boost converter and potentially controlled by a mode switch (MODE_SW) via a jumper (JP1) and resistor (R8). Provide decoupling capacitors (C5, C15) for the 5V supply. Include a small RC network (R1, C3, C4, R2, R3, C2, C1) potentially for compensation or filtering. Incorporate simulation interface signals (SIM_CLOCK, SIM_RESET, SIM_VCC, SIM_IO) accessible through connectors (J1, J2). Add a resistor network (R4, R5, R6, R7) connected to the MOSFET and potentially influencing its behavior. Include additional capacitors (C7, C8, C10, C12, C14) for filtering and stability.",
        "content": ".title KiCad schematic\nC15 +5V GND 0.1uF\nJ2 NC_01 NC_02 NC_03 NC_04 GND GND NC_05 NC_06 NC_07 NC_08 GND GND NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 IR_SIM_CLOCK NC_20 IR_SIM_RESET IR_SIM_IO RF_EN NC_21 MODE_SW NC_22 NC_23 NC_24 GND GND +5V +30V +5V +30V +5V 53885-0408\nC6 SIM_VCC GND 1uF\nU2 NC_25 NC_26 +5V NC_27 +5V NC_28 SIM_VCC SIM_IO SIM_RESET GND SIM_CLOCK NC_29 IR_SIM_CLOCK IR_SIM_RESET IR_SIM_IO NC_30 GND NCN4555MN\nC5 +5V GND 0.1u\nJP1 MODE_SW RF_EN SolderJumper_2_Open\nR8 RF_EN GND 100k\nC9 +8V GND 10uF\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 100pF\nC1 Net-_C1-Pad1_ GND 33nF\nR1 Net-_C3-Pad1_ Net-_C4-Pad1_ 12.1k\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ 1.5nF\nC4 Net-_C4-Pad1_ Net-_C3-Pad2_ 27nF\nR3 Net-_C2-Pad1_ +8V 301k\nC8 GND Net-_C8-Pad2_ 1uF\nR4 Net-_C3-Pad1_ +30V 47.5k\nR5 Net-_Q1-Pad4_ Net-_R5-Pad2_ 19.1\nR6 Net-_Q1-Pad1_ Net-_C7-Pad1_ 1k\nR7 Net-_Q1-Pad1_ GND 15m\nC7 Net-_C7-Pad1_ GND 150pF\nC10 +8V GND 470nF\nR2 Net-_C3-Pad1_ GND 1.13k\nC13 +30V GND 2.2uF\nU1 Net-_C2-Pad2_ Net-_C1-Pad1_ NC_31 Net-_C3-Pad2_ Net-_C3-Pad1_ GND Net-_C7-Pad1_ Net-_R5-Pad2_ Net-_C8-Pad2_ +8V TPS40210DGQR\nC16 +30V GND 0.1uF\nC12 MODE_SW GND 1uF\nC14 MODE_SW GND 10uF\nC11 +30V GND +30V +30V GND GND 39uF\nCR1 +30V Net-_CR1-Pad2_ B260-13-F\nL1 Net-_CR1-Pad2_ +8V 24uH\nJ1 SIM_CLOCK SIM_RESET SIM_VCC SIM_IO NC_32 GND GND GND 47388-2001\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad1_ Net-_Q1-Pad1_ Net-_Q1-Pad4_ Net-_CR1-Pad2_ Net-_CR1-Pad2_ Net-_CR1-Pad2_ Net-_CR1-Pad2_ Net-_CR1-Pad2_ CSD18543Q3AT\n.end\n"
    },
    {
        "filename": "1064.cir",
        "prompt": "Design a circuit with a stable 2.5V reference voltage (Vref) generated using a REF50X0 reference IC (U1). The reference voltage is buffered and filtered with capacitors (C1, C2, C4, C5) and resistors (R1, R2, R4). A temperature sensing input (RefTemp) and heater control (HeaterGround) are provided via a connector (J2). A sense line is present, connected to Vref through a resistor (R4) and adjustable resistor (RV1) for potential calibration or monitoring. A second connector (J1) provides ground connections. A resistor network (R3, R5) and adjustable resistor (RV1) are used to potentially adjust or monitor the reference voltage. Include decoupling capacitors (C1, C3) and a small resistor (R3) to ground.",
        "content": ".title KiCad schematic\nU1 NC_01 Vin RefTemp GND Net-_C2-Pad1_ Vref NC_02 NC_03 REF50X0\nC2 Net-_C2-Pad1_ GND 1u\nC1 GND Vin 1u\nC3 GND Net-_C3-Pad2_ 10u\nC4 GND Vref 1u\nR1 Net-_R1-Pad1_ Net-_C2-Pad1_ 470k\nR3 Net-_R3-Pad1_ GND 1k\nR2 Net-_C3-Pad2_ Vref 1\nJ1 GND GND GND GND GND Sense Vref GND PINS_1X8\nJ2 GND GND GND RefTemp Vin HeaterGround HeaterGround NC_04 PINS_1X8\nR4 Sense Vref 0\nRV1 Net-_R3-Pad1_ Net-_R1-Pad1_ Net-_R5-Pad2_ 10k\nR5 Vref Net-_R5-Pad2_ 0\nC5 GND Net-_C3-Pad2_ 4.7u\n.end\n"
    },
    {
        "filename": "536.cir",
        "prompt": "Design a multi-output power supply circuit that takes a 36V DC input and generates 12V, 5V, and 3.3V DC outputs. Utilize two LM2574HVM-12 buck converters to generate the 12V rails, each with input filtering (100uF capacitor and 300uH inductor with Schottky diode protection). The 12V rails should also have output filtering (330uF capacitor). A 7805 linear regulator should step down one 12V rail to 5V, with input and output filtering (CP1 capacitor and 0.1uF capacitor respectively). Finally, a LP2950-3.3_TO92 linear regulator should step down the 5V rail to 3.3V, with input and output filtering (0.1uF and 2.2uF capacitors respectively). Include a 1N5061 diode for reverse polarity protection on the input and ensure a ground reference is present.",
        "content": ".title KiCad schematic\nJ1 GNDREF /VBAT+ 36V Battery\nD10 Net-_C13-Pad1_ /VBAT+ 1N5061\nU5 /12V_IR GNDREF GNDREF GNDREF Net-_C13-Pad1_ Net-_D11-Pad1_ LM2574HVM-12\nC13 Net-_C13-Pad1_ GNDREF 100uF\nL1 Net-_D11-Pad1_ /12V_IR 300uH\nD11 Net-_D11-Pad1_ GNDREF 1N5828\nC14 /12V_IR GNDREF 330uF\nU6 /12V GNDREF /5V L7805\nC15 /12V GNDREF CP1\nC16 /5V GNDREF 0.1uF\nU7 /12V Net-_C17-Pad2_ Net-_C17-Pad2_ Net-_C17-Pad2_ Net-_C17-Pad1_ Net-_D12-Pad1_ LM2574HVM-12\nC17 Net-_C17-Pad1_ Net-_C17-Pad2_ 100uF\nL2 Net-_D12-Pad1_ /12V 300uH\nD12 Net-_D12-Pad1_ Net-_C17-Pad2_ 1N5828\nC19 /12V Net-_C17-Pad2_ 330uF\nU8 /3v3 Net-_C18-Pad2_ /5V LP2950-3.3_TO92\nC18 /5V Net-_C18-Pad2_ 0.1uF\nC20 /3v3 Net-_C18-Pad2_ 2.2uF\n.end\n"
    },
    {
        "filename": "386.cir",
        "prompt": "Create a circuit with two identical batteries connected in parallel. Each battery has two terminals. Label the positive terminal of both batteries as \"Battery_Cell\" and connect the negative terminals together as \"Net-_BT1-Pad1_\". Connect the positive terminals together as \"Net-_BT1-Pad2_\". The circuit should have no other components.",
        "content": ".title KiCad schematic\nBT1 Net-_BT1-Pad1_ Net-_BT1-Pad2_ Battery_Cell\nBT2 Net-_BT1-Pad1_ Net-_BT1-Pad2_ Battery_Cell\n.end\n"
    },
    {
        "filename": "935.cir",
        "prompt": "Design a circuit with two independent input/output pairs (IN_A/OUT_A and IN_B/OUT_B) each featuring a low-pass filter followed by a unity-gain buffer. Each low-pass filter consists of a 100pF capacitor in series with a resistor to ground, and another resistor between the input and the capacitor. Each output is connected to a 100pF capacitor to ground. The inputs and outputs are labeled IN_A, OUT_A, IN_B, and OUT_B. A dual operational amplifier (ADA4522-2) is used as the unity-gain buffers, with each op-amp handling one input/output pair. Decoupling capacitors (10uF and 0.1uF) are present on the power supply lines. Include appropriate resistors for biasing and input/output connections. Use connectors for the inputs and outputs.",
        "content": ".title KiCad schematic\nR3 Net-_R3-Pad1_ Net-_C1-Pad1_ R\nR7 Net-_C1-Pad1_ GND R\nC1 Net-_C1-Pad1_ GND 100pF\nR11 Net-_R11-Pad1_ Net-_J1-Pad1_ R\nJ2 Net-_C6-Pad2_ GND OUT_A\nC6 Net-_C6-Pad1_ Net-_C6-Pad2_ 100pF\nR10 GND Net-_J1-Pad1_ R\nJ1 Net-_J1-Pad1_ GND IN_A\nR9 Net-_J4-Pad1_ Net-_R8-Pad2_ R\nR8 GND Net-_R8-Pad2_ R\nR6 GND Net-_J4-Pad1_ R\nJ5 Net-_C8-Pad1_ GND OUT_B\nJ4 Net-_J4-Pad1_ GND IN_B\nC8 Net-_C8-Pad1_ Net-_C8-Pad2_ 100pF\nC2 Net-_C2-Pad1_ GND 10uf\nC3 Net-_C2-Pad1_ GND 0.1uf\nC4 Net-_C4-Pad1_ GND 10uf\nC5 Net-_C4-Pad1_ GND 0.1uf\nJ3 Net-_C2-Pad1_ GND Net-_C4-Pad1_ Conn_01x03_Male\nU1 Net-_C1-Pad1_ Net-_R3-Pad1_ Net-_R11-Pad1_ Net-_C4-Pad1_ Net-_R8-Pad2_ Net-_R4-Pad2_ Net-_C7-Pad1_ Net-_C2-Pad1_ ADA4522-2\nR4 Net-_C7-Pad1_ Net-_R4-Pad2_ R\nC7 Net-_C7-Pad1_ GND 100pF\nR1 Net-_C1-Pad1_ Net-_C6-Pad1_ R\nR2 GND Net-_R11-Pad1_ R\nR5 Net-_C8-Pad2_ Net-_C7-Pad1_ R\n.end\n"
    },
    {
        "filename": "466.cir",
        "prompt": "Design a microcontroller-based sensor data acquisition and wireless communication system. The system includes an MSP430F5529LP microcontroller (U3) connected to an XBee module (U8) for wireless communication, an OV7670 camera module (U7), and an LPS331AP pressure sensor (U5). The system also incorporates temperature sensing via a thermistor (TH1) and light sensing via a photoresistor (R6), both connected to transistors (Q2, Q3) for signal conditioning. A buzzer (Q1) provides audible feedback. Power is supplied by batteries (BT1, BT2) regulated to 3.6V (U1, U2) and a 3.3V supply (+3V3) is generated for the microcontroller and sensors. Include pull-up/down resistors (R1, R2, R3, R4, R5) as needed for stable operation. The circuit should include numerous unconnected pins (NC_XX) representing unused connections on the various ICs.\n\n\n\n",
        "content": ".title KiCad schematic\nU6 Net-_U3-Pad12_ NC_01 Net-_U3-Pad2_ Net-_U3-Pad13_ NC_02 Net-_Q1-Pad2_ Net-_U6-PadJ1.8_ NC_03 Net-_U3-Pad3_ Net-_U6-PadJ5.2_ NC_04 Net-_U6-PadJ5.4_ NC_05 Net-_U6-PadJ5.3_ NC_06 Net-_U6-PadJ5.1_ NC_07 NC_08 NC_09 NC_10 NC_11 Net-_U6-PadJ113_ Net-_Q2-Pad1_ Net-_Q3-Pad1_ NC_12 Net-_U3-Pad9_ Net-_R5-Pad1_ NC_13 NC_14 NC_15 NC_16 Net-_U6-PadJ512_ Net-_U6-PadJ513_ NC_17 NC_18 Net-_U6-PadJ516_ Net-_U6-PadJ517_ Net-_U6-PadJ518_ Net-_U6-PadJ519_ NC_19 MSP-EXP430F5529LP\nU3 +3V3 Net-_U3-Pad2_ Net-_U3-Pad3_ NC_20 NC_21 NC_22 NC_23 NC_24 Net-_U3-Pad9_ GND NC_25 Net-_U3-Pad12_ Net-_U3-Pad13_ NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 XBee\nU8 NC_33 Net-_U6-PadJ516_ Net-_U6-PadJ517_ Net-_U6-PadJ513_ Net-_U6-PadJ5.2_ Net-_U6-PadJ113_ NC_34 NC_35 Net-_U6-PadJ512_ Net-_U6-PadJ519_ NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 Net-_U6-PadJ5.4_ Net-_U6-PadJ518_ NC_43 NC_44 NC_45 Net-_U6-PadJ5.3_ Net-_U6-PadJ5.1_ OV7670\nU7 NC_46 NC_47 NC_48 Net-_U6-PadJ517_ NC_49 Net-_U6-PadJ516_ NC_50 NC_51 NC_52 NC_53 Net-_U6-PadJ1.8_ NC_54 NC_55 NC_56 NC_57 NC_58 LPS331AP\nU4 NC_59 GP-20U7\nBT2 ~ GND Battery\nBT1 NC_60 GND Battery\nU2 ~ 3.6V\nU1 ~ 3.6V\nQ1 NC_61 Net-_Q1-Pad2_ NC_62 BUZ11\nU5 ~ 3.6V\nR1 ~ +3V3 R\nR2 +3V3 GND R\nQ2 Net-_Q2-Pad1_ Net-_Q2-Pad2_ +3V3 MMBT3904\nQ3 Net-_Q3-Pad1_ Net-_Q3-Pad2_ +3V3 MMBT3904\nR5 Net-_R5-Pad1_ GND R\nTH1 Net-_Q2-Pad2_ Net-_R5-Pad1_ THERMISTOR\nR6 Net-_Q3-Pad2_ Net-_R5-Pad1_ Photores\nR3 NC_63 NC_64 R\nR4 NC_65 NC_66 R\n.end\n"
    },
    {
        "filename": "1206.cir",
        "prompt": "Design a microcontroller peripheral board featuring power supply connections (+3.3V, +5V, GND), I2C, SPI, serial communication (UART), endstop inputs, temperature sensors, servo control outputs, a microSD card detection interface, and an ESP8266 module. Include pull-up resistors for I2C lines (SDA, SCL), current limiting resistors for LEDs indicating activity on digital pins PB12 and PB13, and decoupling capacitors. Incorporate a 74HCT125 quad buffer for signal buffering, and pull-down resistors for temperature sensors and servo outputs. Provide connections for two endstop switches (X, Y, Z), two temperature sensors (Temp_0, Temp_1), two servos (Servo_0, Servo_1), and a microSD card. The ESP8266 module (ESP-01v090) should have necessary connections for power and communication. Include a general purpose input/output pin (GPIO0_SEL) with a selectable pull-up/down configuration.\n\n\n\n",
        "content": ".title KiCad schematic\nR1 +3V3 Temp_0 4K7\nR2 +3V3 Temp_1 4k7\nJ2 +5V GND NC_01 Endstop_X\nC2 Temp_1 GND 10uF\nC1 Temp_0 GND 10uF\nR5 GND Hotend 10k\nR6 GND Heatbed 10k\nJ3 GND +5V Servo_0_Buff Servo_0\nJ1 +3V3 GND SDA SCL I2C\nJ7 +3V3 GND MISO_2 MOSI_2 SCK_2 SDCS SPI\nJ33 Temp_1 GND TEMP_1\nJ32 Temp_0 GND TEMP_0\nJ5 GND +5V Servo_1_Buff Servo_1\nJ4 +5V GND NC_02 Endstop_Y\nJ6 +5V GND NC_03 Endstop_Z\nC3 +5V GND 100nF\nJ16 +3V3 +3V3 GND GND NC_04 NC_05 NC_06 NC_07 Serial_1_2\nJ27 +3V3 +3V3 GND GND NC_08 NC_09 PB12 PB13 Serial_3_4\nD1 GND Net-_D1-Pad2_ LED_RED\nR3 Net-_D1-Pad2_ PB12 150R\nD2 GND Net-_D2-Pad2_ LED_RED\nR4 Net-_D2-Pad2_ PB13 150R\nJ8 NC_10 Net-_J30-Pad5_ GND GPIO0_SEL\nR26 +3V3 SCL 4k7\nR27 +3V3 SDA 4k7\nJ29 NC_11 SDCS MOSI_2 +3V3 SCK_2 GND MISO_2 NC_12 NC_13 GND Micro_SD_Card_Det\nU3 GND Heatbed NC_14 GND Hotend NC_15 GND Servo_1_Buff NC_16 GND Servo_0_Buff NC_17 GND +5V 74HCT125\nJ30 GND NC_18 NC_19 +3V3 Net-_J30-Pad5_ NC_20 NC_21 +3V3 ESP-01v090\n.end\n"
    },
    {
        "filename": "1590.cir",
        "prompt": "Create a simple circuit with a single MOSFET (M1) acting as a switch, controlled by a voltage applied between nodes NC_01 and NC_02, to drive a load represented by \"DriveMotor\". The MOSFET has no specified model, implying a default or generic model should be used. The circuit consists only of the MOSFET and its connections.",
        "content": ".title KiCad schematic\nM1 NC_01 NC_02 DriveMotor\n.end\n"
    },
    {
        "filename": "772.cir",
        "prompt": "Create a circuit with a single capacitor (C1) connected between two nodes. Include two connectors: a 2-pin connector (J2) directly connected to the capacitor's terminals, and a 2x4 connector (J1) with each pin duplicated to connect to the same two nodes as J2. The capacitor should be a small value, labeled \"C_Small\".",
        "content": ".title KiCad schematic\nJ2 Net-_C1-Pad1_ Net-_C1-Pad2_ Conn_01x02\nJ1 Net-_C1-Pad1_ Net-_C1-Pad2_ Net-_C1-Pad1_ Net-_C1-Pad2_ Net-_C1-Pad1_ Net-_C1-Pad2_ Net-_C1-Pad1_ Net-_C1-Pad2_ Conn_02x04_Odd_Even\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ C_Small\n.end\n"
    },
    {
        "filename": "633.cir",
        "prompt": "Design a circuit that functions as a high-speed optical receiver and analog-to-digital converter (ADC) interface. The circuit includes a photodiode for optical signal detection, a transimpedance amplifier (TIA) for converting the photocurrent to a voltage, and filtering/matching networks for signal conditioning. It features a limiting amplifier stage using an NPN transistor, followed by signal routing to an ADC with clock and data lines. Include decoupling capacitors for power supply stability and various resistors for biasing and impedance matching. The circuit should be optimized for a specific data rate and include components for signal integrity, such as controlled impedance transmission lines (using inductors and capacitors) and termination resistors. The design should also include connections for a DAC clock signal and several unused net connections for potential future expansion.",
        "content": ".title KiCad schematic\nD1 Net-_C1-Pad1_ /RXIN PHOTODIODE\nC1 Net-_C1-Pad1_ GND C\nD2 Net-_C1-Pad1_ /RXIN PHOTODIODE\nR6 Net-_C2-Pad1_ Net-_C2-Pad2_ 100k\nR2 Net-_C1-Pad1_ VCC 0\nC3 Net-_C3-Pad1_ GND 100nF\nC6 VCC GND 100nF\nC11 VCC GND 100nF\nC12 VCC GND 100nF\nR10 GND /P2_5 10k\nC8 VCC GND 10uF\nC13 Net-_C13-Pad1_ GND 100nF\nC14 Net-_C14-Pad1_ Net-_C14-Pad2_ 130pF\nR34 GND Net-_R32-Pad2_ R\nR35 Net-_R33-Pad2_ GND R\nL7 Net-_C15-Pad1_ Net-_C14-Pad1_ 2.2uH\nL9 Net-_C16-Pad1_ Net-_C15-Pad1_ 1uH\nC15 Net-_C15-Pad1_ Net-_C15-Pad2_ 82pF\nC16 Net-_C16-Pad1_ Net-_C16-Pad2_ 24pF\nC18 GND Net-_C18-Pad2_ 100nF\nC17 GND VCC 100nF\nC19 GND VCC 100nF\nC20 GND VCC 100nF\nR38 NC_01 NC_02 0\nL5 Net-_C14-Pad1_ NC_03 2.2uH\nL6 Net-_C14-Pad2_ NC_04 2.2uH\nL8 Net-_C15-Pad2_ Net-_C14-Pad2_ 2.2uH\nL10 Net-_C16-Pad2_ Net-_C15-Pad2_ 1uH\nR3 Net-_C1-Pad1_ NC_05 0\nR9 NC_06 /P2_5 0\nR23 Net-_R23-Pad1_ VCC 0\nR19 /P2_5 NC_07 0\nR20 NC_08 GND 0\nR32 Net-_C16-Pad1_ Net-_R32-Pad2_ 0\nR33 Net-_C16-Pad2_ Net-_R33-Pad2_ 0\nR31 Net-_C13-Pad1_ Net-_C18-Pad2_ 0\nR36 NC_09 VCC 10k\nR21 Net-_R21-Pad1_ /ADC0_0 0\nR26 Net-_R23-Pad1_ NC_10 0\nR29 NC_11 NC_12 0\nR39 NC_13 NC_14 0\nR40 NC_15 NC_16 0\nR41 NC_17 NC_18 0\nR42 NC_19 NC_20 0\nR43 NC_21 NC_22 0\nR44 NC_23 NC_24 0\nR45 NC_25 NC_26 0\nR30 Net-_Q1-Pad2_ GND 75\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ NC_27 Q_NPN_BEC\nR24 Net-_C25-Pad1_ NC_28 1k\nR4 Net-_C1-Pad1_ GND 0\nR1 Net-_C3-Pad1_ Net-_C1-Pad1_ 0\nR14 Net-_C7-Pad1_ GND R\nR13 VCC Net-_C7-Pad1_ R\nC7 Net-_C7-Pad1_ GND 100nF\nR11 Net-_C3-Pad1_ Net-_C4-Pad1_ R\nC4 Net-_C4-Pad1_ Net-_C3-Pad1_ C\nR12 Net-_C3-Pad1_ Net-_C7-Pad1_ R\nR5 /RXIN Net-_C5-Pad1_ R\nC5 Net-_C5-Pad1_ GND 100nF\nR17 GND Net-_R15-Pad2_ R\nR18 Net-_R16-Pad2_ GND R\nL1 Net-_C9-Pad1_ Net-_C2-Pad1_ 2.2uH\nL3 Net-_C10-Pad1_ Net-_C9-Pad1_ 1.5uH\nC9 Net-_C9-Pad1_ Net-_C9-Pad2_ 100pF\nC10 Net-_C10-Pad1_ Net-_C10-Pad2_ 15pF\nL2 Net-_C9-Pad2_ Net-_C4-Pad1_ 2.2uH\nR15 Net-_C10-Pad1_ Net-_R15-Pad2_ 0\nR16 Net-_C10-Pad2_ Net-_R16-Pad2_ 0\nL4 Net-_C10-Pad2_ Net-_C9-Pad2_ 1.5uH\nC2 Net-_C2-Pad1_ Net-_C2-Pad2_ 15pF\nR8 GND Net-_C3-Pad1_ 1.74k\nR7 Net-_C3-Pad1_ VCC 3.24k\nR37 /ADCCLK GND R\nR22 Net-_R21-Pad1_ NC_29 0\nR46 /ADCCLK NC_30 39\nR71 Net-_C26-Pad1_ Net-_C26-Pad2_ 953\nC27 VCC GND 100nF\nC21 VCC GND 100nF\nC22 VCC GND 100nF\nC23 VCC GND 100nF\nC26 Net-_C26-Pad1_ Net-_C26-Pad2_ 15pF\nR70 Net-_C26-Pad1_ GND 1.80k\nC25 Net-_C25-Pad1_ GND 100nF\nR57 GND NC_31 20k\nR54 /DACCLK NC_32 39\nR28 NC_33 NC_34 39\nR47 NC_35 NC_36 39\nR48 NC_37 NC_38 39\nR49 NC_39 NC_40 39\nR50 NC_41 NC_42 39\nR51 NC_43 NC_44 39\nR52 NC_45 NC_46 39\nR53 NC_47 NC_48 39\nR56 /DACCLK GND R\nR60 VCC /P5_3 10k\nR61 /P5_3 GND 10k\nR58 VCC /P5_2 10k\nR59 /P5_2 GND 10k\nR63 /P5_5 GND 10k\nR62 VCC /P5_5 10k\nR55 VCC NC_49 10k\nR69 Net-_C26-Pad1_ NC_50 249\nR67 Net-_C24-Pad2_ Net-_C25-Pad1_ 0\nR66 NC_51 GND 249\nC24 GND Net-_C24-Pad2_ 100nF\nR73 Net-_Q1-Pad1_ Net-_C29-Pad1_ 1k\nR72 Net-_C26-Pad2_ NC_52 0\nR74 Net-_C29-Pad2_ Net-_Q1-Pad2_ 0\nR25 Net-_C25-Pad1_ NC_53 1k\nR27 Net-_C25-Pad1_ GND 10k\nR75 NC_54 VCC 12k\nC28 /RXIN Net-_C2-Pad2_ 8nF\nR76 /RXIN GND 1M\nR77 Net-_R77-Pad1_ NC_55 0\nR78 NC_56 Net-_R77-Pad1_ 0\nC29 Net-_C29-Pad1_ Net-_C29-Pad2_ 470pF\nR64 Net-_Q1-Pad2_ /ADC0_0 0\n.end\n"
    },
    {
        "filename": "265.cir",
        "prompt": "Design a circuit with two differential amplifier stages (ADA4075-2) connected in series. The first stage (U4) takes input from an input connector (J90) through a resistor network (R375-R383, R379, R382) and provides its output to the input of the second stage (U9). The second stage (U9) then feeds into another differential amplifier (U10). The output of U10 is connected to an output connector (J11) through another resistor network (R21-R28, R30-R38). Each stage has input and output filtering using capacitors (C17-C20, C37-C40). Include additional capacitors (C319-C322) connected to the first stage's input connector. The circuit should have clearly defined input and output connectors (J90, J11) and utilize a combination of resistors to set gain and provide biasing.",
        "content": ".title KiCad schematic\nC319 NC_01 Net-_C319-Pad2_ C\nC321 NC_02 Net-_C319-Pad2_ C\nC320 Net-_C320-Pad1_ NC_03 C\nC322 Net-_C320-Pad1_ NC_04 C\nJ90 Net-_C319-Pad2_ NC_05 Net-_J90-Pad3_ Net-_J90-Pad3_ NC_06 Net-_C320-Pad1_ InConnector\nJ91 NC_07 NC_08 Net-_J91-Pad3_ Net-_J91-Pad3_ NC_09 NC_10 OutConnector\nR383 Net-_R382-Pad2_ Net-_J91-Pad3_ R\nR380 NC_11 Net-_R379-Pad2_ R\nR381 Net-_R379-Pad2_ Net-_J91-Pad3_ R\nR382 Net-_R379-Pad2_ Net-_R382-Pad2_ R\nR379 Net-_R376-Pad2_ Net-_R379-Pad2_ R\nR378 NC_12 Net-_R377-Pad2_ R\nR376 Net-_R375-Pad2_ Net-_R376-Pad2_ R\nR377 Net-_R375-Pad2_ Net-_R377-Pad2_ R\nR375 Net-_J90-Pad3_ Net-_R375-Pad2_ R\nU4 Net-_J91-Pad3_ NC_13 Net-_R382-Pad2_ NC_14 Net-_R377-Pad2_ Net-_R376-Pad2_ Net-_R376-Pad2_ NC_15 ADA4075-2\nC17 NC_16 Net-_C17-Pad2_ C\nC19 NC_17 Net-_C17-Pad2_ C\nC18 Net-_C18-Pad1_ NC_18 C\nC20 Net-_C18-Pad1_ NC_19 C\nJ10 Net-_C17-Pad2_ NC_20 Net-_J10-Pad3_ Net-_J10-Pad4_ NC_21 Net-_C18-Pad1_ InConnector\nJ11 Net-_C37-Pad2_ NC_22 Net-_J11-Pad3_ Net-_J11-Pad4_ NC_23 Net-_C38-Pad1_ OutConnector\nR37 Net-_R34-Pad2_ Net-_J11-Pad3_ R\nR31 NC_24 Net-_R29-Pad2_ R\nR33 Net-_R29-Pad2_ Net-_J11-Pad3_ R\nR34 Net-_R29-Pad2_ Net-_R34-Pad2_ R\nR29 Net-_R23-Pad2_ Net-_R29-Pad2_ R\nR27 NC_25 Net-_R24-Pad2_ R\nR23 Net-_R21-Pad2_ Net-_R23-Pad2_ R\nR24 Net-_R21-Pad2_ Net-_R24-Pad2_ R\nR21 Net-_J10-Pad3_ Net-_R21-Pad2_ R\nR38 Net-_R36-Pad2_ Net-_J11-Pad4_ R\nR32 NC_26 Net-_R30-Pad2_ R\nR35 Net-_R30-Pad2_ Net-_J11-Pad4_ R\nR36 Net-_R30-Pad2_ Net-_R36-Pad2_ R\nR30 Net-_R25-Pad2_ Net-_R30-Pad2_ R\nR28 NC_27 Net-_R26-Pad2_ R\nR25 Net-_R22-Pad2_ Net-_R25-Pad2_ R\nR26 Net-_R22-Pad2_ Net-_R26-Pad2_ R\nR22 Net-_J10-Pad4_ Net-_R22-Pad2_ R\nU9 Net-_J11-Pad3_ NC_28 Net-_R34-Pad2_ NC_29 Net-_R24-Pad2_ Net-_R23-Pad2_ Net-_R23-Pad2_ NC_30 ADA4075-2\nU10 Net-_J11-Pad4_ NC_31 Net-_R36-Pad2_ NC_32 Net-_R26-Pad2_ Net-_R25-Pad2_ Net-_R25-Pad2_ NC_33 ADA4075-2\nC39 NC_34 Net-_C37-Pad2_ C\nC37 NC_35 Net-_C37-Pad2_ C\nC40 Net-_C38-Pad1_ NC_36 C\nC38 Net-_C38-Pad1_ NC_37 C\n.end\n"
    },
    {
        "filename": "521.cir",
        "prompt": "Create a non-inverting amplifier circuit using an operational amplifier (OPAMP) powered by +15V and -15V supplies. The input signal is a 5V amplitude, 50Hz sine wave applied through a 1k\u03a9 resistor. The feedback network consists of a 5k\u03a9 resistor. A 833\u03a9 resistor connects the output to ground.",
        "content": ".title KiCad schematic\nR2 Net-_R2-Pad1_ Net-_R1-Pad1_ 5k\nR3 Net-_R3-Pad1_ 0 833\nR1 Net-_R1-Pad1_ Net-_R1-Pad2_ 1k\nV1 Net-_R1-Pad2_ 0 sin(0 5 50 0)\nU1 Net-_R3-Pad1_ Net-_R1-Pad1_ Net-_R2-Pad1_ Net-_U1-Pad4_ Net-_U1-Pad5_ OPAMP\nV2 Net-_U1-Pad5_ 0 +15v\nV3 Net-_U1-Pad4_ 0 -15v\n.end\n"
    },
    {
        "filename": "356.cir",
        "prompt": "Design a circuit with a microcontroller (PIC18F452-IP) interfacing with multiple operational amplifier stages (LM324). The circuit operates on a +5V supply and ground. The microcontroller outputs are connected to the inputs of the LM324 op-amps, configured as voltage followers or inverting/non-inverting amplifiers using resistor networks (R1-R17). There are four LM324 op-amp stages (U1, U2, U3, U7, U8) each producing two output levels, labeled as `/Level1/out_level_1`, `/Level1/out_level_2`, `/Level1/Level2b/out_level_2`, `/Level1/Level3a/out_level_1`, `/Level1/Level3a/out_level_2`, `/Level1/Level3b/out_level_1`, `/Level1/Level3b/out_level_2`. The resistors are used to set the gain and input impedance of the op-amp stages. The microcontroller has numerous unconnected pins (NC_01 - NC_35). The circuit includes pull-up/down resistors implemented with the R components.\n\n\n\n",
        "content": ".title KiCad schematic\nU2 NC_01 /Level1/out_level_1 /Level1/out_level_2 Net-_U1-Pad1_ Net-_U1-Pad6_ NC_02 NC_03 NC_04 NC_05 NC_06 +5V GND NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 GND +5V NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 PIC18F452-IP\nU1 Net-_U1-Pad1_ Net-_U1-Pad1_ Net-_R1-Pad2_ +5V Net-_R2-Pad2_ Net-_U1-Pad6_ Net-_U1-Pad6_ /Level1/out_level_1 /Level1/out_level_1 Net-_R4-Pad2_ GND Net-_R6-Pad2_ /Level1/out_level_2 /Level1/out_level_2 LM324\nR1 +5V Net-_R1-Pad2_ R\nR2 Net-_R1-Pad2_ Net-_R2-Pad2_ R\nR3 Net-_R2-Pad2_ GND R\nU3 NC_33 NC_34 NC_35 Net-_R8-Pad2_ /Level1/Level2b/out_level_2 /Level1/Level2b/out_level_2 LM324\nR4 +5V Net-_R4-Pad2_ R\nR5 Net-_R4-Pad2_ GND R\nR6 +5V Net-_R6-Pad2_ R\nR7 Net-_R6-Pad2_ GND R\nR8 +5V Net-_R8-Pad2_ R\nR9 Net-_R8-Pad2_ GND R\nR10 +5V Net-_R10-Pad2_ R\nR11 Net-_R10-Pad2_ GND R\nU7 Net-_R12-Pad2_ /Level1/Level3a/out_level_1 /Level1/Level3a/out_level_1 Net-_R10-Pad2_ /Level1/Level3a/out_level_2 /Level1/Level3a/out_level_2 LM324\nR12 +5V Net-_R12-Pad2_ R\nR13 Net-_R12-Pad2_ GND R\nR14 +5V Net-_R14-Pad2_ R\nR15 Net-_R14-Pad2_ GND R\nU8 Net-_R16-Pad2_ /Level1/Level3b/out_level_1 /Level1/Level3b/out_level_1 Net-_R14-Pad2_ /Level1/Level3b/out_level_2 /Level1/Level3b/out_level_2 LM324\nR16 +5V Net-_R16-Pad2_ R\nR17 Net-_R16-Pad2_ GND R\n.end\n"
    },
    {
        "filename": "215.cir",
        "prompt": "Create a keyboard matrix circuit with a USB connector. The matrix consists of 68 individual key connections (NC_01 to NC_68) arranged in a grid. Each key connection is associated with a specific key label (e.g., MX_1, MX_A1, MX_TAB1) and column label (e.g., COL1, COL0, COL6). All key connections are connected to a USB connector (USB1) with no explicit components defined beyond the connections themselves. The circuit utilizes \"MX-NoLED\" components for each key, likely representing a simple switch. There are also several custom key connections labeled \"MX_CUST1\" through \"MX_CUST5\".",
        "content": ".title KiCad schematic\nUSB1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 Molex-0548190519\nMX_ESC1 COL1 NC_07 MX-NoLED\nMX_CUST2 COL0 NC_08 MX-NoLED\nMX_SYMB1 COL13 NC_09 MX-NoLED\nMX_RIGHTSPC1 COL11 NC_10 MX-NoLED\nMX_ENTER1 COL14 NC_11 MX-NoLED\nMX_RSHIFT1 COL13 NC_12 MX-NoLED\nMX_Z1 COL3 NC_13 MX-NoLED\nMX_6 COL6 NC_14 MX-NoLED\nMX_5 COL5 NC_15 MX-NoLED\nMX_4 COL4 NC_16 MX-NoLED\nMX_3 COL3 NC_17 MX-NoLED\nMX_2 COL2 NC_18 MX-NoLED\nMX_1 COL1 NC_19 MX-NoLED\nMX_T1 COL6 NC_20 MX-NoLED\nMX_R1 COL5 NC_21 MX-NoLED\nMX_E1 COL4 NC_22 MX-NoLED\nMX_W1 COL3 NC_23 MX-NoLED\nMX_Q1 COL2 NC_24 MX-NoLED\nMX_TAB1 COL1 NC_25 MX-NoLED\nMX_G1 COL6 NC_26 MX-NoLED\nMX_F1 COL5 NC_27 MX-NoLED\nMX_D1 COL4 NC_28 MX-NoLED\nMX_S1 COL3 NC_29 MX-NoLED\nMX_A1 COL2 NC_30 MX-NoLED\nMX_CAPSL1 COL1 NC_31 MX-NoLED\nMX_CUST3 COL0 NC_32 MX-NoLED\nMX_B1 COL7 NC_33 MX-NoLED\nMX_V1 COL6 NC_34 MX-NoLED\nMX_C1 COL5 NC_35 MX-NoLED\nMX_X1 COL4 NC_36 MX-NoLED\nMX_LSHIFT1 COL1 NC_37 MX-NoLED\nMX_CUST4 COL0 NC_38 MX-NoLED\nMX_LEFTSPC1 COL2 NC_39 MX-NoLED\nMX_CUST5 COL0 NC_40 MX-NoLED\nMX_DEL1 COL14 NC_41 MX-NoLED\nMX_PLUS1 COL12 NC_42 MX-NoLED\nMX_MINUS1 COL11 NC_43 MX-NoLED\nMX_0 COL10 NC_44 MX-NoLED\nMX_9 COL9 NC_45 MX-NoLED\nMX_8 COL8 NC_46 MX-NoLED\nMX_7 COL7 NC_47 MX-NoLED\nMX_BKSPC1 COL14 NC_48 MX-NoLED\nMX_RBRAC1 COL13 NC_49 MX-NoLED\nMX_LBRAC1 COL12 NC_50 MX-NoLED\nMX_P1 COL11 NC_51 MX-NoLED\nMX_O1 COL10 NC_52 MX-NoLED\nMX_I1 COL9 NC_53 MX-NoLED\nMX_U1 COL8 NC_54 MX-NoLED\nMX_Y1 COL7 NC_55 MX-NoLED\nMX_QUOTE1 COL12 NC_56 MX-NoLED\nMX_COLON1 COL11 NC_57 MX-NoLED\nMX_L1 COL10 NC_58 MX-NoLED\nMX_K1 COL9 NC_59 MX-NoLED\nMX_J1 COL8 NC_60 MX-NoLED\nMX_H1 COL7 NC_61 MX-NoLED\nMX_SLSH1 COL12 NC_62 MX-NoLED\nMX_PERIOD1 COL11 NC_63 MX-NoLED\nMX_COMMA1 COL10 NC_64 MX-NoLED\nMX_M1 COL9 NC_65 MX-NoLED\nMX_N1 COL8 NC_66 MX-NoLED\nMX_SPC1 COL7 NC_67 MX-NoLED\nMX_CUST1 COL0 NC_68 MX-NoLED\n.end\n"
    },
    {
        "filename": "1664.cir",
        "prompt": "Design a circuit with an adjustable current source controlled by a potentiometer, a voltage regulator providing a stable voltage, and an operational amplifier configured as a current follower. The input voltage is provided through a connector (J1). A potentiometer (RV1) adjusts the reference voltage for the current source. The current source utilizes an op-amp (U1) and resistors (R2, R3, R4, R5) to generate and output a current. A voltage regulator (U2, LM317) provides a stable +12V supply, adjustable with resistors (R6, R7, R8). A switch (K1) controls the current source enable/disable. The circuit includes connectors for input voltage (J1) and +12V power (J2).",
        "content": ".title KiCad schematic\nU1 /ampCurr Net-_R3-Pad1_ Net-_R2-Pad1_ GND Net-_RV1-Pad2_ /ampCurr /currSwitch +12V Opamp_Dual_Generic\nU2 Net-_K1-Pad7_ /vSupply +12V LM317_3PinPackage\nR2 Net-_R2-Pad1_ Net-_J1-Pad1_ 3.3k\nR8 /vSupply Net-_K1-Pad7_ Rreg1\nR4 Net-_R2-Pad1_ GND 3.3M\nR5 Net-_R3-Pad1_ /ampCurr 3.3M\nR3 Net-_R3-Pad1_ GND 3.3k\nR1 Net-_J1-Pad1_ GND 0\nR7 Net-_K1-Pad7_ GND Rreg2\nR6 Net-_K1-Pad1_ GND Rreg2\nJ1 Net-_J1-Pad1_ /vSupply Conn_01x02_Female\nRV1 +12V Net-_RV1-Pad2_ GND R_POT\nJ2 +12V GND Conn_01x02\nK1 Net-_K1-Pad1_ GND /currSwitch Net-_K1-Pad7_ Net-_K1-Pad7_ GND Net-_K1-Pad1_ DIPxx-1Axx-12x\n.end\n"
    },
    {
        "filename": "1251.cir",
        "prompt": "Create a three-phase brushless DC (BLDC) motor driver circuit. The circuit should include a battery voltage input (V_BAT+) and a 12V bootstrap supply generated from it using a linear regulator (L7805). The driver utilizes three IR2101 gate driver ICs to control N-channel MOSFETs (FQP85N series) forming the H-bridge for each phase (PHASE_A, PHASE_B, PHASE_C). Each phase also includes a flyback diode (1N4148) for inductive kickback protection. Back EMF sensing is implemented for each phase using RC filters and LM393 comparators. A current sensor (ACS754) is included to monitor the motor current. A microcontroller interface is provided with inputs for read commands (READ_CMD) and external inputs (EXTIA, EXTIB, EXTIC). The circuit also includes 3.3V and 5V regulated supplies (LP2950-3.3) for digital logic and other components. Connectors are used for battery, motor phases, external signals, and power inputs. Include appropriate decoupling capacitors throughout the circuit.",
        "content": ".title KiCad schematic\nJ2 /Sheet5CB00087/LIN1 /Sheet5CB00087/LIN2 /Sheet5CB00087/LIN3 Conn_01x03\nJ1 /Sheet5CB00087/HIN1 /Sheet5CB00087/HIN2 /Sheet5CB00087/HIN3 Conn_01x03\nR5 /Sheet5CB00087/BATT_VOLTAGE GNDREF 13K\nR4 Net-_Q2-Pad3_ /Sheet5CB00087/BATT_VOLTAGE 150K\nQ2 Net-_Q1-Pad1_ /Sheet5CB00087/V_BAT2+ Net-_Q2-Pad3_ IRF9530\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ GNDREF BC547\nR2 /Sheet5CB00087/V_BAT2+ Net-_Q1-Pad1_ 10K\nR1 Net-_Q1-Pad2_ /Sheet5CB00087/READ_CMD 10K\nC5 /Sheet5CB00087/3V3 GNDREF C_Small\nC4 /Sheet5CB00087/5V GNDREF C_Small\nD1 GNDREF Net-_D1-Pad2_ LED\nR6 /Sheet5CB00087/3V3 Net-_D1-Pad2_ R\nU3 /Sheet5CB00087/3V3 GNDREF /Sheet5CB00087/5V LP2950-3.3_TO92\nJ6 /Sheet5CB00087/EXTIA /Sheet5CB00087/EXTIB /Sheet5CB00087/EXTIC Conn_01x03\nC25 /Sheet5CB00087/EXTIC GNDREF C_Small\nC23 /Sheet5CB00087/EXTIA GNDREF C_Small\nC24 /Sheet5CB00087/EXTIB GNDREF C_Small\nR30 /Sheet5CB00087/5V /Sheet5CB00087/EXTIC R\nR29 /Sheet5CB00087/5V /Sheet5CB00087/EXTIB R\nR28 /Sheet5CB00087/5V /Sheet5CB00087/EXTIA R\nR27 /Sheet5CB00087/EXTIC Net-_R27-Pad2_ R\nR25 /Sheet5CB00087/EXTIB Net-_R25-Pad2_ R\nR26 /Sheet5CB00087/EXTIA Net-_R26-Pad2_ R\nC19 /Sheet5CB00087/5V GNDREF 1\nC18 /Sheet5CB00087/5V GNDREF 1\nJ4 /Sheet5CB00087/PHASE_A /Sheet5CB00087/PHASE_B /Sheet5CB00087/PHASE_C Conn_01x03\nC27 /Sheet5CB00087/BEMF_C GNDREF C_Small\nR32 /Sheet5CB00087/BEMF_C GNDREF R\nR31 /Sheet5CB00087/PHASE_C /Sheet5CB00087/BEMF_C R\nC22 /Sheet5CB00087/BEMF_B GNDREF C_Small\nR24 /Sheet5CB00087/BEMF_B GNDREF R\nR23 /Sheet5CB00087/PHASE_B /Sheet5CB00087/BEMF_B R\nC21 /Sheet5CB00087/BEMF_A GNDREF C_Small\nR22 /Sheet5CB00087/BEMF_A GNDREF R\nR21 /Sheet5CB00087/PHASE_A /Sheet5CB00087/BEMF_A R\nC20 /Sheet5CB00087/BEMF_REF GNDREF C_Small\nR19 /Sheet5CB00087/BEMF_REF GNDREF R\nR18 Net-_R16-Pad2_ /Sheet5CB00087/BEMF_REF R\nR20 /Sheet5CB00087/PHASE_C Net-_R16-Pad2_ R\nR17 /Sheet5CB00087/PHASE_B Net-_R16-Pad2_ R\nR16 /Sheet5CB00087/PHASE_A Net-_R16-Pad2_ R\nU8 Net-_R27-Pad2_ /Sheet5CB00087/BEMF_REF /Sheet5CB00087/BEMF_C GNDREF /Sheet5CB00087/5V LM393\nU7 Net-_R26-Pad2_ /Sheet5CB00087/BEMF_REF /Sheet5CB00087/BEMF_A GNDREF /Sheet5CB00087/BEMF_B /Sheet5CB00087/BEMF_REF Net-_R25-Pad2_ /Sheet5CB00087/5V LM393\nR3 /Sheet5CB00087/CURRENT_SENSOR Net-_R3-Pad2_ R\nC3 /Sheet5CB00087/CURRENT_SENSOR GNDREF C_Small\n0.1uF1 /Sheet5CB00087/3V3 GNDREF C_Small\nU2 /Sheet5CB00087/3V3 GNDREF Net-_R3-Pad2_ GNDREF /Sheet5CB00087/CP ACS754\nC2 /Sheet5CB00087/5V GNDREF 0.1uF\nC1 NC_01 GNDREF CP1\nU1 /Sheet5CB00087/12V_Bootstrap GNDREF /Sheet5CB00087/5V L7805\nC8 /Sheet5CB00087/12V_Bootstrap GNDREF 10uF\nC11 /Sheet5CB00087/12V_Bootstrap GNDREF 100nF\nC6 /Sheet5CB00087/12V_Bootstrap GNDREF 10uF\nC9 /Sheet5CB00087/12V_Bootstrap GNDREF 100nF\nC7 /Sheet5CB00087/12V_Bootstrap GNDREF 10uF\nC10 /Sheet5CB00087/12V_Bootstrap GNDREF 100nF\nC14 /Sheet5CB00087/PHASE_C Net-_C14-Pad2_ 10uF\nC12 /Sheet5CB00087/PHASE_B Net-_C12-Pad2_ 10uF\nC13 /Sheet5CB00087/PHASE_A Net-_C13-Pad2_ 10uF\nR14 Net-_D6-Pad2_ /Sheet5CB00087/CP 150k\nR15 Net-_D8-Pad2_ /Sheet5CB00087/CP 150k\nR13 Net-_D10-Pad2_ /Sheet5CB00087/CP 150k\nC17 Net-_C14-Pad2_ /Sheet5CB00087/PHASE_C 100nF\nD4 Net-_C14-Pad2_ /Sheet5CB00087/12V_Bootstrap 1N4148\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ 1N4148\nD9 Net-_D9-Pad1_ Net-_D9-Pad2_ 1N4148\nFQP85N6 /Sheet5CB00087/PHASE_C Net-_D10-Pad2_ /Sheet5CB00087/CP Q_NMOS_DGS\nFQP85N5 /Sheet5CB00087/V_BAT2+ Net-_D9-Pad2_ /Sheet5CB00087/PHASE_C Q_NMOS_DGS\nU6 /Sheet5CB00087/12V_Bootstrap /Sheet5CB00087/HIN3 /Sheet5CB00087/LIN3 GNDREF Net-_D10-Pad1_ /Sheet5CB00087/PHASE_C Net-_D9-Pad1_ Net-_C14-Pad2_ IR2101\nR12 Net-_D10-Pad1_ Net-_D10-Pad2_ 22\nR11 Net-_D9-Pad2_ Net-_D9-Pad1_ 22\nC15 Net-_C12-Pad2_ /Sheet5CB00087/PHASE_B 100nF\nD3 Net-_C12-Pad2_ /Sheet5CB00087/12V_Bootstrap 1N4148\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ 1N4148\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ 1N4148\nFQP85N4 /Sheet5CB00087/PHASE_B Net-_D8-Pad2_ /Sheet5CB00087/CP Q_NMOS_DGS\nFQP85N3 /Sheet5CB00087/V_BAT2+ Net-_D7-Pad2_ /Sheet5CB00087/PHASE_B Q_NMOS_DGS\nU5 /Sheet5CB00087/12V_Bootstrap /Sheet5CB00087/HIN2 /Sheet5CB00087/LIN2 GNDREF Net-_D8-Pad1_ /Sheet5CB00087/PHASE_B Net-_D7-Pad1_ Net-_C12-Pad2_ IR2101\nR10 Net-_D8-Pad1_ Net-_D8-Pad2_ 22\nR9 Net-_D7-Pad2_ Net-_D7-Pad1_ 22\nC16 Net-_C13-Pad2_ /Sheet5CB00087/PHASE_A 100nF\nD2 Net-_C13-Pad2_ /Sheet5CB00087/12V_Bootstrap 1N4148\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ 1N4148\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ 1N4148\nFQP85N2 /Sheet5CB00087/PHASE_A Net-_D6-Pad2_ /Sheet5CB00087/CP Q_NMOS_DGS\nFQP85N1 /Sheet5CB00087/V_BAT2+ Net-_D5-Pad2_ /Sheet5CB00087/PHASE_A Q_NMOS_DGS\nU4 /Sheet5CB00087/12V_Bootstrap /Sheet5CB00087/HIN1 /Sheet5CB00087/LIN1 GNDREF Net-_D6-Pad1_ /Sheet5CB00087/PHASE_A Net-_D5-Pad1_ Net-_C13-Pad2_ IR2101\nR8 Net-_D6-Pad1_ Net-_D6-Pad2_ 22\nR7 Net-_D5-Pad2_ Net-_D5-Pad1_ 22\nJ3 /Sheet5CB00087/READ_CMD /Sheet5CB00087/CURRENT_SENSOR /Sheet5CB00087/BATT_VOLTAGE Conn_01x03\nJ5 /Sheet5CB00087/V_BAT+ GNDREF Conn_01x02\nC26 /Sheet5CB00087/V_BAT+ GNDREF C\nJ7 /Sheet5CB00087/12V_Bootstrap GNDREF Conn_01x02\n.end\n"
    },
    {
        "filename": "952.cir",
        "prompt": "Create a schematic representing a connection to a Micro SD card using two identical connectors. Each connector has the following pins: MOSI, SCLK, MISO, +3V3, GNDD, and two unconnected pins (NC_01, NC_02 for J502 and NC_04, NC_05 for J501). Both connectors share the same signal names for MOSI, SCLK, MISO, +3V3, and GNDD. Label the connectors J501 and J502.",
        "content": ".title KiCad schematic\nJ502 NC_01 NC_02 /MOSI +3V3 /SCLK GNDD /MISO NC_03 GNDD Micro_SD_Card\nJ501 NC_04 NC_05 /MOSI +3V3 /SCLK GNDD /MISO NC_06 GNDD Micro_SD_Card\n.end\n"
    },
    {
        "filename": "402.cir",
        "prompt": "Create a schematic for a microcontroller-based power management and data acquisition system. The system should include:\n\n*   A Li-Ion battery charging circuit using a BQ24075 controller, with input protection (polyfuse, Schottky diodes) and status LEDs.\n*   A 3.3V power rail generated from the input voltage using a TLV62568DDC buck converter.\n*   A 3.45V power rail generated from the 3.3V rail using a TPS73733DCQ LDO regulator.\n*   A crystal oscillator (Y1) connected to a MCP7940N-xP real-time clock.\n*   A BQ29700 battery protection IC.\n*   An ESP32-WROOM-32D microcontroller powered by the 3.3V rail.\n*   A BME280 temperature, humidity, and pressure sensor connected to the microcontroller.\n*   A USB interface (USB_B_Micro connector) for power and data, with an enable signal controlled by the microcontroller.\n*   A barrel jack connector for alternative power input, also with an enable signal.\n*   Extension headers providing access to digital I/O pins (D0-D15) with current limiting resistors.\n*   I2C communication interface with pull-up resistors.\n*   A Micro SD card interface.\n\n\n\n",
        "content": ".title KiCad schematic\nBT1 Net-_BT1-Pad1_ GND BAT\nY1 Net-_U2-Pad1_ Net-_U2-Pad2_ Crystal\nJ1 NC_01 NC_02 NC_03 /3V3_SYS NC_04 GND NC_05 NC_06 Earth Micro_SD_Card\nU1 NC_07 GND NC_08 NC_09 TEMP-HUM-PRES-BME280\nNT1 Earth_Protective GNDPWR GNDA GND Net-Tie_4\nU2 Net-_U2-Pad1_ Net-_U2-Pad2_ Net-_BT1-Pad1_ GND NC_10 NC_11 NC_12 /3V3_SYS MCP7940N-xP\nU11 /Power Management/3V3_REG /Power Management/3V3_SYS /Power Management/3V3_REG /Power Management/3V3_EXT GND Net-_R14-Pad1_ NC_13 NC_14 NC_15 /Power Management/3V3_REG PAC1720\nR11 /Power Management/3V3_SYS /Power Management/3V3_REG R_US\nR12 /Power Management/3V3_REG /Power Management/3V3_EXT R_US\nR14 Net-_R14-Pad1_ GND R_US\nU6 Net-_TH1-Pad1_ /Power Management/PACK+ /Power Management/PACK+ GND /Power Management/EN_JACK /Power Management/EN_USB Net-_D4-Pad1_ GND Net-_D5-Pad1_ /Power Management/VIN_UNREG /Power Management/VIN_UNREG Net-_R7-Pad1_ Net-_C2-Pad1_ Net-_R8-Pad1_ GND Net-_R6-Pad1_ GND BQ24075\nTH1 Net-_TH1-Pad1_ GNDA 10k\nR1 /Power Management/VIN_UNREG Net-_D4-Pad2_ 1.5k\nR2 /Power Management/VIN_UNREG Net-_D5-Pad2_ 1.5k\nC2 Net-_C2-Pad1_ GNDPWR 4.7u\nC1 /Power Management/VIN_UNREG GNDPWR 4.7u\nR8 Net-_R8-Pad1_ GNDA 50k\nR7 Net-_R7-Pad1_ GNDA 1k\nR6 Net-_R6-Pad1_ GNDA 510R\nU7 NC_16 Net-_Q1-Pad2_ Net-_Q2-Pad2_ Net-_BT2-Pad2_ Net-_C3-Pad1_ Net-_R4-Pad1_ BQ29700\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ GNDPWR Q_NMOS_DGS\nQ2 Net-_Q1-Pad1_ Net-_Q2-Pad2_ Net-_BT2-Pad2_ Q_NMOS_DGS\nR4 Net-_R4-Pad1_ GNDPWR R_US\nC3 Net-_C3-Pad1_ Net-_BT2-Pad2_ 0.1u\nBT2 /Power Management/PACK+ Net-_BT2-Pad2_ Li-Ion\nR3 /Power Management/PACK+ Net-_C3-Pad1_ 330R\nC7 /Power Management/3V3_REG GNDPWR 10u\nC4 /Power Management/VIN_UNREG GNDPWR 4.7u\nL1 Net-_L1-Pad1_ /Power Management/3V45_REG 2.2u\nR9 /Power Management/3V45_REG Net-_R13-Pad1_ 475k\nR13 Net-_R13-Pad1_ GNDA 100k\nC5 /Power Management/3V45_REG GNDPWR 10u\nU10 GND NC_17 NC_18 /Power Management/3V3_SYS STM6315\nU5 Net-_J2-Pad3_ GND GND /Power Management/EN_JACK VCC /Power Management/EN_USB 74LVC1G19\nR5 Net-_J2-Pad3_ GND 475k\nJ3 Net-_J2-Pad3_ Net-_J3-Pad2_ Net-_J3-Pad3_ NC_19 GNDPWR Earth_Protective USB_B_Micro\nJ2 GND VCC Net-_J2-Pad3_ Barrel_Jack_Switch\nD3 Net-_D3-Pad1_ VCC D_Schottky\nF1 Net-_F1-Pad1_ Net-_D3-Pad1_ Polyfuse\nU4 Net-_F1-Pad1_ Net-_J3-Pad3_ Net-_J3-Pad2_ GND GND NC_20 NC_21 Net-_C2-Pad1_ USB6B1\nC6 Net-_C6-Pad1_ GNDA 10n\nU9 /Power Management/3V45_REG /Power Management/3V3_REG GNDPWR Net-_C6-Pad1_ Net-_R10-Pad2_ TPS73733DCQ\nU8 /Power Management/VIN_UNREG GNDPWR Net-_L1-Pad1_ /Power Management/VIN_UNREG Net-_R10-Pad2_ Net-_R13-Pad1_ TLV62568DDC\nR10 /Power Management/3V45_REG Net-_R10-Pad2_ 475k\nD4 Net-_D4-Pad1_ Net-_D4-Pad2_ LED_CON\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ LED_CHG\nC9 /Power Management/PACK+ GNDPWR 4.7u\nU12 GND /MCU/3V3_SYS NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 GND NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 GND ESP32-WROOM-32D\nC8 /MCU/3V3_SYS GNDPWR C\nJ5 GNDA GND Earth_Protective NC_56 NC_57 NC_58 Conn_02x03_Counter_Clockwise\nJ4 Net-_J4-Pad1_ Net-_J4-Pad2_ Net-_J4-Pad3_ Net-_J4-Pad4_ Net-_J4-Pad5_ Net-_J4-Pad6_ Net-_J4-Pad7_ Net-_J4-Pad8_ Conn_01x08\nU13 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 Net-_R29-Pad2_ Net-_R27-Pad2_ Net-_R25-Pad2_ Net-_R23-Pad2_ Net-_R21-Pad2_ Net-_R19-Pad2_ Net-_R17-Pad2_ Net-_R15-Pad2_ Earth_Protective NUF8402MN\nU15 Net-_U15-Pad1_ Net-_U15-Pad2_ Net-_U15-Pad3_ Net-_U15-Pad4_ Net-_U15-Pad5_ Net-_U15-Pad6_ Net-_U15-Pad7_ Net-_U15-Pad8_ Net-_R38-Pad2_ Net-_R37-Pad2_ Net-_R36-Pad2_ Net-_R35-Pad2_ Net-_R34-Pad2_ Net-_R33-Pad2_ Net-_R32-Pad2_ Net-_R31-Pad2_ Earth_Protective NUF8402MN\nU14 /Extension Headers/I2C_SCL /Extension Headers/I2C_SDA NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 Net-_R30-Pad2_ Net-_R28-Pad2_ Net-_R26-Pad2_ Net-_R24-Pad2_ Net-_R22-Pad2_ Net-_R20-Pad2_ Net-_R18-Pad2_ Net-_R16-Pad2_ Earth_Protective NUF8402MN\nJ6 Net-_J6-Pad1_ Net-_J6-Pad2_ Net-_J6-Pad3_ Net-_J6-Pad4_ Net-_J6-Pad5_ Net-_J6-Pad6_ Net-_J6-Pad7_ Net-_J6-Pad8_ Conn_01x08\nU17 Net-_U16-Pad13_ Net-_U16-Pad14_ Net-_U16-Pad15_ Net-_U16-Pad16_ Net-_U16-Pad17_ Net-_U16-Pad18_ Net-_U16-Pad19_ Net-_U16-Pad20_ Net-_R46-Pad2_ Net-_R45-Pad2_ Net-_R44-Pad2_ Net-_R43-Pad2_ Net-_R42-Pad2_ Net-_R41-Pad2_ Net-_R40-Pad2_ Net-_R39-Pad2_ Earth_Protective NUF8402MN\nU16 NC_73 NC_74 NC_75 Net-_U15-Pad1_ Net-_U15-Pad2_ Net-_U15-Pad3_ Net-_U15-Pad4_ Net-_U15-Pad5_ Net-_U15-Pad6_ Net-_U15-Pad7_ Net-_U15-Pad8_ GND Net-_U16-Pad13_ Net-_U16-Pad14_ Net-_U16-Pad15_ Net-_U16-Pad16_ Net-_U16-Pad17_ Net-_U16-Pad18_ Net-_U16-Pad19_ Net-_U16-Pad20_ NC_76 /Extension Headers/I2C_SCL /Extension Headers/I2C_SDA NC_77 TCA9555DBR\nR15 Net-_J4-Pad1_ Net-_R15-Pad2_ 200R\nR17 Net-_J4-Pad2_ Net-_R17-Pad2_ 200R\nR19 Net-_J4-Pad3_ Net-_R19-Pad2_ 200R\nR21 Net-_J4-Pad4_ Net-_R21-Pad2_ 200R\nR23 Net-_J4-Pad5_ Net-_R23-Pad2_ 200R\nR25 Net-_J4-Pad6_ Net-_R25-Pad2_ 200R\nR27 Net-_J4-Pad7_ Net-_R27-Pad2_ 200R\nR29 Net-_J4-Pad8_ Net-_R29-Pad2_ 200R\nR16 Net-_J6-Pad1_ Net-_R16-Pad2_ 200R\nR18 Net-_J6-Pad2_ Net-_R18-Pad2_ 200R\nR20 Net-_J6-Pad3_ Net-_R20-Pad2_ 200R\nR22 Net-_J6-Pad4_ Net-_R22-Pad2_ 200R\nR24 Net-_J6-Pad5_ Net-_R24-Pad2_ 200R\nR26 Net-_J6-Pad6_ Net-_R26-Pad2_ 200R\nR28 Net-_J6-Pad7_ Net-_R28-Pad2_ 200R\nR30 Net-_J6-Pad8_ Net-_R30-Pad2_ 200R\nR31 /Extension Headers/D0 Net-_R31-Pad2_ 200R\nR32 /Extension Headers/D1 Net-_R32-Pad2_ 200R\nR33 /Extension Headers/D2 Net-_R33-Pad2_ 200R\nR34 /Extension Headers/D3 Net-_R34-Pad2_ 200R\nR35 /Extension Headers/D4 Net-_R35-Pad2_ 200R\nR36 /Extension Headers/D5 Net-_R36-Pad2_ 200R\nR37 /Extension Headers/D6 Net-_R37-Pad2_ 200R\nR38 /Extension Headers/D7 Net-_R38-Pad2_ 200R\nJ7 /Extension Headers/D0 /Extension Headers/D1 /Extension Headers/D2 /Extension Headers/D3 /Extension Headers/D4 /Extension Headers/D5 /Extension Headers/D6 /Extension Headers/D7 /Extension Headers/D8 /Extension Headers/D9 /Extension Headers/D10 /Extension Headers/D11 /Extension Headers/D12 /Extension Headers/D13 /Extension Headers/D14 /Extension Headers/D15 Conn_02x08_Counter_Clockwise\nR39 /Extension Headers/D8 Net-_R39-Pad2_ 200R\nR40 /Extension Headers/D9 Net-_R40-Pad2_ 200R\nR41 /Extension Headers/D10 Net-_R41-Pad2_ 200R\nR42 /Extension Headers/D11 Net-_R42-Pad2_ 200R\nR43 /Extension Headers/D12 Net-_R43-Pad2_ 200R\nR44 /Extension Headers/D13 Net-_R44-Pad2_ 200R\nR45 /Extension Headers/D14 Net-_R45-Pad2_ 200R\nR46 /Extension Headers/D15 Net-_R46-Pad2_ 200R\n.end\n"
    },
    {
        "filename": "13.cir",
        "prompt": "Create a circuit with two 11-pin connectors. Connector J1 has pins connected to net labels Net-_J1-Pad1_ through Net-_J1-Pad9_, a power rail labeled /0, and an analog input labeled /A. Connector J2 mirrors the first nine net labels from J1, connects to ground (GND), and also connects to the /0 and /A rails. Both connectors are of type Conn_01x11 and Conn_01x12 respectively.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ /0 /A Conn_01x11\nJ2 Net-_J1-Pad1_ Net-_J1-Pad2_ Net-_J1-Pad3_ Net-_J1-Pad4_ Net-_J1-Pad5_ Net-_J1-Pad6_ Net-_J1-Pad7_ Net-_J1-Pad8_ Net-_J1-Pad9_ /0 /A GND Conn_01x12\n.end\n"
    },
    {
        "filename": "1159.cir",
        "prompt": "Design a circuit featuring an AD8302 precision full-wave rectifier. The circuit should include input and output coupling capacitors (C3, C6, C4, C5) connected to coaxial connectors (J2, J3) for the input signals and a coaxial connector (J4) for the VMAG output. Provide power to the AD8302 via a 3.3V supply (J1) with a decoupling capacitor (C10). Include adjustable offset settings using resistors (R3, R4, R5, R6) connected to the /OFSA, /OFSB, /PSET, and /MSET pins, with VMAG as a reference. A phase selection input (/VPHS) is provided via a connector (J9) and grounded through a connector (J7). VMAG is also brought out to a connector (J6) and is connected to the output. Use small value resistors and capacitors throughout. All grounds should be connected together.",
        "content": ".title KiCad schematic\nC9 GND Net-_C9-Pad2_ C_Small\nC8 GND Net-_C8-Pad2_ C_Small\nJ6 /VMAG /VMAG Conn_01x02_Male\nU2 GND /INPA /OFSA /VCC3.3 /OFSB /INPB GND Net-_C9-Pad2_ /VPHS /PSET /VREF /MSET /VMAG Net-_C8-Pad2_ AD8302\nR3 /VREF /MSET R_Small\nR4 /MSET /VMAG R_Small\nJ4 /VMAG GND Conn_Coaxial\nC3 /INPA Net-_C3-Pad2_ C_Small\nC4 /OFSA GND C_Small\nR1 GND Net-_C3-Pad2_ R_Small\nJ2 Net-_C3-Pad2_ GND Conn_Coaxial\nR2 Net-_C6-Pad2_ GND R_Small\nC6 /INPB Net-_C6-Pad2_ C_Small\nC5 /OFSB GND C_Small\nJ3 Net-_C6-Pad2_ GND Conn_Coaxial\nJ9 /VPHS /VPHS Conn_01x02_Male\nR5 /VREF /PSET R_Small\nR6 /PSET /VPHS R_Small\nJ7 /VPHS GND Conn_Coaxial\nC10 GND /VCC3.3 C_Small\nJ1 GND /VCC3.3 Conn_01x02_Male\n.end\n"
    },
    {
        "filename": "1090.cir",
        "prompt": "Create a circuit with a 10-pin and a 5-pin connector. The 10-pin connector (J1) has power (+3V3 and GND) and six digital pins labeled NC_01 through NC_04, /TMS, /TDI, /TDO, and /TCK. The 5-pin connector (J2) connects /TCK, GND, /TDO, +3V3, and /TMS to corresponding pins. The connectors are named Conn_01x10 and Conn_02x05_Odd_Even respectively.",
        "content": ".title KiCad schematic\nJ1 +3V3 GND NC_01 NC_02 NC_03 NC_04 /TMS /TDI /TDO /TCK Conn_01x10\nJ2 /TCK GND /TDO +3V3 /TMS NC_05 NC_06 NC_07 /TDI GND Conn_02x05_Odd_Even\n.end\n"
    },
    {
        "filename": "132.cir",
        "prompt": "Design a circuit with an A4988 stepper motor driver module controlled by a simple enable signal. The driver is powered by +12V and grounded. An enable pin (X-EN) on the driver is pulled high to VCC through a 103k\u03a9 resistor (R2) and low to ground through a 104\u03a9 resistor (R1). A 2x3 header (J1) provides access to VCC and GND, as well as the enable signal. A 4-pin header (J2) is designated for the stepper motor connections (X-MOT). The A4988 module is labeled \"A4988_MODULE\" and the overall circuit is titled \"KiCad schematic\". Include necessary NC (no connect) pins for the A4988 module (NC_01, NC_02).",
        "content": ".title KiCad schematic\nU1 /driver_x/X-EN Net-_J1-Pad1_ Net-_J1-Pad3_ Net-_J1-Pad5_ Net-_U1-Pad5_ Net-_U1-Pad5_ NC_01 NC_02 GND VCC Net-_J2-Pad4_ Net-_J2-Pad3_ Net-_J2-Pad2_ Net-_J2-Pad1_ GND +12V A4988_MODULE\nR2 VCC /driver_x/X-EN R103,0805\nR1 GND Net-_J1-Pad1_ R104,0805\nJ1 Net-_J1-Pad1_ VCC Net-_J1-Pad3_ VCC Net-_J1-Pad5_ VCC Conn_02x03_Odd_Even\nJ2 Net-_J2-Pad1_ Net-_J2-Pad2_ Net-_J2-Pad3_ Net-_J2-Pad4_ X-MOT\n.end\n"
    },
    {
        "filename": "1497.cir",
        "prompt": "Design a microcontroller-based circuit featuring an ATmega128A microcontroller with multiple communication interfaces (UART, SPI-like via PDI/PDO, parallel data lines), programmable I/O pins configurable as digital outputs and PWM signals, and user input via potentiometers, push buttons, and a header for external connections. Include a crystal oscillator for clock generation, power supply filtering capacitors, LEDs for visual indication, and jumpers for flexible pin assignments. The circuit should have multiple connectors for interfacing with external devices and debugging. Include a 3.3V rail and a MOSFET for level shifting. The reset functionality should be implemented with a push button and a pull-up resistor.",
        "content": ".title KiCad schematic\nJ1.2 GND /PDI /PDO PB1 /RESET 5V Conn_01x06\nR1.2 Net-_D101-Pad2_ PB5 R\nD101 GND Net-_D101-Pad2_ LED\nR1.1 5V /RESET R\nX101 Net-_C102-Pad1_ Net-_C103-Pad1_ Crystal\nC103 Net-_C103-Pad1_ GND C\nC102 Net-_C102-Pad1_ GND C\nR1.3 /TX /PDI R\nJ1.1 5V /PDO /TX GND Conn_01x04\nSW1 GND /RESET SW_Push\nJ1.3 PG0 PG1 PC0 PC1 B_STAT PC3 PC4 PC5 M4A M4B M3A M3B M2A M2B M1A M1B Conn_01x16\nRV1 5V PF2 GND R_POT\nRV2 5V PF1 GND R_POT\nRV3 5V PF0 GND R_POT\nC101 Net-_C101-Pad1_ GND C\nJ1.4 PA2 PA1 PA0 PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF0 Conn_01x11\nJ1.5 PE2 M1PWM M2PWM M3PWM PE6 PE7 PB0 PB1 PB2 PB3 M4PWM PB5 PB6 Conn_01x13\nU101 NC_01 /TX /PDO PE2 M1PWM M2PWM M3PWM PE6 PE7 PB0 PB1 PB2 PB3 M4PWM PB5 PB6 PB7 PG3 PG4 /RESET 5V GND Net-_C103-Pad1_ Net-_C102-Pad1_ PD0 PD1 B_TXD B_RXD PD4 PD5 PD6 PD7 PG0 PG1 PC0 PC1 B_STAT PC3 PC4 PC5 M4A M4B M3A M3B M2A M2B M1A M1B PA2 PA1 PA0 5V GND PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF0 Net-_C101-Pad1_ GND 5V ATmega128A-AU\nJ1.6 PB7 PG3 PG4 PD0 PD1 B_TXD B_RXD PD4 PD5 PD6 PD7 Conn_01x11\nC104 GND 5V C\nC105 GND 5V C\nJ1.7 GND 5V PD0 PD1 Conn_01x04\nJ1.11 NC_02 EN\nJ1.12 NC_03 ALED\nJ1.13 NC_04 STAT\nJ1.14 NC_05 SELECT\nJ1.15 NC_06  \nJ1.16 NC_07  \nJ1.17 NC_08  \nJ1.22 NC_09  \nJ1.21 NC_10  \nJ1.20 NC_11  \nJ1.19 NC_12  \nJ1.18 NC_13  \nJ1.23 NC_14 GND\nJ1.24 NC_15 VCC\nJ1.25 NC_16 RST\nJ1.26 NC_17  \nJ1.27 NC_18 SWI\nJ1.28 NC_19  \nJ1.29 NC_20  \nJ1.34 NC_21 RXD\nJ1.33 NC_22 CTS\nJ1.32 NC_23 RTS\nJ1.31 NC_24  \nJ1.30 NC_25  \nJ1.35 NC_26 TXD\nR1.4 Net-_D1.2-Pad2_ Net-_J1.36-Pad4_ R\nD1.2 GND Net-_D1.2-Pad2_ LED\nR1.5 Net-_D1.3-Pad2_ Net-_J1.36-Pad3_ R\nD1.3 GND Net-_D1.3-Pad2_ LED\nR1.6 Net-_D1.4-Pad2_ Net-_J1.36-Pad2_ R\nD1.4 GND Net-_D1.4-Pad2_ LED\nR1.7 Net-_D1.5-Pad2_ Net-_J1.36-Pad1_ R\nD1.5 GND Net-_D1.5-Pad2_ LED\nJ1.36 Net-_J1.36-Pad1_ Net-_J1.36-Pad2_ Net-_J1.36-Pad3_ Net-_J1.36-Pad4_ Conn_01x04\nJP1.1 Net-_J1.36-Pad4_ PB3 M4PWM\nJP1.2 Net-_J1.36-Pad3_ PB2 M4PWM\nJP1.3 Net-_J1.36-Pad2_ PB0 M4PWM\nJP1.4 Net-_J1.36-Pad1_ PE7 M4PWM\nJ37 GND 3.3V Net-_J37-Pad3_ B_TXD B_STAT Conn_01x05\nQ1 Net-_Q1-Pad1_ 3.3V 5V AO3400A\nR1.8 Net-_Q1-Pad1_ 5V R\nR1.9 GND Net-_Q1-Pad1_ R\nR1.12 GND 3.3V R\nR1.10 Net-_J37-Pad3_ B_RXD R\nR1.11 GND Net-_J37-Pad3_ R\nSW1.2 PG3 GND SW_Push\nSW1.3 PG4 GND SW_Push\nR1.13 PG3 5V R\nR1.14 PG4 5V R\n.end\n"
    },
    {
        "filename": "227.cir",
        "prompt": "Create a simple circuit with a WS2812B RGB LED, a 0.1uF decoupling capacitor, and two connectors. The WS2812B receives power from a +5V supply and ground. A 3-pin male connector (Conn_01x03_Male) provides +5V, ground, and the data input to the WS2812B. A separate 1-pin male connector (Conn_01x01_Male) provides the data output from the WS2812B. The decoupling capacitor is connected between +5V and ground.",
        "content": ".title KiCad schematic\nD1 +5V Net-_D1-Pad2_ GND Net-_D1-Pad4_ WS2812B\nJ1 +5V Net-_D1-Pad4_ GND Conn_01x03_Male\nJ2 Net-_D1-Pad2_ Conn_01x01_Male\nC1 +5V GND 0.1u\n.end\n"
    },
    {
        "filename": "816.cir",
        "prompt": "Design a circuit with two identical MAX9617 op-amp based voltage follower/buffer stages. The first stage takes a signal input (SIG_IN) through a 10k resistor and a coupling capacitor, and is powered by +5V and GND. It includes bypass capacitors (1uF and 100nF) for power supply decoupling. The output of the first stage feeds into the input of the second stage through a 1k resistor and a >1uF capacitor. The second stage also has bypass capacitors (100nF) and outputs a signal (SIG_OUT) through a 10k resistor. Both stages have a 470 ohm resistor to +5V and a 1k potentiometer connected to ground for potential offset adjustment. A power connector provides +5V and GND.",
        "content": ".title KiCad schematic\nU1 Net-_R1-Pad1_ GND Net-_R2-Pad2_ Net-_C3-Pad1_ Net-_R3-Pad2_ +5V MAX9617\nR3 +5V Net-_R3-Pad2_ 0\nR1 Net-_R1-Pad1_ Net-_P1-Pad2_ 10k\nR2 Net-_C3-Pad1_ Net-_R2-Pad2_ 10k\nP2 GND +5V POWER\nC1 +5V GND 1u\nP1 GND Net-_P1-Pad2_ SIG_IN\nC2 +5V GND 100n\nC3 Net-_C3-Pad1_ Net-_C3-Pad2_ >1u\nU2 Net-_RV1-Pad2_ GND Net-_R4-Pad1_ Net-_P3-Pad2_ Net-_R7-Pad2_ +5V MAX9617\nR4 Net-_R4-Pad1_ Net-_C3-Pad2_ 1k\nR6 Net-_P3-Pad2_ Net-_R4-Pad1_ 10k\nP3 GND Net-_P3-Pad2_ SIG_OUT\nR7 +5V Net-_R7-Pad2_ 0\nC4 +5V GND 100n\nRV1 Net-_R5-Pad2_ Net-_RV1-Pad2_ GND 1k\nR5 +5V Net-_R5-Pad2_ 470\n.end\n"
    },
    {
        "filename": "669.cir",
        "prompt": "Design a circuit controlling a motorized eyepiece with a microcontroller, digital potentiometer, and motor driver. The system includes connections for an Android device, a foot pedal, and an eye camera. The microcontroller (ProMini) interfaces with a stepper motor driver (Pololu_S7V8A) to control the eyepiece movement via MT_EN, MT_DIR, and STEP signals. A digital potentiometer (MCP4151) adjusts a parameter, likely brightness or focus, controlled by the microcontroller via SPI (MOSI, MISO, SCLK).  The circuit incorporates step stop functionality (STEP_STOP) controlled by both the foot pedal and the microcontroller.  There are connections for a backlight (BL_CS) and potentially a solenoid (SOL_DIR). Power supply filtering is included with capacitors (0.1uF and 33uF).  Resistors (3.9K, 10K, and 20K) provide pull-ups/downs and voltage division. Connectors (CON_*) provide external interfaces.\n\n\n\n",
        "content": ".title KiCad schematic\nU1 GND Android\nU3 GND Foot\nU2 GND EyeCam\nU4 GND EyepieceBreakout\nP2 Net-_P2-Pad1_ Net-_P2-Pad2_ CON_SHD\nP5 /Eyepiece/EyepieceMCU/MT_EN /Eyepiece/EyepieceMCU/MT_DIR CON_MT_STOP\nP4 Net-_P4-Pad1_ Net-_P4-Pad2_ CON_MT\nP7 /Eyepiece/STEP_STOP GND CON_STEP_STOP\nP9 Net-_P8-Pad1_ Net-_P9-Pad2_ /Eyepiece/EyepieceMCU/SRV2 GND CON_SRV1\nP8 Net-_P8-Pad1_ /Eyepiece/EyepieceMCU/SRV2 GND CON_SRV2\nP6 Net-_P6-Pad1_ Net-_P6-Pad2_ Net-_P6-Pad3_ Net-_P6-Pad4_ CON_STEP\nP1 Net-_P1-Pad1_ Net-_P1-Pad2_ /Eyepiece/EyepieceMCU/BL_CS /Eyepiece/VIN GND CON_BL\nP3 Net-_P3-Pad1_ Net-_P3-Pad2_ CON_SOL\nU7 NC_01 NC_02 NC_03 NC_04 /Eyepiece/STEP_STOP /Eyepiece/EyepieceMCU/SHD_DRV /Eyepiece/EyepieceMCU/~MT_DIR /Eyepiece/EyepieceMCU/MT_EN /Eyepiece/EyepieceMCU/PWR_SEL Net-_U5-Pad~_ /Eyepiece/EyepieceMCU/SRV2 Net-_P11-Pad1_ Net-_U6-Pad1_ /Eyepiece/EyepieceMCU/MOSI/STEP_DIR/SOL_DIR /Eyepiece/EyepieceMCU/MISO /Eyepiece/EyepieceMCU/SCLK /Eyepiece/EyepieceMCU/MT_DIR /Eyepiece/EyepieceMCU/STEP/SOL_EN /Eyepiece/EyepieceMCU/~STEP_SLP Net-_R1-Pad2_ NC_05 NC_06 Net-_R1-Pad1_ NC_07 NC_08 GND /Eyepiece/VIN /Eyepiece/RXD /Eyepiece/TXD NC_09 /Eyepiece/EyepieceMCU/LIGHT NC_10 Net-_U6-Pad3_ Net-_U6-Pad2_ NC_11 NC_12 NC_13 Net-_C1-Pad1_ /Eyepiece/EyepieceMCU/BL_CS /Eyepiece/EyepieceMCU/~SHD_SLP ProMini\nU6 Net-_U6-Pad1_ Net-_U6-Pad2_ Net-_U6-Pad3_ GND Net-_U5-Pad~_ Net-_U5-Pad~_ Net-_U5-Pad~_ Net-_C1-Pad1_ MCP4151\nU5 GND Pololu_S7V8A\nC1 Net-_C1-Pad1_ GND 0.1uF\nC2 Net-_C1-Pad1_ GND 33uF\nR3 /Eyepiece/EyepieceMCU/MISO /Eyepiece/EyepieceMCU/MOSI/STEP_DIR/SOL_DIR 3.9K\nR1 Net-_R1-Pad1_ Net-_R1-Pad2_ 10K\nR2 /Eyepiece/EyepieceMCU/VREG Net-_R1-Pad2_ 20K\nP10 /Eyepiece/EyepieceMCU/~MT_DIR /Eyepiece/EyepieceMCU/MT_EN CON_MT_STOP2\nP11 Net-_P11-Pad1_ NC_14 GND CONN_01X03\n.end\n"
    },
    {
        "filename": "136.cir",
        "prompt": "Create a three-phase inverter circuit with the following features:\n\n*   **Power Stage:** Utilize N-channel MOSFETs (FQP85N1-6) as switching elements for each phase (PHASE\\_A, PHASE\\_B, PHASE\\_C). Each phase leg is driven by an IR2101 gate driver. Include bootstrap diodes (1N4148) for the high-side drivers.\n*   **Gate Drive:** Employ IR2101 gate drivers for each phase, receiving high-side (HINx) and low-side (LINx) input signals.\n*   **Power Supply:** A 12V bootstrap supply is regulated down to 5V using an L7805 voltage regulator and further to 3.3V using an LP2950-3.3 regulator. Include appropriate filtering capacitors on all voltage rails (3.3V, 5V, 12V).\n*   **Input Signals:** Provide connectors (J1-J6) for input signals: PHASE\\_A, PHASE\\_B, PHASE\\_C, HIN1-3, LIN1-3, EXTIA-C, READ\\_CMD, and BATT\\_VOLTAGE.\n*   **Current Sensing:** Implement current sensing using an ACS754 current sensor and associated filtering (C3, R3).\n*   **Back EMF Sensing:** Include back EMF sensing circuitry for each phase (BEMF\\_A, BEMF\\_B, BEMF\\_C) with filtering capacitors (C19-C27) and resistors (R18-R32). Utilize LM393 comparators to process the back EMF signals.\n*   **Protection:** Include Schottky diodes (1N5819) for freewheeling/flyback protection on each phase.\n*   **Battery Voltage Monitoring:** Monitor battery voltage (BATT\\_VOLTAGE) with a voltage divider (R4, R5).\n*   **Control Circuitry:** A BC547 transistor (Q1) and associated resistors (R1, R2) are used for a control function related to the READ\\_CMD signal.\n*   **Connectors:** Utilize 3-pin connectors (Conn\\_01x03) and 2-pin connectors (Conn\\_01x02) for external connections.\n*   **Additional Components:** Include various resistors (R6-R30) and capacitors (C1-C26) for filtering, biasing, and decoupling.\n\n\n\n",
        "content": ".title KiCad schematic\nJ2 /LIN1 /LIN2 /LIN3 Conn_01x03\nJ1 /HIN1 /HIN2 /HIN3 Conn_01x03\nR5 /BATT_VOLTAGE GNDREF 13K\nR4 Net-_Q2-Pad2_ /BATT_VOLTAGE 150K\nQ1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ GNDREF BC547\nR2 /V_BAT+ Net-_Q1-Pad1_ 10K\nR1 Net-_Q1-Pad2_ /READ_CMD 10K\nC5 /3V3 GNDREF C_Small\nC4 /5V GNDREF C_Small\nD1 GNDREF Net-_D1-Pad2_ LED\nR6 /3V3 Net-_D1-Pad2_ R\nU3 /3V3 GNDREF /5V LP2950-3.3_TO92\nJ6 /EXTIA /EXTIB /EXTIC Conn_01x03\nR30 /5V /EXTIC R\nR29 /5V /EXTIB R\nR28 /5V /EXTIA R\nC19 /5V GNDREF 1\nC18 /5V GNDREF 1\nJ4 /PHASE_A /PHASE_B /PHASE_C Conn_01x03\nC27 /BEMF_C GNDREF C_Small\nR32 /BEMF_C GNDREF R\nR31 /PHASE_C /BEMF_C R\nC22 /BEMF_B GNDREF C_Small\nR24 /BEMF_B GNDREF R\nR23 /PHASE_B /BEMF_B R\nC21 /BEMF_A GNDREF C_Small\nR22 /BEMF_A GNDREF R\nR21 /PHASE_A /BEMF_A R\nC20 /BEMF_REF GNDREF C_Small\nR19 /BEMF_REF GNDREF R\nR18 Net-_R16-Pad2_ /BEMF_REF R\nR20 /PHASE_C Net-_R16-Pad2_ R\nR17 /PHASE_B Net-_R16-Pad2_ R\nR16 /PHASE_A Net-_R16-Pad2_ R\nU8 /EXTIC /BEMF_REF /BEMF_C GNDREF /5V LM393\nU7 /EXTIA /BEMF_REF /BEMF_A GNDREF /BEMF_B /BEMF_REF /EXTIB /5V LM393\nR3 /CURRENT_SENSOR Net-_R3-Pad2_ R\nC3 /CURRENT_SENSOR GNDREF C_Small\n0.1uF1 /3V3 GNDREF C_Small\nU2 /3V3 GNDREF Net-_R3-Pad2_ GNDREF /CP ACS754\nC2 /5V GNDREF 0.1uF\nC1 /12V_Bootstrap GNDREF CP1\nU1 /12V_Bootstrap GNDREF /5V L7805\nC8 /12V_Bootstrap GNDREF 10uF\nC11 /12V_Bootstrap GNDREF 100nF\nC6 /12V_Bootstrap GNDREF 10uF\nC9 /12V_Bootstrap GNDREF 100nF\nC7 /12V_Bootstrap GNDREF 10uF\nC10 /12V_Bootstrap GNDREF 100nF\nC14 /PHASE_C Net-_C14-Pad2_ 10uF\nC12 /PHASE_B Net-_C12-Pad2_ 10uF\nC13 /PHASE_A Net-_C13-Pad2_ 10uF\nR14 Net-_D6-Pad2_ /CP 10K\nR15 Net-_D8-Pad2_ /CP 10K\nR13 Net-_D10-Pad2_ /CP 10K\nC17 Net-_C14-Pad2_ /PHASE_C 100nF\nD4 Net-_C14-Pad2_ /12V_Bootstrap 1N4148\nD10 Net-_D10-Pad1_ Net-_D10-Pad2_ 1N4148\nD9 Net-_D9-Pad1_ Net-_D9-Pad2_ 1N4148\nFQP85N6 /PHASE_C Net-_D10-Pad2_ /CP Q_NMOS_DGS\nFQP85N5 /V_BAT+ Net-_D9-Pad2_ /PHASE_C Q_NMOS_DGS\nU6 /12V_Bootstrap /HIN3 /LIN3 GNDREF Net-_D10-Pad1_ /PHASE_C Net-_D9-Pad1_ Net-_C14-Pad2_ IR2101\nR12 Net-_D10-Pad1_ Net-_D10-Pad2_ 22\nR11 Net-_D9-Pad2_ Net-_D9-Pad1_ 22\nC15 Net-_C12-Pad2_ /PHASE_B 100nF\nD3 Net-_C12-Pad2_ /12V_Bootstrap 1N4148\nD8 Net-_D8-Pad1_ Net-_D8-Pad2_ 1N4148\nD7 Net-_D7-Pad1_ Net-_D7-Pad2_ 1N4148\nFQP85N4 /PHASE_B Net-_D8-Pad2_ /CP Q_NMOS_DGS\nFQP85N3 /V_BAT+ Net-_D7-Pad2_ /PHASE_B Q_NMOS_DGS\nU5 /12V_Bootstrap /HIN2 /LIN2 GNDREF Net-_D8-Pad1_ /PHASE_B Net-_D7-Pad1_ Net-_C12-Pad2_ IR2101\nR10 Net-_D8-Pad1_ Net-_D8-Pad2_ 22\nR9 Net-_D7-Pad2_ Net-_D7-Pad1_ 22\nC16 Net-_C13-Pad2_ /PHASE_A 100nF\nD2 Net-_C13-Pad2_ /12V_Bootstrap 1N4148\nD6 Net-_D6-Pad1_ Net-_D6-Pad2_ 1N4148\nD5 Net-_D5-Pad1_ Net-_D5-Pad2_ 1N4148\nFQP85N2 /PHASE_A Net-_D6-Pad2_ /CP Q_NMOS_DGS\nU4 /12V_Bootstrap /HIN1 /LIN1 GNDREF Net-_D6-Pad1_ /PHASE_A Net-_D5-Pad1_ Net-_C13-Pad2_ IR2101\nR8 Net-_D6-Pad1_ Net-_D6-Pad2_ 22\nR7 Net-_D5-Pad2_ Net-_D5-Pad1_ 22\nJ3 /READ_CMD /BATT_VOLTAGE /CURRENT_SENSOR Conn_01x03\nJ5 /V_BAT+ GNDREF Conn_01x02\nC26 /V_BAT+ GNDREF C\nJ7 /12V_Bootstrap GNDREF Conn_01x02\nFQP85N1 /V_BAT+ Net-_D5-Pad2_ /PHASE_A Q_NMOS_DGS\nR25 Net-_D5-Pad2_ /PHASE_A 10K\nR26 Net-_D7-Pad2_ /PHASE_B 10K\nR27 Net-_D9-Pad2_ /PHASE_C 10K\nD11 /V_BAT+ /PHASE_A 1N5819\nD12 /PHASE_A /CP 1N5819\nD13 /V_BAT+ /PHASE_B 1N5819\nD14 /PHASE_B /CP 1N5819\nD15 /V_BAT+ /PHASE_C 1N5819\nD16 /PHASE_C /CP 1N5819\nQ2 Net-_Q1-Pad1_ Net-_Q2-Pad2_ /V_BAT+ IRF9530\n.end\n"
    },
    {
        "filename": "371.cir",
        "prompt": "Design a microcontroller-based system featuring an ESP32-WROOM-32D module for wireless communication and data acquisition. The system includes a 3.3V and 5V power supply generated from a USB input using an LTC4054ES5-4.2 battery charger and an AMS1117-3.3 voltage regulator. The 5V rail powers the USB connector and battery charging circuitry, while the 3.3V rail powers the ESP32.  Include decoupling capacitors for both voltage rails. The ESP32 has analog inputs connected to a potentiometer via a 1K resistor and to a connector. It also features UART communication via a header. A speaker is controlled by the ESP32 through a TC8002D speaker driver.  The system includes a CD4052B analog multiplexer, and associated resistors for voltage division. A battery connection point is provided. Include a 1uf capacitor connected to the ESP32's ADC input and a 0.39uf capacitor connected to the speaker input. A download header is included for programming.\n\n\n\n",
        "content": ".title KiCad schematic\nR1 +3V3 Net-_C1-Pad1_ 10K\nU1 GND +3V3 Net-_C1-Pad1_ /ADC_CH0 /ADC_CH3 NC_01 NC_02 NC_03 NC_04 /speaker/SHUTDOWN /speaker/INPUT /power/CHRG NC_05 NC_06 GND NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 /IO_2 /IO_0 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 /RXD0 /TXD0 NC_23 NC_24 GND GND ESP32-WROOM-32D\nJ1 GND +3V3 /IO_2 /IO_0 /RXD0 /TXD0 download\nC1 Net-_C1-Pad1_ GND 1uf\nC3 +3V3 GND 0.1uf\nC2 +3V3 GND 10uf\nR5 Net-_J4-Pad1_ /ADC_CH0 1K\nJ4 Net-_J4-Pad1_ /ADC_CH3 GND Conn_01x03\nC8 Net-_C8-Pad1_ GND 1uf\nJ2 +5V NC_25 NC_26 NC_27 GND GND USB_B_Micro\nU3 /power/CHRG GND Net-_C8-Pad1_ +5V Net-_R4-Pad2_ LTC4054ES5-4.2\nJ3 Net-_C8-Pad1_ GND BATT\nD1 /power/CHRG Net-_D1-Pad2_ LED\nR3 Net-_D1-Pad2_ +5V 1K\nR2 /power/CHRG +5V 10K\nR4 GND Net-_R4-Pad2_ 1.5K\nC7 GND +5V 10uf\nC6 GND +5V 1uf\nU2 GND +3V3 +5V AMS1117-3.3\nC4 +5V GND 10uf\nC5 +3V3 GND 10uf\nR6 Net-_R6-Pad1_ Net-_J6-Pad1_ 1M\nC9 NC_28 NC_29 C\nR7 GND Net-_R7-Pad2_ 3.6k\nR8 GND Net-_R8-Pad2_ 24k\nR9 Net-_R9-Pad1_ GND 75k\nU4 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 Net-_R7-Pad2_ NC_40 Net-_R6-Pad1_ Net-_R9-Pad1_ Net-_R8-Pad2_ NC_41 CD4052B\nJ6 Net-_J6-Pad1_ V_\u03a9\nJ5 NC_42 GROUND\nJ7 NC_43 Current\nC11 Net-_C11-Pad1_ GND 1uf\nR11 Net-_J8-Pad2_ Net-_R10-Pad1_ 20k\nU5 /speaker/SHUTDOWN Net-_C11-Pad1_ Net-_C11-Pad1_ Net-_R10-Pad1_ Net-_J8-Pad2_ +BATT GND Net-_J8-Pad1_ TC8002D\nJ8 Net-_J8-Pad1_ Net-_J8-Pad2_ Speaker\nR10 Net-_R10-Pad1_ Net-_C10-Pad1_ 20k\nC10 Net-_C10-Pad1_ /speaker/INPUT 0.39uf\n.end\n"
    },
    {
        "filename": "1116.cir",
        "prompt": "Design a circuit featuring a DAC7614U 16-bit digital-to-analog converter. The DAC operates with +5V, -5V, +2.5V, and -2.5V power supplies, with decoupling capacitors (100nF and 1uF) for each rail. The circuit includes a connector (PinDriverConnector) providing power rails (+5V, -5V, +45V, -45V, GND) and digital input signals: /D_DATA, /D_CLK, /~D_CS, /~D_RESET, /~D_LOAD, and several unused (NC_01 to NC_20) connections. Include additional 100nF decoupling capacitors on +2.5V and -2.5V rails.",
        "content": ".title KiCad schematic\nJ1 +5V +5V -5V -5V +2V5 -2V5 GND GND +45V +45V GND GND -45V -45V GND GND /D_DATA /D_CLK /~D_CS /~D_RESET /~D_LOAD NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 PinDriverConnector\nC5 +2V5 GND 100n\nC6 -2V5 GND 100n\nU1 +5V NC_20 NC_21 -2V5 +2V5 NC_22 NC_23 -5V GND /D_DATA /D_CLK /~D_CS NC_24 /~D_LOAD /~D_RESET +5V DAC7614U\nC1 +5V GND 100n\nC3 +5V GND 1u\nC4 GND -5V 1u\nC2 -5V GND 100n\n.end\n"
    },
    {
        "filename": "728.cir",
        "prompt": "Create a circuit featuring a Cypress Semiconductor CY7C2245KV18-450BZKI QDR II+ SDRAM memory chip and a Xilinx XC7KxT-FBG484 FPGA. The SDRAM is connected to the FPGA, with the following data connections: FPGA data outputs /QDR_D0 through /QDR_D7 connected to SDRAM data inputs NC_01 through NC_08, and SDRAM data outputs NC_33 through NC_40 connected to FPGA data inputs /QDR_D0 through /QDR_D7. The remaining pins of both chips are not connected or their connections are not specified.",
        "content": ".title KiCad schematic\nU2 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 /QDR_D8 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 /QDR_D7 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 /QDR_D6 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 /QDR_D5 NC_74 NC_75 NC_76 NC_77 NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 NC_86 NC_87 NC_88 NC_89 NC_90 NC_91 NC_92 NC_93 NC_94 /QDR_D4 NC_95 NC_96 NC_97 NC_98 NC_99 NC_100 NC_101 NC_102 NC_103 /QDR_D3 NC_104 NC_105 NC_106 NC_107 NC_108 NC_109 NC_110 NC_111 NC_112 NC_113 NC_114 NC_115 NC_116 NC_117 NC_118 NC_119 NC_120 NC_121 NC_122 NC_123 NC_124 NC_125 /QDR_D2 NC_126 NC_127 NC_128 NC_129 NC_130 NC_131 NC_132 NC_133 NC_134 NC_135 /QDR_D1 NC_136 NC_137 NC_138 NC_139 NC_140 NC_141 NC_142 NC_143 NC_144 /QDR_D0 NC_145 NC_146 NC_147 NC_148 NC_149 NC_150 NC_151 NC_152 NC_153 NC_154 NC_155 NC_156 CY7C2245KV18-450BZKI\nU1 NC_157 NC_158 NC_159 NC_160 NC_161 NC_162 NC_163 NC_164 NC_165 NC_166 NC_167 NC_168 NC_169 NC_170 NC_171 NC_172 NC_173 NC_174 NC_175 /QDR_D8 /QDR_D0 NC_176 NC_177 /QDR_D6 NC_178 NC_179 /QDR_D1 /QDR_D2 NC_180 NC_181 NC_182 /QDR_D7 NC_183 NC_184 /QDR_D3 NC_185 NC_186 NC_187 NC_188 NC_189 NC_190 /QDR_D4 /QDR_D5 NC_191 NC_192 NC_193 NC_194 NC_195 NC_196 NC_197 XC7KxT-FBG484\n.end\n"
    },
    {
        "filename": "1405.cir",
        "prompt": "Create a power distribution network with multiple voltage rails. Include connections for +5V, -5V, +2.5V, -2.5V, +45V, -45V, and ground. The network should have multiple pins for each voltage to support a large integrated circuit with a high pin count. Include a power supply connector with corresponding voltage and ground connections. Use a combination of direct connections to voltage sources and ground.",
        "content": ".title KiCad schematic\nXA1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 NC_38 NC_39 NC_40 NC_41 NC_42 NC_43 NC_44 NC_45 NC_46 NC_47 NC_48 NC_49 NC_50 NC_51 NC_52 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 NC_61 NC_62 NC_63 NC_64 NC_65 NC_66 NC_67 NC_68 NC_69 NC_70 NC_71 NC_72 NC_73 NC_74 NC_75 NC_76 GND GND GND NC_77 GND GND NC_78 NC_79 NC_80 NC_81 NC_82 NC_83 NC_84 NC_85 +5V AdafruitGrandCentralM4\nJ1 +5V +5V +5V +5V +5V +5V -5V -5V GND GND +2V5 +2V5 -2V5 -2V5 GND GND +45V +45V +45V +45V GND GND -45V -45V -45V -45V PowerSupplyConnector\n.end\n"
    },
    {
        "filename": "613.cir",
        "prompt": "Design a microcontroller-based data acquisition and control system powered by a buck converter and potentially a battery. The system includes a DHT22 temperature/humidity sensor, a sound sensor, and an anemometer. The anemometer signal is optically coupled before being read by the microcontroller. A charge controller monitors battery status. The microcontroller (ESP32-WROOM-32) has numerous GPIO pins connected for various functions, including control signals, sensor inputs, and communication (UART RXD0/TXD0). Include reset and boot mode selection switches for the microcontroller. Decoupling capacitors are used for power supply stability. A SPDT switch selects between buck converter and battery power.\n\n\n\n",
        "content": ".title KiCad schematic\nJ2 NC_01 /Vin_Buck GND +3V3 BuckConverter\nJ1 /Sound_Signal NC_02 /supply_on GND Sound Sensor\nJ4 /Anemometer_Out +3V3 Anemometer\nIC1 /supply_on /DHT22_Data NC_03 GND DHT22\nU1 /Microcontroller/IO27 /Microcontroller/IO32 /Microcontroller/IO33 /Microcontroller/IO19 /Microcontroller/IO18 /Microcontroller/I021 /Microcontroller/IO17 GND /Microcontroller/IO16 /Opto_Anemometer_Out /reset_counter /Microcontroller/IO23 /Microcontroller/IO22 /Microcontroller/IO25 /Microcontroller/IO26 +3V3 4020\nR1 /Opto_Anemometer_Out GND 10k\nR2 /Anemometer_Out Net-_R2-Pad2_ 620\nU2 Net-_R2-Pad2_ GND NC_04 /Opto_Anemometer_Out +3V3 NC_05 4N25\nJ3 Net-_J3-Pad1_ GND /Battery_status Charge controller\nSW1 /Vin_Buck Net-_J3-Pad1_ NC_06 SW_SPDT\nU3 GND +3V3 /Microcontroller/EN NC_07 NC_08 /Battery_status /Sound_Signal /Microcontroller/IO32 /Microcontroller/IO33 /Microcontroller/IO25 /Microcontroller/IO26 /Microcontroller/IO27 /supply_on NC_09 GND /DHT22_Data NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 /reset_counter /Microcontroller/IO2 /Microcontroller/IO0 NC_16 /Microcontroller/IO16 /Microcontroller/IO17 NC_17 /Microcontroller/IO18 /Microcontroller/IO19 NC_18 /Microcontroller/I021 /Microcontroller/RXD0 /Microcontroller/TXD0 /Microcontroller/IO22 /Microcontroller/IO23 GND GND ESP32-WROOM-32\nR3 +3V3 /Microcontroller/EN 10kR\nC1 /Microcontroller/EN GND 0.1uF\nC5 +3V3 GND 0.1uF\nC4 +3V3 GND 22uF\nC2 GND /Microcontroller/IO0 0.1uF\nSW2 GND /Microcontroller/IO0 BOOT\nC3 GND /Microcontroller/EN 0.1uF\nSW3 GND /Microcontroller/EN RESET\nJ5 /Microcontroller/RXD0 +3V3 /Microcontroller/IO0 NC_19 /Microcontroller/IO2 NC_20 GND /Microcontroller/TXD0 Conn_02x04_Odd_Even\n.end\n"
    },
    {
        "filename": "854.cir",
        "prompt": "Create a 4x4 keypad matrix circuit with diodes for each key, connected to a Teensy 2.0 microcontroller. The keypad has four rows (ROW0-ROW3) and four columns (COL0-COL3). Each key is formed by the intersection of a row and a column, with a diode preventing ghosting. The rows are connected to pins ROW0-ROW3 on the Teensy, and the columns are connected to pins COL0-COL3 on the Teensy. A reset switch (SW19) is connected between a Teensy pin and ground. Include mounting holes connected to ground.",
        "content": ".title KiCad schematic\nSW1 ROW3 Net-_D1-Pad1_ 7\nD1 Net-_D1-Pad1_ COL0 DIODE\nSW2 ROW3 Net-_D2-Pad1_ 8\nD2 Net-_D2-Pad1_ COL1 DIODE\nSW3 ROW3 Net-_D3-Pad1_ 9\nD3 Net-_D3-Pad1_ COL2 DIODE\nSW5 ROW2 Net-_D5-Pad1_ 4\nD5 Net-_D5-Pad1_ COL0 DIODE\nSW6 ROW2 Net-_D6-Pad1_ 5\nD6 Net-_D6-Pad1_ COL1 DIODE\nSW7 ROW2 Net-_D7-Pad1_ 6\nD7 Net-_D7-Pad1_ COL2 DIODE\nSW9 ROW1 Net-_D9-Pad1_ 1\nD9 Net-_D9-Pad1_ COL0 DIODE\nSW13 ROW0 Net-_D13-Pad1_ 0\nD13 Net-_D13-Pad1_ COL0 DIODE\nSW10 ROW1 Net-_D10-Pad1_ 2\nD10 Net-_D10-Pad1_ COL1 DIODE\nSW14 ROW0 Net-_D14-Pad1_ .\nD14 Net-_D14-Pad1_ COL1 DIODE\nSW11 ROW1 Net-_D11-Pad1_ 3\nD11 Net-_D11-Pad1_ COL2 DIODE\nSW15 ROW0 Net-_D15-Pad1_ /\nD15 Net-_D15-Pad1_ COL2 DIODE\nSW4 ROW3 Net-_D4-Pad1_ -\nD4 Net-_D4-Pad1_ COL3 DIODE\nSW8 ROW2 Net-_D8-Pad1_ *\nD8 Net-_D8-Pad1_ COL3 DIODE\nSW12 ROW1 Net-_D12-Pad1_ +\nD12 Net-_D12-Pad1_ COL3 DIODE\nSW16 ROW0 Net-_D16-Pad1_ Enter\nD16 Net-_D16-Pad1_ COL3 DIODE\nSW17 ROW4 Net-_D17-Pad1_ Blank1\nD17 Net-_D17-Pad1_ COL0 DIODE\nSW18 ROW4 Net-_D18-Pad1_ Blank2\nD18 Net-_D18-Pad1_ COL1 DIODE\nH1 GND MountingHole_Pad\nH8 GND MountingHole_Pad\nH7 GND MountingHole_Pad\nH6 GND MountingHole_Pad\nH5 GND MountingHole_Pad\nH4 GND MountingHole_Pad\nH3 GND MountingHole_Pad\nH2 GND MountingHole_Pad\nU1 NC_01 NC_02 NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 ROW4 NC_12 NC_13 GND NC_14 NC_15 COL0 COL1 COL2 COL3 ROW0 ROW1 ROW2 ROW3 NC_16 Net-_SW19-Pad1_ GND NC_17 NC_18 NC_19 Teensy2.0\nSW19 Net-_SW19-Pad1_ GND reset\n.end\n"
    },
    {
        "filename": "345.cir",
        "prompt": "Create a circuit consisting of four IDT7005J static RAM chips, each with 256 bytes (288 pins). Each chip has common connections for Write Enable (~WR), Read Enable (~RD), and data lines D0-D7. Each chip also has address lines AC0-AC11. The chips appear to be configured to operate in parallel, sharing the same ~WR, ~RD, and data lines. Each chip has numerous unconnected pins (NC_XX). The netlists also include connections to \"Palette Table\" and \"Pattern Table\" which are likely used to store color or pattern data to be displayed. The chips also have connections to internal nets named `Net-_UXX-Pad14_` and `Net-_UXX-Pad17_`.",
        "content": ".title KiCad schematic\nU22 NC_01 NC_02 ~WR ~RD D0 D1 D2 D3 D4 D5 Net-_U22-Pad14_ D6 D7 Net-_U22-Pad17_ Net-_U22-Pad14_ /Palette Table/A4 /Palette Table/A5 /Palette Table/A6 Net-_U22-Pad17_ /Palette Table/A7 /Palette Table/A8 /Palette Table/A9 /Palette Table/A10 /Palette Table/A11 Net-_U22-Pad29_ NC_03 NC_04 Net-_U22-Pad29_ Net-_U22-Pad14_ /Color Table/A12 /Color Table/A11 /Color Table/A10 /Color Table/A9 /Color Table/A8 /Color Table/A7 /Color Table/A6 /Color Table/A5 /Color Table/A4 /Color Table/A3 /Color Table/A2 /Color Table/A1 /Color Table/A0 NC_05 NC_06 NC_07 Net-_U22-Pad14_ NC_08 NC_09 AC0 AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC9 AC10 AC11 AC12 Net-_U22-Pad17_ IDT7005J\nU24 NC_10 NC_11 ~WR ~RD D0 D1 D2 D3 D4 D5 Net-_U24-Pad14_ D6 D7 Net-_U24-Pad17_ Net-_U24-Pad14_ NC_12 NC_13 NC_14 Net-_U24-Pad17_ NC_15 NC_16 NC_17 NC_18 NC_19 Net-_U24-Pad29_ NC_20 NC_21 Net-_U24-Pad29_ Net-_U24-Pad14_ NC_22 /Palette Table/A11 /Palette Table/A10 /Palette Table/A9 /Palette Table/A8 /Palette Table/A7 /Palette Table/A6 /Palette Table/A5 /Palette Table/A4 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 Net-_U24-Pad14_ NC_30 NC_31 AC0 AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC9 AC10 AC11 AC12 Net-_U24-Pad17_ IDT7005J\nU21 NC_32 NC_33 ~WR ~RD D0 D1 D2 D3 D4 D5 Net-_U21-Pad14_ D6 D7 Net-_U21-Pad17_ Net-_U21-Pad14_ /Pattern Table/A5 /Pattern Table/A6 /Pattern Table/A7 Net-_U21-Pad17_ /Pattern Table/A8 /Pattern Table/A9 /Pattern Table/A10 /Pattern Table/A11 /Pattern Table/A12 Net-_U21-Pad29_ NC_34 NC_35 Net-_U21-Pad29_ Net-_U21-Pad14_ /Color Table/A12 /Color Table/A11 /Color Table/A10 /Color Table/A9 /Color Table/A8 /Color Table/A7 /Color Table/A6 /Color Table/A5 /Color Table/A4 /Color Table/A3 /Color Table/A2 /Color Table/A1 /Color Table/A0 NC_36 NC_37 NC_38 Net-_U21-Pad14_ NC_39 NC_40 AC0 AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC9 AC10 AC11 AC12 Net-_U21-Pad17_ IDT7005J\nU23 NC_41 NC_42 ~WR ~RD D0 D1 D2 D3 D4 D5 Net-_U23-Pad14_ D6 D7 Net-_U23-Pad17_ Net-_U23-Pad14_ NC_43 NC_44 NC_45 Net-_U23-Pad17_ NC_46 NC_47 NC_48 NC_49 NC_50 Net-_U23-Pad29_ NC_51 NC_52 Net-_U23-Pad29_ Net-_U23-Pad14_ /Pattern Table/A12 /Pattern Table/A11 /Pattern Table/A10 /Pattern Table/A9 /Pattern Table/A8 /Pattern Table/A7 /Pattern Table/A6 /Pattern Table/A5 NC_53 NC_54 NC_55 NC_56 NC_57 NC_58 NC_59 NC_60 Net-_U23-Pad14_ NC_61 NC_62 AC0 AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC9 AC10 AC11 AC12 Net-_U23-Pad17_ IDT7005J\n.end\n"
    },
    {
        "filename": "1886.cir",
        "prompt": "Create a schematic for a keyboard matrix with multiple rows and columns, utilizing KEYSW components to represent individual keys. The matrix includes alphanumeric keys (a-z, 0-9), function keys (F1-F12), control keys (Ctrl, Alt, Shift, Win, Space, Enter, Tab, Esc), arrow keys, and other special keys (Backspace, Delete, Pause, Scroll Lock, Caps Lock). Each key is connected via a diode (D) to prevent ghosting. The matrix is designed to interface with a TEENSY2.0 microcontroller, with specific column and row connections indicated for the microcontroller pins. Include multiple variations of some keys (e.g., Kesc1, Kesc2) and variations of function keys (Kf1a1, Kf1b1). The netlist defines connections between keys, diodes, and the microcontroller.",
        "content": ".title KiCad schematic\nKesc1 col1 Net-_D1-Pad2_ KEYSW\nD1 row1 Net-_D1-Pad2_ D\nKf1b1 col2 Net-_D2-Pad2_ KEYSW\nD2 row1 Net-_D2-Pad2_ D\nKprnt1 col16 Net-_D15-Pad2_ KEYSW\nD15 row1 Net-_D15-Pad2_ D\nKscrll1 col17 Net-_D16-Pad2_ KEYSW\nD16 row1 Net-_D16-Pad2_ D\nKpause1 col18 Net-_D17-Pad2_ KEYSW\nD17 row1 Net-_D17-Pad2_ D\nKdel1 col19 Net-_D18-Pad2_ KEYSW\nD18 row1 Net-_D18-Pad2_ D\nKtilde1 col1 Net-_D19-Pad2_ KEYSW\nD19 row2 Net-_D19-Pad2_ D\nK1 col2 Net-_D20-Pad2_ KEYSW\nD20 row2 Net-_D20-Pad2_ D\nK2 col3 Net-_D21-Pad2_ KEYSW\nD21 row2 Net-_D21-Pad2_ D\nK3 col4 Net-_D22-Pad2_ KEYSW\nD22 row2 Net-_D22-Pad2_ D\nK4 col5 Net-_D23-Pad2_ KEYSW\nD23 row2 Net-_D23-Pad2_ D\nK5 col6 Net-_D24-Pad2_ KEYSW\nD24 row2 Net-_D24-Pad2_ D\nK6 col7 Net-_D25-Pad2_ KEYSW\nD25 row2 Net-_D25-Pad2_ D\nK7 col8 Net-_D26-Pad2_ KEYSW\nD26 row2 Net-_D26-Pad2_ D\nK8 col9 Net-_D27-Pad2_ KEYSW\nD27 row2 Net-_D27-Pad2_ D\nK9 col10 Net-_D28-Pad2_ KEYSW\nD28 row2 Net-_D28-Pad2_ D\nK0 col11 Net-_D29-Pad2_ KEYSW\nD29 row2 Net-_D29-Pad2_ D\nK-1 col12 Net-_D30-Pad2_ KEYSW\nD30 row2 Net-_D30-Pad2_ D\nK=1 col13 Net-_D31-Pad2_ KEYSW\nD31 row2 Net-_D31-Pad2_ D\nKbsa1 col15 Net-_D32-Pad2_ KEYSW\nD32 row3 Net-_D32-Pad2_ D\nKdel2 col15 Net-_D33-Pad2_ KEYSW\nD33 row2 Net-_D33-Pad2_ D\nKbsb1 col15 Net-_D33-Pad2_ KEYSW\nK7b1 col16 Net-_D52-Pad2_ KEYSW\nD52 row3 Net-_D52-Pad2_ D\nK8b1 col17 Net-_D53-Pad2_ KEYSW\nD53 row3 Net-_D53-Pad2_ D\nK9b1 col18 Net-_D54-Pad2_ KEYSW\nD54 row3 Net-_D54-Pad2_ D\nK+b1 col19 Net-_D55-Pad2_ KEYSW\nD55 row3 Net-_D55-Pad2_ D\nKtab1 col1 Net-_D38-Pad2_ KEYSW\nD38 row3 Net-_D38-Pad2_ D\nq1 col2 Net-_D39-Pad2_ KEYSW\nD39 row3 Net-_D39-Pad2_ D\nw1 col3 Net-_D40-Pad2_ KEYSW\nD40 row3 Net-_D40-Pad2_ D\ne1 col4 Net-_D41-Pad2_ KEYSW\nD41 row3 Net-_D41-Pad2_ D\nr1 col5 Net-_D42-Pad2_ KEYSW\nD42 row3 Net-_D42-Pad2_ D\nt1 col6 Net-_D43-Pad2_ KEYSW\nD43 row3 Net-_D43-Pad2_ D\ny1 col7 Net-_D44-Pad2_ KEYSW\nD44 row3 Net-_D44-Pad2_ D\nu1 col8 Net-_D45-Pad2_ KEYSW\nD45 row3 Net-_D45-Pad2_ D\ni1 col9 Net-_D46-Pad2_ KEYSW\nD46 row3 Net-_D46-Pad2_ D\no1 col10 Net-_D47-Pad2_ KEYSW\nD47 row3 Net-_D47-Pad2_ D\nK10 col11 Net-_D48-Pad2_ KEYSW\nD48 row3 Net-_D48-Pad2_ D\nK11 col12 Net-_D49-Pad2_ KEYSW\nD49 row3 Net-_D49-Pad2_ D\nK12 col13 Net-_D50-Pad2_ KEYSW\nD50 row3 Net-_D50-Pad2_ D\nKnum1 col16 Net-_D34-Pad2_ KEYSW\nD34 row2 Net-_D34-Pad2_ D\nK/b1 col17 Net-_D35-Pad2_ KEYSW\nD35 row2 Net-_D35-Pad2_ D\nK*b1 col18 Net-_D36-Pad2_ KEYSW\nD36 row2 Net-_D36-Pad2_ D\nK-b1 col19 Net-_D37-Pad2_ KEYSW\nD37 row2 Net-_D37-Pad2_ D\nKcaps1 col1 Net-_D56-Pad2_ KEYSW\nD56 row4 Net-_D56-Pad2_ D\na1 col2 Net-_D57-Pad2_ KEYSW\nD57 row4 Net-_D57-Pad2_ D\ns1 col3 Net-_D58-Pad2_ KEYSW\nD58 row4 Net-_D58-Pad2_ D\nd1 col4 Net-_D59-Pad2_ KEYSW\nD59 row4 Net-_D59-Pad2_ D\nf1 col5 Net-_D60-Pad2_ KEYSW\nD60 row4 Net-_D60-Pad2_ D\ng1 col6 Net-_D61-Pad2_ KEYSW\nD61 row4 Net-_D61-Pad2_ D\nh1 col7 Net-_D62-Pad2_ KEYSW\nD62 row4 Net-_D62-Pad2_ D\nj1 col8 Net-_D63-Pad2_ KEYSW\nD63 row4 Net-_D63-Pad2_ D\nk1 col9 Net-_D64-Pad2_ KEYSW\nD64 row4 Net-_D64-Pad2_ D\nl1 col10 Net-_D65-Pad2_ KEYSW\nD65 row4 Net-_D65-Pad2_ D\n;1 col11 Net-_;1-Pad2_ KEYSW\nD66 row4 Net-_;1-Pad2_ D\nK'1 col12 Net-_D67-Pad2_ KEYSW\nD67 row4 Net-_D67-Pad2_ D\nKenter1 col13 Net-_D68-Pad2_ KEYSW\nD68 row4 Net-_D68-Pad2_ D\nK4b1 col16 Net-_D69-Pad2_ KEYSW\nD69 row4 Net-_D69-Pad2_ D\nK5b1 col17 Net-_D70-Pad2_ KEYSW\nD70 row4 Net-_D70-Pad2_ D\nK6b1 col18 Net-_D71-Pad2_ KEYSW\nD71 row4 Net-_D71-Pad2_ D\nK+c1 col19 Net-_D72-Pad2_ KEYSW\nD72 row4 Net-_D72-Pad2_ D\nKshftc1 col1 Net-_D73-Pad2_ KEYSW\nD73 row5 Net-_D73-Pad2_ D\nD74 row5 Net-_D74-Pad2_ D\nx1 col4 Net-_D76-Pad2_ KEYSW\nD75 row5 Net-_D75-Pad2_ D\nc1 col5 Net-_D77-Pad2_ KEYSW\nD76 row5 Net-_D76-Pad2_ D\nv1 col6 Net-_D78-Pad2_ KEYSW\nD77 row5 Net-_D77-Pad2_ D\nb1 col7 Net-_D79-Pad2_ KEYSW\nD78 row5 Net-_D78-Pad2_ D\nn1 col8 Net-_D80-Pad2_ KEYSW\nD79 row5 Net-_D79-Pad2_ D\nm1 col9 Net-_D81-Pad2_ KEYSW\nD80 row5 Net-_D80-Pad2_ D\nK,1 col10 Net-_D82-Pad2_ KEYSW\nD81 row5 Net-_D81-Pad2_ D\nK.1 col11 Net-_D83-Pad2_ KEYSW\nD82 row5 Net-_D82-Pad2_ D\nK/a1 col12 Net-_D84-Pad2_ KEYSW\nD83 row5 Net-_D83-Pad2_ D\nK/b2 col12 Net-_D84-Pad2_ KEYSW\nD84 row5 Net-_D84-Pad2_ D\nKshftb1 col1 Net-_D73-Pad2_ KEYSW\nK1b1 col16 Net-_D86-Pad2_ KEYSW\nD86 row5 Net-_D86-Pad2_ D\nK2b1 col17 Net-_D87-Pad2_ KEYSW\nD87 row5 Net-_D87-Pad2_ D\nK3b1 col18 Net-_D88-Pad2_ KEYSW\nD88 row5 Net-_D88-Pad2_ D\nK1ua1 col19 Net-_D89-Pad2_ KEYSW\nD89 row5 Net-_D89-Pad2_ D\nKctrlb1 col1 Net-_D90-Pad2_ KEYSW\nD90 row6 Net-_D90-Pad2_ D\nKwinb1 col2 Net-_D91-Pad2_ KEYSW\nD91 row6 Net-_D91-Pad2_ D\nKaltb1 col3 Net-_D92-Pad2_ KEYSW\nD92 row6 Net-_D92-Pad2_ D\nKspaceg1 col7 Net-_D94-Pad2_ KEYSW\nD94 row6 Net-_D94-Pad2_ D\nD96 row6 Net-_D96-Pad2_ D\nKctrld1 col12 Net-_D97-Pad2_ KEYSW\nD97 row6 Net-_D97-Pad2_ D\nKmenu1 col13 Net-_D98-Pad2_ KEYSW\nD98 row6 Net-_D98-Pad2_ D\nKaltd1 col15 Net-_D99-Pad2_ KEYSW\nD99 row6 Net-_D99-Pad2_ D\nK0c1 col17 Net-_D101-Pad2_ KEYSW\nD101 row6 Net-_D101-Pad2_ D\nK.b1 col18 Net-_D102-Pad2_ KEYSW\nD102 row6 Net-_D102-Pad2_ D\nKenterc1 col19 Net-_D103-Pad2_ KEYSW\nD103 row6 Net-_D103-Pad2_ D\nz1 col3 Net-_D75-Pad2_ KEYSW\nKfn1 col13 Net-_D85-Pad2_ KEYSW\nD85 row5 Net-_D85-Pad2_ D\nKshfte1 col13 Net-_D85-Pad2_ KEYSW\nKf1a1 col2 Net-_D2-Pad2_ KEYSW\nKf2b1 col3 Net-_D3-Pad2_ KEYSW\nD3 row1 Net-_D3-Pad2_ D\nKf2a1 col3 Net-_D3-Pad2_ KEYSW\nKf3b1 col4 Net-_D4-Pad2_ KEYSW\nD4 row1 Net-_D4-Pad2_ D\nKf3a1 col4 Net-_D4-Pad2_ KEYSW\nKf4b1 col5 Net-_D5-Pad2_ KEYSW\nD5 row1 Net-_D5-Pad2_ D\nKf4a1 col5 Net-_D5-Pad2_ KEYSW\nKf5b1 col6 Net-_D6-Pad2_ KEYSW\nD6 row1 Net-_D6-Pad2_ D\nKf5a1 col6 Net-_D6-Pad2_ KEYSW\nKf6b1 col7 Net-_D7-Pad2_ KEYSW\nD7 row1 Net-_D7-Pad2_ D\nKf6a1 col7 Net-_D7-Pad2_ KEYSW\nKf7b1 col8 Net-_D8-Pad2_ KEYSW\nD8 row1 Net-_D8-Pad2_ D\nKf7a1 col8 Net-_D8-Pad2_ KEYSW\nKf8b1 col9 Net-_D9-Pad2_ KEYSW\nD9 row1 Net-_D9-Pad2_ D\nKf8a1 col9 Net-_D9-Pad2_ KEYSW\nKf9b1 col10 Net-_D10-Pad2_ KEYSW\nD10 row1 Net-_D10-Pad2_ D\nKf9a1 col10 Net-_D10-Pad2_ KEYSW\nKf10b1 col11 Net-_D11-Pad2_ KEYSW\nD11 row1 Net-_D11-Pad2_ D\nKf10a1 col11 Net-_D11-Pad2_ KEYSW\nKf11b1 col12 Net-_D12-Pad2_ KEYSW\nD12 row1 Net-_D12-Pad2_ D\nKf11a1 col12 Net-_D12-Pad2_ KEYSW\nKf12b1 col13 Net-_D13-Pad2_ KEYSW\nD13 row1 Net-_D13-Pad2_ D\nKf12a1 col13 Net-_D13-Pad2_ KEYSW\nD14 row1 Net-_D14-Pad2_ D\nKesc2 col15 Net-_D14-Pad2_ KEYSW\nK0b1 col16 Net-_D100-Pad2_ KEYSW\nD100 row6 Net-_D100-Pad2_ D\nKctrla1 col1 Net-_D90-Pad2_ KEYSW\nKwina1 col2 Net-_D91-Pad2_ KEYSW\nKalta1 col3 Net-_D92-Pad2_ KEYSW\nKspacef1 col7 Net-_D94-Pad2_ KEYSW\nkctrlc1 col11 Net-_D96-Pad2_ KEYSW\nKwinc1 col12 Net-_D97-Pad2_ KEYSW\nKwind1 col13 Net-_D98-Pad2_ KEYSW\nKaltc1 col15 Net-_D99-Pad2_ KEYSW\nKspaced1 col7 Net-_D94-Pad2_ KEYSW\nD93 row6 Net-_D93-Pad2_ D\nKspaceb1 col5 Net-_D93-Pad2_ KEYSW\nD95 row6 Net-_D95-Pad2_ D\nKspacei1 col9 Net-_D95-Pad2_ KEYSW\nKspacea1 col5 Net-_D93-Pad2_ KEYSW\nKspaceh1 col9 Net-_D95-Pad2_ KEYSW\nKspacec1 col7 Net-_D94-Pad2_ KEYSW\nKenterb1 col19 Net-_D103-Pad2_ KEYSW\nk1u1 col19 Net-_D72-Pad2_ KEYSW\nKiso1u1 col2 Net-_D74-Pad2_ KEYSW\nD51 row4 Net-_D51-Pad2_ D\nK\\1 NC_01 Net-_D51-Pad2_ KEYSW\nU1 NC_02 col19 col18 col17 col16 col12 col9 col8 col7 col6 col11 col10 col4 NC_03 NC_04 NC_05 col5 col3 col2 col15 NC_06 col13 row1 row2 row3 row4 row5 row6 NC_07 NC_08 col1 TEENSY2.0\n.end\n"
    },
    {
        "filename": "1190.cir",
        "prompt": "Create a circuit containing a single ESP32-WROOM module (U3) with all pins connected to themselves, effectively creating a floating node for each pin. Additionally, include a non-functional component (U1) represented by a MINI-360 package with all inputs and outputs shorted together. The circuit should be a basic representation for simulation or layout purposes, not intended for actual functionality beyond pin definition.",
        "content": ".title KiCad schematic\nU1 NC_01 Net-_U1-Pad2_ Net-_U1-Pad2_ NC_02 MINI-360\nU3 Net-_U3-Pad1_ NC_03 NC_04 NC_05 NC_06 NC_07 NC_08 NC_09 NC_10 NC_11 NC_12 NC_13 NC_14 NC_15 Net-_U3-Pad1_ NC_16 NC_17 NC_18 NC_19 NC_20 NC_21 NC_22 NC_23 NC_24 NC_25 NC_26 NC_27 NC_28 NC_29 NC_30 NC_31 NC_32 NC_33 NC_34 NC_35 NC_36 NC_37 Net-_U3-Pad38_ Net-_U3-Pad38_ ESP32-WROOM\n.end\n"
    },
    {
        "filename": "1545.cir",
        "prompt": "Create a circuit with a single node (TEST) connected to the common cathode of eight diodes (D1-D8). Each diode's anode is connected to a 1k\u03a9 resistor (R1-R8), with the other end of each resistor connected to a separate voltage rail (0V, 1V, 2V, 3V, 4V, 5V, 6V, and 7V). Include test points (TP1-TP9) at the junction of each resistor and its corresponding voltage rail, and a final test point (TP5) at the common cathode (TEST node).",
        "content": ".title KiCad schematic\nD1 Net-_D1-Pad1_ Net-_D1-Pad2_ 0\nR1 Net-_D1-Pad1_ Net-_R1-Pad2_ 1K\nTP1 Net-_R1-Pad2_ 0\nD2 Net-_D2-Pad1_ Net-_D1-Pad2_ 1\nR2 Net-_D2-Pad1_ Net-_R2-Pad2_ 1K\nTP2 Net-_R2-Pad2_ 1\nD3 Net-_D3-Pad1_ Net-_D1-Pad2_ 2\nR3 Net-_D3-Pad1_ Net-_R3-Pad2_ 1K\nTP3 Net-_R3-Pad2_ 2\nD4 Net-_D4-Pad1_ Net-_D1-Pad2_ 3\nR4 Net-_D4-Pad1_ Net-_R4-Pad2_ 1K\nTP4 Net-_R4-Pad2_ 3\nD5 Net-_D5-Pad1_ Net-_D1-Pad2_ 4\nR5 Net-_D5-Pad1_ Net-_R5-Pad2_ 1K\nTP6 Net-_R5-Pad2_ 4\nD6 Net-_D6-Pad1_ Net-_D1-Pad2_ 5\nR6 Net-_D6-Pad1_ Net-_R6-Pad2_ 1K\nTP7 Net-_R6-Pad2_ 5\nD7 Net-_D7-Pad1_ Net-_D1-Pad2_ 6\nR7 Net-_D7-Pad1_ Net-_R7-Pad2_ 1K\nTP8 Net-_R7-Pad2_ 6\nD8 Net-_D8-Pad1_ Net-_D1-Pad2_ 7\nR8 Net-_D8-Pad1_ Net-_R8-Pad2_ 1K\nTP9 Net-_R8-Pad2_ 7\nTP5 Net-_D1-Pad2_ TEST\n.end\n"
    },
    {
        "filename": "1532.cir",
        "prompt": "Design a dual battery charger circuit using an LTC4413 charge controller (U1) for two independent single-cell Li-Ion/Li-Polymer batteries. Include input voltage filtering with capacitors C1 (10uF) and C2 (1uF) connected to the input voltage (VBAT). Each battery charging path has a dedicated capacitor for filtering (C3: 4.7uF for OUTA, C4: 4.7uF for OUTB). Implement overvoltage protection (OVP) using an IRLML6401 MOSFET (Q1) controlled by the LTC4413's OVI output. Include status monitoring via the LTC4413's STAT output. Enable pins ENBA and ENBB are connected to the input voltage. Ground all necessary connections.\n\n\n\n",
        "content": ".title KiCad schematic\nW1 Net-_Q1-Pad2_ CH_IN\nW4 Net-_C2-Pad2_ VBAT\nW9 Net-_C4-Pad2_ OUTB\nC1 GND Net-_C1-Pad2_ 10uF\nW2 Net-_U1-Pad2_ ENBA\nW3 Net-_U1-Pad4_ ENBB\nC3 GND Net-_C3-Pad2_ 4.7uF\nC4 GND Net-_C4-Pad2_ 4.7uF\nW7 Net-_U1-Pad8_ OVI\nW10 Net-_U1-Pad9_ STAT\nQ1 OVP Net-_Q1-Pad2_ Net-_C1-Pad2_ IRLML6401\nW5 OVP OVP\nU1 Net-_C1-Pad2_ Net-_U1-Pad2_ GND Net-_U1-Pad4_ Net-_C2-Pad2_ Net-_C4-Pad2_ OVP Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_C3-Pad2_ GND LTC4413\nW8 Net-_C3-Pad2_ OUTA\nC2 GND Net-_C2-Pad2_ 1uF\nW6 GND GND\n.end\n"
    },
    {
        "filename": "69.cir",
        "prompt": "Design a circuit using a 555 timer in astable mode to drive a chain of five LEDs, creating a cascading light effect. The 555 timer's output (THR/TRIG) controls the LEDs through a series of diodes (D1-D5) and a current-limiting resistor (R3). The timing components for the 555 timer are resistor R1 and R2, and capacitor C1. A bypass capacitor (Cb1) is connected between the 555's threshold pin and ground. The circuit is powered by a voltage source (VCC) and grounded (GND). The LEDs are connected in series, each lighting up sequentially as the 555 timer oscillates.",
        "content": ".title KiCad schematic\nU1 GND THR/TRIG LED VCC Net-_Cb1-Pad1_ THR/TRIG Net-_D1-Pad1_ VCC LM555\nCb1 Net-_Cb1-Pad1_ GND C\nR1 VCC Net-_D1-Pad1_ R\nR2 Net-_D1-Pad1_ THR/TRIG R\nC1 THR/TRIG GND C\nD1 Net-_D1-Pad1_ THR/TRIG D\nD2 Net-_D2-Pad1_ LED LED\nD3 Net-_D3-Pad1_ Net-_D2-Pad1_ LED\nD4 Net-_D4-Pad1_ Net-_D3-Pad1_ LED\nD5 Net-_D5-Pad1_ Net-_D4-Pad1_ LED\nR3 Net-_D5-Pad1_ GND R\n.end\n"
    },
    {
        "filename": "192.cir",
        "prompt": "Design a circuit with an XBee module (XBP9B-DPST-001) powered by a 3.3V rail, incorporating power supply decoupling capacitors (10uF, 0.01uF, 22uF, 0.1uF, 0.001uF, 1uF). Include a power enable circuit for the XBee using a TPS22918 controlled by a GPIO pin (CC_GPIO7) with a pull-down resistor (100K). Add a test point (TP2) for the XBee's signal line. Implement level shifting for the XBee's TX and RX lines using a TXB0102DCU, connected to a 3.3V supply. Include a diode (LG L29K-F2J1-24-Z) connected to ground with a series resistor (330 ohms). Add a 100K pull-up resistor to the XBee power supply.",
        "content": ".title KiCad schematic\nU8 /XBEE_VCC /TX_ISOLATED /RX_ISOLATED NC_01 NC_02 Net-_R21-Pad1_ NC_03 NC_04 GND NC_05 NC_06 NC_07 GND Net-_TP2-Pad1_ NC_08 NC_09 NC_10 NC_11 NC_12 XBP9B-DPST-001\nC41 /XBEE_VCC GND 10uF\nC40 /XBEE_VCC GND 0.01uF\nU10 +3V3 GND CC_GPIO7 Net-_C44-Pad1_ Net-_R23-Pad2_ /XBEE_VCC TPS22918\nR23 /XBEE_VCC Net-_R23-Pad2_ 0\nC44 Net-_C44-Pad1_ GND 0.001uF\nR24 CC_GPIO7 GND 100K\nC46 GND +3V3 1uF\nC42 /XBEE_VCC GND 22uF\nTP2 Net-_TP2-Pad1_ Test_Point\nR21 Net-_R21-Pad1_ Net-_D1-Pad2_ 330\nD1 GND Net-_D1-Pad2_ LG L29K-F2J1-24-Z \nU9 /RX_ISOLATED GND +3V3 NC_13 NC_14 /XBEE_VCC /XBEE_VCC /TX_ISOLATED TXB0102DCU\nC43 +3V3 GND 0.1uF\nR22 /XBEE_VCC GND 100K\n.end\n"
    },
    {
        "filename": "623.cir",
        "prompt": "Create a circuit with a single-input Schmitt-trigger inverter (74AHC1G125), powered by VCC and GND. The input is connected to a 3-pin connector (J1) with one pin grounded and another connected to VCC. The output of the inverter is connected to a second 3-pin connector (J2) with one pin grounded and another connected to VCC. A 100nF decoupling capacitor is connected between VCC and GND. Use pull-up resistors where appropriate.",
        "content": ".title KiCad schematic\nU1 Net-_J1-Pad3_ Net-_J1-Pad1_ GND Net-_J2-Pad1_ VCC 74AHC1G125\nC1 VCC GND 100nF\nR1 VCC Net-_J1-Pad3_ PU\nJ1 Net-_J1-Pad1_ GND Net-_J1-Pad3_ Conn_01x03\nJ2 Net-_J2-Pad1_ GND VCC Conn_01x03\n.end\n"
    },
    {
        "filename": "1874.cir",
        "prompt": "Design a dual-channel sensor signal conditioning circuit with the following features: Each channel consists of a sensor input (SENS_OUT_1 and SENS_OUT_2), a 1pF capacitor to ground for noise filtering, and a resistor network for biasing and potential signal scaling. The resistor network includes a 22k\u03a9 resistor connected to a node (NC_01 and NC_03 respectively), a 10k\u03a9 resistor connected to a node (NC_02 and NC_04 respectively), and a 22k\u03a9 resistor connected back to the sensor output. A reference voltage (REF) is provided and filtered with two 10nF capacitors to ground. The entire circuit is powered by PWR_IN+ and PWR_IN- and utilizes a single MCP6H02 operational amplifier configured to amplify both sensor signals. Include test points (TP1-TP4) for signal observation.",
        "content": ".title KiCad schematic\nR2 Net-_R2-Pad1_ /REF 10k 1%\nC2 /SENS_OUT_1 Net-_C2-Pad2_ 1p 16V X5R\nR3 NC_01 Net-_R2-Pad1_ 22k 1%\nR1 Net-_C2-Pad2_ NC_02 10k 1%\nR4 /SENS_OUT_1 Net-_C2-Pad2_ 22k 1%\nTP1 Net-_C2-Pad2_ TP\nTP2 Net-_R2-Pad1_ TP\nR6 Net-_R6-Pad1_ /REF 10k 1%\nC4 /SENS_OUT_2 Net-_C4-Pad2_ 1p 16V X5R\nR7 NC_03 Net-_R6-Pad1_ 22k 1%\nR5 Net-_C4-Pad2_ NC_04 10k 1%\nR8 /SENS_OUT_2 Net-_C4-Pad2_ 22k 1%\nC5 /PWR_IN+ NC_05 100n 16V X5R\nC6 /PWR_IN- NC_06 100n 16V X5R\nTP3 Net-_C4-Pad2_ TP\nTP4 Net-_R6-Pad1_ TP\nU16 /SENS_OUT_1 Net-_C2-Pad2_ Net-_R2-Pad1_ /PWR_IN- Net-_R6-Pad1_ Net-_C4-Pad2_ /SENS_OUT_2 /PWR_IN+ MCP6H02-E/SN\nC3 /REF NC_07 10n 6V3 X5R\nC1 /REF NC_08 10n 6V3 X5R\n.end\n"
    },
    {
        "filename": "811.cir",
        "prompt": "Create a circuit with a single TL081 operational amplifier configured as a voltage follower. The input is connected to a two-position screw terminal (J1), and the output is connected to two separate single-position screw terminals (J2 and J3). The power supply connections for the TL081 are not specified and should be omitted. Include a net tie (U1) connecting the negative power supply pin to ground.",
        "content": ".title KiCad schematic\nJ1 Net-_J1-Pad1_ Net-_J1-Pad2_ Screw_Terminal_1x02\nU1 NC_01 Earth Net-_J2-Pad1_ Net-_J1-Pad2_ NC_02 Net-_J3-Pad1_ Net-_J1-Pad1_ NC_03 TL081\nJ2 Net-_J2-Pad1_ Screw_Terminal_1x01\nJ3 Net-_J3-Pad1_ Screw_Terminal_1x01\n.end\n"
    },
    {
        "filename": "156.cir",
        "prompt": "Design a transistor-based RC phase-shift oscillator operating at approximately 1 kHz. The oscillator should utilize a 2N2222 NPN transistor as the active element, with a 5V DC supply. Implement four RC phase-shifting sections, each consisting of a resistor and capacitor in series. Use 380k\u03a9, 72k\u03a9, 4.8k\u03a9, and 1.2k\u03a9 resistors, and 0.1\u00b5F and 0.01\u00b5F capacitors for phase shifting. Include 12.66mH inductors for output coupling and filtering. The output should be taken from the collector of the transistor. Simulate the circuit with a transient analysis for 0.25ms to 30ms.",
        "content": ".title KiCad schematic\n.include \"/home/akshay/Downloads/Rc_Phase_Shift_Oscillator_By_Ms_Rohini.n,_Parkavi.k/NPN.lib\"\nC1 Net-_C1-Pad1_ Net-_C1-Pad2_ 0.1u\nR1 Net-_R1-Pad1_ Net-_R1-Pad2_ 380k\nR3 Net-_R1-Pad1_ Net-_C4-Pad2_ 4.8k\nR2 Net-_R1-Pad2_ GND 72k\nR4 Net-_C3-Pad2_ GND 1.2k\nC3 GND Net-_C3-Pad2_ 0.1u\nL1 Net-_C1-Pad2_ GND 12.66m\nL2 GND out 12.66m\nC4 out Net-_C4-Pad2_ 0.1u\nC2 out Net-_C1-Pad2_ 0.01u\nV1 Net-_R1-Pad1_ GND dc 5\nQ1 Net-_C4-Pad2_ Net-_C1-Pad1_ Net-_C3-Pad2_ Q2N2222\n.tran .25m 30m\n.end\n"
    },
    {
        "filename": "1302.cir",
        "prompt": "Create a circuit featuring a chain of WS2812B RGB LEDs controlled by a single data input. The circuit should include power (5V) and ground connections, a data input connector (/Din), a data output connector (/Dout) for cascading, and decoupling capacitors (C1, C2). The data input should also have a jumper (JP1) for testing or direct connection. Include mounting holes (H1, H2) for physical support. The LEDs (D1, D2, D3, D4) are connected in series for data propagation, with the output of one LED feeding the input of the next. A resistor (R1) is present between the data input and the first LED.",
        "content": ".title KiCad schematic\nD1 5V NC_01 GND Net-_D1-Pad4_ WS2812B\nD2 5V NC_02 GND Net-_D1-Pad4_ WS2812B\nD3 5V NC_03 GND Net-_D1-Pad4_ WS2812B\nD4 5V /Dout GND Net-_D1-Pad4_ WS2812B\nH1 GND MountingHole_Pad\nH2 GND MountingHole_Pad\nC1 5V GND C\nJP1 Net-_D1-Pad4_ /Din Jumper_2_Open\nR1 /Din Net-_D1-Pad4_ R_US\nJ1 5V GND /Din Conn_01x03\nJ2 5V GND /Dout Conn_01x03\nC2 5V GND C\n.end\n"
    }
]