/**
 *  \file    sysctrl.c
 *
 *  \brief   This file contains the device abstraction layer APIs for System Control.
 *
 *   \date   Nov 17, 2022
 *
 *   \author Mohammed Etewa
 */

/* ========================================================================== */
/*                             Include Files                                  */
/* ========================================================================== */

#include "sysctrl.h"


/* ========================================================================== */
/*                           Macros & Typedefs                                */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                         Structures and Enums                               */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                 Internal Function Declarations                             */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                            Global Variables                                */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                          Function Definitions                              */
/* ========================================================================== */

sSysCtrlError_t clockGating(sSysCtrlModules_t obj){
	sSysCtrlError_t state = PASSED;
	/** GPIO Moduels */
	if(obj == GPIOA){
#ifdef GPIO_HIGH_SPEED_BUS
		/* Enable AHB bus*/
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_HIGH_PERFORMANCE_BUS_CONTROL_OFFSET,0,HIGH);
#endif
		/* Enable GPIOA Clock. */
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_RUN_MODE_CLOCK_GATING_CONTROL_OFFSET,0,HIGH);
	}else if(obj == GPIOB){
#ifdef GPIO_HIGH_SPEED_BUS
		/* Enable AHB bus*/
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_HIGH_PERFORMANCE_BUS_CONTROL_OFFSET,1,HIGH);
#endif
		/* Enable GPIOB Clock. */
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_RUN_MODE_CLOCK_GATING_CONTROL_OFFSET,1,HIGH);
	}else if(obj == GPIOC){
#ifdef GPIO_HIGH_SPEED_BUS
		/* Enable AHB bus*/
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_HIGH_PERFORMANCE_BUS_CONTROL_OFFSET,2,HIGH);
#endif
		/* Enable GPIOC Clock. */
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_RUN_MODE_CLOCK_GATING_CONTROL_OFFSET,2,HIGH);
	}else if(obj == GPIOD){
#ifdef GPIO_HIGH_SPEED_BUS
		/* Enable AHB bus*/
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_HIGH_PERFORMANCE_BUS_CONTROL_OFFSET,3,HIGH);
#endif
		/* Enable GPIOD Clock. */
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_RUN_MODE_CLOCK_GATING_CONTROL_OFFSET,3,HIGH);
	}else if(obj == GPIOE){
#ifdef GPIO_HIGH_SPEED_BUS
		/* Enable AHB bus*/
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_HIGH_PERFORMANCE_BUS_CONTROL_OFFSET,4,HIGH);
#endif
		/* Enable GPIOE Clock. */
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_RUN_MODE_CLOCK_GATING_CONTROL_OFFSET,4,HIGH);
	}else if(obj == GPIOF){
#ifdef GPIO_HIGH_SPEED_BUS
		/* Enable AHB bus*/
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_HIGH_PERFORMANCE_BUS_CONTROL_OFFSET,5,HIGH);
#endif
		/* Enable GPIOF Clock. */
		HW_WRITE_BIT(BASE_SYSTEM_CONTROL+GPIO_RUN_MODE_CLOCK_GATING_CONTROL_OFFSET,5,HIGH);

	}else{
		state = MODULE_NOT_EXIST;
	}
return state;
}

sSysCtrlError_t NVICInterruptEnable(g_ISRVirIdx_t index,uint8 priority,uint8 pending){
    sSysCtrlError_t state = PASSED;
    if(index == GPIOA_IRQ){
    	/* enable interrupt*/
        HW_WRITE_BIT(INTERRUPT_0_31_SET_ENABLE,GPIOA_INT_NUMBER,HIGH);
        /* assign priority to PRI0 register*/
        HW_WRITE_REG32_MASKED(INTERRUPT_0_3_PRIORITY,priority<<5,0XF <<5);
        /* set interrupt pending*/
        HW_WRITE_BIT(INTERRUPT_0_31_SET_PENDING,GPIOA_INT_NUMBER,pending);
    }else if(index == GPIOB_IRQ){
    	/* enable interrupt*/
        HW_WRITE_BIT(INTERRUPT_0_31_SET_ENABLE,GPIOB_INT_NUMBER,HIGH);
        /* assign priority to PRI0 register*/
        HW_WRITE_REG32_MASKED(INTERRUPT_0_3_PRIORITY,priority<<13,0XF <<13);
        /* set interrupt pending*/
        HW_WRITE_BIT(INTERRUPT_0_31_SET_PENDING,GPIOB_INT_NUMBER,pending);
    }else if(index == GPIOC_IRQ){
    	/* enable interrupt*/
    	HW_WRITE_BIT(INTERRUPT_0_31_SET_ENABLE,GPIOC_INT_NUMBER,HIGH);
    	 /* assign priority to PRI0 register*/
    	HW_WRITE_REG32_MASKED(INTERRUPT_0_3_PRIORITY,priority<<21,0XF <<21);
    	/* set interrupt pending*/
    	HW_WRITE_BIT(INTERRUPT_0_31_SET_PENDING,GPIOC_INT_NUMBER,pending);
    }else if(index == GPIOD_IRQ){
    	/* enable interrupt*/
        HW_WRITE_BIT(INTERRUPT_0_31_SET_ENABLE,GPIOD_INT_NUMBER,HIGH);
        /* assign priority to PRI0 register*/
        HW_WRITE_REG32_MASKED(INTERRUPT_0_3_PRIORITY,priority<<29,0XF <<29);
        /* set interrupt pending*/
        HW_WRITE_BIT(INTERRUPT_0_31_SET_PENDING,GPIOD_INT_NUMBER,pending);
    }else if(index == GPIOE_IRQ){
    	/* enable interrupt*/
    	HW_WRITE_BIT(INTERRUPT_0_31_SET_ENABLE,GPIOE_INT_NUMBER,HIGH);
    	 /* assign priority to PRI1 register*/
    	HW_WRITE_REG32_MASKED(INTERRUPT_4_7_PRIORITY,priority<<5,0XF <<5);
    	/* set interrupt pending*/
    	HW_WRITE_BIT(INTERRUPT_0_31_SET_PENDING,GPIOE_INT_NUMBER,pending);
    }else if(index == GPIOF_IRQ){
    	/* enable interrupt*/
        HW_WRITE_BIT(INTERRUPT_0_31_SET_ENABLE,GPIOF_INT_NUMBER,HIGH);
        /* assign priority to PRI7 register*/
        HW_WRITE_REG32_MASKED(INTERRUPT_28_31_PRIORITY,priority<<21,0XF <<21);
        /* set interrupt pending*/
        HW_WRITE_BIT(INTERRUPT_0_31_SET_PENDING,GPIOF_INT_NUMBER,pending);
    }else{
    	state =  IRQ_NOT_EXIST;
    }
    return state;
}


sSysCtrlError_t NVICInterruptDisable(g_ISRVirIdx_t index){
    sSysCtrlError_t state = PASSED;
    if(index == GPIOA_IRQ || index == GPIOB_IRQ || index == GPIOC_IRQ ||
       index == GPIOD_IRQ || index == GPIOE_IRQ || index == GPIOF_IRQ){
    	HW_WRITE_BIT(INTERRUPT_0_31_CLEAR_ENABLE,index,HIGH);
    }else{
    	state =  IRQ_NOT_EXIST;
    }
    return state;
}

sSysCtrlError_t NVICInterruptClearPending(g_ISRVirIdx_t index){
    sSysCtrlError_t state = PASSED;
    if(index == GPIOA_IRQ || index == GPIOB_IRQ || index == GPIOC_IRQ ||
       index == GPIOD_IRQ || index == GPIOE_IRQ || index == GPIOF_IRQ){
    	HW_WRITE_BIT(INTERRUPT_0_31_CLEAR_PENDING,index,HIGH);
    }else{
    	state =  IRQ_NOT_EXIST;
    }
    return state;
}

sSysCtrlError_t NVICInterruptActive(g_ISRVirIdx_t *index){
    sSysCtrlError_t state = PASSED;
    if(HW_READ_BIT(INTERRUPT_0_31_ACTIVE_BIT,GPIOA_IRQ)==HIGH){
    	*index = GPIOA_IRQ;
    }else if(HW_READ_BIT(INTERRUPT_0_31_ACTIVE_BIT,GPIOB_IRQ)==HIGH){
    	*index = GPIOB_IRQ;
    }else if(HW_READ_BIT(INTERRUPT_0_31_ACTIVE_BIT,GPIOC_IRQ)==HIGH){
    	*index = GPIOC_IRQ;
    }else if(HW_READ_BIT(INTERRUPT_0_31_ACTIVE_BIT,GPIOD_IRQ)==HIGH){
    	*index = GPIOD_IRQ;
    }else if(HW_READ_BIT(INTERRUPT_0_31_ACTIVE_BIT,GPIOE_IRQ)==HIGH){
    	*index = GPIOE_IRQ;
    }else if(HW_READ_BIT(INTERRUPT_0_31_ACTIVE_BIT,GPIOF_IRQ)==HIGH){
    	*index = GPIOF_IRQ;
    }else{
    	state =  IRQ_NOT_EXIST;
    }
    return state;
}
