vendor_name = ModelSim
source_file = 1, D:/Programacao/Quartus/LSD/fase4/troco.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/switchesCounter.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/states.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/resetModule.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/price.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/moedas_leds.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/limite_troco.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/hexPiscar.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/fase3_Demo.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/Debouncer.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/BinToBCD.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/Bin7SegDecoder.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/Acumulador.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/lcd_controller.vhd
source_file = 1, D:/Programacao/Quartus/LSD/fase4/lcd_controller_ex.vhd
source_file = 1, d:/programacao/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/programacao/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/programacao/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/programacao/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/programacao/quartus/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/programacao/quartus/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/programacao/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, d:/programacao/quartus/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, d:/programacao/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/lpm_divide_q9m.tdf
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/sign_div_unsign_fkh.tdf
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/alt_u_div_i4f.tdf
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/add_sub_7pc.tdf
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/add_sub_8pc.tdf
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/lpm_divide_jhm.tdf
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/sign_div_unsign_bkh.tdf
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/alt_u_div_a4f.tdf
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/lpm_divide_ihm.tdf
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/sign_div_unsign_akh.tdf
source_file = 1, D:/Programacao/Quartus/LSD/fase4/db/alt_u_div_84f.tdf
design_name = hard_block
design_name = fase3_Demo
instance = comp, \lcd_data[0]~output\, lcd_data[0]~output, fase3_Demo, 1
instance = comp, \lcd_data[1]~output\, lcd_data[1]~output, fase3_Demo, 1
instance = comp, \lcd_data[2]~output\, lcd_data[2]~output, fase3_Demo, 1
instance = comp, \lcd_data[3]~output\, lcd_data[3]~output, fase3_Demo, 1
instance = comp, \lcd_data[4]~output\, lcd_data[4]~output, fase3_Demo, 1
instance = comp, \lcd_data[5]~output\, lcd_data[5]~output, fase3_Demo, 1
instance = comp, \lcd_data[6]~output\, lcd_data[6]~output, fase3_Demo, 1
instance = comp, \lcd_data[7]~output\, lcd_data[7]~output, fase3_Demo, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, fase3_Demo, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, fase3_Demo, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, fase3_Demo, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, fase3_Demo, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, fase3_Demo, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, fase3_Demo, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, fase3_Demo, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, fase3_Demo, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, fase3_Demo, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, fase3_Demo, 1
instance = comp, \LEDR[10]~output\, LEDR[10]~output, fase3_Demo, 1
instance = comp, \LEDR[11]~output\, LEDR[11]~output, fase3_Demo, 1
instance = comp, \LEDR[12]~output\, LEDR[12]~output, fase3_Demo, 1
instance = comp, \LEDR[13]~output\, LEDR[13]~output, fase3_Demo, 1
instance = comp, \LEDR[14]~output\, LEDR[14]~output, fase3_Demo, 1
instance = comp, \LEDR[15]~output\, LEDR[15]~output, fase3_Demo, 1
instance = comp, \LEDR[16]~output\, LEDR[16]~output, fase3_Demo, 1
instance = comp, \LEDR[17]~output\, LEDR[17]~output, fase3_Demo, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, fase3_Demo, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, fase3_Demo, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, fase3_Demo, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, fase3_Demo, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, fase3_Demo, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, fase3_Demo, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, fase3_Demo, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, fase3_Demo, 1
instance = comp, \lcd_on~output\, lcd_on~output, fase3_Demo, 1
instance = comp, \lcd_blon~output\, lcd_blon~output, fase3_Demo, 1
instance = comp, \lcd_rw~output\, lcd_rw~output, fase3_Demo, 1
instance = comp, \lcd_en~output\, lcd_en~output, fase3_Demo, 1
instance = comp, \lcd_rs~output\, lcd_rs~output, fase3_Demo, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, fase3_Demo, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, fase3_Demo, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, fase3_Demo, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, fase3_Demo, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, fase3_Demo, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, fase3_Demo, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, fase3_Demo, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, fase3_Demo, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, fase3_Demo, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, fase3_Demo, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, fase3_Demo, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, fase3_Demo, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, fase3_Demo, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, fase3_Demo, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, fase3_Demo, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, fase3_Demo, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, fase3_Demo, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, fase3_Demo, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, fase3_Demo, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, fase3_Demo, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, fase3_Demo, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, fase3_Demo, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, fase3_Demo, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, fase3_Demo, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, fase3_Demo, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, fase3_Demo, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, fase3_Demo, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, fase3_Demo, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, fase3_Demo, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[0]~0\, lcd|DISPLAY|reset_counter[0]~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[0]\, lcd|DISPLAY|reset_counter[0], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~1\, lcd|DISPLAY|Add0~1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~2\, lcd|DISPLAY|Add0~2, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[1]\, lcd|DISPLAY|reset_counter[1], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~4\, lcd|DISPLAY|Add0~4, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[2]\, lcd|DISPLAY|reset_counter[2], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~6\, lcd|DISPLAY|Add0~6, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[3]\, lcd|DISPLAY|reset_counter[3], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~8\, lcd|DISPLAY|Add0~8, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[4]\, lcd|DISPLAY|reset_counter[4], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~10\, lcd|DISPLAY|Add0~10, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[5]\, lcd|DISPLAY|reset_counter[5], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~12\, lcd|DISPLAY|Add0~12, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[6]~5\, lcd|DISPLAY|reset_counter[6]~5, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[6]\, lcd|DISPLAY|reset_counter[6], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~14\, lcd|DISPLAY|Add0~14, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[7]\, lcd|DISPLAY|reset_counter[7], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~16\, lcd|DISPLAY|Add0~16, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[8]\, lcd|DISPLAY|reset_counter[8], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~18\, lcd|DISPLAY|Add0~18, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[9]~7\, lcd|DISPLAY|reset_counter[9]~7, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[9]\, lcd|DISPLAY|reset_counter[9], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~20\, lcd|DISPLAY|Add0~20, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[10]\, lcd|DISPLAY|reset_counter[10], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~22\, lcd|DISPLAY|Add0~22, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[11]\, lcd|DISPLAY|reset_counter[11], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~24\, lcd|DISPLAY|Add0~24, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[12]\, lcd|DISPLAY|reset_counter[12], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~26\, lcd|DISPLAY|Add0~26, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[13]\, lcd|DISPLAY|reset_counter[13], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~28\, lcd|DISPLAY|Add0~28, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[14]~8\, lcd|DISPLAY|reset_counter[14]~8, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[14]\, lcd|DISPLAY|reset_counter[14], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~30\, lcd|DISPLAY|Add0~30, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[15]\, lcd|DISPLAY|reset_counter[15], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~32\, lcd|DISPLAY|Add0~32, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[16]~1\, lcd|DISPLAY|reset_counter[16]~1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[16]\, lcd|DISPLAY|reset_counter[16], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~34\, lcd|DISPLAY|Add0~34, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[17]~2\, lcd|DISPLAY|reset_counter[17]~2, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[17]\, lcd|DISPLAY|reset_counter[17], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~36\, lcd|DISPLAY|Add0~36, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[18]~3\, lcd|DISPLAY|reset_counter[18]~3, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[18]\, lcd|DISPLAY|reset_counter[18], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add0~38\, lcd|DISPLAY|Add0~38, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[19]~4\, lcd|DISPLAY|reset_counter[19]~4, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|reset_counter[19]\, lcd|DISPLAY|reset_counter[19], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal0~0\, lcd|DISPLAY|Equal0~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal0~4\, lcd|DISPLAY|Equal0~4, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal0~5\, lcd|DISPLAY|Equal0~5, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal0~1\, lcd|DISPLAY|Equal0~1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal0~2\, lcd|DISPLAY|Equal0~2, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal0~3\, lcd|DISPLAY|Equal0~3, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal0~6\, lcd|DISPLAY|Equal0~6, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~16\, lcd|DISPLAY|state~16, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_1\, lcd|DISPLAY|state.POWER_ON_PHASE_1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~19\, lcd|DISPLAY|state~19, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_2\, lcd|DISPLAY|state.POWER_ON_PHASE_2, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~20\, lcd|DISPLAY|state~20, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_4\, lcd|DISPLAY|state.POWER_ON_PHASE_4, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~21\, lcd|DISPLAY|state~21, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_5\, lcd|DISPLAY|state.POWER_ON_PHASE_5, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~23\, lcd|DISPLAY|state~23, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_6\, lcd|DISPLAY|state.POWER_ON_PHASE_6, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~17\, lcd|DISPLAY|state~17, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_7\, lcd|DISPLAY|state.POWER_ON_PHASE_7, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~18\, lcd|DISPLAY|state~18, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_8\, lcd|DISPLAY|state.POWER_ON_PHASE_8, fase3_Demo, 1
instance = comp, \lcd|index[0]~6\, lcd|index[0]~6, fase3_Demo, 1
instance = comp, \~GND\, ~GND, fase3_Demo, 1
instance = comp, \lcd|Mux8~4\, lcd|Mux8~4, fase3_Demo, 1
instance = comp, \lcd|Mux1~2\, lcd|Mux1~2, fase3_Demo, 1
instance = comp, \lcd|index[4]~14\, lcd|index[4]~14, fase3_Demo, 1
instance = comp, \lcd|index[5]~16\, lcd|index[5]~16, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|txd_accepted~0\, lcd|DISPLAY|txd_accepted~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|txd_accepted\, lcd|DISPLAY|txd_accepted, fase3_Demo, 1
instance = comp, \lcd|index[5]\, lcd|index[5], fase3_Demo, 1
instance = comp, \lcd|LessThan0~0\, lcd|LessThan0~0, fase3_Demo, 1
instance = comp, \lcd|index[0]\, lcd|index[0], fase3_Demo, 1
instance = comp, \lcd|index[1]~8\, lcd|index[1]~8, fase3_Demo, 1
instance = comp, \lcd|index[1]\, lcd|index[1], fase3_Demo, 1
instance = comp, \lcd|index[2]~10\, lcd|index[2]~10, fase3_Demo, 1
instance = comp, \lcd|index[2]\, lcd|index[2], fase3_Demo, 1
instance = comp, \lcd|index[3]~12\, lcd|index[3]~12, fase3_Demo, 1
instance = comp, \lcd|index[3]\, lcd|index[3], fase3_Demo, 1
instance = comp, \lcd|index[4]\, lcd|index[4], fase3_Demo, 1
instance = comp, \lcd|Mux1~3\, lcd|Mux1~3, fase3_Demo, 1
instance = comp, \lcd|Mux1~4\, lcd|Mux1~4, fase3_Demo, 1
instance = comp, \lcd|txd_rs_and_data[7]\, lcd|txd_rs_and_data[7], fase3_Demo, 1
instance = comp, \lcd|Mux8~37\, lcd|Mux8~37, fase3_Demo, 1
instance = comp, \SW[1]~input\, SW[1]~input, fase3_Demo, 1
instance = comp, \SW[2]~input\, SW[2]~input, fase3_Demo, 1
instance = comp, \SW[3]~input\, SW[3]~input, fase3_Demo, 1
instance = comp, \SW[0]~input\, SW[0]~input, fase3_Demo, 1
instance = comp, \counter|Add1~2\, counter|Add1~2, fase3_Demo, 1
instance = comp, \counter|s_counter[2]\, counter|s_counter[2], fase3_Demo, 1
instance = comp, \counter|Add1~1\, counter|Add1~1, fase3_Demo, 1
instance = comp, \counter|s_counter[1]\, counter|s_counter[1], fase3_Demo, 1
instance = comp, \counter|Add1~0\, counter|Add1~0, fase3_Demo, 1
instance = comp, \counter|s_counter[0]\, counter|s_counter[0], fase3_Demo, 1
instance = comp, \states|PS~15\, states|PS~15, fase3_Demo, 1
instance = comp, \SW[4]~input\, SW[4]~input, fase3_Demo, 1
instance = comp, \SW[17]~input\, SW[17]~input, fase3_Demo, 1
instance = comp, \limite_troco|s_freeze~0\, limite_troco|s_freeze~0, fase3_Demo, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, fase3_Demo, 1
instance = comp, \key0|s_dirtyIn~0\, key0|s_dirtyIn~0, fase3_Demo, 1
instance = comp, \key0|s_dirtyIn\, key0|s_dirtyIn, fase3_Demo, 1
instance = comp, \key0|s_previousIn~feeder\, key0|s_previousIn~feeder, fase3_Demo, 1
instance = comp, \key0|s_previousIn\, key0|s_previousIn, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[0]~2\, key0|s_debounceCnt[0]~2, fase3_Demo, 1
instance = comp, \key0|Add0~10\, key0|Add0~10, fase3_Demo, 1
instance = comp, \key0|Add0~12\, key0|Add0~12, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~3\, key0|s_debounceCnt~3, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[6]\, key0|s_debounceCnt[6], fase3_Demo, 1
instance = comp, \key0|Add0~14\, key0|Add0~14, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~13\, key0|s_debounceCnt~13, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[7]\, key0|s_debounceCnt[7], fase3_Demo, 1
instance = comp, \key0|Add0~16\, key0|Add0~16, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~14\, key0|s_debounceCnt~14, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[8]\, key0|s_debounceCnt[8], fase3_Demo, 1
instance = comp, \key0|Add0~18\, key0|Add0~18, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~15\, key0|s_debounceCnt~15, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[9]\, key0|s_debounceCnt[9], fase3_Demo, 1
instance = comp, \key0|Add0~20\, key0|Add0~20, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~16\, key0|s_debounceCnt~16, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[10]\, key0|s_debounceCnt[10], fase3_Demo, 1
instance = comp, \key0|Add0~22\, key0|Add0~22, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~17\, key0|s_debounceCnt~17, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[11]\, key0|s_debounceCnt[11], fase3_Demo, 1
instance = comp, \key0|Add0~24\, key0|Add0~24, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~11\, key0|s_debounceCnt~11, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[12]\, key0|s_debounceCnt[12], fase3_Demo, 1
instance = comp, \key0|Add0~26\, key0|Add0~26, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~12\, key0|s_debounceCnt~12, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[13]\, key0|s_debounceCnt[13], fase3_Demo, 1
instance = comp, \key0|Add0~28\, key0|Add0~28, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~18\, key0|s_debounceCnt~18, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[14]\, key0|s_debounceCnt[14], fase3_Demo, 1
instance = comp, \key0|Add0~30\, key0|Add0~30, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~6\, key0|s_debounceCnt~6, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[15]\, key0|s_debounceCnt[15], fase3_Demo, 1
instance = comp, \key0|Add0~32\, key0|Add0~32, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~7\, key0|s_debounceCnt~7, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[16]\, key0|s_debounceCnt[16], fase3_Demo, 1
instance = comp, \key0|Add0~34\, key0|Add0~34, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~8\, key0|s_debounceCnt~8, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[17]\, key0|s_debounceCnt[17], fase3_Demo, 1
instance = comp, \key0|Add0~36\, key0|Add0~36, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[18]~19\, key0|s_debounceCnt[18]~19, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[18]\, key0|s_debounceCnt[18], fase3_Demo, 1
instance = comp, \key0|Add0~38\, key0|Add0~38, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[19]~20\, key0|s_debounceCnt[19]~20, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[19]\, key0|s_debounceCnt[19], fase3_Demo, 1
instance = comp, \key0|Add0~40\, key0|Add0~40, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[20]~9\, key0|s_debounceCnt[20]~9, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[20]\, key0|s_debounceCnt[20], fase3_Demo, 1
instance = comp, \key0|Add0~42\, key0|Add0~42, fase3_Demo, 1
instance = comp, \key0|Add0~44\, key0|Add0~44, fase3_Demo, 1
instance = comp, \key0|s_pulsedOut~4\, key0|s_pulsedOut~4, fase3_Demo, 1
instance = comp, \key0|s_pulsedOut~2\, key0|s_pulsedOut~2, fase3_Demo, 1
instance = comp, \key0|s_pulsedOut~5\, key0|s_pulsedOut~5, fase3_Demo, 1
instance = comp, \key0|s_pulsedOut~3\, key0|s_pulsedOut~3, fase3_Demo, 1
instance = comp, \key0|s_pulsedOut~6\, key0|s_pulsedOut~6, fase3_Demo, 1
instance = comp, \key0|Add0~0\, key0|Add0~0, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~26\, key0|s_debounceCnt~26, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[0]\, key0|s_debounceCnt[0], fase3_Demo, 1
instance = comp, \key0|Add0~2\, key0|Add0~2, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~21\, key0|s_debounceCnt~21, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[1]\, key0|s_debounceCnt[1], fase3_Demo, 1
instance = comp, \key0|Add0~4\, key0|Add0~4, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~22\, key0|s_debounceCnt~22, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[2]\, key0|s_debounceCnt[2], fase3_Demo, 1
instance = comp, \key0|Add0~6\, key0|Add0~6, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~23\, key0|s_debounceCnt~23, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[3]\, key0|s_debounceCnt[3], fase3_Demo, 1
instance = comp, \key0|s_pulsedOut~7\, key0|s_pulsedOut~7, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[0]~29\, key0|s_debounceCnt[0]~29, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[22]~27\, key0|s_debounceCnt[22]~27, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[22]~28\, key0|s_debounceCnt[22]~28, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[22]\, key0|s_debounceCnt[22], fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[0]~4\, key0|s_debounceCnt[0]~4, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[21]~10\, key0|s_debounceCnt[21]~10, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[21]\, key0|s_debounceCnt[21], fase3_Demo, 1
instance = comp, \key0|LessThan0~3\, key0|LessThan0~3, fase3_Demo, 1
instance = comp, \key0|s_pulsedOut~8\, key0|s_pulsedOut~8, fase3_Demo, 1
instance = comp, \key0|LessThan0~0\, key0|LessThan0~0, fase3_Demo, 1
instance = comp, \key0|LessThan0~1\, key0|LessThan0~1, fase3_Demo, 1
instance = comp, \key0|LessThan0~2\, key0|LessThan0~2, fase3_Demo, 1
instance = comp, \key0|LessThan0~4\, key0|LessThan0~4, fase3_Demo, 1
instance = comp, \key0|LessThan0~5\, key0|LessThan0~5, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[0]~5\, key0|s_debounceCnt[0]~5, fase3_Demo, 1
instance = comp, \key0|Add0~8\, key0|Add0~8, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~24\, key0|s_debounceCnt~24, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[4]\, key0|s_debounceCnt[4], fase3_Demo, 1
instance = comp, \key0|s_debounceCnt~25\, key0|s_debounceCnt~25, fase3_Demo, 1
instance = comp, \key0|s_debounceCnt[5]\, key0|s_debounceCnt[5], fase3_Demo, 1
instance = comp, \key0|s_pulsedOut~9\, key0|s_pulsedOut~9, fase3_Demo, 1
instance = comp, \key0|s_pulsedOut~10\, key0|s_pulsedOut~10, fase3_Demo, 1
instance = comp, \key0|s_pulsedOut\, key0|s_pulsedOut, fase3_Demo, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, fase3_Demo, 1
instance = comp, \key1|s_dirtyIn~0\, key1|s_dirtyIn~0, fase3_Demo, 1
instance = comp, \key1|s_dirtyIn\, key1|s_dirtyIn, fase3_Demo, 1
instance = comp, \key1|s_previousIn\, key1|s_previousIn, fase3_Demo, 1
instance = comp, \key1|Add0~20\, key1|Add0~20, fase3_Demo, 1
instance = comp, \key1|Add0~22\, key1|Add0~22, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~17\, key1|s_debounceCnt~17, fase3_Demo, 1
instance = comp, \key1|Add0~0\, key1|Add0~0, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~26\, key1|s_debounceCnt~26, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[0]\, key1|s_debounceCnt[0], fase3_Demo, 1
instance = comp, \key1|Add0~2\, key1|Add0~2, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~21\, key1|s_debounceCnt~21, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[1]\, key1|s_debounceCnt[1], fase3_Demo, 1
instance = comp, \key1|Add0~4\, key1|Add0~4, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~22\, key1|s_debounceCnt~22, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[2]\, key1|s_debounceCnt[2], fase3_Demo, 1
instance = comp, \key1|Add0~6\, key1|Add0~6, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~23\, key1|s_debounceCnt~23, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[3]\, key1|s_debounceCnt[3], fase3_Demo, 1
instance = comp, \key1|Add0~8\, key1|Add0~8, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~24\, key1|s_debounceCnt~24, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[4]\, key1|s_debounceCnt[4], fase3_Demo, 1
instance = comp, \key1|Add0~10\, key1|Add0~10, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~25\, key1|s_debounceCnt~25, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[5]\, key1|s_debounceCnt[5], fase3_Demo, 1
instance = comp, \key1|s_pulsedOut~7\, key1|s_pulsedOut~7, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[0]~29\, key1|s_debounceCnt[0]~29, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[0]~4\, key1|s_debounceCnt[0]~4, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[11]\, key1|s_debounceCnt[11], fase3_Demo, 1
instance = comp, \key1|Add0~24\, key1|Add0~24, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~11\, key1|s_debounceCnt~11, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[12]\, key1|s_debounceCnt[12], fase3_Demo, 1
instance = comp, \key1|Add0~26\, key1|Add0~26, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~12\, key1|s_debounceCnt~12, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[13]\, key1|s_debounceCnt[13], fase3_Demo, 1
instance = comp, \key1|Add0~28\, key1|Add0~28, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~18\, key1|s_debounceCnt~18, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[14]\, key1|s_debounceCnt[14], fase3_Demo, 1
instance = comp, \key1|Add0~30\, key1|Add0~30, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~6\, key1|s_debounceCnt~6, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[15]\, key1|s_debounceCnt[15], fase3_Demo, 1
instance = comp, \key1|Add0~32\, key1|Add0~32, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~7\, key1|s_debounceCnt~7, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[16]\, key1|s_debounceCnt[16], fase3_Demo, 1
instance = comp, \key1|Add0~34\, key1|Add0~34, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~8\, key1|s_debounceCnt~8, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[17]\, key1|s_debounceCnt[17], fase3_Demo, 1
instance = comp, \key1|LessThan0~3\, key1|LessThan0~3, fase3_Demo, 1
instance = comp, \key1|Add0~36\, key1|Add0~36, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[18]~19\, key1|s_debounceCnt[18]~19, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[18]\, key1|s_debounceCnt[18], fase3_Demo, 1
instance = comp, \key1|Add0~12\, key1|Add0~12, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~3\, key1|s_debounceCnt~3, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[6]\, key1|s_debounceCnt[6], fase3_Demo, 1
instance = comp, \key1|Add0~14\, key1|Add0~14, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~13\, key1|s_debounceCnt~13, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[7]\, key1|s_debounceCnt[7], fase3_Demo, 1
instance = comp, \key1|s_pulsedOut~8\, key1|s_pulsedOut~8, fase3_Demo, 1
instance = comp, \key1|LessThan0~0\, key1|LessThan0~0, fase3_Demo, 1
instance = comp, \key1|Add0~16\, key1|Add0~16, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~14\, key1|s_debounceCnt~14, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[8]\, key1|s_debounceCnt[8], fase3_Demo, 1
instance = comp, \key1|LessThan0~1\, key1|LessThan0~1, fase3_Demo, 1
instance = comp, \key1|LessThan0~2\, key1|LessThan0~2, fase3_Demo, 1
instance = comp, \key1|LessThan0~4\, key1|LessThan0~4, fase3_Demo, 1
instance = comp, \key1|Add0~38\, key1|Add0~38, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[19]~20\, key1|s_debounceCnt[19]~20, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[19]\, key1|s_debounceCnt[19], fase3_Demo, 1
instance = comp, \key1|Add0~40\, key1|Add0~40, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[20]~9\, key1|s_debounceCnt[20]~9, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[20]\, key1|s_debounceCnt[20], fase3_Demo, 1
instance = comp, \key1|LessThan0~5\, key1|LessThan0~5, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[0]~5\, key1|s_debounceCnt[0]~5, fase3_Demo, 1
instance = comp, \key1|Add0~42\, key1|Add0~42, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[21]~10\, key1|s_debounceCnt[21]~10, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[21]\, key1|s_debounceCnt[21], fase3_Demo, 1
instance = comp, \key1|Add0~44\, key1|Add0~44, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[22]~27\, key1|s_debounceCnt[22]~27, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[22]~28\, key1|s_debounceCnt[22]~28, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[22]\, key1|s_debounceCnt[22], fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[0]~2\, key1|s_debounceCnt[0]~2, fase3_Demo, 1
instance = comp, \key1|Add0~18\, key1|Add0~18, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~15\, key1|s_debounceCnt~15, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[9]\, key1|s_debounceCnt[9], fase3_Demo, 1
instance = comp, \key1|s_debounceCnt~16\, key1|s_debounceCnt~16, fase3_Demo, 1
instance = comp, \key1|s_debounceCnt[10]\, key1|s_debounceCnt[10], fase3_Demo, 1
instance = comp, \key1|s_pulsedOut~4\, key1|s_pulsedOut~4, fase3_Demo, 1
instance = comp, \key1|s_pulsedOut~3\, key1|s_pulsedOut~3, fase3_Demo, 1
instance = comp, \key1|s_pulsedOut~5\, key1|s_pulsedOut~5, fase3_Demo, 1
instance = comp, \key1|s_pulsedOut~2\, key1|s_pulsedOut~2, fase3_Demo, 1
instance = comp, \key1|s_pulsedOut~6\, key1|s_pulsedOut~6, fase3_Demo, 1
instance = comp, \key1|s_pulsedOut~9\, key1|s_pulsedOut~9, fase3_Demo, 1
instance = comp, \key1|s_pulsedOut~10\, key1|s_pulsedOut~10, fase3_Demo, 1
instance = comp, \key1|s_pulsedOut\, key1|s_pulsedOut, fase3_Demo, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, fase3_Demo, 1
instance = comp, \key2|s_dirtyIn~0\, key2|s_dirtyIn~0, fase3_Demo, 1
instance = comp, \key2|s_dirtyIn\, key2|s_dirtyIn, fase3_Demo, 1
instance = comp, \key2|s_previousIn~feeder\, key2|s_previousIn~feeder, fase3_Demo, 1
instance = comp, \key2|s_previousIn\, key2|s_previousIn, fase3_Demo, 1
instance = comp, \key2|Add0~0\, key2|Add0~0, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~26\, key2|s_debounceCnt~26, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[0]\, key2|s_debounceCnt[0], fase3_Demo, 1
instance = comp, \key2|Add0~2\, key2|Add0~2, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~21\, key2|s_debounceCnt~21, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[1]\, key2|s_debounceCnt[1], fase3_Demo, 1
instance = comp, \key2|Add0~4\, key2|Add0~4, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~22\, key2|s_debounceCnt~22, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[2]\, key2|s_debounceCnt[2], fase3_Demo, 1
instance = comp, \key2|Add0~6\, key2|Add0~6, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~23\, key2|s_debounceCnt~23, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[3]\, key2|s_debounceCnt[3], fase3_Demo, 1
instance = comp, \key2|Add0~8\, key2|Add0~8, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~24\, key2|s_debounceCnt~24, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[4]\, key2|s_debounceCnt[4], fase3_Demo, 1
instance = comp, \key2|Add0~10\, key2|Add0~10, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~25\, key2|s_debounceCnt~25, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[5]\, key2|s_debounceCnt[5], fase3_Demo, 1
instance = comp, \key2|Add0~12\, key2|Add0~12, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[18]~2\, key2|s_debounceCnt[18]~2, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~3\, key2|s_debounceCnt~3, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[6]\, key2|s_debounceCnt[6], fase3_Demo, 1
instance = comp, \key2|Add0~14\, key2|Add0~14, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~13\, key2|s_debounceCnt~13, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[7]\, key2|s_debounceCnt[7], fase3_Demo, 1
instance = comp, \key2|Add0~16\, key2|Add0~16, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~14\, key2|s_debounceCnt~14, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[8]\, key2|s_debounceCnt[8], fase3_Demo, 1
instance = comp, \key2|Add0~18\, key2|Add0~18, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~15\, key2|s_debounceCnt~15, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[9]\, key2|s_debounceCnt[9], fase3_Demo, 1
instance = comp, \key2|Add0~20\, key2|Add0~20, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~16\, key2|s_debounceCnt~16, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[10]\, key2|s_debounceCnt[10], fase3_Demo, 1
instance = comp, \key2|Add0~22\, key2|Add0~22, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~17\, key2|s_debounceCnt~17, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[11]\, key2|s_debounceCnt[11], fase3_Demo, 1
instance = comp, \key2|Add0~24\, key2|Add0~24, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~11\, key2|s_debounceCnt~11, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[12]\, key2|s_debounceCnt[12], fase3_Demo, 1
instance = comp, \key2|Add0~26\, key2|Add0~26, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~12\, key2|s_debounceCnt~12, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[13]\, key2|s_debounceCnt[13], fase3_Demo, 1
instance = comp, \key2|Add0~28\, key2|Add0~28, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~18\, key2|s_debounceCnt~18, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[14]\, key2|s_debounceCnt[14], fase3_Demo, 1
instance = comp, \key2|Add0~30\, key2|Add0~30, fase3_Demo, 1
instance = comp, \key2|Add0~32\, key2|Add0~32, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~7\, key2|s_debounceCnt~7, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[16]\, key2|s_debounceCnt[16], fase3_Demo, 1
instance = comp, \key2|Add0~34\, key2|Add0~34, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~8\, key2|s_debounceCnt~8, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[17]\, key2|s_debounceCnt[17], fase3_Demo, 1
instance = comp, \key2|Add0~36\, key2|Add0~36, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[18]~19\, key2|s_debounceCnt[18]~19, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[18]\, key2|s_debounceCnt[18], fase3_Demo, 1
instance = comp, \key2|Add0~38\, key2|Add0~38, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[19]~20\, key2|s_debounceCnt[19]~20, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[19]\, key2|s_debounceCnt[19], fase3_Demo, 1
instance = comp, \key2|Add0~40\, key2|Add0~40, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[20]~9\, key2|s_debounceCnt[20]~9, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[20]\, key2|s_debounceCnt[20], fase3_Demo, 1
instance = comp, \key2|Add0~42\, key2|Add0~42, fase3_Demo, 1
instance = comp, \key2|Add0~44\, key2|Add0~44, fase3_Demo, 1
instance = comp, \key2|s_pulsedOut~7\, key2|s_pulsedOut~7, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[18]~29\, key2|s_debounceCnt[18]~29, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[22]~27\, key2|s_debounceCnt[22]~27, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[22]~28\, key2|s_debounceCnt[22]~28, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[22]\, key2|s_debounceCnt[22], fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[18]~4\, key2|s_debounceCnt[18]~4, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[21]~10\, key2|s_debounceCnt[21]~10, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[21]\, key2|s_debounceCnt[21], fase3_Demo, 1
instance = comp, \key2|LessThan0~5\, key2|LessThan0~5, fase3_Demo, 1
instance = comp, \key2|s_pulsedOut~8\, key2|s_pulsedOut~8, fase3_Demo, 1
instance = comp, \key2|LessThan0~0\, key2|LessThan0~0, fase3_Demo, 1
instance = comp, \key2|LessThan0~1\, key2|LessThan0~1, fase3_Demo, 1
instance = comp, \key2|LessThan0~2\, key2|LessThan0~2, fase3_Demo, 1
instance = comp, \key2|LessThan0~3\, key2|LessThan0~3, fase3_Demo, 1
instance = comp, \key2|LessThan0~4\, key2|LessThan0~4, fase3_Demo, 1
instance = comp, \key2|LessThan0~6\, key2|LessThan0~6, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[18]~5\, key2|s_debounceCnt[18]~5, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt~6\, key2|s_debounceCnt~6, fase3_Demo, 1
instance = comp, \key2|s_debounceCnt[15]\, key2|s_debounceCnt[15], fase3_Demo, 1
instance = comp, \key2|s_pulsedOut~2\, key2|s_pulsedOut~2, fase3_Demo, 1
instance = comp, \key2|s_pulsedOut~3\, key2|s_pulsedOut~3, fase3_Demo, 1
instance = comp, \key2|s_pulsedOut~4\, key2|s_pulsedOut~4, fase3_Demo, 1
instance = comp, \key2|s_pulsedOut~5\, key2|s_pulsedOut~5, fase3_Demo, 1
instance = comp, \key2|s_pulsedOut~6\, key2|s_pulsedOut~6, fase3_Demo, 1
instance = comp, \key2|s_pulsedOut~9\, key2|s_pulsedOut~9, fase3_Demo, 1
instance = comp, \key2|s_pulsedOut~10\, key2|s_pulsedOut~10, fase3_Demo, 1
instance = comp, \key2|s_pulsedOut\, key2|s_pulsedOut, fase3_Demo, 1
instance = comp, \ac|s_count[2]~0\, ac|s_count[2]~0, fase3_Demo, 1
instance = comp, \ac|s_count[2]~1\, ac|s_count[2]~1, fase3_Demo, 1
instance = comp, \ac|Add2~0\, ac|Add2~0, fase3_Demo, 1
instance = comp, \ac|Add2~2\, ac|Add2~2, fase3_Demo, 1
instance = comp, \ac|Add2~4\, ac|Add2~4, fase3_Demo, 1
instance = comp, \ac|Add2~6\, ac|Add2~6, fase3_Demo, 1
instance = comp, \ac|Add2~8\, ac|Add2~8, fase3_Demo, 1
instance = comp, \ac|Add3~4\, ac|Add3~4, fase3_Demo, 1
instance = comp, \ac|Add3~6\, ac|Add3~6, fase3_Demo, 1
instance = comp, \ac|Add3~8\, ac|Add3~8, fase3_Demo, 1
instance = comp, \ac|Add3~10\, ac|Add3~10, fase3_Demo, 1
instance = comp, \ac|Add1~8\, ac|Add1~8, fase3_Demo, 1
instance = comp, \ac|Add1~10\, ac|Add1~10, fase3_Demo, 1
instance = comp, \ac|s_count~22\, ac|s_count~22, fase3_Demo, 1
instance = comp, \ac|s_count~10\, ac|s_count~10, fase3_Demo, 1
instance = comp, \states|Selector0~0\, states|Selector0~0, fase3_Demo, 1
instance = comp, \states|Selector1~2\, states|Selector1~2, fase3_Demo, 1
instance = comp, \states|Equal1~0\, states|Equal1~0, fase3_Demo, 1
instance = comp, \states|Selector15~0\, states|Selector15~0, fase3_Demo, 1
instance = comp, \states|s_reset_a\, states|s_reset_a, fase3_Demo, 1
instance = comp, \ac|Add0~0\, ac|Add0~0, fase3_Demo, 1
instance = comp, \ac|s_count~11\, ac|s_count~11, fase3_Demo, 1
instance = comp, \ac|s_count[0]\, ac|s_count[0], fase3_Demo, 1
instance = comp, \ac|Add0~2\, ac|Add0~2, fase3_Demo, 1
instance = comp, \ac|Add0~4\, ac|Add0~4, fase3_Demo, 1
instance = comp, \ac|Add0~6\, ac|Add0~6, fase3_Demo, 1
instance = comp, \ac|Add0~8\, ac|Add0~8, fase3_Demo, 1
instance = comp, \ac|Add0~10\, ac|Add0~10, fase3_Demo, 1
instance = comp, \ac|Add0~12\, ac|Add0~12, fase3_Demo, 1
instance = comp, \ac|s_count~23\, ac|s_count~23, fase3_Demo, 1
instance = comp, \ac|s_count~24\, ac|s_count~24, fase3_Demo, 1
instance = comp, \key3|Add0~0\, key3|Add0~0, fase3_Demo, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, fase3_Demo, 1
instance = comp, \key3|s_dirtyIn~0\, key3|s_dirtyIn~0, fase3_Demo, 1
instance = comp, \key3|s_dirtyIn\, key3|s_dirtyIn, fase3_Demo, 1
instance = comp, \key3|Add0~4\, key3|Add0~4, fase3_Demo, 1
instance = comp, \key3|Add0~6\, key3|Add0~6, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~23\, key3|s_debounceCnt~23, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[3]\, key3|s_debounceCnt[3], fase3_Demo, 1
instance = comp, \key3|Add0~8\, key3|Add0~8, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~24\, key3|s_debounceCnt~24, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[4]\, key3|s_debounceCnt[4], fase3_Demo, 1
instance = comp, \key3|Add0~10\, key3|Add0~10, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~25\, key3|s_debounceCnt~25, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[5]\, key3|s_debounceCnt[5], fase3_Demo, 1
instance = comp, \key3|Add0~24\, key3|Add0~24, fase3_Demo, 1
instance = comp, \key3|Add0~26\, key3|Add0~26, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~12\, key3|s_debounceCnt~12, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[13]\, key3|s_debounceCnt[13], fase3_Demo, 1
instance = comp, \key3|Add0~12\, key3|Add0~12, fase3_Demo, 1
instance = comp, \key3|s_previousIn~feeder\, key3|s_previousIn~feeder, fase3_Demo, 1
instance = comp, \key3|s_previousIn\, key3|s_previousIn, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~3\, key3|s_debounceCnt~3, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[6]\, key3|s_debounceCnt[6], fase3_Demo, 1
instance = comp, \key3|Add0~14\, key3|Add0~14, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~13\, key3|s_debounceCnt~13, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[7]\, key3|s_debounceCnt[7], fase3_Demo, 1
instance = comp, \key3|s_pulsedOut~8\, key3|s_pulsedOut~8, fase3_Demo, 1
instance = comp, \key3|LessThan0~0\, key3|LessThan0~0, fase3_Demo, 1
instance = comp, \key3|Add0~16\, key3|Add0~16, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~14\, key3|s_debounceCnt~14, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[8]\, key3|s_debounceCnt[8], fase3_Demo, 1
instance = comp, \key3|Add0~18\, key3|Add0~18, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~15\, key3|s_debounceCnt~15, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[9]\, key3|s_debounceCnt[9], fase3_Demo, 1
instance = comp, \key3|Add0~20\, key3|Add0~20, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~16\, key3|s_debounceCnt~16, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[10]\, key3|s_debounceCnt[10], fase3_Demo, 1
instance = comp, \key3|LessThan0~1\, key3|LessThan0~1, fase3_Demo, 1
instance = comp, \key3|LessThan0~2\, key3|LessThan0~2, fase3_Demo, 1
instance = comp, \key3|Add0~28\, key3|Add0~28, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~18\, key3|s_debounceCnt~18, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[14]\, key3|s_debounceCnt[14], fase3_Demo, 1
instance = comp, \key3|Add0~30\, key3|Add0~30, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~6\, key3|s_debounceCnt~6, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[15]\, key3|s_debounceCnt[15], fase3_Demo, 1
instance = comp, \key3|Add0~32\, key3|Add0~32, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~7\, key3|s_debounceCnt~7, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[16]\, key3|s_debounceCnt[16], fase3_Demo, 1
instance = comp, \key3|Add0~34\, key3|Add0~34, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~8\, key3|s_debounceCnt~8, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[17]\, key3|s_debounceCnt[17], fase3_Demo, 1
instance = comp, \key3|LessThan0~3\, key3|LessThan0~3, fase3_Demo, 1
instance = comp, \key3|Add0~36\, key3|Add0~36, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[18]~19\, key3|s_debounceCnt[18]~19, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[18]\, key3|s_debounceCnt[18], fase3_Demo, 1
instance = comp, \key3|LessThan0~4\, key3|LessThan0~4, fase3_Demo, 1
instance = comp, \key3|Add0~38\, key3|Add0~38, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[19]~20\, key3|s_debounceCnt[19]~20, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[19]\, key3|s_debounceCnt[19], fase3_Demo, 1
instance = comp, \key3|Add0~40\, key3|Add0~40, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[20]~9\, key3|s_debounceCnt[20]~9, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[20]\, key3|s_debounceCnt[20], fase3_Demo, 1
instance = comp, \key3|LessThan0~5\, key3|LessThan0~5, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[5]~2\, key3|s_debounceCnt[5]~2, fase3_Demo, 1
instance = comp, \key3|Add0~22\, key3|Add0~22, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~17\, key3|s_debounceCnt~17, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[11]\, key3|s_debounceCnt[11], fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~11\, key3|s_debounceCnt~11, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[12]\, key3|s_debounceCnt[12], fase3_Demo, 1
instance = comp, \key3|s_pulsedOut~3\, key3|s_pulsedOut~3, fase3_Demo, 1
instance = comp, \key3|s_pulsedOut~2\, key3|s_pulsedOut~2, fase3_Demo, 1
instance = comp, \key3|s_pulsedOut~5\, key3|s_pulsedOut~5, fase3_Demo, 1
instance = comp, \key3|s_pulsedOut~4\, key3|s_pulsedOut~4, fase3_Demo, 1
instance = comp, \key3|s_pulsedOut~6\, key3|s_pulsedOut~6, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[5]~29\, key3|s_debounceCnt[5]~29, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[5]~4\, key3|s_debounceCnt[5]~4, fase3_Demo, 1
instance = comp, \key3|Add0~42\, key3|Add0~42, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[21]~10\, key3|s_debounceCnt[21]~10, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[21]\, key3|s_debounceCnt[21], fase3_Demo, 1
instance = comp, \key3|Add0~44\, key3|Add0~44, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[22]~27\, key3|s_debounceCnt[22]~27, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[22]~28\, key3|s_debounceCnt[22]~28, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[22]\, key3|s_debounceCnt[22], fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[5]~5\, key3|s_debounceCnt[5]~5, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~26\, key3|s_debounceCnt~26, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[0]\, key3|s_debounceCnt[0], fase3_Demo, 1
instance = comp, \key3|Add0~2\, key3|Add0~2, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~21\, key3|s_debounceCnt~21, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[1]\, key3|s_debounceCnt[1], fase3_Demo, 1
instance = comp, \key3|s_debounceCnt~22\, key3|s_debounceCnt~22, fase3_Demo, 1
instance = comp, \key3|s_debounceCnt[2]\, key3|s_debounceCnt[2], fase3_Demo, 1
instance = comp, \key3|s_pulsedOut~7\, key3|s_pulsedOut~7, fase3_Demo, 1
instance = comp, \key3|s_pulsedOut~9\, key3|s_pulsedOut~9, fase3_Demo, 1
instance = comp, \key3|s_pulsedOut~10\, key3|s_pulsedOut~10, fase3_Demo, 1
instance = comp, \key3|s_pulsedOut\, key3|s_pulsedOut, fase3_Demo, 1
instance = comp, \ac|s_count[2]~5\, ac|s_count[2]~5, fase3_Demo, 1
instance = comp, \ac|s_count[2]~6\, ac|s_count[2]~6, fase3_Demo, 1
instance = comp, \ac|s_count[6]\, ac|s_count[6], fase3_Demo, 1
instance = comp, \ac|Add0~14\, ac|Add0~14, fase3_Demo, 1
instance = comp, \ac|Add2~10\, ac|Add2~10, fase3_Demo, 1
instance = comp, \ac|Add3~12\, ac|Add3~12, fase3_Demo, 1
instance = comp, \ac|s_count~25\, ac|s_count~25, fase3_Demo, 1
instance = comp, \ac|Add1~12\, ac|Add1~12, fase3_Demo, 1
instance = comp, \ac|s_count~26\, ac|s_count~26, fase3_Demo, 1
instance = comp, \ac|s_count~27\, ac|s_count~27, fase3_Demo, 1
instance = comp, \ac|s_count[7]\, ac|s_count[7], fase3_Demo, 1
instance = comp, \states|Equal0~0\, states|Equal0~0, fase3_Demo, 1
instance = comp, \price|price~3\, price|price~3, fase3_Demo, 1
instance = comp, \price|price[5]\, price|price[5], fase3_Demo, 1
instance = comp, \price|price~1\, price|price~1, fase3_Demo, 1
instance = comp, \price|price~2\, price|price~2, fase3_Demo, 1
instance = comp, \price|price[1]\, price|price[1], fase3_Demo, 1
instance = comp, \price|price~4\, price|price~4, fase3_Demo, 1
instance = comp, \price|price[2]\, price|price[2], fase3_Demo, 1
instance = comp, \price|price~0\, price|price~0, fase3_Demo, 1
instance = comp, \price|price[0]\, price|price[0], fase3_Demo, 1
instance = comp, \troco|s_troco[0]~8\, troco|s_troco[0]~8, fase3_Demo, 1
instance = comp, \troco|s_troco[1]~10\, troco|s_troco[1]~10, fase3_Demo, 1
instance = comp, \troco|s_troco[2]~12\, troco|s_troco[2]~12, fase3_Demo, 1
instance = comp, \troco|s_troco[3]~14\, troco|s_troco[3]~14, fase3_Demo, 1
instance = comp, \troco|s_troco[4]~16\, troco|s_troco[4]~16, fase3_Demo, 1
instance = comp, \troco|s_troco[5]~18\, troco|s_troco[5]~18, fase3_Demo, 1
instance = comp, \troco|s_troco[6]~20\, troco|s_troco[6]~20, fase3_Demo, 1
instance = comp, \troco|s_troco[7]~22\, troco|s_troco[7]~22, fase3_Demo, 1
instance = comp, \troco|Add0~0\, troco|Add0~0, fase3_Demo, 1
instance = comp, \troco|Add0~2\, troco|Add0~2, fase3_Demo, 1
instance = comp, \troco|Add0~4\, troco|Add0~4, fase3_Demo, 1
instance = comp, \troco|Add0~6\, troco|Add0~6, fase3_Demo, 1
instance = comp, \troco|Add0~8\, troco|Add0~8, fase3_Demo, 1
instance = comp, \troco|Add0~10\, troco|Add0~10, fase3_Demo, 1
instance = comp, \troco|Add0~12\, troco|Add0~12, fase3_Demo, 1
instance = comp, \troco|Add0~14\, troco|Add0~14, fase3_Demo, 1
instance = comp, \troco|s_troco[7]\, troco|s_troco[7], fase3_Demo, 1
instance = comp, \troco|enable_a~0\, troco|enable_a~0, fase3_Demo, 1
instance = comp, \troco|enable_a\, troco|enable_a, fase3_Demo, 1
instance = comp, \ac|Add3~0\, ac|Add3~0, fase3_Demo, 1
instance = comp, \ac|s_count~13\, ac|s_count~13, fase3_Demo, 1
instance = comp, \ac|s_count~14\, ac|s_count~14, fase3_Demo, 1
instance = comp, \ac|Add1~0\, ac|Add1~0, fase3_Demo, 1
instance = comp, \ac|s_count~12\, ac|s_count~12, fase3_Demo, 1
instance = comp, \ac|s_count~15\, ac|s_count~15, fase3_Demo, 1
instance = comp, \ac|s_count[1]\, ac|s_count[1], fase3_Demo, 1
instance = comp, \ac|Add3~2\, ac|Add3~2, fase3_Demo, 1
instance = comp, \ac|Add1~2\, ac|Add1~2, fase3_Demo, 1
instance = comp, \ac|s_count~2\, ac|s_count~2, fase3_Demo, 1
instance = comp, \ac|s_count~3\, ac|s_count~3, fase3_Demo, 1
instance = comp, \ac|s_count~4\, ac|s_count~4, fase3_Demo, 1
instance = comp, \ac|s_count[2]\, ac|s_count[2], fase3_Demo, 1
instance = comp, \ac|s_count~7\, ac|s_count~7, fase3_Demo, 1
instance = comp, \ac|Add1~4\, ac|Add1~4, fase3_Demo, 1
instance = comp, \ac|s_count~8\, ac|s_count~8, fase3_Demo, 1
instance = comp, \ac|s_count~9\, ac|s_count~9, fase3_Demo, 1
instance = comp, \ac|s_count[3]\, ac|s_count[3], fase3_Demo, 1
instance = comp, \ac|Add1~6\, ac|Add1~6, fase3_Demo, 1
instance = comp, \ac|s_count~16\, ac|s_count~16, fase3_Demo, 1
instance = comp, \ac|s_count~17\, ac|s_count~17, fase3_Demo, 1
instance = comp, \ac|s_count~18\, ac|s_count~18, fase3_Demo, 1
instance = comp, \ac|s_count[4]\, ac|s_count[4], fase3_Demo, 1
instance = comp, \ac|s_count~19\, ac|s_count~19, fase3_Demo, 1
instance = comp, \ac|s_count~20\, ac|s_count~20, fase3_Demo, 1
instance = comp, \ac|s_count~21\, ac|s_count~21, fase3_Demo, 1
instance = comp, \ac|s_count[5]\, ac|s_count[5], fase3_Demo, 1
instance = comp, \states|LessThan1~1\, states|LessThan1~1, fase3_Demo, 1
instance = comp, \states|LessThan1~2\, states|LessThan1~2, fase3_Demo, 1
instance = comp, \states|LessThan1~3\, states|LessThan1~3, fase3_Demo, 1
instance = comp, \states|LessThan1~0\, states|LessThan1~0, fase3_Demo, 1
instance = comp, \states|LessThan1~4\, states|LessThan1~4, fase3_Demo, 1
instance = comp, \states|LessThan0~0\, states|LessThan0~0, fase3_Demo, 1
instance = comp, \states|LessThan0~1\, states|LessThan0~1, fase3_Demo, 1
instance = comp, \states|PS~9\, states|PS~9, fase3_Demo, 1
instance = comp, \states|PS~10\, states|PS~10, fase3_Demo, 1
instance = comp, \states|PS.SB\, states|PS.SB, fase3_Demo, 1
instance = comp, \states|PS~11\, states|PS~11, fase3_Demo, 1
instance = comp, \states|PS~12\, states|PS~12, fase3_Demo, 1
instance = comp, \states|PS.S\, states|PS.S, fase3_Demo, 1
instance = comp, \states|Selector13~0\, states|Selector13~0, fase3_Demo, 1
instance = comp, \states|PS~13\, states|PS~13, fase3_Demo, 1
instance = comp, \states|PS.F\, states|PS.F, fase3_Demo, 1
instance = comp, \limite_troco|s_moedas_falta[0]~1\, limite_troco|s_moedas_falta[0]~1, fase3_Demo, 1
instance = comp, \limite_troco|s_count[0]\, limite_troco|s_count[0], fase3_Demo, 1
instance = comp, \limite_troco|s_reset~0\, limite_troco|s_reset~0, fase3_Demo, 1
instance = comp, \troco|s_troco[6]\, troco|s_troco[6], fase3_Demo, 1
instance = comp, \troco|s_troco[5]\, troco|s_troco[5], fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_1~0\, limite_troco|Div0|auto_generated|divider|divider|op_1~0, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_1~2\, limite_troco|Div0|auto_generated|divider|divider|op_1~2, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_1~4\, limite_troco|Div0|auto_generated|divider|divider|op_1~4, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_1~6\, limite_troco|Div0|auto_generated|divider|divider|op_1~6, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[9]~48\, limite_troco|Div0|auto_generated|divider|divider|StageOut[9]~48, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[9]~49\, limite_troco|Div0|auto_generated|divider|divider|StageOut[9]~49, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[8]~51\, limite_troco|Div0|auto_generated|divider|divider|StageOut[8]~51, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[8]~50\, limite_troco|Div0|auto_generated|divider|divider|StageOut[8]~50, fase3_Demo, 1
instance = comp, \troco|s_troco[4]\, troco|s_troco[4], fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_2~0\, limite_troco|Div0|auto_generated|divider|divider|op_2~0, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_2~2\, limite_troco|Div0|auto_generated|divider|divider|op_2~2, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_2~4\, limite_troco|Div0|auto_generated|divider|divider|op_2~4, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[10]~47\, limite_troco|Div0|auto_generated|divider|divider|StageOut[10]~47, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[10]~46\, limite_troco|Div0|auto_generated|divider|divider|StageOut[10]~46, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_2~7\, limite_troco|Div0|auto_generated|divider|divider|op_2~7, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_2~8\, limite_troco|Div0|auto_generated|divider|divider|op_2~8, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[14]~52\, limite_troco|Div0|auto_generated|divider|divider|StageOut[14]~52, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[14]~71\, limite_troco|Div0|auto_generated|divider|divider|StageOut[14]~71, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[13]~53\, limite_troco|Div0|auto_generated|divider|divider|StageOut[13]~53, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[13]~72\, limite_troco|Div0|auto_generated|divider|divider|StageOut[13]~72, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[12]~55\, limite_troco|Div0|auto_generated|divider|divider|StageOut[12]~55, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[12]~54\, limite_troco|Div0|auto_generated|divider|divider|StageOut[12]~54, fase3_Demo, 1
instance = comp, \troco|s_troco[3]\, troco|s_troco[3], fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_3~0\, limite_troco|Div0|auto_generated|divider|divider|op_3~0, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_3~2\, limite_troco|Div0|auto_generated|divider|divider|op_3~2, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_3~4\, limite_troco|Div0|auto_generated|divider|divider|op_3~4, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_3~7\, limite_troco|Div0|auto_generated|divider|divider|op_3~7, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_3~8\, limite_troco|Div0|auto_generated|divider|divider|op_3~8, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[18]~56\, limite_troco|Div0|auto_generated|divider|divider|StageOut[18]~56, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[18]~68\, limite_troco|Div0|auto_generated|divider|divider|StageOut[18]~68, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[17]~73\, limite_troco|Div0|auto_generated|divider|divider|StageOut[17]~73, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[17]~57\, limite_troco|Div0|auto_generated|divider|divider|StageOut[17]~57, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[16]~59\, limite_troco|Div0|auto_generated|divider|divider|StageOut[16]~59, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[16]~58\, limite_troco|Div0|auto_generated|divider|divider|StageOut[16]~58, fase3_Demo, 1
instance = comp, \troco|s_troco[2]\, troco|s_troco[2], fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_4~0\, limite_troco|Div0|auto_generated|divider|divider|op_4~0, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_4~2\, limite_troco|Div0|auto_generated|divider|divider|op_4~2, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_4~4\, limite_troco|Div0|auto_generated|divider|divider|op_4~4, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_4~7\, limite_troco|Div0|auto_generated|divider|divider|op_4~7, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_4~8\, limite_troco|Div0|auto_generated|divider|divider|op_4~8, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[22]~60\, limite_troco|Div0|auto_generated|divider|divider|StageOut[22]~60, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[22]~69\, limite_troco|Div0|auto_generated|divider|divider|StageOut[22]~69, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[21]~74\, limite_troco|Div0|auto_generated|divider|divider|StageOut[21]~74, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[21]~61\, limite_troco|Div0|auto_generated|divider|divider|StageOut[21]~61, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[20]~63\, limite_troco|Div0|auto_generated|divider|divider|StageOut[20]~63, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[20]~62\, limite_troco|Div0|auto_generated|divider|divider|StageOut[20]~62, fase3_Demo, 1
instance = comp, \troco|s_troco[1]\, troco|s_troco[1], fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_5~0\, limite_troco|Div0|auto_generated|divider|divider|op_5~0, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_5~2\, limite_troco|Div0|auto_generated|divider|divider|op_5~2, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_5~4\, limite_troco|Div0|auto_generated|divider|divider|op_5~4, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_5~7\, limite_troco|Div0|auto_generated|divider|divider|op_5~7, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_5~8\, limite_troco|Div0|auto_generated|divider|divider|op_5~8, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[26]~70\, limite_troco|Div0|auto_generated|divider|divider|StageOut[26]~70, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[26]~64\, limite_troco|Div0|auto_generated|divider|divider|StageOut[26]~64, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[25]~75\, limite_troco|Div0|auto_generated|divider|divider|StageOut[25]~75, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[25]~65\, limite_troco|Div0|auto_generated|divider|divider|StageOut[25]~65, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[24]~66\, limite_troco|Div0|auto_generated|divider|divider|StageOut[24]~66, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|StageOut[24]~67\, limite_troco|Div0|auto_generated|divider|divider|StageOut[24]~67, fase3_Demo, 1
instance = comp, \troco|s_troco[0]\, troco|s_troco[0], fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_6~1\, limite_troco|Div0|auto_generated|divider|divider|op_6~1, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_6~3\, limite_troco|Div0|auto_generated|divider|divider|op_6~3, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_6~5\, limite_troco|Div0|auto_generated|divider|divider|op_6~5, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_6~7\, limite_troco|Div0|auto_generated|divider|divider|op_6~7, fase3_Demo, 1
instance = comp, \limite_troco|Div0|auto_generated|divider|divider|op_6~8\, limite_troco|Div0|auto_generated|divider|divider|op_6~8, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[0]~8\, limite_troco|s_resto[0]~8, fase3_Demo, 1
instance = comp, \limite_troco|s_moedas_falta[0]~0\, limite_troco|s_moedas_falta[0]~0, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[0]\, limite_troco|s_resto[0], fase3_Demo, 1
instance = comp, \limite_troco|Add2~0\, limite_troco|Add2~0, fase3_Demo, 1
instance = comp, \limite_troco|Add3~0\, limite_troco|Add3~0, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~3\, limite_troco|s_n_moedas~3, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~4\, limite_troco|s_n_moedas~4, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas[5]~2\, limite_troco|s_n_moedas[5]~2, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas[0]\, limite_troco|s_n_moedas[0], fase3_Demo, 1
instance = comp, \limite_troco|s_resto[1]~10\, limite_troco|s_resto[1]~10, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[1]\, limite_troco|s_resto[1], fase3_Demo, 1
instance = comp, \limite_troco|Add2~2\, limite_troco|Add2~2, fase3_Demo, 1
instance = comp, \limite_troco|Add3~2\, limite_troco|Add3~2, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~5\, limite_troco|s_n_moedas~5, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~6\, limite_troco|s_n_moedas~6, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas[1]\, limite_troco|s_n_moedas[1], fase3_Demo, 1
instance = comp, \limite_troco|Add3~4\, limite_troco|Add3~4, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[2]~12\, limite_troco|s_resto[2]~12, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[2]\, limite_troco|s_resto[2], fase3_Demo, 1
instance = comp, \limite_troco|Add2~4\, limite_troco|Add2~4, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~0\, limite_troco|s_n_moedas~0, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~1\, limite_troco|s_n_moedas~1, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas[2]\, limite_troco|s_n_moedas[2], fase3_Demo, 1
instance = comp, \limite_troco|s_resto[3]~14\, limite_troco|s_resto[3]~14, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[3]\, limite_troco|s_resto[3], fase3_Demo, 1
instance = comp, \limite_troco|Add2~6\, limite_troco|Add2~6, fase3_Demo, 1
instance = comp, \limite_troco|Add3~6\, limite_troco|Add3~6, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~7\, limite_troco|s_n_moedas~7, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~8\, limite_troco|s_n_moedas~8, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas[3]\, limite_troco|s_n_moedas[3], fase3_Demo, 1
instance = comp, \limite_troco|s_resto[4]~16\, limite_troco|s_resto[4]~16, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[4]\, limite_troco|s_resto[4], fase3_Demo, 1
instance = comp, \limite_troco|Add2~8\, limite_troco|Add2~8, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~15\, limite_troco|s_n_moedas~15, fase3_Demo, 1
instance = comp, \limite_troco|Add3~8\, limite_troco|Add3~8, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~16\, limite_troco|s_n_moedas~16, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas[4]\, limite_troco|s_n_moedas[4], fase3_Demo, 1
instance = comp, \limite_troco|Add3~10\, limite_troco|Add3~10, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[5]~18\, limite_troco|s_resto[5]~18, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[5]\, limite_troco|s_resto[5], fase3_Demo, 1
instance = comp, \limite_troco|Add2~10\, limite_troco|Add2~10, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~13\, limite_troco|s_n_moedas~13, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~14\, limite_troco|s_n_moedas~14, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas[5]\, limite_troco|s_n_moedas[5], fase3_Demo, 1
instance = comp, \limite_troco|s_resto[6]~20\, limite_troco|s_resto[6]~20, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[6]\, limite_troco|s_resto[6], fase3_Demo, 1
instance = comp, \limite_troco|Add2~12\, limite_troco|Add2~12, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~11\, limite_troco|s_n_moedas~11, fase3_Demo, 1
instance = comp, \limite_troco|Add3~12\, limite_troco|Add3~12, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~12\, limite_troco|s_n_moedas~12, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas[6]\, limite_troco|s_n_moedas[6], fase3_Demo, 1
instance = comp, \limite_troco|process_0~2\, limite_troco|process_0~2, fase3_Demo, 1
instance = comp, \limite_troco|s_reset~1\, limite_troco|s_reset~1, fase3_Demo, 1
instance = comp, \limite_troco|s_reset\, limite_troco|s_reset, fase3_Demo, 1
instance = comp, \limite_troco|process_0~1\, limite_troco|process_0~1, fase3_Demo, 1
instance = comp, \limite_troco|process_0~3\, limite_troco|process_0~3, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[7]~22\, limite_troco|s_resto[7]~22, fase3_Demo, 1
instance = comp, \limite_troco|s_resto[7]\, limite_troco|s_resto[7], fase3_Demo, 1
instance = comp, \limite_troco|Add2~14\, limite_troco|Add2~14, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~9\, limite_troco|s_n_moedas~9, fase3_Demo, 1
instance = comp, \limite_troco|Add3~14\, limite_troco|Add3~14, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas~10\, limite_troco|s_n_moedas~10, fase3_Demo, 1
instance = comp, \limite_troco|s_n_moedas[7]\, limite_troco|s_n_moedas[7], fase3_Demo, 1
instance = comp, \limite_troco|LessThan1~1\, limite_troco|LessThan1~1, fase3_Demo, 1
instance = comp, \limite_troco|LessThan1~3\, limite_troco|LessThan1~3, fase3_Demo, 1
instance = comp, \limite_troco|LessThan1~5\, limite_troco|LessThan1~5, fase3_Demo, 1
instance = comp, \limite_troco|LessThan1~7\, limite_troco|LessThan1~7, fase3_Demo, 1
instance = comp, \limite_troco|LessThan1~9\, limite_troco|LessThan1~9, fase3_Demo, 1
instance = comp, \limite_troco|LessThan1~11\, limite_troco|LessThan1~11, fase3_Demo, 1
instance = comp, \limite_troco|LessThan1~13\, limite_troco|LessThan1~13, fase3_Demo, 1
instance = comp, \limite_troco|LessThan1~14\, limite_troco|LessThan1~14, fase3_Demo, 1
instance = comp, \limite_troco|s_freeze~1\, limite_troco|s_freeze~1, fase3_Demo, 1
instance = comp, \limite_troco|s_freeze\, limite_troco|s_freeze, fase3_Demo, 1
instance = comp, \states|PS~16\, states|PS~16, fase3_Demo, 1
instance = comp, \states|PS.F_R\, states|PS.F_R, fase3_Demo, 1
instance = comp, \states|troco_lim_en\, states|troco_lim_en, fase3_Demo, 1
instance = comp, \states|PS~17\, states|PS~17, fase3_Demo, 1
instance = comp, \states|PS~14\, states|PS~14, fase3_Demo, 1
instance = comp, \states|PS.I\, states|PS.I, fase3_Demo, 1
instance = comp, \lcd|top_line~2\, lcd|top_line~2, fase3_Demo, 1
instance = comp, \lcd|top_line[85]\, lcd|top_line[85], fase3_Demo, 1
instance = comp, \lcd|top_line[4]\, lcd|top_line[4], fase3_Demo, 1
instance = comp, \lcd|Mux3~0\, lcd|Mux3~0, fase3_Demo, 1
instance = comp, \lcd|Mux3~1\, lcd|Mux3~1, fase3_Demo, 1
instance = comp, \lcd|Mux3~2\, lcd|Mux3~2, fase3_Demo, 1
instance = comp, \lcd|bottom_line[106]~12\, lcd|bottom_line[106]~12, fase3_Demo, 1
instance = comp, \lcd|bottom_line[106]~feeder\, lcd|bottom_line[106]~feeder, fase3_Demo, 1
instance = comp, \lcd|bottom_line[106]\, lcd|bottom_line[106], fase3_Demo, 1
instance = comp, \lcd|Mux3~4\, lcd|Mux3~4, fase3_Demo, 1
instance = comp, \lcd|bottom_line[49]~feeder\, lcd|bottom_line[49]~feeder, fase3_Demo, 1
instance = comp, \lcd|bottom_line[49]\, lcd|bottom_line[49], fase3_Demo, 1
instance = comp, \lcd|bottom_line[100]\, lcd|bottom_line[100], fase3_Demo, 1
instance = comp, \lcd|Mux3~3\, lcd|Mux3~3, fase3_Demo, 1
instance = comp, \lcd|Mux3~5\, lcd|Mux3~5, fase3_Demo, 1
instance = comp, \lcd|Mux3~6\, lcd|Mux3~6, fase3_Demo, 1
instance = comp, \lcd|txd_rs_and_data[5]\, lcd|txd_rs_and_data[5], fase3_Demo, 1
instance = comp, \lcd|bottom_line[2]~feeder\, lcd|bottom_line[2]~feeder, fase3_Demo, 1
instance = comp, \lcd|bottom_line[2]\, lcd|bottom_line[2], fase3_Demo, 1
instance = comp, \lcd|Mux8~77\, lcd|Mux8~77, fase3_Demo, 1
instance = comp, \lcd|Mux8~73\, lcd|Mux8~73, fase3_Demo, 1
instance = comp, \lcd|Mux8~74\, lcd|Mux8~74, fase3_Demo, 1
instance = comp, \lcd|Mux8~75\, lcd|Mux8~75, fase3_Demo, 1
instance = comp, \lcd|Mux8~76\, lcd|Mux8~76, fase3_Demo, 1
instance = comp, \lcd|Mux2~3\, lcd|Mux2~3, fase3_Demo, 1
instance = comp, \lcd|Mux2~4\, lcd|Mux2~4, fase3_Demo, 1
instance = comp, \lcd|top_line[105]\, lcd|top_line[105], fase3_Demo, 1
instance = comp, \lcd|top_line~0\, lcd|top_line~0, fase3_Demo, 1
instance = comp, \lcd|top_line[0]\, lcd|top_line[0], fase3_Demo, 1
instance = comp, \lcd|Mux8~38\, lcd|Mux8~38, fase3_Demo, 1
instance = comp, \lcd|top_line~3\, lcd|top_line~3, fase3_Demo, 1
instance = comp, \lcd|top_line[100]\, lcd|top_line[100], fase3_Demo, 1
instance = comp, \lcd|Mux2~0\, lcd|Mux2~0, fase3_Demo, 1
instance = comp, \lcd|Mux2~1\, lcd|Mux2~1, fase3_Demo, 1
instance = comp, \lcd|Mux2~2\, lcd|Mux2~2, fase3_Demo, 1
instance = comp, \lcd|Mux2~5\, lcd|Mux2~5, fase3_Demo, 1
instance = comp, \lcd|txd_rs_and_data[6]\, lcd|txd_rs_and_data[6], fase3_Demo, 1
instance = comp, \moedas_leds|leds~4\, moedas_leds|leds~4, fase3_Demo, 1
instance = comp, \lcd|bottom_line~9\, lcd|bottom_line~9, fase3_Demo, 1
instance = comp, \lcd|bottom_line[10]\, lcd|bottom_line[10], fase3_Demo, 1
instance = comp, \lcd|Mux8~71\, lcd|Mux8~71, fase3_Demo, 1
instance = comp, \lcd|bottom_line~8\, lcd|bottom_line~8, fase3_Demo, 1
instance = comp, \lcd|bottom_line[11]~10\, lcd|bottom_line[11]~10, fase3_Demo, 1
instance = comp, \lcd|bottom_line[11]\, lcd|bottom_line[11], fase3_Demo, 1
instance = comp, \lcd|Mux8~72\, lcd|Mux8~72, fase3_Demo, 1
instance = comp, \lcd|Mux8~23\, lcd|Mux8~23, fase3_Demo, 1
instance = comp, \lcd|bottom_line[26]~11\, lcd|bottom_line[26]~11, fase3_Demo, 1
instance = comp, \lcd|bottom_line[26]\, lcd|bottom_line[26], fase3_Demo, 1
instance = comp, \lcd|bottom_line[52]~13\, lcd|bottom_line[52]~13, fase3_Demo, 1
instance = comp, \lcd|bottom_line[52]\, lcd|bottom_line[52], fase3_Demo, 1
instance = comp, \lcd|Mux8~65\, lcd|Mux8~65, fase3_Demo, 1
instance = comp, \lcd|Mux8~66\, lcd|Mux8~66, fase3_Demo, 1
instance = comp, \lcd|Mux8~34\, lcd|Mux8~34, fase3_Demo, 1
instance = comp, \lcd|Mux8~67\, lcd|Mux8~67, fase3_Demo, 1
instance = comp, \lcd|Mux8~12\, lcd|Mux8~12, fase3_Demo, 1
instance = comp, \lcd|Mux8~69\, lcd|Mux8~69, fase3_Demo, 1
instance = comp, \lcd|Mux8~68\, lcd|Mux8~68, fase3_Demo, 1
instance = comp, \lcd|Mux8~70\, lcd|Mux8~70, fase3_Demo, 1
instance = comp, \lcd|Mux4~0\, lcd|Mux4~0, fase3_Demo, 1
instance = comp, \lcd|top_line~12\, lcd|top_line~12, fase3_Demo, 1
instance = comp, \lcd|top_line[76]\, lcd|top_line[76], fase3_Demo, 1
instance = comp, \lcd|Mux8~62\, lcd|Mux8~62, fase3_Demo, 1
instance = comp, \lcd|top_line~13\, lcd|top_line~13, fase3_Demo, 1
instance = comp, \lcd|top_line[60]\, lcd|top_line[60], fase3_Demo, 1
instance = comp, \lcd|Mux8~63\, lcd|Mux8~63, fase3_Demo, 1
instance = comp, \lcd|Mux8~59\, lcd|Mux8~59, fase3_Demo, 1
instance = comp, \lcd|Mux8~9\, lcd|Mux8~9, fase3_Demo, 1
instance = comp, \lcd|Mux8~60\, lcd|Mux8~60, fase3_Demo, 1
instance = comp, \lcd|Mux8~61\, lcd|Mux8~61, fase3_Demo, 1
instance = comp, \lcd|Mux8~64\, lcd|Mux8~64, fase3_Demo, 1
instance = comp, \lcd|Mux4~1\, lcd|Mux4~1, fase3_Demo, 1
instance = comp, \lcd|txd_rs_and_data[4]\, lcd|txd_rs_and_data[4], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|process_0~1\, lcd|DISPLAY|process_0~1, fase3_Demo, 1
instance = comp, \lcd|Mux8~40\, lcd|Mux8~40, fase3_Demo, 1
instance = comp, \lcd|bottom_line[75]\, lcd|bottom_line[75], fase3_Demo, 1
instance = comp, \lcd|Mux8~52\, lcd|Mux8~52, fase3_Demo, 1
instance = comp, \lcd|Mux8~27\, lcd|Mux8~27, fase3_Demo, 1
instance = comp, \lcd|Mux8~53\, lcd|Mux8~53, fase3_Demo, 1
instance = comp, \lcd|Mux8~54\, lcd|Mux8~54, fase3_Demo, 1
instance = comp, \lcd|bottom_line[42]\, lcd|bottom_line[42], fase3_Demo, 1
instance = comp, \lcd|Mux8~42\, lcd|Mux8~42, fase3_Demo, 1
instance = comp, \lcd|bottom_line[51]\, lcd|bottom_line[51], fase3_Demo, 1
instance = comp, \lcd|Mux8~49\, lcd|Mux8~49, fase3_Demo, 1
instance = comp, \lcd|Mux8~50\, lcd|Mux8~50, fase3_Demo, 1
instance = comp, \lcd|Mux8~51\, lcd|Mux8~51, fase3_Demo, 1
instance = comp, \lcd|Mux8~55\, lcd|Mux8~55, fase3_Demo, 1
instance = comp, \lcd|Mux7~26\, lcd|Mux7~26, fase3_Demo, 1
instance = comp, \lcd|Mux7~25\, lcd|Mux7~25, fase3_Demo, 1
instance = comp, \lcd|Mux7~28\, lcd|Mux7~28, fase3_Demo, 1
instance = comp, \lcd|Mux7~24\, lcd|Mux7~24, fase3_Demo, 1
instance = comp, \lcd|Mux8~56\, lcd|Mux8~56, fase3_Demo, 1
instance = comp, \lcd|top_line~7\, lcd|top_line~7, fase3_Demo, 1
instance = comp, \lcd|top_line[48]\, lcd|top_line[48], fase3_Demo, 1
instance = comp, \lcd|Mux8~32\, lcd|Mux8~32, fase3_Demo, 1
instance = comp, \lcd|top_line~4\, lcd|top_line~4, fase3_Demo, 1
instance = comp, \lcd|top_line[59]\, lcd|top_line[59], fase3_Demo, 1
instance = comp, \lcd|top_line~8\, lcd|top_line~8, fase3_Demo, 1
instance = comp, \lcd|top_line[67]~19\, lcd|top_line[67]~19, fase3_Demo, 1
instance = comp, \lcd|top_line[67]\, lcd|top_line[67], fase3_Demo, 1
instance = comp, \lcd|Mux8~57\, lcd|Mux8~57, fase3_Demo, 1
instance = comp, \lcd|top_line~6\, lcd|top_line~6, fase3_Demo, 1
instance = comp, \lcd|top_line[56]\, lcd|top_line[56], fase3_Demo, 1
instance = comp, \lcd|Mux8~58\, lcd|Mux8~58, fase3_Demo, 1
instance = comp, \lcd|Mux7~22\, lcd|Mux7~22, fase3_Demo, 1
instance = comp, \lcd|Mux7~23\, lcd|Mux7~23, fase3_Demo, 1
instance = comp, \lcd|Mux5~0\, lcd|Mux5~0, fase3_Demo, 1
instance = comp, \lcd|Mux5~1\, lcd|Mux5~1, fase3_Demo, 1
instance = comp, \lcd|txd_rs_and_data[3]\, lcd|txd_rs_and_data[3], fase3_Demo, 1
instance = comp, \lcd|Mux7~20\, lcd|Mux7~20, fase3_Demo, 1
instance = comp, \lcd|Mux7~21\, lcd|Mux7~21, fase3_Demo, 1
instance = comp, \lcd|Mux8~33\, lcd|Mux8~33, fase3_Demo, 1
instance = comp, \lcd|Mux8~79\, lcd|Mux8~79, fase3_Demo, 1
instance = comp, \lcd|Mux8~35\, lcd|Mux8~35, fase3_Demo, 1
instance = comp, \lcd|top_line~11\, lcd|top_line~11, fase3_Demo, 1
instance = comp, \lcd|top_line[66]\, lcd|top_line[66], fase3_Demo, 1
instance = comp, \lcd|top_line[58]~18\, lcd|top_line[58]~18, fase3_Demo, 1
instance = comp, \lcd|top_line[58]\, lcd|top_line[58], fase3_Demo, 1
instance = comp, \lcd|Mux8~36\, lcd|Mux8~36, fase3_Demo, 1
instance = comp, \lcd|Mux7~18\, lcd|Mux7~18, fase3_Demo, 1
instance = comp, \lcd|Mux7~19\, lcd|Mux7~19, fase3_Demo, 1
instance = comp, \lcd|Mux7~14\, lcd|Mux7~14, fase3_Demo, 1
instance = comp, \lcd|top_line[10]~15\, lcd|top_line[10]~15, fase3_Demo, 1
instance = comp, \lcd|top_line[10]\, lcd|top_line[10], fase3_Demo, 1
instance = comp, \lcd|Mux8~44\, lcd|Mux8~44, fase3_Demo, 1
instance = comp, \lcd|Mux8~45\, lcd|Mux8~45, fase3_Demo, 1
instance = comp, \lcd|Mux8~46\, lcd|Mux8~46, fase3_Demo, 1
instance = comp, \lcd|Mux8~5\, lcd|Mux8~5, fase3_Demo, 1
instance = comp, \lcd|Mux8~47\, lcd|Mux8~47, fase3_Demo, 1
instance = comp, \lcd|Mux8~39\, lcd|Mux8~39, fase3_Demo, 1
instance = comp, \lcd|Mux8~41\, lcd|Mux8~41, fase3_Demo, 1
instance = comp, \lcd|Mux8~43\, lcd|Mux8~43, fase3_Demo, 1
instance = comp, \lcd|Mux8~48\, lcd|Mux8~48, fase3_Demo, 1
instance = comp, \lcd|Mux6~0\, lcd|Mux6~0, fase3_Demo, 1
instance = comp, \lcd|Mux6~1\, lcd|Mux6~1, fase3_Demo, 1
instance = comp, \lcd|txd_rs_and_data[2]\, lcd|txd_rs_and_data[2], fase3_Demo, 1
instance = comp, \lcd|Mux8~31\, lcd|Mux8~31, fase3_Demo, 1
instance = comp, \lcd|top_line~10\, lcd|top_line~10, fase3_Demo, 1
instance = comp, \lcd|top_line[57]\, lcd|top_line[57], fase3_Demo, 1
instance = comp, \lcd|top_line~9\, lcd|top_line~9, fase3_Demo, 1
instance = comp, \lcd|top_line[81]\, lcd|top_line[81], fase3_Demo, 1
instance = comp, \lcd|top_line[73]\, lcd|top_line[73], fase3_Demo, 1
instance = comp, \lcd|Mux8~29\, lcd|Mux8~29, fase3_Demo, 1
instance = comp, \lcd|Mux8~30\, lcd|Mux8~30, fase3_Demo, 1
instance = comp, \lcd|Mux7~12\, lcd|Mux7~12, fase3_Demo, 1
instance = comp, \lcd|Mux8~28\, lcd|Mux8~28, fase3_Demo, 1
instance = comp, \lcd|Mux7~13\, lcd|Mux7~13, fase3_Demo, 1
instance = comp, \lcd|Mux7~15\, lcd|Mux7~15, fase3_Demo, 1
instance = comp, \lcd|Mux7~8\, lcd|Mux7~8, fase3_Demo, 1
instance = comp, \lcd|Mux7~6\, lcd|Mux7~6, fase3_Demo, 1
instance = comp, \lcd|Mux7~4\, lcd|Mux7~4, fase3_Demo, 1
instance = comp, \lcd|Mux7~5\, lcd|Mux7~5, fase3_Demo, 1
instance = comp, \lcd|Mux7~7\, lcd|Mux7~7, fase3_Demo, 1
instance = comp, \lcd|Mux7~9\, lcd|Mux7~9, fase3_Demo, 1
instance = comp, \lcd|Mux7~10\, lcd|Mux7~10, fase3_Demo, 1
instance = comp, \lcd|Mux7~11\, lcd|Mux7~11, fase3_Demo, 1
instance = comp, \lcd|Mux7~16\, lcd|Mux7~16, fase3_Demo, 1
instance = comp, \lcd|Mux7~27\, lcd|Mux7~27, fase3_Demo, 1
instance = comp, \lcd|Mux7~17\, lcd|Mux7~17, fase3_Demo, 1
instance = comp, \lcd|txd_rs_and_data[1]\, lcd|txd_rs_and_data[1], fase3_Demo, 1
instance = comp, \lcd|Mux8~6\, lcd|Mux8~6, fase3_Demo, 1
instance = comp, \lcd|Mux8~7\, lcd|Mux8~7, fase3_Demo, 1
instance = comp, \lcd|Mux8~8\, lcd|Mux8~8, fase3_Demo, 1
instance = comp, \lcd|top_line~1\, lcd|top_line~1, fase3_Demo, 1
instance = comp, \lcd|top_line[112]\, lcd|top_line[112], fase3_Demo, 1
instance = comp, \lcd|Mux8~10\, lcd|Mux8~10, fase3_Demo, 1
instance = comp, \lcd|Mux8~11\, lcd|Mux8~11, fase3_Demo, 1
instance = comp, \lcd|Mux8~13\, lcd|Mux8~13, fase3_Demo, 1
instance = comp, \lcd|Mux8~14\, lcd|Mux8~14, fase3_Demo, 1
instance = comp, \lcd|Mux8~21\, lcd|Mux8~21, fase3_Demo, 1
instance = comp, \lcd|Mux8~19\, lcd|Mux8~19, fase3_Demo, 1
instance = comp, \lcd|top_line~5\, lcd|top_line~5, fase3_Demo, 1
instance = comp, \lcd|top_line[80]\, lcd|top_line[80], fase3_Demo, 1
instance = comp, \lcd|Mux8~17\, lcd|Mux8~17, fase3_Demo, 1
instance = comp, \lcd|Mux8~18\, lcd|Mux8~18, fase3_Demo, 1
instance = comp, \lcd|Mux8~20\, lcd|Mux8~20, fase3_Demo, 1
instance = comp, \lcd|Mux8~15\, lcd|Mux8~15, fase3_Demo, 1
instance = comp, \lcd|Mux8~16\, lcd|Mux8~16, fase3_Demo, 1
instance = comp, \lcd|Mux8~22\, lcd|Mux8~22, fase3_Demo, 1
instance = comp, \lcd|Mux8~24\, lcd|Mux8~24, fase3_Demo, 1
instance = comp, \lcd|Mux8~25\, lcd|Mux8~25, fase3_Demo, 1
instance = comp, \lcd|Mux8~78\, lcd|Mux8~78, fase3_Demo, 1
instance = comp, \lcd|Mux8~26\, lcd|Mux8~26, fase3_Demo, 1
instance = comp, \lcd|txd_rs_and_data[0]\, lcd|txd_rs_and_data[0], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|process_0~0\, lcd|DISPLAY|process_0~0, fase3_Demo, 1
instance = comp, \lcd|Mux0~1\, lcd|Mux0~1, fase3_Demo, 1
instance = comp, \lcd|Mux0~0\, lcd|Mux0~0, fase3_Demo, 1
instance = comp, \lcd|Mux0~2\, lcd|Mux0~2, fase3_Demo, 1
instance = comp, \lcd|txd_rs_and_data[8]\, lcd|txd_rs_and_data[8], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~1\, lcd|DISPLAY|delay_counter~1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~2\, lcd|DISPLAY|delay_counter~2, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~24\, lcd|DISPLAY|delay_counter~24, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~0\, lcd|DISPLAY|delay_counter~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~13\, lcd|DISPLAY|delay_counter~13, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~10\, lcd|DISPLAY|delay_counter~10, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~11\, lcd|DISPLAY|delay_counter~11, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~0\, lcd|DISPLAY|Add2~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~7\, lcd|DISPLAY|delay_counter~7, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|write_enable_counter[0]~0\, lcd|DISPLAY|write_enable_counter[0]~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|write_enable_counter[0]\, lcd|DISPLAY|write_enable_counter[0], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_en~0\, lcd|DISPLAY|lcd_en~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[0]\, lcd|DISPLAY|delay_counter[0], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~2\, lcd|DISPLAY|Add2~2, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~8\, lcd|DISPLAY|delay_counter~8, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[1]\, lcd|DISPLAY|delay_counter[1], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~4\, lcd|DISPLAY|Add2~4, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~9\, lcd|DISPLAY|delay_counter~9, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[2]\, lcd|DISPLAY|delay_counter[2], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~6\, lcd|DISPLAY|Add2~6, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~12\, lcd|DISPLAY|delay_counter~12, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[3]\, lcd|DISPLAY|delay_counter[3], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~8\, lcd|DISPLAY|Add2~8, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~14\, lcd|DISPLAY|delay_counter~14, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[4]\, lcd|DISPLAY|delay_counter[4], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~10\, lcd|DISPLAY|Add2~10, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~15\, lcd|DISPLAY|delay_counter~15, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~16\, lcd|DISPLAY|delay_counter~16, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[5]\, lcd|DISPLAY|delay_counter[5], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~12\, lcd|DISPLAY|Add2~12, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~17\, lcd|DISPLAY|delay_counter~17, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[6]\, lcd|DISPLAY|delay_counter[6], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~14\, lcd|DISPLAY|Add2~14, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~18\, lcd|DISPLAY|delay_counter~18, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[7]\, lcd|DISPLAY|delay_counter[7], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~16\, lcd|DISPLAY|Add2~16, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~19\, lcd|DISPLAY|delay_counter~19, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[8]\, lcd|DISPLAY|delay_counter[8], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~18\, lcd|DISPLAY|Add2~18, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~20\, lcd|DISPLAY|delay_counter~20, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[9]\, lcd|DISPLAY|delay_counter[9], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~20\, lcd|DISPLAY|Add2~20, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~21\, lcd|DISPLAY|delay_counter~21, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~22\, lcd|DISPLAY|delay_counter~22, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[10]\, lcd|DISPLAY|delay_counter[10], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~22\, lcd|DISPLAY|Add2~22, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~23\, lcd|DISPLAY|delay_counter~23, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[11]\, lcd|DISPLAY|delay_counter[11], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~24\, lcd|DISPLAY|Add2~24, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~25\, lcd|DISPLAY|delay_counter~25, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[12]\, lcd|DISPLAY|delay_counter[12], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~26\, lcd|DISPLAY|Add2~26, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~26\, lcd|DISPLAY|delay_counter~26, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[13]\, lcd|DISPLAY|delay_counter[13], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~28\, lcd|DISPLAY|Add2~28, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~27\, lcd|DISPLAY|delay_counter~27, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[14]\, lcd|DISPLAY|delay_counter[14], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~30\, lcd|DISPLAY|Add2~30, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~28\, lcd|DISPLAY|delay_counter~28, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[15]\, lcd|DISPLAY|delay_counter[15], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~32\, lcd|DISPLAY|Add2~32, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~3\, lcd|DISPLAY|delay_counter~3, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[16]\, lcd|DISPLAY|delay_counter[16], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~34\, lcd|DISPLAY|Add2~34, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~4\, lcd|DISPLAY|delay_counter~4, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[17]\, lcd|DISPLAY|delay_counter[17], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~36\, lcd|DISPLAY|Add2~36, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~5\, lcd|DISPLAY|delay_counter~5, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[18]\, lcd|DISPLAY|delay_counter[18], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Add2~38\, lcd|DISPLAY|Add2~38, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter~6\, lcd|DISPLAY|delay_counter~6, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|delay_counter[19]\, lcd|DISPLAY|delay_counter[19], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal2~0\, lcd|DISPLAY|Equal2~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal2~2\, lcd|DISPLAY|Equal2~2, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal2~1\, lcd|DISPLAY|Equal2~1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal2~4\, lcd|DISPLAY|Equal2~4, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal2~3\, lcd|DISPLAY|Equal2~3, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal2~5\, lcd|DISPLAY|Equal2~5, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal2~6\, lcd|DISPLAY|Equal2~6, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|write_enable_counter[3]~1\, lcd|DISPLAY|write_enable_counter[3]~1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|write_enable_counter[1]~2\, lcd|DISPLAY|write_enable_counter[1]~2, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|write_enable_counter[1]\, lcd|DISPLAY|write_enable_counter[1], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|write_enable_counter[2]~3\, lcd|DISPLAY|write_enable_counter[2]~3, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|write_enable_counter[2]\, lcd|DISPLAY|write_enable_counter[2], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|write_enable_counter[3]~4\, lcd|DISPLAY|write_enable_counter[3]~4, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|write_enable_counter[3]~5\, lcd|DISPLAY|write_enable_counter[3]~5, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|write_enable_counter[3]\, lcd|DISPLAY|write_enable_counter[3], fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Equal1~0\, lcd|DISPLAY|Equal1~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~13\, lcd|DISPLAY|state~13, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~22\, lcd|DISPLAY|state~22, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_3\, lcd|DISPLAY|state.POWER_ON_PHASE_3, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_1~5\, lcd|DISPLAY|state.POWER_ON_PHASE_1~5, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_1~3\, lcd|DISPLAY|state.POWER_ON_PHASE_1~3, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_1~2\, lcd|DISPLAY|state.POWER_ON_PHASE_1~2, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_1~4\, lcd|DISPLAY|state.POWER_ON_PHASE_1~4, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_1~0\, lcd|DISPLAY|state.POWER_ON_PHASE_1~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.POWER_ON_PHASE_1~1\, lcd|DISPLAY|state.POWER_ON_PHASE_1~1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~14\, lcd|DISPLAY|state~14, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state~15\, lcd|DISPLAY|state~15, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|state.PROCESS_TXD_REQUESTS\, lcd|DISPLAY|state.PROCESS_TXD_REQUESTS, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Selector27~0\, lcd|DISPLAY|Selector27~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[0]~reg0feeder\, lcd|DISPLAY|lcd_data[0]~reg0feeder, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[0]~8\, lcd|DISPLAY|lcd_data[0]~8, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[0]~reg0\, lcd|DISPLAY|lcd_data[0]~reg0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[0]~11\, lcd|DISPLAY|lcd_data[0]~11, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[0]~en\, lcd|DISPLAY|lcd_data[0]~en, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Selector26~0\, lcd|DISPLAY|Selector26~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[1]~reg0feeder\, lcd|DISPLAY|lcd_data[1]~reg0feeder, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[1]~reg0\, lcd|DISPLAY|lcd_data[1]~reg0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[1]~12\, lcd|DISPLAY|lcd_data[1]~12, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[1]~en\, lcd|DISPLAY|lcd_data[1]~en, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Selector25~0\, lcd|DISPLAY|Selector25~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[2]~reg0feeder\, lcd|DISPLAY|lcd_data[2]~reg0feeder, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[2]~reg0\, lcd|DISPLAY|lcd_data[2]~reg0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[2]~13\, lcd|DISPLAY|lcd_data[2]~13, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[2]~en\, lcd|DISPLAY|lcd_data[2]~en, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Selector24~0\, lcd|DISPLAY|Selector24~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[3]~reg0\, lcd|DISPLAY|lcd_data[3]~reg0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[3]~14\, lcd|DISPLAY|lcd_data[3]~14, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[3]~en\, lcd|DISPLAY|lcd_data[3]~en, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Selector22~0\, lcd|DISPLAY|Selector22~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Selector23~0\, lcd|DISPLAY|Selector23~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Selector23~1\, lcd|DISPLAY|Selector23~1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[4]~reg0\, lcd|DISPLAY|lcd_data[4]~reg0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[4]~15\, lcd|DISPLAY|lcd_data[4]~15, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[4]~en\, lcd|DISPLAY|lcd_data[4]~en, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|Selector22~1\, lcd|DISPLAY|Selector22~1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[5]~reg0\, lcd|DISPLAY|lcd_data[5]~reg0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[5]~16\, lcd|DISPLAY|lcd_data[5]~16, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[5]~en\, lcd|DISPLAY|lcd_data[5]~en, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[6]~9\, lcd|DISPLAY|lcd_data[6]~9, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[6]~reg0\, lcd|DISPLAY|lcd_data[6]~reg0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[6]~17\, lcd|DISPLAY|lcd_data[6]~17, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[6]~en\, lcd|DISPLAY|lcd_data[6]~en, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[7]~10\, lcd|DISPLAY|lcd_data[7]~10, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[7]~reg0\, lcd|DISPLAY|lcd_data[7]~reg0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[7]~18\, lcd|DISPLAY|lcd_data[7]~18, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_data[7]~en\, lcd|DISPLAY|lcd_data[7]~en, fase3_Demo, 1
instance = comp, \moedas_leds|leds~0\, moedas_leds|leds~0, fase3_Demo, 1
instance = comp, \moedas_leds|leds[2]~1\, moedas_leds|leds[2]~1, fase3_Demo, 1
instance = comp, \moedas_leds|leds[0]\, moedas_leds|leds[0], fase3_Demo, 1
instance = comp, \moedas_leds|leds~2\, moedas_leds|leds~2, fase3_Demo, 1
instance = comp, \moedas_leds|leds[1]\, moedas_leds|leds[1], fase3_Demo, 1
instance = comp, \moedas_leds|leds[2]~3\, moedas_leds|leds[2]~3, fase3_Demo, 1
instance = comp, \moedas_leds|leds[2]\, moedas_leds|leds[2], fase3_Demo, 1
instance = comp, \moedas_leds|leds[3]~feeder\, moedas_leds|leds[3]~feeder, fase3_Demo, 1
instance = comp, \moedas_leds|leds[3]\, moedas_leds|leds[3], fase3_Demo, 1
instance = comp, \moedas_leds|leds~5\, moedas_leds|leds~5, fase3_Demo, 1
instance = comp, \moedas_leds|leds[4]\, moedas_leds|leds[4], fase3_Demo, 1
instance = comp, \moedas_leds|leds~6\, moedas_leds|leds~6, fase3_Demo, 1
instance = comp, \moedas_leds|leds[5]\, moedas_leds|leds[5], fase3_Demo, 1
instance = comp, \moedas_leds|leds~7\, moedas_leds|leds~7, fase3_Demo, 1
instance = comp, \moedas_leds|leds[6]\, moedas_leds|leds[6], fase3_Demo, 1
instance = comp, \moedas_leds|leds[7]~10\, moedas_leds|leds[7]~10, fase3_Demo, 1
instance = comp, \moedas_leds|leds[7]\, moedas_leds|leds[7], fase3_Demo, 1
instance = comp, \moedas_leds|leds~8\, moedas_leds|leds~8, fase3_Demo, 1
instance = comp, \moedas_leds|leds[8]\, moedas_leds|leds[8], fase3_Demo, 1
instance = comp, \limite_troco|process_0~0\, limite_troco|process_0~0, fase3_Demo, 1
instance = comp, \moedas_leds|leds[9]\, moedas_leds|leds[9], fase3_Demo, 1
instance = comp, \limite_troco|s_moedas_falta[0]\, limite_troco|s_moedas_falta[0], fase3_Demo, 1
instance = comp, \limite_troco|s_moedas_falta[1]\, limite_troco|s_moedas_falta[1], fase3_Demo, 1
instance = comp, \limite_troco|Add1~0\, limite_troco|Add1~0, fase3_Demo, 1
instance = comp, \limite_troco|s_moedas_falta[2]\, limite_troco|s_moedas_falta[2], fase3_Demo, 1
instance = comp, \limite_troco|Add1~1\, limite_troco|Add1~1, fase3_Demo, 1
instance = comp, \limite_troco|s_moedas_falta[3]\, limite_troco|s_moedas_falta[3], fase3_Demo, 1
instance = comp, \limite_troco|Add1~2\, limite_troco|Add1~2, fase3_Demo, 1
instance = comp, \limite_troco|s_moedas_falta[4]\, limite_troco|s_moedas_falta[4], fase3_Demo, 1
instance = comp, \limite_troco|Add1~3\, limite_troco|Add1~3, fase3_Demo, 1
instance = comp, \limite_troco|s_moedas_falta[5]\, limite_troco|s_moedas_falta[5], fase3_Demo, 1
instance = comp, \limite_troco|Add1~4\, limite_troco|Add1~4, fase3_Demo, 1
instance = comp, \limite_troco|s_moedas_falta[6]\, limite_troco|s_moedas_falta[6], fase3_Demo, 1
instance = comp, \states|ledr0~0\, states|ledr0~0, fase3_Demo, 1
instance = comp, \states|ledr1~0\, states|ledr1~0, fase3_Demo, 1
instance = comp, \states|ledr2~0\, states|ledr2~0, fase3_Demo, 1
instance = comp, \states|ledr3~0\, states|ledr3~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_on~0\, lcd|DISPLAY|lcd_on~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_on\, lcd|DISPLAY|lcd_on, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_rw\, lcd|DISPLAY|lcd_rw, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_en\, lcd|DISPLAY|lcd_en, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_rs~0\, lcd|DISPLAY|lcd_rs~0, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_rs~1\, lcd|DISPLAY|lcd_rs~1, fase3_Demo, 1
instance = comp, \lcd|DISPLAY|lcd_rs\, lcd|DISPLAY|lcd_rs, fase3_Demo, 1
instance = comp, \states|Selector9~0\, states|Selector9~0, fase3_Demo, 1
instance = comp, \piscar|s_count[0]~32\, piscar|s_count[0]~32, fase3_Demo, 1
instance = comp, \piscar|s_count[0]\, piscar|s_count[0], fase3_Demo, 1
instance = comp, \piscar|s_count[1]~34\, piscar|s_count[1]~34, fase3_Demo, 1
instance = comp, \piscar|s_count[1]\, piscar|s_count[1], fase3_Demo, 1
instance = comp, \piscar|s_count[2]~36\, piscar|s_count[2]~36, fase3_Demo, 1
instance = comp, \piscar|s_count[2]\, piscar|s_count[2], fase3_Demo, 1
instance = comp, \piscar|s_count[3]~38\, piscar|s_count[3]~38, fase3_Demo, 1
instance = comp, \piscar|s_count[3]\, piscar|s_count[3], fase3_Demo, 1
instance = comp, \piscar|s_count[4]~40\, piscar|s_count[4]~40, fase3_Demo, 1
instance = comp, \piscar|s_count[4]\, piscar|s_count[4], fase3_Demo, 1
instance = comp, \piscar|s_count[5]~42\, piscar|s_count[5]~42, fase3_Demo, 1
instance = comp, \piscar|s_count[5]\, piscar|s_count[5], fase3_Demo, 1
instance = comp, \piscar|s_count[6]~44\, piscar|s_count[6]~44, fase3_Demo, 1
instance = comp, \piscar|s_count[6]\, piscar|s_count[6], fase3_Demo, 1
instance = comp, \piscar|s_count[7]~46\, piscar|s_count[7]~46, fase3_Demo, 1
instance = comp, \piscar|s_count[7]\, piscar|s_count[7], fase3_Demo, 1
instance = comp, \piscar|s_count[8]~48\, piscar|s_count[8]~48, fase3_Demo, 1
instance = comp, \piscar|s_count[8]\, piscar|s_count[8], fase3_Demo, 1
instance = comp, \piscar|s_count[9]~50\, piscar|s_count[9]~50, fase3_Demo, 1
instance = comp, \piscar|s_count[9]\, piscar|s_count[9], fase3_Demo, 1
instance = comp, \piscar|s_count[10]~52\, piscar|s_count[10]~52, fase3_Demo, 1
instance = comp, \piscar|s_count[10]\, piscar|s_count[10], fase3_Demo, 1
instance = comp, \piscar|s_count[11]~54\, piscar|s_count[11]~54, fase3_Demo, 1
instance = comp, \piscar|s_count[11]\, piscar|s_count[11], fase3_Demo, 1
instance = comp, \piscar|s_count[12]~56\, piscar|s_count[12]~56, fase3_Demo, 1
instance = comp, \piscar|s_count[12]\, piscar|s_count[12], fase3_Demo, 1
instance = comp, \piscar|s_count[13]~58\, piscar|s_count[13]~58, fase3_Demo, 1
instance = comp, \piscar|s_count[13]\, piscar|s_count[13], fase3_Demo, 1
instance = comp, \piscar|s_count[14]~60\, piscar|s_count[14]~60, fase3_Demo, 1
instance = comp, \piscar|s_count[14]\, piscar|s_count[14], fase3_Demo, 1
instance = comp, \piscar|s_count[15]~62\, piscar|s_count[15]~62, fase3_Demo, 1
instance = comp, \piscar|s_count[15]\, piscar|s_count[15], fase3_Demo, 1
instance = comp, \piscar|s_count[16]~64\, piscar|s_count[16]~64, fase3_Demo, 1
instance = comp, \piscar|s_count[16]\, piscar|s_count[16], fase3_Demo, 1
instance = comp, \piscar|s_count[17]~66\, piscar|s_count[17]~66, fase3_Demo, 1
instance = comp, \piscar|s_count[17]\, piscar|s_count[17], fase3_Demo, 1
instance = comp, \piscar|s_count[18]~68\, piscar|s_count[18]~68, fase3_Demo, 1
instance = comp, \piscar|s_count[18]\, piscar|s_count[18], fase3_Demo, 1
instance = comp, \piscar|s_count[19]~70\, piscar|s_count[19]~70, fase3_Demo, 1
instance = comp, \piscar|s_count[19]\, piscar|s_count[19], fase3_Demo, 1
instance = comp, \piscar|s_count[20]~72\, piscar|s_count[20]~72, fase3_Demo, 1
instance = comp, \piscar|s_count[20]\, piscar|s_count[20], fase3_Demo, 1
instance = comp, \piscar|s_count[21]~74\, piscar|s_count[21]~74, fase3_Demo, 1
instance = comp, \piscar|s_count[21]\, piscar|s_count[21], fase3_Demo, 1
instance = comp, \piscar|s_count[22]~76\, piscar|s_count[22]~76, fase3_Demo, 1
instance = comp, \piscar|s_count[22]\, piscar|s_count[22], fase3_Demo, 1
instance = comp, \piscar|s_count[23]~78\, piscar|s_count[23]~78, fase3_Demo, 1
instance = comp, \piscar|s_count[23]\, piscar|s_count[23], fase3_Demo, 1
instance = comp, \piscar|s_count[24]~80\, piscar|s_count[24]~80, fase3_Demo, 1
instance = comp, \piscar|s_count[24]\, piscar|s_count[24], fase3_Demo, 1
instance = comp, \piscar|s_count[25]~82\, piscar|s_count[25]~82, fase3_Demo, 1
instance = comp, \piscar|s_count[25]\, piscar|s_count[25], fase3_Demo, 1
instance = comp, \piscar|s_count[26]~84\, piscar|s_count[26]~84, fase3_Demo, 1
instance = comp, \piscar|s_count[26]\, piscar|s_count[26], fase3_Demo, 1
instance = comp, \piscar|s_count[27]~86\, piscar|s_count[27]~86, fase3_Demo, 1
instance = comp, \piscar|s_count[27]\, piscar|s_count[27], fase3_Demo, 1
instance = comp, \piscar|s_count[28]~88\, piscar|s_count[28]~88, fase3_Demo, 1
instance = comp, \piscar|s_count[28]\, piscar|s_count[28], fase3_Demo, 1
instance = comp, \piscar|s_count[29]~90\, piscar|s_count[29]~90, fase3_Demo, 1
instance = comp, \piscar|s_count[29]\, piscar|s_count[29], fase3_Demo, 1
instance = comp, \piscar|s_count[30]~92\, piscar|s_count[30]~92, fase3_Demo, 1
instance = comp, \piscar|s_count[30]\, piscar|s_count[30], fase3_Demo, 1
instance = comp, \piscar|LessThan0~7\, piscar|LessThan0~7, fase3_Demo, 1
instance = comp, \piscar|s_count[31]~94\, piscar|s_count[31]~94, fase3_Demo, 1
instance = comp, \piscar|s_count[31]\, piscar|s_count[31], fase3_Demo, 1
instance = comp, \piscar|LessThan0~6\, piscar|LessThan0~6, fase3_Demo, 1
instance = comp, \piscar|LessThan0~3\, piscar|LessThan0~3, fase3_Demo, 1
instance = comp, \piscar|LessThan0~0\, piscar|LessThan0~0, fase3_Demo, 1
instance = comp, \piscar|LessThan0~1\, piscar|LessThan0~1, fase3_Demo, 1
instance = comp, \piscar|LessThan0~2\, piscar|LessThan0~2, fase3_Demo, 1
instance = comp, \piscar|LessThan0~4\, piscar|LessThan0~4, fase3_Demo, 1
instance = comp, \piscar|LessThan0~5\, piscar|LessThan0~5, fase3_Demo, 1
instance = comp, \piscar|LessThan0~8\, piscar|LessThan0~8, fase3_Demo, 1
instance = comp, \piscar|s_switch~0\, piscar|s_switch~0, fase3_Demo, 1
instance = comp, \piscar|s_switch\, piscar|s_switch, fase3_Demo, 1
instance = comp, \piscar|Enable~0\, piscar|Enable~0, fase3_Demo, 1
instance = comp, \piscar|Enable\, piscar|Enable, fase3_Demo, 1
instance = comp, \states|Selector1~1\, states|Selector1~1, fase3_Demo, 1
instance = comp, \states|Selector1~0\, states|Selector1~0, fase3_Demo, 1
instance = comp, \states|Selector2~1\, states|Selector2~1, fase3_Demo, 1
instance = comp, \states|Selector2~0\, states|Selector2~0, fase3_Demo, 1
instance = comp, \states|Selector2~2\, states|Selector2~2, fase3_Demo, 1
instance = comp, \states|Selector4~0\, states|Selector4~0, fase3_Demo, 1
instance = comp, \states|Selector3~0\, states|Selector3~0, fase3_Demo, 1
instance = comp, \states|Selector3~1\, states|Selector3~1, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[27]~34\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[27]~34, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[27]~61\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[27]~61, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[26]~35\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[26]~35, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[26]~62\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[26]~62, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[25]~36\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[25]~36, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[25]~63\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[25]~63, fase3_Demo, 1
instance = comp, \states|Selector4~1\, states|Selector4~1, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[24]~38\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[24]~38, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[24]~37\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[24]~37, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[36]~39\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[36]~39, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[36]~64\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[36]~64, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[35]~40\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[35]~40, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[35]~65\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[35]~65, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[34]~41\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[34]~41, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[34]~66\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[34]~66, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[33]~43\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[33]~43, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[33]~42\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[33]~42, fase3_Demo, 1
instance = comp, \states|Selector5~0\, states|Selector5~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[32]~45\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[32]~45, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[32]~44\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[32]~44, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[45]~67\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[45]~67, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[45]~46\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[45]~46, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[44]~68\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[44]~68, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[44]~47\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[44]~47, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[43]~48\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[43]~48, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[43]~69\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[43]~69, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[42]~70\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[42]~70, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[42]~49\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[42]~49, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[41]~51\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[41]~51, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[41]~50\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[41]~50, fase3_Demo, 1
instance = comp, \states|Selector6~0\, states|Selector6~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[40]~52\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[40]~52, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[40]~53\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[40]~53, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[49]~60\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[49]~60, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[49]~59\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[49]~59, fase3_Demo, 1
instance = comp, \states|Selector7~0\, states|Selector7~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[48]~72\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[48]~72, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[48]~71\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[48]~71, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|u[2]~8\, bin2BCD_01|u[2]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[54]~73\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[54]~73, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[54]~54\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[54]~54, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[53]~55\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[53]~55, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[53]~74\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[53]~74, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[52]~56\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[52]~56, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[52]~75\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[52]~75, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[51]~57\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[51]~57, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[51]~76\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[51]~76, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[50]~77\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[50]~77, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[50]~58\, bin2BCD_01|Mod0|auto_generated|divider|divider|StageOut[50]~58, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\, bin2BCD_01|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14, fase3_Demo, 1
instance = comp, \bin2BCD_01|u[2]~5\, bin2BCD_01|u[2]~5, fase3_Demo, 1
instance = comp, \bin2BCD_01|u[3]~6\, bin2BCD_01|u[3]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|u[3]~7\, bin2BCD_01|u[3]~7, fase3_Demo, 1
instance = comp, \bin2BCD_01|u[0]~2\, bin2BCD_01|u[0]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|u[0]~3\, bin2BCD_01|u[0]~3, fase3_Demo, 1
instance = comp, \states|Selector7~1\, states|Selector7~1, fase3_Demo, 1
instance = comp, \bin2BCD_01|u[1]~4\, bin2BCD_01|u[1]~4, fase3_Demo, 1
instance = comp, \outHex0|Mux6~0\, outHex0|Mux6~0, fase3_Demo, 1
instance = comp, \outHex0|decOut_n[0]~0\, outHex0|decOut_n[0]~0, fase3_Demo, 1
instance = comp, \outHex0|Mux5~0\, outHex0|Mux5~0, fase3_Demo, 1
instance = comp, \outHex0|decOut_n[1]~1\, outHex0|decOut_n[1]~1, fase3_Demo, 1
instance = comp, \outHex0|Mux4~0\, outHex0|Mux4~0, fase3_Demo, 1
instance = comp, \outHex0|decOut_n[2]~2\, outHex0|decOut_n[2]~2, fase3_Demo, 1
instance = comp, \outHex0|Mux3~0\, outHex0|Mux3~0, fase3_Demo, 1
instance = comp, \outHex0|decOut_n[3]~3\, outHex0|decOut_n[3]~3, fase3_Demo, 1
instance = comp, \outHex0|Mux2~0\, outHex0|Mux2~0, fase3_Demo, 1
instance = comp, \outHex0|decOut_n[4]~4\, outHex0|decOut_n[4]~4, fase3_Demo, 1
instance = comp, \outHex0|Mux1~0\, outHex0|Mux1~0, fase3_Demo, 1
instance = comp, \outHex0|decOut_n[5]~5\, outHex0|decOut_n[5]~5, fase3_Demo, 1
instance = comp, \outHex0|Mux0~0\, outHex0|Mux0~0, fase3_Demo, 1
instance = comp, \outHex0|decOut_n[6]~6\, outHex0|decOut_n[6]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[18]~22\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[18]~22, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[18]~43\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[18]~43, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[17]~23\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[17]~23, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[17]~44\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[17]~44, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[16]~24\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[16]~24, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[16]~45\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[16]~45, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[15]~25\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[15]~25, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[15]~26\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[15]~26, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[23]~27\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[23]~27, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[23]~46\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[23]~46, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[22]~28\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[22]~28, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[22]~47\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[22]~47, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[21]~29\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[21]~29, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[21]~30\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[21]~30, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[20]~31\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[20]~31, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[20]~32\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[20]~32, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12, fase3_Demo, 1
instance = comp, \bin2BCD_01|d[3]~6\, bin2BCD_01|d[3]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[50]~5\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[50]~5, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[50]~6\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[50]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[49]~7\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[49]~7, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[49]~8\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[49]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[28]~33\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[28]~33, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[28]~48\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[28]~48, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[27]~49\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[27]~49, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[27]~34\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[27]~34, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[26]~36\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[26]~36, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[26]~35\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[26]~35, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[25]~37\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[25]~37, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[25]~38\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[25]~38, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[48]~9\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[48]~9, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[48]~10\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[48]~10, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[54]~0\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[54]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[53]~1\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[53]~1, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[52]~2\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[52]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[51]~4\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[51]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[51]~3\, bin2BCD_01|Mod1|auto_generated|divider|divider|StageOut[51]~3, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16, fase3_Demo, 1
instance = comp, \bin2BCD_01|d[3]~7\, bin2BCD_01|d[3]~7, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[33]~39\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[33]~39, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[33]~50\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[33]~50, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[32]~51\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[32]~51, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[32]~40\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[32]~40, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[31]~42\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[31]~42, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[31]~41\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[31]~41, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[30]~52\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[30]~52, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[30]~53\, bin2BCD_01|Div0|auto_generated|divider|divider|StageOut[30]~53, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, fase3_Demo, 1
instance = comp, \bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, bin2BCD_01|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0\, bin2BCD_01|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0, fase3_Demo, 1
instance = comp, \bin2BCD_01|d[0]~2\, bin2BCD_01|d[0]~2, fase3_Demo, 1
instance = comp, \bin2BCD_01|d[1]~8\, bin2BCD_01|d[1]~8, fase3_Demo, 1
instance = comp, \bin2BCD_01|d[1]~3\, bin2BCD_01|d[1]~3, fase3_Demo, 1
instance = comp, \bin2BCD_01|d[2]~4\, bin2BCD_01|d[2]~4, fase3_Demo, 1
instance = comp, \bin2BCD_01|d[2]~5\, bin2BCD_01|d[2]~5, fase3_Demo, 1
instance = comp, \outHex1|Mux6~0\, outHex1|Mux6~0, fase3_Demo, 1
instance = comp, \outHex1|decOut_n[0]~0\, outHex1|decOut_n[0]~0, fase3_Demo, 1
instance = comp, \outHex1|Mux5~0\, outHex1|Mux5~0, fase3_Demo, 1
instance = comp, \outHex1|decOut_n[1]~1\, outHex1|decOut_n[1]~1, fase3_Demo, 1
instance = comp, \outHex1|Mux4~0\, outHex1|Mux4~0, fase3_Demo, 1
instance = comp, \outHex1|decOut_n[2]~2\, outHex1|decOut_n[2]~2, fase3_Demo, 1
instance = comp, \outHex1|Mux3~0\, outHex1|Mux3~0, fase3_Demo, 1
instance = comp, \outHex1|decOut_n[3]~3\, outHex1|decOut_n[3]~3, fase3_Demo, 1
instance = comp, \outHex1|Mux2~0\, outHex1|Mux2~0, fase3_Demo, 1
instance = comp, \outHex1|decOut_n[4]~4\, outHex1|decOut_n[4]~4, fase3_Demo, 1
instance = comp, \outHex1|Mux1~0\, outHex1|Mux1~0, fase3_Demo, 1
instance = comp, \outHex1|decOut_n[5]~5\, outHex1|decOut_n[5]~5, fase3_Demo, 1
instance = comp, \outHex1|Mux0~0\, outHex1|Mux0~0, fase3_Demo, 1
instance = comp, \outHex1|decOut_n[6]~6\, outHex1|decOut_n[6]~6, fase3_Demo, 1
instance = comp, \outHex2|decOut_n[0]~0\, outHex2|decOut_n[0]~0, fase3_Demo, 1
instance = comp, \outHex2|decOut_n[6]~1\, outHex2|decOut_n[6]~1, fase3_Demo, 1
instance = comp, \SW[5]~input\, SW[5]~input, fase3_Demo, 1
instance = comp, \SW[6]~input\, SW[6]~input, fase3_Demo, 1
instance = comp, \SW[7]~input\, SW[7]~input, fase3_Demo, 1
instance = comp, \SW[8]~input\, SW[8]~input, fase3_Demo, 1
instance = comp, \SW[9]~input\, SW[9]~input, fase3_Demo, 1
instance = comp, \SW[10]~input\, SW[10]~input, fase3_Demo, 1
instance = comp, \SW[11]~input\, SW[11]~input, fase3_Demo, 1
instance = comp, \SW[12]~input\, SW[12]~input, fase3_Demo, 1
instance = comp, \SW[13]~input\, SW[13]~input, fase3_Demo, 1
instance = comp, \SW[14]~input\, SW[14]~input, fase3_Demo, 1
instance = comp, \SW[15]~input\, SW[15]~input, fase3_Demo, 1
instance = comp, \SW[16]~input\, SW[16]~input, fase3_Demo, 1
instance = comp, \lcd_data[0]~input\, lcd_data[0]~input, fase3_Demo, 1
instance = comp, \lcd_data[1]~input\, lcd_data[1]~input, fase3_Demo, 1
instance = comp, \lcd_data[2]~input\, lcd_data[2]~input, fase3_Demo, 1
instance = comp, \lcd_data[3]~input\, lcd_data[3]~input, fase3_Demo, 1
instance = comp, \lcd_data[4]~input\, lcd_data[4]~input, fase3_Demo, 1
instance = comp, \lcd_data[5]~input\, lcd_data[5]~input, fase3_Demo, 1
instance = comp, \lcd_data[6]~input\, lcd_data[6]~input, fase3_Demo, 1
instance = comp, \lcd_data[7]~input\, lcd_data[7]~input, fase3_Demo, 1
