// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/22/2018 14:26:24"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	tx,
	rx);
input 	clk;
input 	rst;
output 	tx;
input 	rx;

// Design Ports Information
// tx	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("uart_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \tx~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \uart_tx1|cnt[0]~10_combout ;
wire \rst~input_o ;
wire \rx~input_o ;
wire \uart_rx1|rx_1~0_combout ;
wire \uart_rx1|rx_1~q ;
wire \uart_rx1|rx_2~q ;
wire \uart_rx1|cnt2~1_combout ;
wire \uart_rx1|Add0~0_combout ;
wire \uart_rx1|cnt~7_combout ;
wire \uart_rx1|data[7]~2_combout ;
wire \uart_rx1|Add0~1 ;
wire \uart_rx1|Add0~2_combout ;
wire \uart_rx1|cnt~8_combout ;
wire \uart_rx1|Add0~3 ;
wire \uart_rx1|Add0~4_combout ;
wire \uart_rx1|cnt~6_combout ;
wire \uart_rx1|Add0~5 ;
wire \uart_rx1|Add0~6_combout ;
wire \uart_rx1|cnt~5_combout ;
wire \uart_rx1|Add0~7 ;
wire \uart_rx1|Add0~8_combout ;
wire \uart_rx1|cnt~4_combout ;
wire \uart_rx1|Add0~9 ;
wire \uart_rx1|Add0~10_combout ;
wire \uart_rx1|cnt~3_combout ;
wire \uart_rx1|always1~1_combout ;
wire \uart_rx1|Add0~11 ;
wire \uart_rx1|Add0~12_combout ;
wire \uart_rx1|cnt~2_combout ;
wire \uart_rx1|Add0~13 ;
wire \uart_rx1|Add0~14_combout ;
wire \uart_rx1|cnt~1_combout ;
wire \uart_rx1|Add0~15 ;
wire \uart_rx1|Add0~16_combout ;
wire \uart_rx1|cnt~0_combout ;
wire \uart_rx1|always1~0_combout ;
wire \uart_rx1|always1~2_combout ;
wire \uart_rx1|flag~0_combout ;
wire \uart_rx1|flag~q ;
wire \uart_rx1|cnt2~3_combout ;
wire \uart_rx1|Add1~0_combout ;
wire \uart_rx1|cnt2~0_combout ;
wire \uart_rx1|Add1~1_combout ;
wire \uart_rx1|cnt2~2_combout ;
wire \uart_rx1|Equal1~0_combout ;
wire \uart_rx1|irq~2_combout ;
wire \uart_rx1|begin_bit~q ;
wire \uart_rx1|cnt[8]~9_combout ;
wire \uart_rx1|cnt[8]~10_combout ;
wire \uart_rx1|last~1_combout ;
wire \uart_rx1|last~3_combout ;
wire \uart_rx1|last~_emulated_q ;
wire \uart_rx1|last~2_combout ;
wire \uart_rx1|always1~3_combout ;
wire \uart_rx1|irq~0_combout ;
wire \uart_rx1|irq~1_combout ;
wire \uart_rx1|irq~q ;
wire \flag2~q ;
wire \wrreq~0_combout ;
wire \wrreq~q ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \rdreq~q ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \Selector2~0_combout ;
wire \flag.0001~q ;
wire \flag.0010~q ;
wire \uart_tx1|Data[7]~0_combout ;
wire \uart_tx1|flag2~2_combout ;
wire \uart_tx1|Equal0~1_combout ;
wire \uart_tx1|Equal0~0_combout ;
wire \uart_tx1|tx~3_combout ;
wire \uart_tx1|tx~4_combout ;
wire \uart_tx1|Add0~0_combout ;
wire \uart_tx1|flag2~0_combout ;
wire \uart_tx1|tx~2_combout ;
wire \uart_tx1|busy~0_combout ;
wire \uart_tx1|busy~1_combout ;
wire \uart_tx1|busy~q ;
wire \Selector4~0_combout ;
wire \flag.0011~q ;
wire \Selector1~0_combout ;
wire \flag.0000~q ;
wire \Selector5~0_combout ;
wire \start~q ;
wire \uart_tx1|cnt[7]~28_combout ;
wire \uart_tx1|cnt[0]~11 ;
wire \uart_tx1|cnt[1]~12_combout ;
wire \uart_tx1|cnt[1]~13 ;
wire \uart_tx1|cnt[2]~14_combout ;
wire \uart_tx1|cnt[2]~15 ;
wire \uart_tx1|cnt[3]~16_combout ;
wire \uart_tx1|cnt[3]~17 ;
wire \uart_tx1|cnt[4]~18_combout ;
wire \uart_tx1|cnt[4]~19 ;
wire \uart_tx1|cnt[5]~20_combout ;
wire \uart_tx1|cnt[5]~21 ;
wire \uart_tx1|cnt[6]~22_combout ;
wire \uart_tx1|cnt[6]~23 ;
wire \uart_tx1|cnt[7]~24_combout ;
wire \uart_tx1|cnt[7]~25 ;
wire \uart_tx1|cnt[8]~26_combout ;
wire \uart_tx1|cnt[7]~9_combout ;
wire \uart_tx1|flag~2_combout ;
wire \uart_tx1|flag~q ;
wire \uart_tx1|flag2~1_combout ;
wire \uart_tx1|flag2~3_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \uart_rx1|outdata[7]~3_combout ;
wire \uart_rx1|outdata[7]~2_combout ;
wire \uart_rx1|outdata[6]~feeder_combout ;
wire \uart_rx1|data[6]~feeder_combout ;
wire \uart_rx1|data[7]~3_combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ;
wire \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ;
wire \uart_rx1|data[7]~feeder_combout ;
wire \uart_rx1|outdata[5]~feeder_combout ;
wire \uart_rx1|outdata[4]~feeder_combout ;
wire \uart_rx1|data[5]~feeder_combout ;
wire \uart_tx1|Mux0~0_combout ;
wire \uart_tx1|Mux0~1_combout ;
wire \uart_rx1|outdata[3]~feeder_combout ;
wire \uart_rx1|data[2]~feeder_combout ;
wire \uart_rx1|data[3]~feeder_combout ;
wire \uart_rx1|outdata[1]~feeder_combout ;
wire \uart_rx1|outdata[0]~feeder_combout ;
wire \uart_rx1|data[0]~feeder_combout ;
wire \uart_rx1|data[1]~feeder_combout ;
wire \uart_tx1|Mux0~2_combout ;
wire \uart_tx1|Mux0~3_combout ;
wire \uart_tx1|tx~5_combout ;
wire \uart_tx1|tx~6_combout ;
wire \uart_tx1|tx~q ;
wire [8:0] \uart_tx1|cnt ;
wire [7:0] \uart_rx1|outdata ;
wire [12:0] \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [7:0] \uart_tx1|Data ;
wire [3:0] \uart_tx1|flag2 ;
wire [7:0] \uart_rx1|data ;
wire [12:0] \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \uart_rx1|cnt2 ;
wire [12:0] \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [8:0] \uart_rx1|cnt ;

wire [0:0] \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ;

assign \uart_tx1|Data [6] = \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus [0];

assign \uart_tx1|Data [5] = \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus [0];

assign \uart_tx1|Data [4] = \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus [0];

assign \uart_tx1|Data [7] = \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus [0];

assign \uart_tx1|Data [2] = \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus [0];

assign \uart_tx1|Data [1] = \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus [0];

assign \uart_tx1|Data [0] = \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];

assign \uart_tx1|Data [3] = \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \tx~output (
	.i(!\uart_tx1|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \uart_tx1|cnt[0]~10 (
// Equation(s):
// \uart_tx1|cnt[0]~10_combout  = \uart_tx1|cnt [0] $ (VCC)
// \uart_tx1|cnt[0]~11  = CARRY(\uart_tx1|cnt [0])

	.dataa(gnd),
	.datab(\uart_tx1|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_tx1|cnt[0]~10_combout ),
	.cout(\uart_tx1|cnt[0]~11 ));
// synopsys translate_off
defparam \uart_tx1|cnt[0]~10 .lut_mask = 16'h33CC;
defparam \uart_tx1|cnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \uart_rx1|rx_1~0 (
// Equation(s):
// \uart_rx1|rx_1~0_combout  = !\rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx~input_o ),
	.cin(gnd),
	.combout(\uart_rx1|rx_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|rx_1~0 .lut_mask = 16'h00FF;
defparam \uart_rx1|rx_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N15
dffeas \uart_rx1|rx_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx1|rx_1~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|rx_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|rx_1 .is_wysiwyg = "true";
defparam \uart_rx1|rx_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N25
dffeas \uart_rx1|rx_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx1|rx_1~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|rx_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|rx_2 .is_wysiwyg = "true";
defparam \uart_rx1|rx_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \uart_rx1|cnt2~1 (
// Equation(s):
// \uart_rx1|cnt2~1_combout  = ((!\uart_rx1|cnt2 [0] & \uart_rx1|Equal1~0_combout )) # (!\uart_rx1|begin_bit~q )

	.dataa(gnd),
	.datab(\uart_rx1|begin_bit~q ),
	.datac(\uart_rx1|cnt2 [0]),
	.datad(\uart_rx1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt2~1 .lut_mask = 16'h3F33;
defparam \uart_rx1|cnt2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \uart_rx1|Add0~0 (
// Equation(s):
// \uart_rx1|Add0~0_combout  = \uart_rx1|cnt [0] $ (VCC)
// \uart_rx1|Add0~1  = CARRY(\uart_rx1|cnt [0])

	.dataa(\uart_rx1|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx1|Add0~0_combout ),
	.cout(\uart_rx1|Add0~1 ));
// synopsys translate_off
defparam \uart_rx1|Add0~0 .lut_mask = 16'h55AA;
defparam \uart_rx1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \uart_rx1|cnt~7 (
// Equation(s):
// \uart_rx1|cnt~7_combout  = (\uart_rx1|Add0~0_combout  & (!\uart_rx1|flag~q  & (!\uart_rx1|always1~2_combout  & !\uart_rx1|always1~3_combout )))

	.dataa(\uart_rx1|Add0~0_combout ),
	.datab(\uart_rx1|flag~q ),
	.datac(\uart_rx1|always1~2_combout ),
	.datad(\uart_rx1|always1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt~7 .lut_mask = 16'h0002;
defparam \uart_rx1|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneive_lcell_comb \uart_rx1|data[7]~2 (
// Equation(s):
// \uart_rx1|data[7]~2_combout  = (!\uart_rx1|begin_bit~q ) # (!\uart_rx1|flag~q )

	.dataa(\uart_rx1|flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|begin_bit~q ),
	.cin(gnd),
	.combout(\uart_rx1|data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|data[7]~2 .lut_mask = 16'h55FF;
defparam \uart_rx1|data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \uart_rx1|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt[0] .is_wysiwyg = "true";
defparam \uart_rx1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \uart_rx1|Add0~2 (
// Equation(s):
// \uart_rx1|Add0~2_combout  = (\uart_rx1|cnt [1] & (!\uart_rx1|Add0~1 )) # (!\uart_rx1|cnt [1] & ((\uart_rx1|Add0~1 ) # (GND)))
// \uart_rx1|Add0~3  = CARRY((!\uart_rx1|Add0~1 ) # (!\uart_rx1|cnt [1]))

	.dataa(gnd),
	.datab(\uart_rx1|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx1|Add0~1 ),
	.combout(\uart_rx1|Add0~2_combout ),
	.cout(\uart_rx1|Add0~3 ));
// synopsys translate_off
defparam \uart_rx1|Add0~2 .lut_mask = 16'h3C3F;
defparam \uart_rx1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \uart_rx1|cnt~8 (
// Equation(s):
// \uart_rx1|cnt~8_combout  = (\uart_rx1|Add0~2_combout  & (!\uart_rx1|flag~q  & (!\uart_rx1|always1~2_combout  & !\uart_rx1|always1~3_combout )))

	.dataa(\uart_rx1|Add0~2_combout ),
	.datab(\uart_rx1|flag~q ),
	.datac(\uart_rx1|always1~2_combout ),
	.datad(\uart_rx1|always1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt~8 .lut_mask = 16'h0002;
defparam \uart_rx1|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \uart_rx1|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt~8_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt[1] .is_wysiwyg = "true";
defparam \uart_rx1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \uart_rx1|Add0~4 (
// Equation(s):
// \uart_rx1|Add0~4_combout  = (\uart_rx1|cnt [2] & (\uart_rx1|Add0~3  $ (GND))) # (!\uart_rx1|cnt [2] & (!\uart_rx1|Add0~3  & VCC))
// \uart_rx1|Add0~5  = CARRY((\uart_rx1|cnt [2] & !\uart_rx1|Add0~3 ))

	.dataa(gnd),
	.datab(\uart_rx1|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx1|Add0~3 ),
	.combout(\uart_rx1|Add0~4_combout ),
	.cout(\uart_rx1|Add0~5 ));
// synopsys translate_off
defparam \uart_rx1|Add0~4 .lut_mask = 16'hC30C;
defparam \uart_rx1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \uart_rx1|cnt~6 (
// Equation(s):
// \uart_rx1|cnt~6_combout  = (\uart_rx1|Add0~4_combout  & (!\uart_rx1|flag~q  & (!\uart_rx1|always1~2_combout  & !\uart_rx1|always1~3_combout )))

	.dataa(\uart_rx1|Add0~4_combout ),
	.datab(\uart_rx1|flag~q ),
	.datac(\uart_rx1|always1~2_combout ),
	.datad(\uart_rx1|always1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt~6 .lut_mask = 16'h0002;
defparam \uart_rx1|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \uart_rx1|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt[2] .is_wysiwyg = "true";
defparam \uart_rx1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \uart_rx1|Add0~6 (
// Equation(s):
// \uart_rx1|Add0~6_combout  = (\uart_rx1|cnt [3] & (!\uart_rx1|Add0~5 )) # (!\uart_rx1|cnt [3] & ((\uart_rx1|Add0~5 ) # (GND)))
// \uart_rx1|Add0~7  = CARRY((!\uart_rx1|Add0~5 ) # (!\uart_rx1|cnt [3]))

	.dataa(\uart_rx1|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx1|Add0~5 ),
	.combout(\uart_rx1|Add0~6_combout ),
	.cout(\uart_rx1|Add0~7 ));
// synopsys translate_off
defparam \uart_rx1|Add0~6 .lut_mask = 16'h5A5F;
defparam \uart_rx1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \uart_rx1|cnt~5 (
// Equation(s):
// \uart_rx1|cnt~5_combout  = (\uart_rx1|flag~q ) # ((\uart_rx1|Add0~6_combout  & (!\uart_rx1|always1~2_combout  & !\uart_rx1|always1~3_combout )))

	.dataa(\uart_rx1|Add0~6_combout ),
	.datab(\uart_rx1|flag~q ),
	.datac(\uart_rx1|always1~2_combout ),
	.datad(\uart_rx1|always1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt~5 .lut_mask = 16'hCCCE;
defparam \uart_rx1|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N27
dffeas \uart_rx1|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt[3] .is_wysiwyg = "true";
defparam \uart_rx1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \uart_rx1|Add0~8 (
// Equation(s):
// \uart_rx1|Add0~8_combout  = (\uart_rx1|cnt [4] & (\uart_rx1|Add0~7  $ (GND))) # (!\uart_rx1|cnt [4] & (!\uart_rx1|Add0~7  & VCC))
// \uart_rx1|Add0~9  = CARRY((\uart_rx1|cnt [4] & !\uart_rx1|Add0~7 ))

	.dataa(\uart_rx1|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx1|Add0~7 ),
	.combout(\uart_rx1|Add0~8_combout ),
	.cout(\uart_rx1|Add0~9 ));
// synopsys translate_off
defparam \uart_rx1|Add0~8 .lut_mask = 16'hA50A;
defparam \uart_rx1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneive_lcell_comb \uart_rx1|cnt~4 (
// Equation(s):
// \uart_rx1|cnt~4_combout  = (\uart_rx1|flag~q ) # ((!\uart_rx1|always1~2_combout  & (\uart_rx1|Add0~8_combout  & !\uart_rx1|always1~3_combout )))

	.dataa(\uart_rx1|always1~2_combout ),
	.datab(\uart_rx1|Add0~8_combout ),
	.datac(\uart_rx1|flag~q ),
	.datad(\uart_rx1|always1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt~4 .lut_mask = 16'hF0F4;
defparam \uart_rx1|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \uart_rx1|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt[4] .is_wysiwyg = "true";
defparam \uart_rx1|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \uart_rx1|Add0~10 (
// Equation(s):
// \uart_rx1|Add0~10_combout  = (\uart_rx1|cnt [5] & (!\uart_rx1|Add0~9 )) # (!\uart_rx1|cnt [5] & ((\uart_rx1|Add0~9 ) # (GND)))
// \uart_rx1|Add0~11  = CARRY((!\uart_rx1|Add0~9 ) # (!\uart_rx1|cnt [5]))

	.dataa(gnd),
	.datab(\uart_rx1|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx1|Add0~9 ),
	.combout(\uart_rx1|Add0~10_combout ),
	.cout(\uart_rx1|Add0~11 ));
// synopsys translate_off
defparam \uart_rx1|Add0~10 .lut_mask = 16'h3C3F;
defparam \uart_rx1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \uart_rx1|cnt~3 (
// Equation(s):
// \uart_rx1|cnt~3_combout  = (!\uart_rx1|always1~2_combout  & (!\uart_rx1|flag~q  & (\uart_rx1|Add0~10_combout  & !\uart_rx1|always1~3_combout )))

	.dataa(\uart_rx1|always1~2_combout ),
	.datab(\uart_rx1|flag~q ),
	.datac(\uart_rx1|Add0~10_combout ),
	.datad(\uart_rx1|always1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt~3 .lut_mask = 16'h0010;
defparam \uart_rx1|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \uart_rx1|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt[5] .is_wysiwyg = "true";
defparam \uart_rx1|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \uart_rx1|always1~1 (
// Equation(s):
// \uart_rx1|always1~1_combout  = (!\uart_rx1|cnt [3] & (!\uart_rx1|cnt [2] & (\uart_rx1|cnt [4] & \uart_rx1|cnt [5])))

	.dataa(\uart_rx1|cnt [3]),
	.datab(\uart_rx1|cnt [2]),
	.datac(\uart_rx1|cnt [4]),
	.datad(\uart_rx1|cnt [5]),
	.cin(gnd),
	.combout(\uart_rx1|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|always1~1 .lut_mask = 16'h1000;
defparam \uart_rx1|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \uart_rx1|Add0~12 (
// Equation(s):
// \uart_rx1|Add0~12_combout  = (\uart_rx1|cnt [6] & (\uart_rx1|Add0~11  $ (GND))) # (!\uart_rx1|cnt [6] & (!\uart_rx1|Add0~11  & VCC))
// \uart_rx1|Add0~13  = CARRY((\uart_rx1|cnt [6] & !\uart_rx1|Add0~11 ))

	.dataa(gnd),
	.datab(\uart_rx1|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx1|Add0~11 ),
	.combout(\uart_rx1|Add0~12_combout ),
	.cout(\uart_rx1|Add0~13 ));
// synopsys translate_off
defparam \uart_rx1|Add0~12 .lut_mask = 16'hC30C;
defparam \uart_rx1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cycloneive_lcell_comb \uart_rx1|cnt~2 (
// Equation(s):
// \uart_rx1|cnt~2_combout  = (\uart_rx1|flag~q ) # ((!\uart_rx1|always1~2_combout  & (\uart_rx1|Add0~12_combout  & !\uart_rx1|always1~3_combout )))

	.dataa(\uart_rx1|always1~2_combout ),
	.datab(\uart_rx1|Add0~12_combout ),
	.datac(\uart_rx1|flag~q ),
	.datad(\uart_rx1|always1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt~2 .lut_mask = 16'hF0F4;
defparam \uart_rx1|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \uart_rx1|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt[6] .is_wysiwyg = "true";
defparam \uart_rx1|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \uart_rx1|Add0~14 (
// Equation(s):
// \uart_rx1|Add0~14_combout  = (\uart_rx1|cnt [7] & (!\uart_rx1|Add0~13 )) # (!\uart_rx1|cnt [7] & ((\uart_rx1|Add0~13 ) # (GND)))
// \uart_rx1|Add0~15  = CARRY((!\uart_rx1|Add0~13 ) # (!\uart_rx1|cnt [7]))

	.dataa(gnd),
	.datab(\uart_rx1|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx1|Add0~13 ),
	.combout(\uart_rx1|Add0~14_combout ),
	.cout(\uart_rx1|Add0~15 ));
// synopsys translate_off
defparam \uart_rx1|Add0~14 .lut_mask = 16'h3C3F;
defparam \uart_rx1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \uart_rx1|cnt~1 (
// Equation(s):
// \uart_rx1|cnt~1_combout  = (\uart_rx1|flag~q ) # ((!\uart_rx1|always1~2_combout  & (\uart_rx1|Add0~14_combout  & !\uart_rx1|always1~3_combout )))

	.dataa(\uart_rx1|always1~2_combout ),
	.datab(\uart_rx1|Add0~14_combout ),
	.datac(\uart_rx1|flag~q ),
	.datad(\uart_rx1|always1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt~1 .lut_mask = 16'hF0F4;
defparam \uart_rx1|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N17
dffeas \uart_rx1|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt[7] .is_wysiwyg = "true";
defparam \uart_rx1|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \uart_rx1|Add0~16 (
// Equation(s):
// \uart_rx1|Add0~16_combout  = \uart_rx1|Add0~15  $ (!\uart_rx1|cnt [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|cnt [8]),
	.cin(\uart_rx1|Add0~15 ),
	.combout(\uart_rx1|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|Add0~16 .lut_mask = 16'hF00F;
defparam \uart_rx1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \uart_rx1|cnt~0 (
// Equation(s):
// \uart_rx1|cnt~0_combout  = (\uart_rx1|Add0~16_combout  & (!\uart_rx1|flag~q  & (!\uart_rx1|always1~2_combout  & !\uart_rx1|always1~3_combout )))

	.dataa(\uart_rx1|Add0~16_combout ),
	.datab(\uart_rx1|flag~q ),
	.datac(\uart_rx1|always1~2_combout ),
	.datad(\uart_rx1|always1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt~0 .lut_mask = 16'h0002;
defparam \uart_rx1|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \uart_rx1|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt[8] .is_wysiwyg = "true";
defparam \uart_rx1|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \uart_rx1|always1~0 (
// Equation(s):
// \uart_rx1|always1~0_combout  = (\uart_rx1|begin_bit~q  & (\uart_rx1|cnt [7] & (!\uart_rx1|cnt [6] & \uart_rx1|cnt [8])))

	.dataa(\uart_rx1|begin_bit~q ),
	.datab(\uart_rx1|cnt [7]),
	.datac(\uart_rx1|cnt [6]),
	.datad(\uart_rx1|cnt [8]),
	.cin(gnd),
	.combout(\uart_rx1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|always1~0 .lut_mask = 16'h0800;
defparam \uart_rx1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \uart_rx1|always1~2 (
// Equation(s):
// \uart_rx1|always1~2_combout  = (\uart_rx1|cnt [0] & (!\uart_rx1|cnt [1] & (\uart_rx1|always1~1_combout  & \uart_rx1|always1~0_combout )))

	.dataa(\uart_rx1|cnt [0]),
	.datab(\uart_rx1|cnt [1]),
	.datac(\uart_rx1|always1~1_combout ),
	.datad(\uart_rx1|always1~0_combout ),
	.cin(gnd),
	.combout(\uart_rx1|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|always1~2 .lut_mask = 16'h2000;
defparam \uart_rx1|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N30
cycloneive_lcell_comb \uart_rx1|flag~0 (
// Equation(s):
// \uart_rx1|flag~0_combout  = (!\uart_rx1|flag~q  & ((\uart_rx1|always1~2_combout ) # (\uart_rx1|always1~3_combout )))

	.dataa(\uart_rx1|always1~2_combout ),
	.datab(gnd),
	.datac(\uart_rx1|flag~q ),
	.datad(\uart_rx1|always1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx1|flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|flag~0 .lut_mask = 16'h0F0A;
defparam \uart_rx1|flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N31
dffeas \uart_rx1|flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|flag .is_wysiwyg = "true";
defparam \uart_rx1|flag .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N31
dffeas \uart_rx1|cnt2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt2[0] .is_wysiwyg = "true";
defparam \uart_rx1|cnt2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \uart_rx1|cnt2~3 (
// Equation(s):
// \uart_rx1|cnt2~3_combout  = (\uart_rx1|begin_bit~q  & (\uart_rx1|Equal1~0_combout  & (\uart_rx1|cnt2 [0] $ (\uart_rx1|cnt2 [1]))))

	.dataa(\uart_rx1|cnt2 [0]),
	.datab(\uart_rx1|begin_bit~q ),
	.datac(\uart_rx1|cnt2 [1]),
	.datad(\uart_rx1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt2~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt2~3 .lut_mask = 16'h4800;
defparam \uart_rx1|cnt2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \uart_rx1|cnt2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt2~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt2[1] .is_wysiwyg = "true";
defparam \uart_rx1|cnt2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \uart_rx1|Add1~0 (
// Equation(s):
// \uart_rx1|Add1~0_combout  = \uart_rx1|cnt2 [2] $ (((\uart_rx1|cnt2 [0] & \uart_rx1|cnt2 [1])))

	.dataa(gnd),
	.datab(\uart_rx1|cnt2 [2]),
	.datac(\uart_rx1|cnt2 [0]),
	.datad(\uart_rx1|cnt2 [1]),
	.cin(gnd),
	.combout(\uart_rx1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|Add1~0 .lut_mask = 16'h3CCC;
defparam \uart_rx1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \uart_rx1|cnt2~0 (
// Equation(s):
// \uart_rx1|cnt2~0_combout  = (\uart_rx1|Add1~0_combout  & (\uart_rx1|begin_bit~q  & \uart_rx1|Equal1~0_combout ))

	.dataa(\uart_rx1|Add1~0_combout ),
	.datab(gnd),
	.datac(\uart_rx1|begin_bit~q ),
	.datad(\uart_rx1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt2~0 .lut_mask = 16'hA000;
defparam \uart_rx1|cnt2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N5
dffeas \uart_rx1|cnt2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt2[2] .is_wysiwyg = "true";
defparam \uart_rx1|cnt2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \uart_rx1|Add1~1 (
// Equation(s):
// \uart_rx1|Add1~1_combout  = \uart_rx1|cnt2 [3] $ (((\uart_rx1|cnt2 [0] & (\uart_rx1|cnt2 [2] & \uart_rx1|cnt2 [1]))))

	.dataa(\uart_rx1|cnt2 [0]),
	.datab(\uart_rx1|cnt2 [3]),
	.datac(\uart_rx1|cnt2 [2]),
	.datad(\uart_rx1|cnt2 [1]),
	.cin(gnd),
	.combout(\uart_rx1|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|Add1~1 .lut_mask = 16'h6CCC;
defparam \uart_rx1|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \uart_rx1|cnt2~2 (
// Equation(s):
// \uart_rx1|cnt2~2_combout  = (\uart_rx1|Add1~1_combout  & (\uart_rx1|begin_bit~q  & \uart_rx1|Equal1~0_combout ))

	.dataa(\uart_rx1|Add1~1_combout ),
	.datab(gnd),
	.datac(\uart_rx1|begin_bit~q ),
	.datad(\uart_rx1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt2~2 .lut_mask = 16'hA000;
defparam \uart_rx1|cnt2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \uart_rx1|cnt2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|cnt2~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|cnt2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|cnt2[3] .is_wysiwyg = "true";
defparam \uart_rx1|cnt2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \uart_rx1|Equal1~0 (
// Equation(s):
// \uart_rx1|Equal1~0_combout  = (\uart_rx1|cnt2 [0]) # (((\uart_rx1|cnt2 [2]) # (!\uart_rx1|cnt2 [1])) # (!\uart_rx1|cnt2 [3]))

	.dataa(\uart_rx1|cnt2 [0]),
	.datab(\uart_rx1|cnt2 [3]),
	.datac(\uart_rx1|cnt2 [2]),
	.datad(\uart_rx1|cnt2 [1]),
	.cin(gnd),
	.combout(\uart_rx1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|Equal1~0 .lut_mask = 16'hFBFF;
defparam \uart_rx1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \uart_rx1|irq~2 (
// Equation(s):
// \uart_rx1|irq~2_combout  = (\uart_rx1|Equal1~0_combout ) # (!\uart_rx1|begin_bit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx1|begin_bit~q ),
	.datad(\uart_rx1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_rx1|irq~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|irq~2 .lut_mask = 16'hFF0F;
defparam \uart_rx1|irq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N9
dffeas \uart_rx1|begin_bit (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx1|irq~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx1|flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|begin_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|begin_bit .is_wysiwyg = "true";
defparam \uart_rx1|begin_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \uart_rx1|cnt[8]~9 (
// Equation(s):
// \uart_rx1|cnt[8]~9_combout  = (\uart_rx1|rx_2~q  & !\uart_rx1|begin_bit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx1|rx_2~q ),
	.datad(\uart_rx1|begin_bit~q ),
	.cin(gnd),
	.combout(\uart_rx1|cnt[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt[8]~9 .lut_mask = 16'h00F0;
defparam \uart_rx1|cnt[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \uart_rx1|cnt[8]~10 (
// Equation(s):
// \uart_rx1|cnt[8]~10_combout  = (\uart_rx1|flag~q ) # ((\uart_rx1|always1~2_combout ) # ((\uart_rx1|cnt[8]~9_combout  & \uart_rx1|last~2_combout )))

	.dataa(\uart_rx1|cnt[8]~9_combout ),
	.datab(\uart_rx1|flag~q ),
	.datac(\uart_rx1|last~2_combout ),
	.datad(\uart_rx1|always1~2_combout ),
	.cin(gnd),
	.combout(\uart_rx1|cnt[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|cnt[8]~10 .lut_mask = 16'hFFEC;
defparam \uart_rx1|cnt[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \uart_rx1|last~1 (
// Equation(s):
// \uart_rx1|last~1_combout  = (\rst~input_o  & (\uart_rx1|last~1_combout )) # (!\rst~input_o  & ((!\uart_rx1|rx_2~q )))

	.dataa(\uart_rx1|last~1_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\uart_rx1|rx_2~q ),
	.cin(gnd),
	.combout(\uart_rx1|last~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|last~1 .lut_mask = 16'hA0AF;
defparam \uart_rx1|last~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneive_lcell_comb \uart_rx1|last~3 (
// Equation(s):
// \uart_rx1|last~3_combout  = \uart_rx1|last~1_combout  $ (((\uart_rx1|cnt[8]~10_combout  & ((\uart_rx1|last~2_combout ))) # (!\uart_rx1|cnt[8]~10_combout  & (!\uart_rx1|rx_2~q ))))

	.dataa(\uart_rx1|rx_2~q ),
	.datab(\uart_rx1|cnt[8]~10_combout ),
	.datac(\uart_rx1|last~2_combout ),
	.datad(\uart_rx1|last~1_combout ),
	.cin(gnd),
	.combout(\uart_rx1|last~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|last~3 .lut_mask = 16'h2ED1;
defparam \uart_rx1|last~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N7
dffeas \uart_rx1|last~_emulated (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|last~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|last~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|last~_emulated .is_wysiwyg = "true";
defparam \uart_rx1|last~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \uart_rx1|last~2 (
// Equation(s):
// \uart_rx1|last~2_combout  = (\rst~input_o  & (\uart_rx1|last~_emulated_q  $ (((\uart_rx1|last~1_combout ))))) # (!\rst~input_o  & (((!\uart_rx1|rx_2~q ))))

	.dataa(\uart_rx1|last~_emulated_q ),
	.datab(\uart_rx1|rx_2~q ),
	.datac(\rst~input_o ),
	.datad(\uart_rx1|last~1_combout ),
	.cin(gnd),
	.combout(\uart_rx1|last~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|last~2 .lut_mask = 16'h53A3;
defparam \uart_rx1|last~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \uart_rx1|always1~3 (
// Equation(s):
// \uart_rx1|always1~3_combout  = (\uart_rx1|rx_2~q  & (\uart_rx1|last~2_combout  & !\uart_rx1|begin_bit~q ))

	.dataa(\uart_rx1|rx_2~q ),
	.datab(gnd),
	.datac(\uart_rx1|last~2_combout ),
	.datad(\uart_rx1|begin_bit~q ),
	.cin(gnd),
	.combout(\uart_rx1|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|always1~3 .lut_mask = 16'h00A0;
defparam \uart_rx1|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \uart_rx1|irq~0 (
// Equation(s):
// \uart_rx1|irq~0_combout  = (\uart_rx1|flag~q ) # ((\uart_rx1|irq~q  & ((\uart_rx1|always1~3_combout ) # (\uart_rx1|always1~2_combout ))))

	.dataa(\uart_rx1|always1~3_combout ),
	.datab(\uart_rx1|irq~q ),
	.datac(\uart_rx1|flag~q ),
	.datad(\uart_rx1|always1~2_combout ),
	.cin(gnd),
	.combout(\uart_rx1|irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|irq~0 .lut_mask = 16'hFCF8;
defparam \uart_rx1|irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cycloneive_lcell_comb \uart_rx1|irq~1 (
// Equation(s):
// \uart_rx1|irq~1_combout  = (\uart_rx1|irq~0_combout  & ((\uart_rx1|irq~q ) # ((!\uart_rx1|Equal1~0_combout  & \uart_rx1|begin_bit~q ))))

	.dataa(\uart_rx1|irq~0_combout ),
	.datab(\uart_rx1|Equal1~0_combout ),
	.datac(\uart_rx1|irq~q ),
	.datad(\uart_rx1|begin_bit~q ),
	.cin(gnd),
	.combout(\uart_rx1|irq~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|irq~1 .lut_mask = 16'hA2A0;
defparam \uart_rx1|irq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N27
dffeas \uart_rx1|irq (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|irq~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|irq .is_wysiwyg = "true";
defparam \uart_rx1|irq .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N13
dffeas flag2(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx1|irq~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag2~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag2.is_wysiwyg = "true";
defparam flag2.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \wrreq~0 (
// Equation(s):
// \wrreq~0_combout  = (!\flag2~q  & ((\wrreq~q ) # (\uart_rx1|irq~q )))

	.dataa(\flag2~q ),
	.datab(gnd),
	.datac(\wrreq~q ),
	.datad(\uart_rx1|irq~q ),
	.cin(gnd),
	.combout(\wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \wrreq~0 .lut_mask = 16'h5550;
defparam \wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas wrreq(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wrreq~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreq.is_wysiwyg = "true";
defparam wrreq.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\rdreq~q  & ((\flag.0011~q ) # ((\flag.0010~q ) # (!\flag.0000~q ))))

	.dataa(\flag.0011~q ),
	.datab(\flag.0000~q ),
	.datac(\flag.0010~q ),
	.datad(\rdreq~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hFB00;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout ) # ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & !\flag.0000~q ))

	.dataa(\Selector0~0_combout ),
	.datab(gnd),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\flag.0000~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hAAFA;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas rdreq(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rdreq~q ),
	.prn(vcc));
// synopsys translate_off
defparam rdreq.is_wysiwyg = "true";
defparam rdreq.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\wrreq~q  & !\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wrreq~q ),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h00F0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\wrreq~q  & (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  $ (((!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (!\rdreq~q ))))) # 
// (!\wrreq~q  & (\rdreq~q  & (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\wrreq~q ),
	.datab(\rdreq~q ),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'hC06A;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [2] & (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 16'h8000;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & VCC)))) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]))))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & (((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # (GND))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h3C6F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ((VCC)))) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (((VCC) # (!\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] $ (!\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ (((\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  & ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # ((GND))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] $ 
// (\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 16'h5A6F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & VCC)))) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] $ (((VCC) # (!\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]))))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 16'hC309;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9] $ (((\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT  & (((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]) # (GND))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .lut_mask = 16'h3C6F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & VCC)))) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] $ (((VCC) # (!\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]))))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .lut_mask = 16'hC309;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11] $ (((\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT  & (((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]) # (GND))))
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11])) # (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .lut_mask = 16'h3C6F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout  = \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] $ 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT )

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .lut_mask = 16'hA5A5;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12] & (!\rdreq~q  & (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q 
//  & \wrreq~q )))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datab(\rdreq~q ),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\wrreq~q ),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h2000;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [7] & (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6])))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h8000;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [9] & (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10] & \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11])))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout  & (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  & \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout )))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 16'h8000;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ) # ((!\rdreq~q  & \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ))

	.dataa(gnd),
	.datab(\rdreq~q ),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 .lut_mask = 16'hFF30;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]) # 
// ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) # ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]) # 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9])))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [9]),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFFE;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .lut_mask = 16'hF0FF;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFFE;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]) # 
// (((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]) # (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11])) # (!\rdreq~q ))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [10]),
	.datab(\rdreq~q ),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [12]),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [11]),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFB;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ) # 
// ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ) # (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout )))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout ),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .lut_mask = 16'hFFFE;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout  = (\wrreq~q ) # ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # ((\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout )))

	.dataa(\wrreq~q ),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4_combout ),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 .lut_mask = 16'hFEEE;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (!\flag.0000~q  & \fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(gnd),
	.datab(\flag.0000~q ),
	.datac(gnd),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h3300;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \flag.0001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag.0001 .is_wysiwyg = "true";
defparam \flag.0001 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \flag.0010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\flag.0001~q ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag.0010 .is_wysiwyg = "true";
defparam \flag.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \uart_tx1|Data[7]~0 (
// Equation(s):
// \uart_tx1|Data[7]~0_combout  = (\start~q  & !\uart_tx1|flag~q )

	.dataa(gnd),
	.datab(\start~q ),
	.datac(gnd),
	.datad(\uart_tx1|flag~q ),
	.cin(gnd),
	.combout(\uart_tx1|Data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|Data[7]~0 .lut_mask = 16'h00CC;
defparam \uart_tx1|Data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \uart_tx1|flag2~2 (
// Equation(s):
// \uart_tx1|flag2~2_combout  = (!\uart_tx1|flag2 [0] & \uart_tx1|flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_tx1|flag2 [0]),
	.datad(\uart_tx1|flag~q ),
	.cin(gnd),
	.combout(\uart_tx1|flag2~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|flag2~2 .lut_mask = 16'h0F00;
defparam \uart_tx1|flag2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \uart_tx1|Equal0~1 (
// Equation(s):
// \uart_tx1|Equal0~1_combout  = ((\uart_tx1|cnt [6]) # ((!\uart_tx1|cnt [7]) # (!\uart_tx1|cnt [5]))) # (!\uart_tx1|cnt [4])

	.dataa(\uart_tx1|cnt [4]),
	.datab(\uart_tx1|cnt [6]),
	.datac(\uart_tx1|cnt [5]),
	.datad(\uart_tx1|cnt [7]),
	.cin(gnd),
	.combout(\uart_tx1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|Equal0~1 .lut_mask = 16'hDFFF;
defparam \uart_tx1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \uart_tx1|Equal0~0 (
// Equation(s):
// \uart_tx1|Equal0~0_combout  = (\uart_tx1|cnt [3]) # ((\uart_tx1|cnt [0]) # ((\uart_tx1|cnt [2]) # (!\uart_tx1|cnt [1])))

	.dataa(\uart_tx1|cnt [3]),
	.datab(\uart_tx1|cnt [0]),
	.datac(\uart_tx1|cnt [2]),
	.datad(\uart_tx1|cnt [1]),
	.cin(gnd),
	.combout(\uart_tx1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|Equal0~0 .lut_mask = 16'hFEFF;
defparam \uart_tx1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \uart_tx1|tx~3 (
// Equation(s):
// \uart_tx1|tx~3_combout  = (\uart_tx1|flag~q  & (\uart_tx1|cnt [8] & (!\uart_tx1|Equal0~1_combout  & !\uart_tx1|Equal0~0_combout )))

	.dataa(\uart_tx1|flag~q ),
	.datab(\uart_tx1|cnt [8]),
	.datac(\uart_tx1|Equal0~1_combout ),
	.datad(\uart_tx1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_tx1|tx~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|tx~3 .lut_mask = 16'h0008;
defparam \uart_tx1|tx~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \uart_tx1|tx~4 (
// Equation(s):
// \uart_tx1|tx~4_combout  = (\uart_tx1|tx~3_combout ) # ((\start~q  & !\uart_tx1|flag~q ))

	.dataa(gnd),
	.datab(\start~q ),
	.datac(\uart_tx1|flag~q ),
	.datad(\uart_tx1|tx~3_combout ),
	.cin(gnd),
	.combout(\uart_tx1|tx~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|tx~4 .lut_mask = 16'hFF0C;
defparam \uart_tx1|tx~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \uart_tx1|flag2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|flag2~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx1|tx~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|flag2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|flag2[0] .is_wysiwyg = "true";
defparam \uart_tx1|flag2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \uart_tx1|Add0~0 (
// Equation(s):
// \uart_tx1|Add0~0_combout  = \uart_tx1|flag2 [3] $ (((\uart_tx1|flag2 [2] & (\uart_tx1|flag2 [1] & \uart_tx1|flag2 [0]))))

	.dataa(\uart_tx1|flag2 [3]),
	.datab(\uart_tx1|flag2 [2]),
	.datac(\uart_tx1|flag2 [1]),
	.datad(\uart_tx1|flag2 [0]),
	.cin(gnd),
	.combout(\uart_tx1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|Add0~0 .lut_mask = 16'h6AAA;
defparam \uart_tx1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \uart_tx1|flag2~0 (
// Equation(s):
// \uart_tx1|flag2~0_combout  = (\uart_tx1|Add0~0_combout  & \uart_tx1|flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_tx1|Add0~0_combout ),
	.datad(\uart_tx1|flag~q ),
	.cin(gnd),
	.combout(\uart_tx1|flag2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|flag2~0 .lut_mask = 16'hF000;
defparam \uart_tx1|flag2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \uart_tx1|flag2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|flag2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx1|tx~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|flag2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|flag2[3] .is_wysiwyg = "true";
defparam \uart_tx1|flag2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \uart_tx1|tx~2 (
// Equation(s):
// \uart_tx1|tx~2_combout  = (!\uart_tx1|flag2 [1] & \uart_tx1|flag2 [3])

	.dataa(gnd),
	.datab(\uart_tx1|flag2 [1]),
	.datac(\uart_tx1|flag2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx1|tx~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|tx~2 .lut_mask = 16'h3030;
defparam \uart_tx1|tx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \uart_tx1|busy~0 (
// Equation(s):
// \uart_tx1|busy~0_combout  = (\uart_tx1|flag~q  & ((\uart_tx1|flag2 [2]) # ((!\uart_tx1|flag2 [0]) # (!\uart_tx1|tx~2_combout ))))

	.dataa(\uart_tx1|flag2 [2]),
	.datab(\uart_tx1|flag~q ),
	.datac(\uart_tx1|tx~2_combout ),
	.datad(\uart_tx1|flag2 [0]),
	.cin(gnd),
	.combout(\uart_tx1|busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|busy~0 .lut_mask = 16'h8CCC;
defparam \uart_tx1|busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \uart_tx1|busy~1 (
// Equation(s):
// \uart_tx1|busy~1_combout  = (\uart_tx1|Data[7]~0_combout ) # ((\uart_tx1|busy~q  & ((\uart_tx1|busy~0_combout ) # (!\uart_tx1|cnt[7]~9_combout ))))

	.dataa(\uart_tx1|Data[7]~0_combout ),
	.datab(\uart_tx1|busy~0_combout ),
	.datac(\uart_tx1|busy~q ),
	.datad(\uart_tx1|cnt[7]~9_combout ),
	.cin(gnd),
	.combout(\uart_tx1|busy~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|busy~1 .lut_mask = 16'hEAFA;
defparam \uart_tx1|busy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \uart_tx1|busy (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|busy~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|busy .is_wysiwyg = "true";
defparam \uart_tx1|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\flag.0010~q ) # ((\uart_tx1|busy~q  & \flag.0011~q ))

	.dataa(\flag.0010~q ),
	.datab(\uart_tx1|busy~q ),
	.datac(\flag.0011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hEAEA;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \flag.0011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag.0011 .is_wysiwyg = "true";
defparam \flag.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\flag.0011~q  & (\uart_tx1|busy~q  & ((\flag.0000~q ) # (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) # (!\flag.0011~q  & (((\flag.0000~q ) # 
// (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ))))

	.dataa(\flag.0011~q ),
	.datab(\uart_tx1|busy~q ),
	.datac(\flag.0000~q ),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hDDD0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \flag.0000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag.0000 .is_wysiwyg = "true";
defparam \flag.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\flag.0001~q ) # ((\start~q  & ((\flag.0011~q ) # (!\flag.0000~q ))))

	.dataa(\flag.0000~q ),
	.datab(\flag.0011~q ),
	.datac(\start~q ),
	.datad(\flag.0001~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hFFD0;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas start(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start~q ),
	.prn(vcc));
// synopsys translate_off
defparam start.is_wysiwyg = "true";
defparam start.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \uart_tx1|cnt[7]~28 (
// Equation(s):
// \uart_tx1|cnt[7]~28_combout  = (\uart_tx1|flag~q ) # (\start~q )

	.dataa(\uart_tx1|flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\start~q ),
	.cin(gnd),
	.combout(\uart_tx1|cnt[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|cnt[7]~28 .lut_mask = 16'hFFAA;
defparam \uart_tx1|cnt[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \uart_tx1|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|cnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\uart_tx1|cnt[7]~9_combout ),
	.sload(gnd),
	.ena(\uart_tx1|cnt[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|cnt[0] .is_wysiwyg = "true";
defparam \uart_tx1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \uart_tx1|cnt[1]~12 (
// Equation(s):
// \uart_tx1|cnt[1]~12_combout  = (\uart_tx1|cnt [1] & (!\uart_tx1|cnt[0]~11 )) # (!\uart_tx1|cnt [1] & ((\uart_tx1|cnt[0]~11 ) # (GND)))
// \uart_tx1|cnt[1]~13  = CARRY((!\uart_tx1|cnt[0]~11 ) # (!\uart_tx1|cnt [1]))

	.dataa(\uart_tx1|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx1|cnt[0]~11 ),
	.combout(\uart_tx1|cnt[1]~12_combout ),
	.cout(\uart_tx1|cnt[1]~13 ));
// synopsys translate_off
defparam \uart_tx1|cnt[1]~12 .lut_mask = 16'h5A5F;
defparam \uart_tx1|cnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \uart_tx1|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|cnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\uart_tx1|cnt[7]~9_combout ),
	.sload(gnd),
	.ena(\uart_tx1|cnt[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|cnt[1] .is_wysiwyg = "true";
defparam \uart_tx1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \uart_tx1|cnt[2]~14 (
// Equation(s):
// \uart_tx1|cnt[2]~14_combout  = (\uart_tx1|cnt [2] & (\uart_tx1|cnt[1]~13  $ (GND))) # (!\uart_tx1|cnt [2] & (!\uart_tx1|cnt[1]~13  & VCC))
// \uart_tx1|cnt[2]~15  = CARRY((\uart_tx1|cnt [2] & !\uart_tx1|cnt[1]~13 ))

	.dataa(gnd),
	.datab(\uart_tx1|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx1|cnt[1]~13 ),
	.combout(\uart_tx1|cnt[2]~14_combout ),
	.cout(\uart_tx1|cnt[2]~15 ));
// synopsys translate_off
defparam \uart_tx1|cnt[2]~14 .lut_mask = 16'hC30C;
defparam \uart_tx1|cnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N9
dffeas \uart_tx1|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|cnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\uart_tx1|cnt[7]~9_combout ),
	.sload(gnd),
	.ena(\uart_tx1|cnt[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|cnt[2] .is_wysiwyg = "true";
defparam \uart_tx1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \uart_tx1|cnt[3]~16 (
// Equation(s):
// \uart_tx1|cnt[3]~16_combout  = (\uart_tx1|cnt [3] & (!\uart_tx1|cnt[2]~15 )) # (!\uart_tx1|cnt [3] & ((\uart_tx1|cnt[2]~15 ) # (GND)))
// \uart_tx1|cnt[3]~17  = CARRY((!\uart_tx1|cnt[2]~15 ) # (!\uart_tx1|cnt [3]))

	.dataa(\uart_tx1|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx1|cnt[2]~15 ),
	.combout(\uart_tx1|cnt[3]~16_combout ),
	.cout(\uart_tx1|cnt[3]~17 ));
// synopsys translate_off
defparam \uart_tx1|cnt[3]~16 .lut_mask = 16'h5A5F;
defparam \uart_tx1|cnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N11
dffeas \uart_tx1|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|cnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\uart_tx1|cnt[7]~9_combout ),
	.sload(gnd),
	.ena(\uart_tx1|cnt[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|cnt[3] .is_wysiwyg = "true";
defparam \uart_tx1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \uart_tx1|cnt[4]~18 (
// Equation(s):
// \uart_tx1|cnt[4]~18_combout  = (\uart_tx1|cnt [4] & (\uart_tx1|cnt[3]~17  $ (GND))) # (!\uart_tx1|cnt [4] & (!\uart_tx1|cnt[3]~17  & VCC))
// \uart_tx1|cnt[4]~19  = CARRY((\uart_tx1|cnt [4] & !\uart_tx1|cnt[3]~17 ))

	.dataa(\uart_tx1|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx1|cnt[3]~17 ),
	.combout(\uart_tx1|cnt[4]~18_combout ),
	.cout(\uart_tx1|cnt[4]~19 ));
// synopsys translate_off
defparam \uart_tx1|cnt[4]~18 .lut_mask = 16'hA50A;
defparam \uart_tx1|cnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \uart_tx1|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|cnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\uart_tx1|cnt[7]~9_combout ),
	.sload(gnd),
	.ena(\uart_tx1|cnt[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|cnt[4] .is_wysiwyg = "true";
defparam \uart_tx1|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \uart_tx1|cnt[5]~20 (
// Equation(s):
// \uart_tx1|cnt[5]~20_combout  = (\uart_tx1|cnt [5] & (!\uart_tx1|cnt[4]~19 )) # (!\uart_tx1|cnt [5] & ((\uart_tx1|cnt[4]~19 ) # (GND)))
// \uart_tx1|cnt[5]~21  = CARRY((!\uart_tx1|cnt[4]~19 ) # (!\uart_tx1|cnt [5]))

	.dataa(gnd),
	.datab(\uart_tx1|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx1|cnt[4]~19 ),
	.combout(\uart_tx1|cnt[5]~20_combout ),
	.cout(\uart_tx1|cnt[5]~21 ));
// synopsys translate_off
defparam \uart_tx1|cnt[5]~20 .lut_mask = 16'h3C3F;
defparam \uart_tx1|cnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \uart_tx1|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|cnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\uart_tx1|cnt[7]~9_combout ),
	.sload(gnd),
	.ena(\uart_tx1|cnt[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|cnt[5] .is_wysiwyg = "true";
defparam \uart_tx1|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \uart_tx1|cnt[6]~22 (
// Equation(s):
// \uart_tx1|cnt[6]~22_combout  = (\uart_tx1|cnt [6] & (\uart_tx1|cnt[5]~21  $ (GND))) # (!\uart_tx1|cnt [6] & (!\uart_tx1|cnt[5]~21  & VCC))
// \uart_tx1|cnt[6]~23  = CARRY((\uart_tx1|cnt [6] & !\uart_tx1|cnt[5]~21 ))

	.dataa(gnd),
	.datab(\uart_tx1|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx1|cnt[5]~21 ),
	.combout(\uart_tx1|cnt[6]~22_combout ),
	.cout(\uart_tx1|cnt[6]~23 ));
// synopsys translate_off
defparam \uart_tx1|cnt[6]~22 .lut_mask = 16'hC30C;
defparam \uart_tx1|cnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \uart_tx1|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|cnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\uart_tx1|cnt[7]~9_combout ),
	.sload(gnd),
	.ena(\uart_tx1|cnt[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|cnt[6] .is_wysiwyg = "true";
defparam \uart_tx1|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \uart_tx1|cnt[7]~24 (
// Equation(s):
// \uart_tx1|cnt[7]~24_combout  = (\uart_tx1|cnt [7] & (!\uart_tx1|cnt[6]~23 )) # (!\uart_tx1|cnt [7] & ((\uart_tx1|cnt[6]~23 ) # (GND)))
// \uart_tx1|cnt[7]~25  = CARRY((!\uart_tx1|cnt[6]~23 ) # (!\uart_tx1|cnt [7]))

	.dataa(gnd),
	.datab(\uart_tx1|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_tx1|cnt[6]~23 ),
	.combout(\uart_tx1|cnt[7]~24_combout ),
	.cout(\uart_tx1|cnt[7]~25 ));
// synopsys translate_off
defparam \uart_tx1|cnt[7]~24 .lut_mask = 16'h3C3F;
defparam \uart_tx1|cnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \uart_tx1|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|cnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\uart_tx1|cnt[7]~9_combout ),
	.sload(gnd),
	.ena(\uart_tx1|cnt[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|cnt[7] .is_wysiwyg = "true";
defparam \uart_tx1|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \uart_tx1|cnt[8]~26 (
// Equation(s):
// \uart_tx1|cnt[8]~26_combout  = \uart_tx1|cnt [8] $ (!\uart_tx1|cnt[7]~25 )

	.dataa(gnd),
	.datab(\uart_tx1|cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_tx1|cnt[7]~25 ),
	.combout(\uart_tx1|cnt[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|cnt[8]~26 .lut_mask = 16'hC3C3;
defparam \uart_tx1|cnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \uart_tx1|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|cnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\uart_tx1|cnt[7]~9_combout ),
	.sload(gnd),
	.ena(\uart_tx1|cnt[7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|cnt[8] .is_wysiwyg = "true";
defparam \uart_tx1|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \uart_tx1|cnt[7]~9 (
// Equation(s):
// \uart_tx1|cnt[7]~9_combout  = ((\uart_tx1|cnt [8] & (!\uart_tx1|Equal0~1_combout  & !\uart_tx1|Equal0~0_combout ))) # (!\uart_tx1|flag~q )

	.dataa(\uart_tx1|flag~q ),
	.datab(\uart_tx1|cnt [8]),
	.datac(\uart_tx1|Equal0~1_combout ),
	.datad(\uart_tx1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_tx1|cnt[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|cnt[7]~9 .lut_mask = 16'h555D;
defparam \uart_tx1|cnt[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \uart_tx1|flag~2 (
// Equation(s):
// \uart_tx1|flag~2_combout  = ((\uart_tx1|busy~0_combout ) # ((\start~q  & !\uart_tx1|flag~q ))) # (!\uart_tx1|cnt[7]~9_combout )

	.dataa(\uart_tx1|cnt[7]~9_combout ),
	.datab(\start~q ),
	.datac(\uart_tx1|flag~q ),
	.datad(\uart_tx1|busy~0_combout ),
	.cin(gnd),
	.combout(\uart_tx1|flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|flag~2 .lut_mask = 16'hFF5D;
defparam \uart_tx1|flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \uart_tx1|flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|flag~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|flag .is_wysiwyg = "true";
defparam \uart_tx1|flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \uart_tx1|flag2~1 (
// Equation(s):
// \uart_tx1|flag2~1_combout  = (\uart_tx1|flag~q  & (\uart_tx1|flag2 [1] $ (\uart_tx1|flag2 [0])))

	.dataa(gnd),
	.datab(\uart_tx1|flag~q ),
	.datac(\uart_tx1|flag2 [1]),
	.datad(\uart_tx1|flag2 [0]),
	.cin(gnd),
	.combout(\uart_tx1|flag2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|flag2~1 .lut_mask = 16'h0CC0;
defparam \uart_tx1|flag2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \uart_tx1|flag2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|flag2~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx1|tx~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|flag2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|flag2[1] .is_wysiwyg = "true";
defparam \uart_tx1|flag2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \uart_tx1|flag2~3 (
// Equation(s):
// \uart_tx1|flag2~3_combout  = (\uart_tx1|flag~q  & (\uart_tx1|flag2 [2] $ (((\uart_tx1|flag2 [1] & \uart_tx1|flag2 [0])))))

	.dataa(\uart_tx1|flag2 [1]),
	.datab(\uart_tx1|flag~q ),
	.datac(\uart_tx1|flag2 [2]),
	.datad(\uart_tx1|flag2 [0]),
	.cin(gnd),
	.combout(\uart_tx1|flag2~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|flag2~3 .lut_mask = 16'h48C0;
defparam \uart_tx1|flag2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \uart_tx1|flag2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|flag2~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx1|tx~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|flag2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|flag2[2] .is_wysiwyg = "true";
defparam \uart_tx1|flag2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \rdreq~q )

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(\rdreq~q ),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hCC00;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \uart_rx1|outdata[7]~3 (
// Equation(s):
// \uart_rx1|outdata[7]~3_combout  = !\uart_rx1|rx_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|rx_2~q ),
	.cin(gnd),
	.combout(\uart_rx1|outdata[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|outdata[7]~3 .lut_mask = 16'h00FF;
defparam \uart_rx1|outdata[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \uart_rx1|outdata[7]~2 (
// Equation(s):
// \uart_rx1|outdata[7]~2_combout  = (\uart_rx1|flag~q  & (\uart_rx1|begin_bit~q  & \uart_rx1|Equal1~0_combout ))

	.dataa(\uart_rx1|flag~q ),
	.datab(\uart_rx1|begin_bit~q ),
	.datac(gnd),
	.datad(\uart_rx1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_rx1|outdata[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|outdata[7]~2 .lut_mask = 16'h8800;
defparam \uart_rx1|outdata[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \uart_rx1|outdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|outdata[7]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|outdata[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|outdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|outdata[7] .is_wysiwyg = "true";
defparam \uart_rx1|outdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \uart_rx1|outdata[6]~feeder (
// Equation(s):
// \uart_rx1|outdata[6]~feeder_combout  = \uart_rx1|outdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|outdata [7]),
	.cin(gnd),
	.combout(\uart_rx1|outdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|outdata[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx1|outdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \uart_rx1|outdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|outdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|outdata[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|outdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|outdata[6] .is_wysiwyg = "true";
defparam \uart_rx1|outdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \uart_rx1|data[6]~feeder (
// Equation(s):
// \uart_rx1|data[6]~feeder_combout  = \uart_rx1|outdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|outdata [6]),
	.cin(gnd),
	.combout(\uart_rx1|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|data[6]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx1|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \uart_rx1|data[7]~3 (
// Equation(s):
// \uart_rx1|data[7]~3_combout  = (\uart_rx1|flag~q  & (\uart_rx1|begin_bit~q  & !\uart_rx1|Equal1~0_combout ))

	.dataa(\uart_rx1|flag~q ),
	.datab(\uart_rx1|begin_bit~q ),
	.datac(gnd),
	.datad(\uart_rx1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\uart_rx1|data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|data[7]~3 .lut_mask = 16'h0088;
defparam \uart_rx1|data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \uart_rx1|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|data[6] .is_wysiwyg = "true";
defparam \uart_rx1|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & ((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & !\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & ((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & !\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & ((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (GND))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  & VCC))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] & !\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT )) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] & ((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ) # (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  $ (GND))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  & VCC))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] & !\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT )) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9] & ((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ) # (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  $ (GND))) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT  & VCC))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10] & !\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] & (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT )) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11] & ((\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ) # (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout  = \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT  $ (!\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .lut_mask = 16'hF00F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT 
// )) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & ((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N7
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  
// $ (GND))) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N9
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT 
// )) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & ((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N11
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  
// $ (GND))) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT 
// )) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & ((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N15
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  
// $ (GND))) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  & VCC))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] & 
// !\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT 
// )) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & ((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  
// $ (GND))) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  & VCC))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] & 
// !\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT 
// )) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9] & ((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .lut_mask = 16'h5A5F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  $ (GND))) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT  & VCC))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT  = CARRY((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10] & 
// !\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ))

	.dataa(gnd),
	.datab(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout  = (\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] & 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT )) # (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11] & 
// ((\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ) # (GND)))
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  = CARRY((!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ) # 
// (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]))

	.dataa(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ),
	.cout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 (
// Equation(s):
// \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout  = \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT  $ (!\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit 
// [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.cin(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11~COUT ),
	.combout(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ),
	.cout());
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .lut_mask = 16'hF00F;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 (
	.portawe(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\uart_tx1|Data[7]~0_combout ),
	.ena1(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\uart_rx1|data [6]}),
	.portaaddr({\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_core_clock_enable = "ena2";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .logical_ram_name = "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram|ALTSYNCRAM";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .operation_mode = "dual_port";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_out_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_first_bit_number = 6;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_first_bit_number = 6;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \uart_rx1|data[7]~feeder (
// Equation(s):
// \uart_rx1|data[7]~feeder_combout  = \uart_rx1|outdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|outdata [7]),
	.cin(gnd),
	.combout(\uart_rx1|data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|data[7]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx1|data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \uart_rx1|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|data[7] .is_wysiwyg = "true";
defparam \uart_rx1|data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 (
	.portawe(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\uart_tx1|Data[7]~0_combout ),
	.ena1(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\uart_rx1|data [7]}),
	.portaaddr({\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_core_clock_enable = "ena2";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .logical_ram_name = "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram|ALTSYNCRAM";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .operation_mode = "dual_port";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_out_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_first_bit_number = 7;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clear = "clear0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_first_bit_number = 7;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \uart_rx1|outdata[5]~feeder (
// Equation(s):
// \uart_rx1|outdata[5]~feeder_combout  = \uart_rx1|outdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|outdata [6]),
	.cin(gnd),
	.combout(\uart_rx1|outdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|outdata[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx1|outdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \uart_rx1|outdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|outdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|outdata[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|outdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|outdata[5] .is_wysiwyg = "true";
defparam \uart_rx1|outdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \uart_rx1|outdata[4]~feeder (
// Equation(s):
// \uart_rx1|outdata[4]~feeder_combout  = \uart_rx1|outdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|outdata [5]),
	.cin(gnd),
	.combout(\uart_rx1|outdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|outdata[4]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx1|outdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \uart_rx1|outdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|outdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|outdata[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|outdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|outdata[4] .is_wysiwyg = "true";
defparam \uart_rx1|outdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \uart_rx1|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx1|outdata [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx1|data[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|data[4] .is_wysiwyg = "true";
defparam \uart_rx1|data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 (
	.portawe(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\uart_tx1|Data[7]~0_combout ),
	.ena1(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\uart_rx1|data [4]}),
	.portaaddr({\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_core_clock_enable = "ena2";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .logical_ram_name = "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram|ALTSYNCRAM";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .operation_mode = "dual_port";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_first_bit_number = 4;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clear = "clear0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_first_bit_number = 4;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \uart_rx1|data[5]~feeder (
// Equation(s):
// \uart_rx1|data[5]~feeder_combout  = \uart_rx1|outdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|outdata [5]),
	.cin(gnd),
	.combout(\uart_rx1|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|data[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx1|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \uart_rx1|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|data[5] .is_wysiwyg = "true";
defparam \uart_rx1|data[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 (
	.portawe(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\uart_tx1|Data[7]~0_combout ),
	.ena1(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\uart_rx1|data [5]}),
	.portaaddr({\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_core_clock_enable = "ena2";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .logical_ram_name = "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram|ALTSYNCRAM";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .operation_mode = "dual_port";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_out_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_first_bit_number = 5;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clear = "clear0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_first_bit_number = 5;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \uart_tx1|Mux0~0 (
// Equation(s):
// \uart_tx1|Mux0~0_combout  = (\uart_tx1|flag2 [1] & (((\uart_tx1|flag2 [0])))) # (!\uart_tx1|flag2 [1] & ((\uart_tx1|flag2 [0] & ((\uart_tx1|Data [5]))) # (!\uart_tx1|flag2 [0] & (\uart_tx1|Data [4]))))

	.dataa(\uart_tx1|Data [4]),
	.datab(\uart_tx1|flag2 [1]),
	.datac(\uart_tx1|Data [5]),
	.datad(\uart_tx1|flag2 [0]),
	.cin(gnd),
	.combout(\uart_tx1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|Mux0~0 .lut_mask = 16'hFC22;
defparam \uart_tx1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \uart_tx1|Mux0~1 (
// Equation(s):
// \uart_tx1|Mux0~1_combout  = (\uart_tx1|flag2 [1] & ((\uart_tx1|Mux0~0_combout  & ((\uart_tx1|Data [7]))) # (!\uart_tx1|Mux0~0_combout  & (\uart_tx1|Data [6])))) # (!\uart_tx1|flag2 [1] & (((\uart_tx1|Mux0~0_combout ))))

	.dataa(\uart_tx1|Data [6]),
	.datab(\uart_tx1|flag2 [1]),
	.datac(\uart_tx1|Data [7]),
	.datad(\uart_tx1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\uart_tx1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|Mux0~1 .lut_mask = 16'hF388;
defparam \uart_tx1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \uart_rx1|outdata[3]~feeder (
// Equation(s):
// \uart_rx1|outdata[3]~feeder_combout  = \uart_rx1|outdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx1|outdata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx1|outdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|outdata[3]~feeder .lut_mask = 16'hF0F0;
defparam \uart_rx1|outdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \uart_rx1|outdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|outdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|outdata[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|outdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|outdata[3] .is_wysiwyg = "true";
defparam \uart_rx1|outdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \uart_rx1|outdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx1|outdata [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx1|outdata[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|outdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|outdata[2] .is_wysiwyg = "true";
defparam \uart_rx1|outdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \uart_rx1|data[2]~feeder (
// Equation(s):
// \uart_rx1|data[2]~feeder_combout  = \uart_rx1|outdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|outdata [2]),
	.cin(gnd),
	.combout(\uart_rx1|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|data[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx1|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N19
dffeas \uart_rx1|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|data[2] .is_wysiwyg = "true";
defparam \uart_rx1|data[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 (
	.portawe(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\uart_tx1|Data[7]~0_combout ),
	.ena1(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\uart_rx1|data [2]}),
	.portaaddr({\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_core_clock_enable = "ena2";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .logical_ram_name = "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram|ALTSYNCRAM";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .operation_mode = "dual_port";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_out_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_first_bit_number = 2;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_first_bit_number = 2;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \uart_rx1|data[3]~feeder (
// Equation(s):
// \uart_rx1|data[3]~feeder_combout  = \uart_rx1|outdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx1|outdata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx1|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|data[3]~feeder .lut_mask = 16'hF0F0;
defparam \uart_rx1|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \uart_rx1|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|data[3] .is_wysiwyg = "true";
defparam \uart_rx1|data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 (
	.portawe(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\uart_tx1|Data[7]~0_combout ),
	.ena1(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\uart_rx1|data [3]}),
	.portaaddr({\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_core_clock_enable = "ena2";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .logical_ram_name = "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram|ALTSYNCRAM";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .operation_mode = "dual_port";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_out_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_first_bit_number = 3;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clear = "clear0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_first_bit_number = 3;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \uart_rx1|outdata[1]~feeder (
// Equation(s):
// \uart_rx1|outdata[1]~feeder_combout  = \uart_rx1|outdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|outdata [2]),
	.cin(gnd),
	.combout(\uart_rx1|outdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|outdata[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx1|outdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \uart_rx1|outdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|outdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|outdata[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|outdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|outdata[1] .is_wysiwyg = "true";
defparam \uart_rx1|outdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \uart_rx1|outdata[0]~feeder (
// Equation(s):
// \uart_rx1|outdata[0]~feeder_combout  = \uart_rx1|outdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|outdata [1]),
	.cin(gnd),
	.combout(\uart_rx1|outdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|outdata[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx1|outdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \uart_rx1|outdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|outdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|outdata[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|outdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|outdata[0] .is_wysiwyg = "true";
defparam \uart_rx1|outdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \uart_rx1|data[0]~feeder (
// Equation(s):
// \uart_rx1|data[0]~feeder_combout  = \uart_rx1|outdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx1|outdata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx1|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|data[0]~feeder .lut_mask = 16'hF0F0;
defparam \uart_rx1|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N1
dffeas \uart_rx1|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|data[0] .is_wysiwyg = "true";
defparam \uart_rx1|data[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\uart_tx1|Data[7]~0_combout ),
	.ena1(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\uart_rx1|data [0]}),
	.portaaddr({\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram|ALTSYNCRAM";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \uart_rx1|data[1]~feeder (
// Equation(s):
// \uart_rx1|data[1]~feeder_combout  = \uart_rx1|outdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx1|outdata [1]),
	.cin(gnd),
	.combout(\uart_rx1|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx1|data[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx1|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N31
dffeas \uart_rx1|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_rx1|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx1|data[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx1|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx1|data[1] .is_wysiwyg = "true";
defparam \uart_rx1|data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 (
	.portawe(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\uart_tx1|Data[7]~0_combout ),
	.ena1(\fifo1|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(\fifo1|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena3(vcc),
	.clr0(!\rst~input_o ),
	.clr1(gnd),
	.portadatain({\uart_rx1|data [1]}),
	.portaaddr({\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [12],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [11],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [10],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [9],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\fifo1|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_core_clock_enable = "ena2";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .logical_ram_name = "fifo:fifo1|scfifo:scfifo_component|scfifo_8731:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_2rm1:FIFOram|ALTSYNCRAM";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .operation_mode = "dual_port";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_out_clock = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_first_bit_number = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clear = "none";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_address_width = 13;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clear = "clear0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_data_width = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_address = 0;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_first_bit_number = 1;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_last_address = 8191;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \fifo1|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \uart_tx1|Mux0~2 (
// Equation(s):
// \uart_tx1|Mux0~2_combout  = (\uart_tx1|flag2 [1] & (\uart_tx1|flag2 [0])) # (!\uart_tx1|flag2 [1] & ((\uart_tx1|flag2 [0] & ((\uart_tx1|Data [1]))) # (!\uart_tx1|flag2 [0] & (\uart_tx1|Data [0]))))

	.dataa(\uart_tx1|flag2 [1]),
	.datab(\uart_tx1|flag2 [0]),
	.datac(\uart_tx1|Data [0]),
	.datad(\uart_tx1|Data [1]),
	.cin(gnd),
	.combout(\uart_tx1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|Mux0~2 .lut_mask = 16'hDC98;
defparam \uart_tx1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \uart_tx1|Mux0~3 (
// Equation(s):
// \uart_tx1|Mux0~3_combout  = (\uart_tx1|flag2 [1] & ((\uart_tx1|Mux0~2_combout  & ((\uart_tx1|Data [3]))) # (!\uart_tx1|Mux0~2_combout  & (\uart_tx1|Data [2])))) # (!\uart_tx1|flag2 [1] & (((\uart_tx1|Mux0~2_combout ))))

	.dataa(\uart_tx1|Data [2]),
	.datab(\uart_tx1|flag2 [1]),
	.datac(\uart_tx1|Data [3]),
	.datad(\uart_tx1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\uart_tx1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|Mux0~3 .lut_mask = 16'hF388;
defparam \uart_tx1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \uart_tx1|tx~5 (
// Equation(s):
// \uart_tx1|tx~5_combout  = (\uart_tx1|tx~2_combout  & (((!\uart_tx1|flag2 [0])) # (!\uart_tx1|tx~q ))) # (!\uart_tx1|tx~2_combout  & (((\uart_tx1|Mux0~3_combout ))))

	.dataa(\uart_tx1|tx~q ),
	.datab(\uart_tx1|flag2 [0]),
	.datac(\uart_tx1|tx~2_combout ),
	.datad(\uart_tx1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\uart_tx1|tx~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|tx~5 .lut_mask = 16'h7F70;
defparam \uart_tx1|tx~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \uart_tx1|tx~6 (
// Equation(s):
// \uart_tx1|tx~6_combout  = ((\uart_tx1|flag2 [2] & (!\uart_tx1|Mux0~1_combout )) # (!\uart_tx1|flag2 [2] & ((!\uart_tx1|tx~5_combout )))) # (!\uart_tx1|flag~q )

	.dataa(\uart_tx1|flag2 [2]),
	.datab(\uart_tx1|flag~q ),
	.datac(\uart_tx1|Mux0~1_combout ),
	.datad(\uart_tx1|tx~5_combout ),
	.cin(gnd),
	.combout(\uart_tx1|tx~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx1|tx~6 .lut_mask = 16'h3B7F;
defparam \uart_tx1|tx~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \uart_tx1|tx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uart_tx1|tx~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_tx1|tx~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx1|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx1|tx .is_wysiwyg = "true";
defparam \uart_tx1|tx .power_up = "low";
// synopsys translate_on

assign tx = \tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
