Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Zigzag.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Zigzag.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Zigzag"
Output Format                      : NGC
Target Device                      : xc7v2000t-2-fhg1761

---- Source Options
Top Module Name                    : Zigzag
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\taravat\Desktop\fpga-project\fpgaProject\final_imageCompression\matrix.vhd" into library work
Parsing package <matrix>.
Parsing package body <matrix>.
Parsing VHDL file "C:\Users\taravat\Desktop\fpga-project\fpgaProject\final_imageCompression\ZigZag.vhd" into library work
Parsing entity <Zigzag>.
Parsing architecture <Behavioral> of entity <zigzag>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Zigzag> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\taravat\Desktop\fpga-project\fpgaProject\final_imageCompression\ZigZag.vhd" Line 28: enable should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Zigzag>.
    Related source file is "C:\Users\taravat\Desktop\fpga-project\fpgaProject\final_imageCompression\ZigZag.vhd".
    Found 32-bit register for signal <outputMatrix<1>>.
    Found 32-bit register for signal <outputMatrix<2>>.
    Found 32-bit register for signal <outputMatrix<3>>.
    Found 32-bit register for signal <outputMatrix<4>>.
    Found 32-bit register for signal <outputMatrix<5>>.
    Found 32-bit register for signal <outputMatrix<6>>.
    Found 32-bit register for signal <outputMatrix<7>>.
    Found 32-bit register for signal <outputMatrix<8>>.
    Found 32-bit register for signal <outputMatrix<9>>.
    Found 32-bit register for signal <outputMatrix<10>>.
    Found 32-bit register for signal <outputMatrix<11>>.
    Found 32-bit register for signal <outputMatrix<12>>.
    Found 32-bit register for signal <outputMatrix<13>>.
    Found 32-bit register for signal <outputMatrix<14>>.
    Found 32-bit register for signal <outputMatrix<15>>.
    Found 32-bit register for signal <outputMatrix<16>>.
    Found 32-bit register for signal <outputMatrix<17>>.
    Found 32-bit register for signal <outputMatrix<18>>.
    Found 32-bit register for signal <outputMatrix<19>>.
    Found 32-bit register for signal <outputMatrix<20>>.
    Found 32-bit register for signal <outputMatrix<21>>.
    Found 32-bit register for signal <outputMatrix<22>>.
    Found 32-bit register for signal <outputMatrix<23>>.
    Found 32-bit register for signal <outputMatrix<24>>.
    Found 32-bit register for signal <outputMatrix<25>>.
    Found 32-bit register for signal <outputMatrix<26>>.
    Found 32-bit register for signal <outputMatrix<27>>.
    Found 32-bit register for signal <outputMatrix<28>>.
    Found 32-bit register for signal <outputMatrix<29>>.
    Found 32-bit register for signal <outputMatrix<30>>.
    Found 32-bit register for signal <outputMatrix<31>>.
    Found 32-bit register for signal <outputMatrix<32>>.
    Found 32-bit register for signal <outputMatrix<33>>.
    Found 32-bit register for signal <outputMatrix<34>>.
    Found 32-bit register for signal <outputMatrix<35>>.
    Found 32-bit register for signal <outputMatrix<36>>.
    Found 32-bit register for signal <outputMatrix<37>>.
    Found 32-bit register for signal <outputMatrix<38>>.
    Found 32-bit register for signal <outputMatrix<39>>.
    Found 32-bit register for signal <outputMatrix<40>>.
    Found 32-bit register for signal <outputMatrix<41>>.
    Found 32-bit register for signal <outputMatrix<42>>.
    Found 32-bit register for signal <outputMatrix<43>>.
    Found 32-bit register for signal <outputMatrix<44>>.
    Found 32-bit register for signal <outputMatrix<45>>.
    Found 32-bit register for signal <outputMatrix<46>>.
    Found 32-bit register for signal <outputMatrix<47>>.
    Found 32-bit register for signal <outputMatrix<48>>.
    Found 32-bit register for signal <outputMatrix<49>>.
    Found 32-bit register for signal <outputMatrix<50>>.
    Found 32-bit register for signal <outputMatrix<51>>.
    Found 32-bit register for signal <outputMatrix<52>>.
    Found 32-bit register for signal <outputMatrix<53>>.
    Found 32-bit register for signal <outputMatrix<54>>.
    Found 32-bit register for signal <outputMatrix<55>>.
    Found 32-bit register for signal <outputMatrix<56>>.
    Found 32-bit register for signal <outputMatrix<57>>.
    Found 32-bit register for signal <outputMatrix<58>>.
    Found 32-bit register for signal <outputMatrix<59>>.
    Found 32-bit register for signal <outputMatrix<60>>.
    Found 32-bit register for signal <outputMatrix<61>>.
    Found 32-bit register for signal <outputMatrix<62>>.
    Found 32-bit register for signal <outputMatrix<63>>.
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <oe>.
    Found 32-bit register for signal <outputMatrix<0>>.
    Found 4-bit adder for signal <count[3]_GND_4_o_add_297_OUT> created at line 122.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 2053 D-type flip-flop(s).
Unit <Zigzag> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 66
 1-bit register                                        : 1
 32-bit register                                       : 64
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Zigzag>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Zigzag> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 2049
 Flip-Flops                                            : 2049

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Zigzag> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Zigzag, actual ratio is 0.
FlipFlop count_0 has been replicated 2 time(s)
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2057
 Flip-Flops                                            : 2057

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Zigzag.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2065
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 2016
#      LUT4                        : 1
#      LUT5                        : 9
#      LUT6                        : 36
# FlipFlops/Latches                : 2057
#      FD                          : 9
#      FDCE                        : 32
#      FDE                         : 2016
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2307
#      IBUF                        : 258
#      OBUF                        : 2049

Device utilization summary:
---------------------------

Selected Device : 7v2000tfhg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2057  out of  2443200     0%  
 Number of Slice LUTs:                 2065  out of  1221600     0%  
    Number used as Logic:              2065  out of  1221600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2068
   Number with an unused Flip Flop:      11  out of   2068     0%  
   Number with an unused LUT:             3  out of   2068     0%  
   Number of fully used LUT-FF pairs:  2054  out of   2068    99%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                        2308
 Number of bonded IOBs:                2308  out of    850   271% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of    128     0%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2057  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.471ns (Maximum Frequency: 680.029MHz)
   Minimum input arrival time before clock: 1.343ns
   Maximum output required time after clock: 0.580ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.471ns (frequency: 680.029MHz)
  Total number of paths / destination ports: 10275 / 4105
-------------------------------------------------------------------------
Delay:               1.471ns (Levels of Logic = 2)
  Source:            count_3 (FF)
  Destination:       reg_9_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_3 to reg_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              44   0.236   0.627  count_3 (count_3)
     LUT5:I2->O          256   0.043   0.521  _n1424_inv1_rstpot (_n1424_inv1_rstpot)
     LUT3:I2->O            1   0.043   0.000  reg_9_0_dpot (reg_9_0_dpot)
     FDE:D                    -0.000          reg_9_0
    ----------------------------------------
    Total                      1.471ns (0.322ns logic, 1.149ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6164 / 2089
-------------------------------------------------------------------------
Offset:              1.343ns (Levels of Logic = 3)
  Source:            enable (PAD)
  Destination:       reg_9_0 (FF)
  Destination Clock: clk rising

  Data Path: enable to reg_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   0.000   0.735  enable_IBUF (enable_IBUF)
     LUT5:I0->O          256   0.043   0.521  _n1424_inv1_rstpot (_n1424_inv1_rstpot)
     LUT3:I2->O            1   0.043   0.000  reg_9_0_dpot (reg_9_0_dpot)
     FDE:D                    -0.000          reg_9_0
    ----------------------------------------
    Total                      1.343ns (0.086ns logic, 1.257ns route)
                                       (6.4% logic, 93.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2049 / 2049
-------------------------------------------------------------------------
Offset:              0.580ns (Levels of Logic = 1)
  Source:            reg_0_31 (FF)
  Destination:       outputMatrix<0><31> (PAD)
  Source Clock:      clk rising

  Data Path: reg_0_31 to outputMatrix<0><31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.236   0.344  reg_0_31 (reg_0_31)
     OBUF:I->O                 0.000          outputMatrix_0__31_OBUF (outputMatrix<0><31>)
    ----------------------------------------
    Total                      0.580ns (0.236ns logic, 0.344ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.471|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.45 secs
 
--> 

Total memory usage is 4628332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

