{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762379190518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762379190518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  5 18:46:30 2025 " "Processing started: Wed Nov  5 18:46:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762379190518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379190518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379190518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762379190639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762379190639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uniciclo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uniciclo " "Found entity 1: uniciclo" {  } { { "uniciclo.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379194535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.sv 9 9 " "Found 9 design units, including 9 entities, in source file components.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "components.sv" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/components.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""} { "Info" "ISGN_ENTITY_NAME" "2 ula " "Found entity 2: ula" {  } { { "components.sv" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/components.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "components.sv" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/components.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""} { "Info" "ISGN_ENTITY_NAME" "4 plus_four " "Found entity 4: plus_four" {  } { { "components.sv" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/components.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""} { "Info" "ISGN_ENTITY_NAME" "5 imediato " "Found entity 5: imediato" {  } { { "components.sv" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/components.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""} { "Info" "ISGN_ENTITY_NAME" "6 regfile " "Found entity 6: regfile" {  } { { "components.sv" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/components.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""} { "Info" "ISGN_ENTITY_NAME" "7 control_unit " "Found entity 7: control_unit" {  } { { "components.sv" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/components.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""} { "Info" "ISGN_ENTITY_NAME" "8 program_counter " "Found entity 8: program_counter" {  } { { "components.sv" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/components.sv" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""} { "Info" "ISGN_ENTITY_NAME" "9 mem_placeholder " "Found entity 9: mem_placeholder" {  } { { "components.sv" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/components.sv" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379194536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste_mux " "Found entity 1: teste_mux" {  } { { "teste_mux.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/teste_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379194536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste_ula " "Found entity 1: teste_ula" {  } { { "teste_ula.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/teste_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379194536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/mem_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file mems/mem_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_dados " "Found entity 1: mem_dados" {  } { { "mems/mem_dados.v" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/mems/mem_dados.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379194536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/mem_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file mems/mem_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_instruction " "Found entity 1: mem_instruction" {  } { { "mems/mem_instruction.v" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/mems/mem_instruction.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379194537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uniciclo " "Elaborating entity \"uniciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762379194558 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "rd1\[31..0\] rd " "Bus \"rd1\[31..0\]\" found using same base name as \"rd\", which might lead to a name conflict." {  } { { "uniciclo.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1762379194560 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "rd2\[31..0\] rd " "Bus \"rd2\[31..0\]\" found using same base name as \"rd\", which might lead to a name conflict." {  } { { "uniciclo.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } { 256 432 616 432 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1762379194560 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "rd " "Converted elements in bus name \"rd\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "rd\[4..0\] rd4..0 " "Converted element name(s) from \"rd\[4..0\]\" to \"rd4..0\"" {  } { { "uniciclo.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 256 432 616 432 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194560 ""}  } { { "uniciclo.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 256 432 616 432 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1762379194560 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "rd1 " "Converted elements in bus name \"rd1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "rd1\[31..0\] rd131..0 " "Converted element name(s) from \"rd1\[31..0\]\" to \"rd131..0\"" {  } { { "uniciclo.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 256 432 616 432 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194560 ""}  } { { "uniciclo.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 256 432 616 432 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1762379194560 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "rd2 " "Converted elements in bus name \"rd2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "rd2\[31..0\] rd231..0 " "Converted element name(s) from \"rd2\[31..0\]\" to \"rd231..0\"" {  } { { "uniciclo.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 256 432 616 432 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194560 ""}  } { { "uniciclo.bdf" "" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 256 432 616 432 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1762379194560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst\"" {  } { { "uniciclo.bdf" "inst" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 256 432 616 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst17 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst17\"" {  } { { "uniciclo.bdf" "inst17" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { -56 256 480 120 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_instruction mem_instruction:inst20 " "Elaborating entity \"mem_instruction\" for hierarchy \"mem_instruction:inst20\"" {  } { { "uniciclo.bdf" "inst20" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { -88 88 200 96 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_instruction:inst20\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_instruction:inst20\|altsyncram:altsyncram_component\"" {  } { { "mems/mem_instruction.v" "altsyncram_component" { Text "/home/rafa/tudo/code/projects/uni_sysv/mems/mem_instruction.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_instruction:inst20\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_instruction:inst20\|altsyncram:altsyncram_component\"" {  } { { "mems/mem_instruction.v" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/mems/mem_instruction.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_instruction:inst20\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_instruction:inst20\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../de1_text.mif " "Parameter \"init_file\" = \"../de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194588 ""}  } { { "mems/mem_instruction.v" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/mems/mem_instruction.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762379194588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1n1 " "Found entity 1: altsyncram_a1n1" {  } { { "db/altsyncram_a1n1.tdf" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/db/altsyncram_a1n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379194608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1n1 mem_instruction:inst20\|altsyncram:altsyncram_component\|altsyncram_a1n1:auto_generated " "Elaborating entity \"altsyncram_a1n1\" for hierarchy \"mem_instruction:inst20\|altsyncram:altsyncram_component\|altsyncram_a1n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst10 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst10\"" {  } { { "uniciclo.bdf" "inst10" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { -144 688 856 -64 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 mux32_1:inst6 " "Elaborating entity \"mux32_1\" for hierarchy \"mux32_1:inst6\"" {  } { { "uniciclo.bdf" "inst6" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 104 904 1064 216 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst2 " "Elaborating entity \"ula\" for hierarchy \"ula:inst2\"" {  } { { "uniciclo.bdf" "inst2" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 256 896 1064 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imediato imediato:inst4 " "Elaborating entity \"imediato\" for hierarchy \"imediato:inst4\"" {  } { { "uniciclo.bdf" "inst4" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 408 664 744 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus_four plus_four:inst7 " "Elaborating entity \"plus_four\" for hierarchy \"plus_four:inst7\"" {  } { { "uniciclo.bdf" "inst7" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 40 704 872 120 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst5 " "Elaborating entity \"adder\" for hierarchy \"adder:inst5\"" {  } { { "uniciclo.bdf" "inst5" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 120 704 872 200 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_dados mem_dados:inst18 " "Elaborating entity \"mem_dados\" for hierarchy \"mem_dados:inst18\"" {  } { { "uniciclo.bdf" "inst18" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 344 1176 1288 528 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_dados:inst18\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_dados:inst18\|altsyncram:altsyncram_component\"" {  } { { "mems/mem_dados.v" "altsyncram_component" { Text "/home/rafa/tudo/code/projects/uni_sysv/mems/mem_dados.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_dados:inst18\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_dados:inst18\|altsyncram:altsyncram_component\"" {  } { { "mems/mem_dados.v" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/mems/mem_dados.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_dados:inst18\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_dados:inst18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762379194617 ""}  } { { "mems/mem_dados.v" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/mems/mem_dados.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762379194617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_krm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_krm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_krm1 " "Found entity 1: altsyncram_krm1" {  } { { "db/altsyncram_krm1.tdf" "" { Text "/home/rafa/tudo/code/projects/uni_sysv/db/altsyncram_krm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762379194636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379194636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_krm1 mem_dados:inst18\|altsyncram:altsyncram_component\|altsyncram_krm1:auto_generated " "Elaborating entity \"altsyncram_krm1\" for hierarchy \"mem_dados:inst18\|altsyncram:altsyncram_component\|altsyncram_krm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762379194636 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[31\] " "Node \"out\[31\]\" is missing source" {  } { { "uniciclo.bdf" "out\[31\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[30\] " "Node \"out\[30\]\" is missing source" {  } { { "uniciclo.bdf" "out\[30\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[29\] " "Node \"out\[29\]\" is missing source" {  } { { "uniciclo.bdf" "out\[29\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[28\] " "Node \"out\[28\]\" is missing source" {  } { { "uniciclo.bdf" "out\[28\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[27\] " "Node \"out\[27\]\" is missing source" {  } { { "uniciclo.bdf" "out\[27\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[26\] " "Node \"out\[26\]\" is missing source" {  } { { "uniciclo.bdf" "out\[26\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[25\] " "Node \"out\[25\]\" is missing source" {  } { { "uniciclo.bdf" "out\[25\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[24\] " "Node \"out\[24\]\" is missing source" {  } { { "uniciclo.bdf" "out\[24\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[23\] " "Node \"out\[23\]\" is missing source" {  } { { "uniciclo.bdf" "out\[23\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[22\] " "Node \"out\[22\]\" is missing source" {  } { { "uniciclo.bdf" "out\[22\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[21\] " "Node \"out\[21\]\" is missing source" {  } { { "uniciclo.bdf" "out\[21\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[20\] " "Node \"out\[20\]\" is missing source" {  } { { "uniciclo.bdf" "out\[20\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[19\] " "Node \"out\[19\]\" is missing source" {  } { { "uniciclo.bdf" "out\[19\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[18\] " "Node \"out\[18\]\" is missing source" {  } { { "uniciclo.bdf" "out\[18\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[17\] " "Node \"out\[17\]\" is missing source" {  } { { "uniciclo.bdf" "out\[17\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[16\] " "Node \"out\[16\]\" is missing source" {  } { { "uniciclo.bdf" "out\[16\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[15\] " "Node \"out\[15\]\" is missing source" {  } { { "uniciclo.bdf" "out\[15\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[14\] " "Node \"out\[14\]\" is missing source" {  } { { "uniciclo.bdf" "out\[14\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[13\] " "Node \"out\[13\]\" is missing source" {  } { { "uniciclo.bdf" "out\[13\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[12\] " "Node \"out\[12\]\" is missing source" {  } { { "uniciclo.bdf" "out\[12\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[11\] " "Node \"out\[11\]\" is missing source" {  } { { "uniciclo.bdf" "out\[11\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[10\] " "Node \"out\[10\]\" is missing source" {  } { { "uniciclo.bdf" "out\[10\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[9\] " "Node \"out\[9\]\" is missing source" {  } { { "uniciclo.bdf" "out\[9\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[8\] " "Node \"out\[8\]\" is missing source" {  } { { "uniciclo.bdf" "out\[8\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[7\] " "Node \"out\[7\]\" is missing source" {  } { { "uniciclo.bdf" "out\[7\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[6\] " "Node \"out\[6\]\" is missing source" {  } { { "uniciclo.bdf" "out\[6\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[5\] " "Node \"out\[5\]\" is missing source" {  } { { "uniciclo.bdf" "out\[5\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[4\] " "Node \"out\[4\]\" is missing source" {  } { { "uniciclo.bdf" "out\[4\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[3\] " "Node \"out\[3\]\" is missing source" {  } { { "uniciclo.bdf" "out\[3\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[2\] " "Node \"out\[2\]\" is missing source" {  } { { "uniciclo.bdf" "out\[2\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[1\] " "Node \"out\[1\]\" is missing source" {  } { { "uniciclo.bdf" "out\[1\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "out\[0\] " "Node \"out\[0\]\" is missing source" {  } { { "uniciclo.bdf" "out\[0\]" { Schematic "/home/rafa/tudo/code/projects/uni_sysv/uniciclo.bdf" { { 136 696 744 152 "out\[31..0\]" "" } { 56 688 736 72 "out\[31..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1762379194715 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 32 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 32 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762379194748 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov  5 18:46:34 2025 " "Processing ended: Wed Nov  5 18:46:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762379194748 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762379194748 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762379194748 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379194748 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 34 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 34 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762379195310 ""}
