Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 18 15:26:36 2022
| Host         : lsriw-rysy running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file tsr_wrapper_timing_summary_routed.rpt -pb tsr_wrapper_timing_summary_routed.pb -rpx tsr_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : tsr_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 165 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.319        0.000                      0                 3449        0.059        0.000                      0                 3449        0.264        0.000                       0                  1571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
hdmi_in_clk_p                 {0.000 7.500}        15.000          66.667          
  CLKFBIN                     {0.000 7.500}        15.000          66.667          
  CLK_OUT_5x_hdmi_clk         {0.000 1.500}        3.000           333.333         
    PixelClk_int              {0.000 6.000}        15.000          66.667          
sys_clk_pin                   {0.000 4.000}        8.000           125.000         
  clk_out1_tsr_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_tsr_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sys_clock                     {0.000 4.000}        8.000           125.000         
  clk_out1_tsr_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_tsr_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          3.618        0.000                      0                 2026        0.059        0.000                      0                 2026        4.020        0.000                       0                   860  
hdmi_in_clk_p                                                                                                                                                                   4.500        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                      13.751        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                           1.333        0.000                       0                    15  
    PixelClk_int                    6.080        0.000                      0                 1062        0.059        0.000                      0                 1062        4.750        0.000                       0                   521  
sys_clk_pin                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_tsr_clk_wiz_0_0_1        0.855        0.000                      0                  355        0.160        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_tsr_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_tsr_clk_wiz_0_0          0.855        0.000                      0                  355        0.160        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_tsr_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                  PixelClk_int                      0.319        0.000                      0                   17        0.062        0.000                      0                   17  
clk_out1_tsr_clk_wiz_0_0    clk_out1_tsr_clk_wiz_0_0_1        0.855        0.000                      0                  355        0.095        0.000                      0                  355  
clk_out1_tsr_clk_wiz_0_0_1  clk_out1_tsr_clk_wiz_0_0          0.855        0.000                      0                  355        0.095        0.000                      0                  355  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           PixelClk_int                PixelClk_int                     11.325        0.000                      0                    3        0.558        0.000                      0                    3  
**async_default**           clk_out1_tsr_clk_wiz_0_0    clk_out1_tsr_clk_wiz_0_0          3.159        0.000                      0                    3        0.399        0.000                      0                    3  
**async_default**           clk_out1_tsr_clk_wiz_0_0_1  clk_out1_tsr_clk_wiz_0_0          3.159        0.000                      0                    3        0.334        0.000                      0                    3  
**async_default**           clk_out1_tsr_clk_wiz_0_0    clk_out1_tsr_clk_wiz_0_0_1        3.159        0.000                      0                    3        0.334        0.000                      0                    3  
**async_default**           clk_out1_tsr_clk_wiz_0_0_1  clk_out1_tsr_clk_wiz_0_0_1        3.160        0.000                      0                    3        0.399        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.766ns (12.262%)  route 5.481ns (87.738%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.678     2.986    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y38          FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=96, routed)          4.532     8.036    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X18Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.160 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[17]_i_4/O
                         net (fo=1, routed)           0.949     9.109    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[17]_i_4_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.124     9.233 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     9.233    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[17]
    SLICE_X16Y47         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.501    12.693    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y47         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.081    12.851    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 0.766ns (12.804%)  route 5.217ns (87.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.678     2.986    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y38          FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=96, routed)          4.575     8.079    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.203 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[27]_i_3/O
                         net (fo=1, routed)           0.642     8.845    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[27]_i_3_n_0
    SLICE_X14Y50         LUT5 (Prop_lut5_I2_O)        0.124     8.969 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     8.969    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[27]
    SLICE_X14Y50         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.492    12.684    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y50         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.031    12.677    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 0.766ns (13.335%)  route 4.978ns (86.665%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.678     2.986    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y38          FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=96, routed)          4.324     7.828    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X19Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.952 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[20]_i_4/O
                         net (fo=1, routed)           0.654     8.606    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[20]_i_4_n_0
    SLICE_X16Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.730 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     8.730    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[20]
    SLICE_X16Y50         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.491    12.683    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y50         FDRE (Setup_fdre_C_D)        0.077    12.722    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.670     2.978    tsr_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y37         FDRE                                         r  tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.755     4.189    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X14Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.313 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=334, routed)         3.762     8.075    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.491    12.683    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7_reg[16]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y51         FDRE (Setup_fdre_C_R)       -0.524    12.121    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7_reg[16]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.670     2.978    tsr_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y37         FDRE                                         r  tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.755     4.189    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X14Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.313 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=334, routed)         3.762     8.075    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X16Y51         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.491    12.683    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y51         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7_reg[21]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y51         FDRE (Setup_fdre_C_R)       -0.524    12.121    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg7_reg[21]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.766ns (13.596%)  route 4.868ns (86.404%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.678     2.986    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y38          FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=96, routed)          4.278     7.782    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X17Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.906 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=1, routed)           0.590     8.496    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X16Y50         LUT5 (Prop_lut5_I2_O)        0.124     8.620 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     8.620    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[21]
    SLICE_X16Y50         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.491    12.683    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y50         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X16Y50         FDRE (Setup_fdre_C_D)        0.081    12.726    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.670     2.978    tsr_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y37         FDRE                                         r  tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.755     4.189    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X14Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.313 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=334, routed)         3.762     8.075    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X17Y51         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.491    12.683    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y51         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[16]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X17Y51         FDRE (Setup_fdre_C_R)       -0.429    12.216    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[16]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.580ns (11.379%)  route 4.517ns (88.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.670     2.978    tsr_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X18Y37         FDRE                                         r  tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  tsr_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.755     4.189    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X14Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.313 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=334, routed)         3.762     8.075    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X17Y51         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.491    12.683    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y51         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[21]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X17Y51         FDRE (Setup_fdre_C_R)       -0.429    12.216    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[21]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.766ns (13.444%)  route 4.932ns (86.556%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.678     2.986    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y38          FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     3.504 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=96, routed)          3.959     7.463    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X16Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.587 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[16]_i_3/O
                         net (fo=1, routed)           0.972     8.560    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[16]_i_3_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     8.684    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[16]
    SLICE_X16Y47         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.501    12.693    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y47         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.077    12.847    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 1.582ns (29.792%)  route 3.728ns (70.208%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.765     3.073    tsr_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.049     5.456    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X3Y53          LUT4 (Prop_lut4_I3_O)        0.124     5.580 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=36, routed)          1.748     7.327    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.451 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.932     8.383    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.499    12.691    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X21Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.563    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  4.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.582     0.923    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.229     1.293    tsr_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.893     1.263    tsr_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    tsr_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.582     0.923    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.192     1.242    tsr_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.893     1.263    tsr_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    tsr_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.586     0.927    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y48          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.207    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y47          SRL16E                                       r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.854     1.224    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y47          SRL16E                                       r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.126    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.352%)  route 0.232ns (52.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.585     0.926    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y46          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.164     1.090 f  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.232     1.322    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[41]
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.045     1.367 r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.367    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[2]
    SLICE_X5Y53          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.852     1.222    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y53          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.091     1.284    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.169%)  route 0.120ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.582     0.923    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y41          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.120     1.191    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y41          SRLC32E                                      r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.852     1.222    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.089    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.565     0.906    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y51          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.054     1.101    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X6Y51          LUT3 (Prop_lut3_I2_O)        0.045     1.146 r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.146    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[7]
    SLICE_X6Y51          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.834     1.204    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y51          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.285     0.919    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.121     1.040    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.582     0.923    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.279     1.342    tsr_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.893     1.263    tsr_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  tsr_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    tsr_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.565     0.906    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.168     1.237    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X8Y40          SRLC32E                                      r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.833     1.203    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.364%)  route 0.170ns (54.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.582     0.923    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.170     1.233    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y42          SRLC32E                                      r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.850     1.220    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.119    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.584     0.925    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.184    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y42          SRLC32E                                      r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.850     1.220    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.067    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y45   tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y51   tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y47   tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y47   tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y47   tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y41   tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y49   tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y51   tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y47   tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5_reg[22]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y55    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y47    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y47    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y47    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y47    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y47    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y47    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y51    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y40    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y40    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y40    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y40    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y55    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y47    tsr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_clk_p
  To Clock:  hdmi_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_clk_p
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       15.000      85.000     MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       15.000      85.000     MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       15.000      198.360    MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y96     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y96     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y95     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y95     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y92     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y92     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y91     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y91     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y98     tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y98     tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.000       210.360    MMCME2_ADV_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        6.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 1.564ns (17.707%)  route 7.269ns (82.293%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.642     6.951    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X30Y73         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     7.469 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           2.644    10.113    tsr_i/segmentation_0/inst/pixel_in[19]
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.237 r  tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.237    tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.787 r  tsr_i/segmentation_0/inst/r_bin0__3_carry/CO[3]
                         net (fo=1, routed)           1.306    12.093    tsr_i/segmentation_0/inst/r_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          2.048    14.265    tsr_i/video_mux_0/rgb_in_1[23]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.124    14.389 r  tsr_i/video_mux_0/rgb_out[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.271    15.660    tsr_i/video_mux_0/rgb_out[23]_INST_0_i_1_n_0
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.124    15.784 r  tsr_i/video_mux_0/rgb_out[23]_INST_0/O
                         net (fo=1, routed)           0.000    15.784    tsr_i/rgb2vga_0/U0/rgb_pData[15]
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[23]/C
                         clock pessimism              0.594    21.899    
                         clock uncertainty           -0.066    21.833    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.031    21.864    tsr_i/rgb2vga_0/U0/int_pData_reg[23]
  -------------------------------------------------------------------
                         required time                         21.864    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 1.564ns (17.714%)  route 7.265ns (82.286%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.642     6.951    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X30Y73         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     7.469 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           2.644    10.113    tsr_i/segmentation_0/inst/pixel_in[19]
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.237 r  tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.237    tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.787 r  tsr_i/segmentation_0/inst/r_bin0__3_carry/CO[3]
                         net (fo=1, routed)           1.306    12.093    tsr_i/segmentation_0/inst/r_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          2.073    14.290    tsr_i/video_mux_0/rgb_in_1[20]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.124    14.414 r  tsr_i/video_mux_0/rgb_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.242    15.656    tsr_i/video_mux_0/rgb_out[20]_INST_0_i_1_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.124    15.780 r  tsr_i/video_mux_0/rgb_out[20]_INST_0/O
                         net (fo=1, routed)           0.000    15.780    tsr_i/rgb2vga_0/U0/rgb_pData[12]
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[20]/C
                         clock pessimism              0.594    21.899    
                         clock uncertainty           -0.066    21.833    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.081    21.914    tsr_i/rgb2vga_0/U0/int_pData_reg[20]
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 1.564ns (17.845%)  route 7.200ns (82.155%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.642     6.951    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X30Y73         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     7.469 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           2.644    10.113    tsr_i/segmentation_0/inst/pixel_in[19]
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.237 r  tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.237    tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.787 r  tsr_i/segmentation_0/inst/r_bin0__3_carry/CO[3]
                         net (fo=1, routed)           1.306    12.093    tsr_i/segmentation_0/inst/r_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          2.075    14.292    tsr_i/video_mux_0/rgb_in_1[7]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.124    14.416 r  tsr_i/video_mux_0/rgb_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.176    15.592    tsr_i/video_mux_0/rgb_out[7]_INST_0_i_1_n_0
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.124    15.716 r  tsr_i/video_mux_0/rgb_out[7]_INST_0/O
                         net (fo=1, routed)           0.000    15.716    tsr_i/rgb2vga_0/U0/rgb_pData[5]
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[7]/C
                         clock pessimism              0.594    21.899    
                         clock uncertainty           -0.066    21.833    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.031    21.864    tsr_i/rgb2vga_0/U0/int_pData_reg[7]
  -------------------------------------------------------------------
                         required time                         21.864    
                         arrival time                         -15.716    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/median5x5_0/inst/d_reg[0][0][3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 1.316ns (15.158%)  route 7.366ns (84.842%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.304ns = ( 21.304 - 15.000 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.642     6.951    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X30Y73         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     7.469 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           2.644    10.113    tsr_i/segmentation_0/inst/pixel_in[19]
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.237 r  tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.237    tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.787 r  tsr_i/segmentation_0/inst/r_bin0__3_carry/CO[3]
                         net (fo=1, routed)           1.306    12.093    tsr_i/segmentation_0/inst/r_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          3.416    15.633    tsr_i/median5x5_0/inst/D[1]
    SLICE_X27Y69         FDRE                                         r  tsr_i/median5x5_0/inst/d_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.475    21.304    tsr_i/median5x5_0/inst/clk
    SLICE_X27Y69         FDRE                                         r  tsr_i/median5x5_0/inst/d_reg[0][0][3]/C
                         clock pessimism              0.594    21.898    
                         clock uncertainty           -0.066    21.832    
    SLICE_X27Y69         FDRE (Setup_fdre_C_D)       -0.047    21.785    tsr_i/median5x5_0/inst/d_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         21.785    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 1.564ns (17.937%)  route 7.155ns (82.063%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 21.311 - 15.000 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.642     6.951    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X30Y73         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     7.469 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           2.644    10.113    tsr_i/segmentation_0/inst/pixel_in[19]
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.237 r  tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.237    tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.787 r  tsr_i/segmentation_0/inst/r_bin0__3_carry/CO[3]
                         net (fo=1, routed)           1.306    12.093    tsr_i/segmentation_0/inst/r_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          2.008    14.225    tsr_i/video_mux_0/rgb_in_1[6]
    SLICE_X32Y63         LUT5 (Prop_lut5_I2_O)        0.124    14.349 r  tsr_i/video_mux_0/rgb_out[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.198    15.546    tsr_i/video_mux_0/rgb_out[6]_INST_0_i_1_n_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.124    15.670 r  tsr_i/video_mux_0/rgb_out[6]_INST_0/O
                         net (fo=1, routed)           0.000    15.670    tsr_i/rgb2vga_0/U0/rgb_pData[4]
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.482    21.311    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[6]/C
                         clock pessimism              0.594    21.905    
                         clock uncertainty           -0.066    21.839    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)        0.031    21.870    tsr_i/rgb2vga_0/U0/int_pData_reg[6]
  -------------------------------------------------------------------
                         required time                         21.870    
                         arrival time                         -15.670    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 1.564ns (17.856%)  route 7.195ns (82.144%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.642     6.951    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X30Y73         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     7.469 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           2.644    10.113    tsr_i/segmentation_0/inst/pixel_in[19]
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.237 r  tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.237    tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.787 r  tsr_i/segmentation_0/inst/r_bin0__3_carry/CO[3]
                         net (fo=1, routed)           1.306    12.093    tsr_i/segmentation_0/inst/r_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          1.869    14.086    tsr_i/video_mux_0/rgb_in_1[13]
    SLICE_X32Y70         LUT5 (Prop_lut5_I2_O)        0.124    14.210 r  tsr_i/video_mux_0/rgb_out[13]_INST_0_i_1/O
                         net (fo=1, routed)           1.376    15.586    tsr_i/video_mux_0/rgb_out[13]_INST_0_i_1_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.124    15.710 r  tsr_i/video_mux_0/rgb_out[13]_INST_0/O
                         net (fo=1, routed)           0.000    15.710    tsr_i/rgb2vga_0/U0/rgb_pData[8]
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[13]/C
                         clock pessimism              0.594    21.899    
                         clock uncertainty           -0.066    21.833    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.077    21.910    tsr_i/rgb2vga_0/U0/int_pData_reg[13]
  -------------------------------------------------------------------
                         required time                         21.910    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 1.564ns (17.854%)  route 7.196ns (82.146%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.642     6.951    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X30Y73         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     7.469 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           2.644    10.113    tsr_i/segmentation_0/inst/pixel_in[19]
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.237 r  tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.237    tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.787 r  tsr_i/segmentation_0/inst/r_bin0__3_carry/CO[3]
                         net (fo=1, routed)           1.306    12.093    tsr_i/segmentation_0/inst/r_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          1.902    14.119    tsr_i/video_mux_0/rgb_in_1[2]
    SLICE_X30Y70         LUT5 (Prop_lut5_I2_O)        0.124    14.243 r  tsr_i/video_mux_0/rgb_out[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.345    15.587    tsr_i/video_mux_0/rgb_out[2]_INST_0_i_1_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.124    15.711 r  tsr_i/video_mux_0/rgb_out[2]_INST_0/O
                         net (fo=1, routed)           0.000    15.711    tsr_i/rgb2vga_0/U0/rgb_pData[0]
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[2]/C
                         clock pessimism              0.594    21.899    
                         clock uncertainty           -0.066    21.833    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.079    21.912    tsr_i/rgb2vga_0/U0/int_pData_reg[2]
  -------------------------------------------------------------------
                         required time                         21.912    
                         arrival time                         -15.711    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 1.564ns (18.085%)  route 7.084ns (81.915%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.642     6.951    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X30Y73         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     7.469 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           2.644    10.113    tsr_i/segmentation_0/inst/pixel_in[19]
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.237 r  tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.237    tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.787 r  tsr_i/segmentation_0/inst/r_bin0__3_carry/CO[3]
                         net (fo=1, routed)           1.306    12.093    tsr_i/segmentation_0/inst/r_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          1.866    14.083    tsr_i/video_mux_0/rgb_in_1[19]
    SLICE_X30Y69         LUT5 (Prop_lut5_I2_O)        0.124    14.207 r  tsr_i/video_mux_0/rgb_out[19]_INST_0_i_1/O
                         net (fo=1, routed)           1.268    15.475    tsr_i/video_mux_0/rgb_out[19]_INST_0_i_1_n_0
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.124    15.599 r  tsr_i/video_mux_0/rgb_out[19]_INST_0/O
                         net (fo=1, routed)           0.000    15.599    tsr_i/rgb2vga_0/U0/rgb_pData[11]
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[19]/C
                         clock pessimism              0.594    21.899    
                         clock uncertainty           -0.066    21.833    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.029    21.862    tsr_i/rgb2vga_0/U0/int_pData_reg[19]
  -------------------------------------------------------------------
                         required time                         21.862    
                         arrival time                         -15.599    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 1.564ns (18.108%)  route 7.073ns (81.892%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 21.311 - 15.000 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.642     6.951    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X30Y73         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     7.469 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           2.644    10.113    tsr_i/segmentation_0/inst/pixel_in[19]
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.237 r  tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.237    tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.787 r  tsr_i/segmentation_0/inst/r_bin0__3_carry/CO[3]
                         net (fo=1, routed)           1.306    12.093    tsr_i/segmentation_0/inst/r_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          1.984    14.201    tsr_i/video_mux_0/rgb_in_1[15]
    SLICE_X33Y63         LUT5 (Prop_lut5_I2_O)        0.124    14.325 r  tsr_i/video_mux_0/rgb_out[15]_INST_0_i_1/O
                         net (fo=1, routed)           1.139    15.464    tsr_i/video_mux_0/rgb_out[15]_INST_0_i_1_n_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.124    15.588 r  tsr_i/video_mux_0/rgb_out[15]_INST_0/O
                         net (fo=1, routed)           0.000    15.588    tsr_i/rgb2vga_0/U0/rgb_pData[10]
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.482    21.311    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[15]/C
                         clock pessimism              0.594    21.905    
                         clock uncertainty           -0.066    21.839    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)        0.029    21.868    tsr_i/rgb2vga_0/U0/int_pData_reg[15]
  -------------------------------------------------------------------
                         required time                         21.868    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 1.564ns (18.119%)  route 7.068ns (81.881%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    6.951ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.642     6.951    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X30Y73         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.518     7.469 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           2.644    10.113    tsr_i/segmentation_0/inst/pixel_in[19]
    SLICE_X17Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.237 r  tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7/O
                         net (fo=1, routed)           0.000    10.237    tsr_i/segmentation_0/inst/r_bin0__3_carry_i_7_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.787 r  tsr_i/segmentation_0/inst/r_bin0__3_carry/CO[3]
                         net (fo=1, routed)           1.306    12.093    tsr_i/segmentation_0/inst/r_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          1.862    14.079    tsr_i/video_mux_0/rgb_in_1[5]
    SLICE_X33Y70         LUT5 (Prop_lut5_I2_O)        0.124    14.203 r  tsr_i/video_mux_0/rgb_out[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.256    15.459    tsr_i/video_mux_0/rgb_out[5]_INST_0_i_1_n_0
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.124    15.583 r  tsr_i/video_mux_0/rgb_out[5]_INST_0/O
                         net (fo=1, routed)           0.000    15.583    tsr_i/rgb2vga_0/U0/rgb_pData[3]
    SLICE_X33Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[5]/C
                         clock pessimism              0.594    21.899    
                         clock uncertainty           -0.066    21.833    
    SLICE_X33Y70         FDRE (Setup_fdre_C_D)        0.031    21.864    tsr_i/rgb2vga_0/U0/int_pData_reg[5]
  -------------------------------------------------------------------
                         required time                         21.864    
                         arrival time                         -15.583    
  -------------------------------------------------------------------
                         slack                                  6.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.289     1.860    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X35Y93         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.242    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.325     2.187    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.313     1.873    
    SLICE_X34Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.183    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.289     1.860    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X35Y93         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.242    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.325     2.187    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.313     1.873    
    SLICE_X34Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.183    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.289     1.860    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X35Y93         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.242    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.325     2.187    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.313     1.873    
    SLICE_X34Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.183    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.289     1.860    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X35Y93         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.242    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.325     2.187    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.313     1.873    
    SLICE_X34Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.183    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.289     1.860    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X35Y93         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.242    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.325     2.187    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.313     1.873    
    SLICE_X34Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.183    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.289     1.860    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X35Y93         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.242    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.325     2.187    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X34Y93         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.313     1.873    
    SLICE_X34Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.183    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.289     1.860    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X35Y93         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.242    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X34Y93         RAMS32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.325     2.187    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X34Y93         RAMS32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.313     1.873    
    SLICE_X34Y93         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.183    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.289     1.860    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X35Y93         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.242    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X34Y93         RAMS32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.325     2.187    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X34Y93         RAMS32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism             -0.313     1.873    
    SLICE_X34Y93         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.183    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.264     1.835    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X39Y92         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.217    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y92         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y92         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.312     1.848    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.158    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.264     1.835    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X39Y92         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.217    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X38Y92         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X38Y92         RAMD32                                       r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.312     1.848    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.158    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 6.000 }
Period(ns):         15.000
Sources:            { tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y13    tsr_i/median5x5_0/inst/BRAM/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y13    tsr_i/median5x5_0/inst/BRAM/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         15.000      12.640     IDELAY_X0Y96    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         15.000      12.640     IDELAY_X0Y92    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         15.000      12.640     IDELAY_X0Y98    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I              n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         15.000      13.333     ILOGIC_X0Y96    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         15.000      13.333     ILOGIC_X0Y95    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         15.000      13.333     ILOGIC_X0Y92    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         15.000      13.333     ILOGIC_X0Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X38Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X38Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X38Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.000       7.750      SLICE_X38Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         9.000       7.750      SLICE_X38Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X34Y94    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X34Y94    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X34Y94    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X34Y94    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.000       7.750      SLICE_X34Y94    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y91    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y83    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y83    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y83    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y83    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y83    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tsr_clk_wiz_0_0_1
  To Clock:  clk_out1_tsr_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.828    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.623    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.623    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.828    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.623    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.623    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.828    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.623    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.623    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.828    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.623    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.623    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.830    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.625    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.625    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.830    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.625    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.625    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.830    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.625    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.625    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.830    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.625    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.625    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.952ns (25.786%)  route 2.740ns (74.214%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.378     1.614    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.359     2.895    
                         clock uncertainty           -0.065     2.831    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205     2.626    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.952ns (25.786%)  route 2.740ns (74.214%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.378     1.614    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.359     2.895    
                         clock uncertainty           -0.065     2.831    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205     2.626    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  1.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.589    -0.401    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.181    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859    -0.160    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.401    
    SLICE_X38Y98         FDPE (Hold_fdpe_C_D)         0.060    -0.341    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.184    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855    -0.164    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.240    -0.404    
    SLICE_X42Y85         FDPE (Hold_fdpe_C_D)         0.060    -0.344    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.561    -0.429    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.265 r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.209    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.831    -0.188    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.429    
    SLICE_X34Y96         FDPE (Hold_fdpe_C_D)         0.060    -0.369    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.241 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.185    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.239    -0.405    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.060    -0.345    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_D)         0.060    -0.352    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.246 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.190    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.410    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.060    -0.350    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.205    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.098    -0.107 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.413    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.120    -0.293    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.584    -0.406    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.278 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.069    -0.209    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.099    -0.110 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.110    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.852    -0.167    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.239    -0.406    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.091    -0.315    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.265 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.087    -0.178    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.098    -0.080 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdFallingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.080    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag0
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                         clock pessimism             -0.238    -0.413    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.292    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.221ns (61.680%)  route 0.137ns (38.320%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y60         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/Q
                         net (fo=8, routed)           0.137    -0.125    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[0]
    SLICE_X41Y59         MUXF8 (Prop_muxf8_S_O)       0.080    -0.045 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859    -0.160    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y59         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                         clock pessimism             -0.205    -0.365    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.105    -0.260    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tsr_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    tsr_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y92     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y92     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y92     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y92     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y94     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y94     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y77     tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X42Y85     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y81     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y81     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y81     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y81     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X34Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tsr_clk_wiz_0_0_1
  To Clock:  clkfbout_tsr_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tsr_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   tsr_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tsr_clk_wiz_0_0
  To Clock:  clk_out1_tsr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.952ns (25.786%)  route 2.740ns (74.214%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.378     1.614    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.359     2.895    
                         clock uncertainty           -0.065     2.830    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205     2.625    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.625    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.952ns (25.786%)  route 2.740ns (74.214%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.378     1.614    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.359     2.895    
                         clock uncertainty           -0.065     2.830    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205     2.625    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.625    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  1.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.589    -0.401    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.181    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859    -0.160    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.401    
    SLICE_X38Y98         FDPE (Hold_fdpe_C_D)         0.060    -0.341    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.184    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855    -0.164    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.240    -0.404    
    SLICE_X42Y85         FDPE (Hold_fdpe_C_D)         0.060    -0.344    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.561    -0.429    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.265 r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.209    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.831    -0.188    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.429    
    SLICE_X34Y96         FDPE (Hold_fdpe_C_D)         0.060    -0.369    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.241 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.185    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.239    -0.405    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.060    -0.345    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_D)         0.060    -0.352    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.246 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.190    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.410    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.060    -0.350    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.205    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.098    -0.107 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.413    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.120    -0.293    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.584    -0.406    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.278 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.069    -0.209    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.099    -0.110 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.110    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.852    -0.167    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.239    -0.406    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.091    -0.315    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.265 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.087    -0.178    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.098    -0.080 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdFallingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.080    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag0
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                         clock pessimism             -0.238    -0.413    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.292    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.221ns (61.680%)  route 0.137ns (38.320%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y60         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/Q
                         net (fo=8, routed)           0.137    -0.125    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[0]
    SLICE_X41Y59         MUXF8 (Prop_muxf8_S_O)       0.080    -0.045 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859    -0.160    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y59         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                         clock pessimism             -0.205    -0.365    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.105    -0.260    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tsr_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    tsr_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y92     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y92     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y92     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y92     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y94     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y94     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y77     tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X42Y85     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y81     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y81     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y81     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y81     tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X34Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y97     tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tsr_clk_wiz_0_0
  To Clock:  clkfbout_tsr_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tsr_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   tsr_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.764ns  (logic 1.547ns (19.925%)  route 6.217ns (80.075%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.674    12.982    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518    13.500 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           1.440    14.940    tsr_i/segmentation_0/inst/B_TU[3]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124    15.064 r  tsr_i/segmentation_0/inst/b_bin0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.064    tsr_i/segmentation_0/inst/b_bin0_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.597 r  tsr_i/segmentation_0/inst/b_bin0_carry/CO[3]
                         net (fo=1, routed)           1.458    17.055    tsr_i/segmentation_0/inst/b_bin0_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.179 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          2.048    19.227    tsr_i/video_mux_0/rgb_in_1[23]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.124    19.351 r  tsr_i/video_mux_0/rgb_out[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.271    20.622    tsr_i/video_mux_0/rgb_out[23]_INST_0_i_1_n_0
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.124    20.746 r  tsr_i/video_mux_0/rgb_out[23]_INST_0/O
                         net (fo=1, routed)           0.000    20.746    tsr_i/rgb2vga_0/U0/rgb_pData[15]
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[23]/C
                         clock pessimism              0.000    21.305    
                         clock uncertainty           -0.271    21.034    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.031    21.065    tsr_i/rgb2vga_0/U0/int_pData_reg[23]
  -------------------------------------------------------------------
                         required time                         21.065    
                         arrival time                         -20.746    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.760ns  (logic 1.547ns (19.935%)  route 6.213ns (80.065%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.674    12.982    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518    13.500 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           1.440    14.940    tsr_i/segmentation_0/inst/B_TU[3]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124    15.064 r  tsr_i/segmentation_0/inst/b_bin0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.064    tsr_i/segmentation_0/inst/b_bin0_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.597 r  tsr_i/segmentation_0/inst/b_bin0_carry/CO[3]
                         net (fo=1, routed)           1.458    17.055    tsr_i/segmentation_0/inst/b_bin0_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.179 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          2.073    19.252    tsr_i/video_mux_0/rgb_in_1[20]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.124    19.376 r  tsr_i/video_mux_0/rgb_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           1.242    20.618    tsr_i/video_mux_0/rgb_out[20]_INST_0_i_1_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.124    20.742 r  tsr_i/video_mux_0/rgb_out[20]_INST_0/O
                         net (fo=1, routed)           0.000    20.742    tsr_i/rgb2vga_0/U0/rgb_pData[12]
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[20]/C
                         clock pessimism              0.000    21.305    
                         clock uncertainty           -0.271    21.034    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.081    21.115    tsr_i/rgb2vga_0/U0/int_pData_reg[20]
  -------------------------------------------------------------------
                         required time                         21.115    
                         arrival time                         -20.742    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.696ns  (logic 1.547ns (20.102%)  route 6.149ns (79.898%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.674    12.982    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518    13.500 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           1.440    14.940    tsr_i/segmentation_0/inst/B_TU[3]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124    15.064 r  tsr_i/segmentation_0/inst/b_bin0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.064    tsr_i/segmentation_0/inst/b_bin0_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.597 r  tsr_i/segmentation_0/inst/b_bin0_carry/CO[3]
                         net (fo=1, routed)           1.458    17.055    tsr_i/segmentation_0/inst/b_bin0_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.179 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          2.075    19.254    tsr_i/video_mux_0/rgb_in_1[7]
    SLICE_X32Y69         LUT5 (Prop_lut5_I2_O)        0.124    19.378 r  tsr_i/video_mux_0/rgb_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.176    20.554    tsr_i/video_mux_0/rgb_out[7]_INST_0_i_1_n_0
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.124    20.678 r  tsr_i/video_mux_0/rgb_out[7]_INST_0/O
                         net (fo=1, routed)           0.000    20.678    tsr_i/rgb2vga_0/U0/rgb_pData[5]
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[7]/C
                         clock pessimism              0.000    21.305    
                         clock uncertainty           -0.271    21.034    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.031    21.065    tsr_i/rgb2vga_0/U0/int_pData_reg[7]
  -------------------------------------------------------------------
                         required time                         21.065    
                         arrival time                         -20.678    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/median5x5_0/inst/d_reg[0][0][3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.613ns  (logic 1.299ns (17.063%)  route 6.314ns (82.937%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.304ns = ( 21.304 - 15.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.674    12.982    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518    13.500 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           1.440    14.940    tsr_i/segmentation_0/inst/B_TU[3]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124    15.064 r  tsr_i/segmentation_0/inst/b_bin0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.064    tsr_i/segmentation_0/inst/b_bin0_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.597 r  tsr_i/segmentation_0/inst/b_bin0_carry/CO[3]
                         net (fo=1, routed)           1.458    17.055    tsr_i/segmentation_0/inst/b_bin0_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.179 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          3.416    20.595    tsr_i/median5x5_0/inst/D[1]
    SLICE_X27Y69         FDRE                                         r  tsr_i/median5x5_0/inst/d_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.475    21.304    tsr_i/median5x5_0/inst/clk
    SLICE_X27Y69         FDRE                                         r  tsr_i/median5x5_0/inst/d_reg[0][0][3]/C
                         clock pessimism              0.000    21.304    
                         clock uncertainty           -0.271    21.033    
    SLICE_X27Y69         FDRE (Setup_fdre_C_D)       -0.047    20.986    tsr_i/median5x5_0/inst/d_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         20.986    
                         arrival time                         -20.595    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.651ns  (logic 1.547ns (20.220%)  route 6.104ns (79.780%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 21.311 - 15.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.674    12.982    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518    13.500 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           1.440    14.940    tsr_i/segmentation_0/inst/B_TU[3]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124    15.064 r  tsr_i/segmentation_0/inst/b_bin0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.064    tsr_i/segmentation_0/inst/b_bin0_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.597 r  tsr_i/segmentation_0/inst/b_bin0_carry/CO[3]
                         net (fo=1, routed)           1.458    17.055    tsr_i/segmentation_0/inst/b_bin0_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.179 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          2.008    19.187    tsr_i/video_mux_0/rgb_in_1[6]
    SLICE_X32Y63         LUT5 (Prop_lut5_I2_O)        0.124    19.311 r  tsr_i/video_mux_0/rgb_out[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.198    20.509    tsr_i/video_mux_0/rgb_out[6]_INST_0_i_1_n_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.124    20.633 r  tsr_i/video_mux_0/rgb_out[6]_INST_0/O
                         net (fo=1, routed)           0.000    20.633    tsr_i/rgb2vga_0/U0/rgb_pData[4]
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.482    21.311    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[6]/C
                         clock pessimism              0.000    21.311    
                         clock uncertainty           -0.271    21.040    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)        0.031    21.071    tsr_i/rgb2vga_0/U0/int_pData_reg[6]
  -------------------------------------------------------------------
                         required time                         21.071    
                         arrival time                         -20.633    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.690ns  (logic 1.547ns (20.116%)  route 6.143ns (79.884%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.674    12.982    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518    13.500 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           1.440    14.940    tsr_i/segmentation_0/inst/B_TU[3]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124    15.064 r  tsr_i/segmentation_0/inst/b_bin0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.064    tsr_i/segmentation_0/inst/b_bin0_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.597 r  tsr_i/segmentation_0/inst/b_bin0_carry/CO[3]
                         net (fo=1, routed)           1.458    17.055    tsr_i/segmentation_0/inst/b_bin0_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.179 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          1.869    19.048    tsr_i/video_mux_0/rgb_in_1[13]
    SLICE_X32Y70         LUT5 (Prop_lut5_I2_O)        0.124    19.172 r  tsr_i/video_mux_0/rgb_out[13]_INST_0_i_1/O
                         net (fo=1, routed)           1.376    20.548    tsr_i/video_mux_0/rgb_out[13]_INST_0_i_1_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.124    20.672 r  tsr_i/video_mux_0/rgb_out[13]_INST_0/O
                         net (fo=1, routed)           0.000    20.672    tsr_i/rgb2vga_0/U0/rgb_pData[8]
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[13]/C
                         clock pessimism              0.000    21.305    
                         clock uncertainty           -0.271    21.034    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.077    21.111    tsr_i/rgb2vga_0/U0/int_pData_reg[13]
  -------------------------------------------------------------------
                         required time                         21.111    
                         arrival time                         -20.672    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.692ns  (logic 1.547ns (20.113%)  route 6.145ns (79.887%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.674    12.982    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518    13.500 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           1.440    14.940    tsr_i/segmentation_0/inst/B_TU[3]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124    15.064 r  tsr_i/segmentation_0/inst/b_bin0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.064    tsr_i/segmentation_0/inst/b_bin0_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.597 r  tsr_i/segmentation_0/inst/b_bin0_carry/CO[3]
                         net (fo=1, routed)           1.458    17.055    tsr_i/segmentation_0/inst/b_bin0_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.179 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          1.902    19.081    tsr_i/video_mux_0/rgb_in_1[2]
    SLICE_X30Y70         LUT5 (Prop_lut5_I2_O)        0.124    19.205 r  tsr_i/video_mux_0/rgb_out[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.345    20.550    tsr_i/video_mux_0/rgb_out[2]_INST_0_i_1_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.124    20.674 r  tsr_i/video_mux_0/rgb_out[2]_INST_0/O
                         net (fo=1, routed)           0.000    20.674    tsr_i/rgb2vga_0/U0/rgb_pData[0]
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[2]/C
                         clock pessimism              0.000    21.305    
                         clock uncertainty           -0.271    21.034    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.079    21.113    tsr_i/rgb2vga_0/U0/int_pData_reg[2]
  -------------------------------------------------------------------
                         required time                         21.113    
                         arrival time                         -20.674    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.579ns  (logic 1.547ns (20.411%)  route 6.032ns (79.589%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.674    12.982    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518    13.500 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           1.440    14.940    tsr_i/segmentation_0/inst/B_TU[3]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124    15.064 r  tsr_i/segmentation_0/inst/b_bin0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.064    tsr_i/segmentation_0/inst/b_bin0_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.597 r  tsr_i/segmentation_0/inst/b_bin0_carry/CO[3]
                         net (fo=1, routed)           1.458    17.055    tsr_i/segmentation_0/inst/b_bin0_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.179 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          1.866    19.045    tsr_i/video_mux_0/rgb_in_1[19]
    SLICE_X30Y69         LUT5 (Prop_lut5_I2_O)        0.124    19.169 r  tsr_i/video_mux_0/rgb_out[19]_INST_0_i_1/O
                         net (fo=1, routed)           1.268    20.437    tsr_i/video_mux_0/rgb_out[19]_INST_0_i_1_n_0
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.124    20.561 r  tsr_i/video_mux_0/rgb_out[19]_INST_0/O
                         net (fo=1, routed)           0.000    20.561    tsr_i/rgb2vga_0/U0/rgb_pData[11]
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[19]/C
                         clock pessimism              0.000    21.305    
                         clock uncertainty           -0.271    21.034    
    SLICE_X33Y69         FDRE (Setup_fdre_C_D)        0.029    21.063    tsr_i/rgb2vga_0/U0/int_pData_reg[19]
  -------------------------------------------------------------------
                         required time                         21.063    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.568ns  (logic 1.547ns (20.440%)  route 6.021ns (79.560%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 21.311 - 15.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.674    12.982    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518    13.500 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           1.440    14.940    tsr_i/segmentation_0/inst/B_TU[3]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124    15.064 r  tsr_i/segmentation_0/inst/b_bin0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.064    tsr_i/segmentation_0/inst/b_bin0_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.597 r  tsr_i/segmentation_0/inst/b_bin0_carry/CO[3]
                         net (fo=1, routed)           1.458    17.055    tsr_i/segmentation_0/inst/b_bin0_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.179 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          1.984    19.163    tsr_i/video_mux_0/rgb_in_1[15]
    SLICE_X33Y63         LUT5 (Prop_lut5_I2_O)        0.124    19.287 r  tsr_i/video_mux_0/rgb_out[15]_INST_0_i_1/O
                         net (fo=1, routed)           1.139    20.426    tsr_i/video_mux_0/rgb_out[15]_INST_0_i_1_n_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.124    20.550 r  tsr_i/video_mux_0/rgb_out[15]_INST_0/O
                         net (fo=1, routed)           0.000    20.550    tsr_i/rgb2vga_0/U0/rgb_pData[10]
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.482    21.311    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[15]/C
                         clock pessimism              0.000    21.311    
                         clock uncertainty           -0.271    21.040    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)        0.029    21.069    tsr_i/rgb2vga_0/U0/int_pData_reg[15]
  -------------------------------------------------------------------
                         required time                         21.069    
                         arrival time                         -20.550    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.563ns  (logic 1.547ns (20.454%)  route 6.016ns (79.546%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.305ns = ( 21.305 - 15.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 12.982 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         1.674    12.982    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y48         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518    13.500 r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           1.440    14.940    tsr_i/segmentation_0/inst/B_TU[3]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124    15.064 r  tsr_i/segmentation_0/inst/b_bin0_carry_i_7/O
                         net (fo=1, routed)           0.000    15.064    tsr_i/segmentation_0/inst/b_bin0_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.597 r  tsr_i/segmentation_0/inst/b_bin0_carry/CO[3]
                         net (fo=1, routed)           1.458    17.055    tsr_i/segmentation_0/inst/b_bin0_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.179 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          1.862    19.041    tsr_i/video_mux_0/rgb_in_1[5]
    SLICE_X33Y70         LUT5 (Prop_lut5_I2_O)        0.124    19.165 r  tsr_i/video_mux_0/rgb_out[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.256    20.421    tsr_i/video_mux_0/rgb_out[5]_INST_0_i_1_n_0
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.124    20.545 r  tsr_i/video_mux_0/rgb_out[5]_INST_0/O
                         net (fo=1, routed)           0.000    20.545    tsr_i/rgb2vga_0/U0/rgb_pData[3]
    SLICE_X33Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         1.476    21.305    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[5]/C
                         clock pessimism              0.000    21.305    
                         clock uncertainty           -0.271    21.034    
    SLICE_X33Y70         FDRE (Setup_fdre_C_D)        0.031    21.065    tsr_i/rgb2vga_0/U0/int_pData_reg[5]
  -------------------------------------------------------------------
                         required time                         21.065    
                         arrival time                         -20.545    
  -------------------------------------------------------------------
                         slack                                  0.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.414ns (16.267%)  route 2.131ns (83.733%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.563     0.904    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.555     1.600    tsr_i/segmentation_0/inst/G_TL[4]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.044     1.644 r  tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.644    tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.738 r  tsr_i/segmentation_0/inst/g_bin0__3_carry/CO[3]
                         net (fo=1, routed)           0.305     2.042    tsr_i/segmentation_0/inst/g_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          0.879     2.967    tsr_i/video_mux_0/rgb_in_1[22]
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.045     3.012 r  tsr_i/video_mux_0/rgb_out[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.392     3.404    tsr_i/video_mux_0/rgb_out[22]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT3 (Prop_lut3_I0_O)        0.045     3.449 r  tsr_i/video_mux_0/rgb_out[22]_INST_0/O
                         net (fo=1, routed)           0.000     3.449    tsr_i/rgb2vga_0/U0/rgb_pData[14]
    SLICE_X32Y64         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         0.823     2.995    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y64         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[22]/C
                         clock pessimism              0.000     2.995    
                         clock uncertainty            0.271     3.266    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.120     3.386    tsr_i/rgb2vga_0/U0/int_pData_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.386    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.414ns (16.443%)  route 2.104ns (83.557%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.563     0.904    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.555     1.600    tsr_i/segmentation_0/inst/G_TL[4]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.044     1.644 r  tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.644    tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.738 r  tsr_i/segmentation_0/inst/g_bin0__3_carry/CO[3]
                         net (fo=1, routed)           0.305     2.042    tsr_i/segmentation_0/inst/g_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          0.860     2.947    tsr_i/video_mux_0/rgb_in_1[12]
    SLICE_X33Y70         LUT5 (Prop_lut5_I2_O)        0.045     2.992 r  tsr_i/video_mux_0/rgb_out[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.384     3.376    tsr_i/video_mux_0/rgb_out[12]_INST_0_i_1_n_0
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.045     3.421 r  tsr_i/video_mux_0/rgb_out[12]_INST_0/O
                         net (fo=1, routed)           0.000     3.421    tsr_i/rgb2vga_0/U0/rgb_pData[7]
    SLICE_X33Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         0.817     2.989    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[12]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.271     3.260    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.091     3.351    tsr_i/rgb2vga_0/U0/int_pData_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.351    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.414ns (16.235%)  route 2.136ns (83.765%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.563     0.904    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.555     1.600    tsr_i/segmentation_0/inst/G_TL[4]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.044     1.644 r  tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.644    tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.738 r  tsr_i/segmentation_0/inst/g_bin0__3_carry/CO[3]
                         net (fo=1, routed)           0.305     2.042    tsr_i/segmentation_0/inst/g_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          0.836     2.924    tsr_i/video_mux_0/rgb_in_1[4]
    SLICE_X30Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.969 r  tsr_i/video_mux_0/rgb_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.440     3.409    tsr_i/video_mux_0/rgb_out[4]_INST_0_i_1_n_0
    SLICE_X32Y69         LUT3 (Prop_lut3_I0_O)        0.045     3.454 r  tsr_i/video_mux_0/rgb_out[4]_INST_0/O
                         net (fo=1, routed)           0.000     3.454    tsr_i/rgb2vga_0/U0/rgb_pData[2]
    SLICE_X32Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         0.818     2.990    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y69         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[4]/C
                         clock pessimism              0.000     2.990    
                         clock uncertainty            0.271     3.261    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.120     3.381    tsr_i/rgb2vga_0/U0/int_pData_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.414ns (16.094%)  route 2.158ns (83.906%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.563     0.904    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.555     1.600    tsr_i/segmentation_0/inst/G_TL[4]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.044     1.644 r  tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.644    tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.738 r  tsr_i/segmentation_0/inst/g_bin0__3_carry/CO[3]
                         net (fo=1, routed)           0.305     2.042    tsr_i/segmentation_0/inst/g_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          0.794     2.881    tsr_i/video_mux_0/rgb_in_1[3]
    SLICE_X30Y64         LUT5 (Prop_lut5_I2_O)        0.045     2.926 r  tsr_i/video_mux_0/rgb_out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.505     3.431    tsr_i/video_mux_0/rgb_out[3]_INST_0_i_1_n_0
    SLICE_X32Y64         LUT3 (Prop_lut3_I0_O)        0.045     3.476 r  tsr_i/video_mux_0/rgb_out[3]_INST_0/O
                         net (fo=1, routed)           0.000     3.476    tsr_i/rgb2vga_0/U0/rgb_pData[1]
    SLICE_X32Y64         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         0.823     2.995    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y64         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[3]/C
                         clock pessimism              0.000     2.995    
                         clock uncertainty            0.271     3.266    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.121     3.387    tsr_i/rgb2vga_0/U0/int_pData_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.387    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.414ns (16.221%)  route 2.138ns (83.779%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.563     0.904    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.555     1.600    tsr_i/segmentation_0/inst/G_TL[4]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.044     1.644 r  tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.644    tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.738 r  tsr_i/segmentation_0/inst/g_bin0__3_carry/CO[3]
                         net (fo=1, routed)           0.305     2.042    tsr_i/segmentation_0/inst/g_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          0.906     2.994    tsr_i/video_mux_0/rgb_in_1[15]
    SLICE_X33Y63         LUT5 (Prop_lut5_I2_O)        0.045     3.039 r  tsr_i/video_mux_0/rgb_out[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.372     3.411    tsr_i/video_mux_0/rgb_out[15]_INST_0_i_1_n_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.045     3.456 r  tsr_i/video_mux_0/rgb_out[15]_INST_0/O
                         net (fo=1, routed)           0.000     3.456    tsr_i/rgb2vga_0/U0/rgb_pData[10]
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         0.823     2.995    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[15]/C
                         clock pessimism              0.000     2.995    
                         clock uncertainty            0.271     3.266    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.091     3.357    tsr_i/rgb2vga_0/U0/int_pData_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.414ns (15.964%)  route 2.179ns (84.036%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.563     0.904    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.555     1.600    tsr_i/segmentation_0/inst/G_TL[4]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.044     1.644 r  tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.644    tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.738 r  tsr_i/segmentation_0/inst/g_bin0__3_carry/CO[3]
                         net (fo=1, routed)           0.305     2.042    tsr_i/segmentation_0/inst/g_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          0.771     2.858    tsr_i/video_mux_0/rgb_in_1[11]
    SLICE_X30Y62         LUT5 (Prop_lut5_I2_O)        0.045     2.903 r  tsr_i/video_mux_0/rgb_out[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.548     3.452    tsr_i/video_mux_0/rgb_out[11]_INST_0_i_1_n_0
    SLICE_X34Y62         LUT3 (Prop_lut3_I0_O)        0.045     3.497 r  tsr_i/video_mux_0/rgb_out[11]_INST_0/O
                         net (fo=1, routed)           0.000     3.497    tsr_i/rgb2vga_0/U0/rgb_pData[6]
    SLICE_X34Y62         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         0.825     2.997    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X34Y62         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[11]/C
                         clock pessimism              0.000     2.997    
                         clock uncertainty            0.271     3.268    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.120     3.388    tsr_i/rgb2vga_0/U0/int_pData_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.414ns (16.131%)  route 2.153ns (83.869%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.563     0.904    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.555     1.600    tsr_i/segmentation_0/inst/G_TL[4]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.044     1.644 r  tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.644    tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.738 r  tsr_i/segmentation_0/inst/g_bin0__3_carry/CO[3]
                         net (fo=1, routed)           0.305     2.042    tsr_i/segmentation_0/inst/g_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          0.875     2.962    tsr_i/video_mux_0/rgb_in_1[6]
    SLICE_X32Y63         LUT5 (Prop_lut5_I2_O)        0.045     3.007 r  tsr_i/video_mux_0/rgb_out[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.418     3.425    tsr_i/video_mux_0/rgb_out[6]_INST_0_i_1_n_0
    SLICE_X33Y63         LUT3 (Prop_lut3_I0_O)        0.045     3.470 r  tsr_i/video_mux_0/rgb_out[6]_INST_0/O
                         net (fo=1, routed)           0.000     3.470    tsr_i/rgb2vga_0/U0/rgb_pData[4]
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         0.823     2.995    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y63         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[6]/C
                         clock pessimism              0.000     2.995    
                         clock uncertainty            0.271     3.266    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.092     3.358    tsr_i/rgb2vga_0/U0/int_pData_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.358    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.414ns (16.090%)  route 2.159ns (83.910%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.563     0.904    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.555     1.600    tsr_i/segmentation_0/inst/G_TL[4]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.044     1.644 r  tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.644    tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.738 r  tsr_i/segmentation_0/inst/g_bin0__3_carry/CO[3]
                         net (fo=1, routed)           0.305     2.042    tsr_i/segmentation_0/inst/g_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          0.832     2.919    tsr_i/video_mux_0/rgb_in_1[5]
    SLICE_X33Y70         LUT5 (Prop_lut5_I2_O)        0.045     2.964 r  tsr_i/video_mux_0/rgb_out[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.467     3.432    tsr_i/video_mux_0/rgb_out[5]_INST_0_i_1_n_0
    SLICE_X33Y70         LUT3 (Prop_lut3_I0_O)        0.045     3.477 r  tsr_i/video_mux_0/rgb_out[5]_INST_0/O
                         net (fo=1, routed)           0.000     3.477    tsr_i/rgb2vga_0/U0/rgb_pData[3]
    SLICE_X33Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         0.817     2.989    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[5]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.271     3.260    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.092     3.352    tsr_i/rgb2vga_0/U0/int_pData_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.414ns (15.892%)  route 2.191ns (84.108%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.563     0.904    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.555     1.600    tsr_i/segmentation_0/inst/G_TL[4]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.044     1.644 r  tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.644    tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.738 r  tsr_i/segmentation_0/inst/g_bin0__3_carry/CO[3]
                         net (fo=1, routed)           0.305     2.042    tsr_i/segmentation_0/inst/g_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          0.848     2.935    tsr_i/video_mux_0/rgb_in_1[13]
    SLICE_X32Y70         LUT5 (Prop_lut5_I2_O)        0.045     2.980 r  tsr_i/video_mux_0/rgb_out[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.483     3.464    tsr_i/video_mux_0/rgb_out[13]_INST_0_i_1_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I0_O)        0.045     3.509 r  tsr_i/video_mux_0/rgb_out[13]_INST_0/O
                         net (fo=1, routed)           0.000     3.509    tsr_i/rgb2vga_0/U0/rgb_pData[8]
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         0.817     2.989    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y70         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[13]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.271     3.260    
    SLICE_X32Y70         FDRE (Hold_fdre_C_D)         0.120     3.380    tsr_i/rgb2vga_0/U0/int_pData_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.380    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsr_i/rgb2vga_0/U0/int_pData_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.414ns (15.662%)  route 2.229ns (84.338%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tsr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    tsr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  tsr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=860, routed)         0.563     0.904    tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  tsr_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.555     1.600    tsr_i/segmentation_0/inst/G_TL[4]
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.044     1.644 r  tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.644    tsr_i/segmentation_0/inst/g_bin0__3_carry_i_2_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.738 r  tsr_i/segmentation_0/inst/g_bin0__3_carry/CO[3]
                         net (fo=1, routed)           0.305     2.042    tsr_i/segmentation_0/inst/g_bin0__3_carry_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.087 r  tsr_i/segmentation_0/inst/rgb_bin/O
                         net (fo=17, routed)          0.849     2.936    tsr_i/video_mux_0/rgb_in_1[21]
    SLICE_X33Y62         LUT5 (Prop_lut5_I2_O)        0.045     2.981 r  tsr_i/video_mux_0/rgb_out[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.520     3.502    tsr_i/video_mux_0/rgb_out[21]_INST_0_i_1_n_0
    SLICE_X34Y62         LUT3 (Prop_lut3_I0_O)        0.045     3.547 r  tsr_i/video_mux_0/rgb_out[21]_INST_0/O
                         net (fo=1, routed)           0.000     3.547    tsr_i/rgb2vga_0/U0/rgb_pData[13]
    SLICE_X34Y62         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  tsr_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=156, routed)         0.825     2.997    tsr_i/rgb2vga_0/U0/PixelClk
    SLICE_X34Y62         FDRE                                         r  tsr_i/rgb2vga_0/U0/int_pData_reg[21]/C
                         clock pessimism              0.000     2.997    
                         clock uncertainty            0.271     3.268    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121     3.389    tsr_i/rgb2vga_0/U0/int_pData_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tsr_clk_wiz_0_0
  To Clock:  clk_out1_tsr_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.952ns (25.786%)  route 2.740ns (74.214%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.378     1.614    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.359     2.895    
                         clock uncertainty           -0.065     2.830    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205     2.625    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.625    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.952ns (25.786%)  route 2.740ns (74.214%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.378     1.614    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.359     2.895    
                         clock uncertainty           -0.065     2.830    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205     2.625    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.625    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  1.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.589    -0.401    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.181    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859    -0.160    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.401    
                         clock uncertainty            0.065    -0.336    
    SLICE_X38Y98         FDPE (Hold_fdpe_C_D)         0.060    -0.276    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.184    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855    -0.164    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.240    -0.404    
                         clock uncertainty            0.065    -0.339    
    SLICE_X42Y85         FDPE (Hold_fdpe_C_D)         0.060    -0.279    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.561    -0.429    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.265 r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.209    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.831    -0.188    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.429    
                         clock uncertainty            0.065    -0.364    
    SLICE_X34Y96         FDPE (Hold_fdpe_C_D)         0.060    -0.304    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.241 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.185    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.239    -0.405    
                         clock uncertainty            0.065    -0.340    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.060    -0.280    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_D)         0.060    -0.287    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.246 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.190    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.410    
                         clock uncertainty            0.065    -0.345    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.060    -0.285    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.205    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.098    -0.107 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.413    
                         clock uncertainty            0.065    -0.348    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.120    -0.228    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.584    -0.406    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.278 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.069    -0.209    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.099    -0.110 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.110    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.852    -0.167    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.239    -0.406    
                         clock uncertainty            0.065    -0.341    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.091    -0.250    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.265 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.087    -0.178    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.098    -0.080 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdFallingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.080    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag0
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                         clock pessimism             -0.238    -0.413    
                         clock uncertainty            0.065    -0.348    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.227    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.221ns (61.680%)  route 0.137ns (38.320%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y60         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/Q
                         net (fo=8, routed)           0.137    -0.125    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[0]
    SLICE_X41Y59         MUXF8 (Prop_muxf8_S_O)       0.080    -0.045 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859    -0.160    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y59         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                         clock pessimism             -0.205    -0.365    
                         clock uncertainty            0.065    -0.300    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.105    -0.195    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tsr_clk_wiz_0_0_1
  To Clock:  clk_out1_tsr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.952ns (24.760%)  route 2.893ns (75.241%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.749ns = ( 3.251 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.531     1.767    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.555     3.251    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y81         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.359     2.892    
                         clock uncertainty           -0.065     2.827    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.205     2.622    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.952ns (25.694%)  route 2.753ns (74.306%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 3.253 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.391     1.627    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.557     3.253    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y82         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.359     2.894    
                         clock uncertainty           -0.065     2.829    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205     2.624    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.624    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.952ns (25.786%)  route 2.740ns (74.214%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.378     1.614    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.359     2.895    
                         clock uncertainty           -0.065     2.830    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205     2.625    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.625    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.952ns (25.786%)  route 2.740ns (74.214%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.078ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.736    -2.078    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y86         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.456    -1.622 f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.761    -0.861    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.124    -0.737 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.557    -0.179    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X38Y81         LUT5 (Prop_lut5_I4_O)        0.124    -0.055 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.581     0.526    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I5_O)        0.124     0.650 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.462     1.113    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X38Y84         LUT6 (Prop_lut6_I0_O)        0.124     1.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.378     1.614    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X39Y83         FDRE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.359     2.895    
                         clock uncertainty           -0.065     2.830    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205     2.625    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.625    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  1.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.589    -0.401    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.237 r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.181    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859    -0.160    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y98         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.401    
                         clock uncertainty            0.065    -0.336    
    SLICE_X38Y98         FDPE (Hold_fdpe_C_D)         0.060    -0.276    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.184    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855    -0.164    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X42Y85         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.240    -0.404    
                         clock uncertainty            0.065    -0.339    
    SLICE_X42Y85         FDPE (Hold_fdpe_C_D)         0.060    -0.279    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.561    -0.429    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.265 r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.209    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.831    -0.188    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y96         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.429    
                         clock uncertainty            0.065    -0.364    
    SLICE_X34Y96         FDPE (Hold_fdpe_C_D)         0.060    -0.304    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.241 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.185    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.239    -0.405    
                         clock uncertainty            0.065    -0.340    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.060    -0.280    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X42Y76         FDPE (Hold_fdpe_C_D)         0.060    -0.287    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.246 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.190    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y72         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.410    
                         clock uncertainty            0.065    -0.345    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.060    -0.285    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.205    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.098    -0.107 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.413    
                         clock uncertainty            0.065    -0.348    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.120    -0.228    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.584    -0.406    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.278 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.069    -0.209    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.099    -0.110 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.110    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.852    -0.167    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X39Y65         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.239    -0.406    
                         clock uncertainty            0.065    -0.341    
    SLICE_X39Y65         FDRE (Hold_fdre_C_D)         0.091    -0.250    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.265 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.087    -0.178    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.098    -0.080 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdFallingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.080    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag0
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                         clock pessimism             -0.238    -0.413    
                         clock uncertainty            0.065    -0.348    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.227    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_tsr_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.221ns (61.680%)  route 0.137ns (38.320%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y60         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/Q
                         net (fo=8, routed)           0.137    -0.125    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[0]
    SLICE_X41Y59         MUXF8 (Prop_muxf8_S_O)       0.080    -0.045 r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.859    -0.160    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y59         FDRE                                         r  tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                         clock pessimism             -0.205    -0.365    
                         clock uncertainty            0.065    -0.300    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.105    -0.195    tsr_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack       11.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.325ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.478ns (15.594%)  route 2.587ns (84.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 19.769 - 15.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.810     5.204    tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y80         FDPE                                         r  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDPE (Prop_fdpe_C_Q)         0.478     5.682 f  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          2.587     8.270    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X41Y93         FDPE                                         f  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    19.769    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X41Y93         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    20.191    
                         clock uncertainty           -0.066    20.125    
    SLICE_X41Y93         FDPE (Recov_fdpe_C_PRE)     -0.530    19.595    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                 11.325    

Slack (MET) :             11.382ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.478ns (16.068%)  route 2.497ns (83.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 19.770 - 15.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.810     5.204    tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y80         FDPE                                         r  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDPE (Prop_fdpe_C_Q)         0.478     5.682 f  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          2.497     8.179    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X39Y99         FDPE                                         f  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.763    19.770    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X39Y99         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    20.157    
                         clock uncertainty           -0.066    20.091    
    SLICE_X39Y99         FDPE (Recov_fdpe_C_PRE)     -0.530    19.561    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         19.561    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 11.382    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.478ns (40.315%)  route 0.708ns (59.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 19.763 - 15.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.810     5.204    tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y80         FDPE                                         r  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDPE (Prop_fdpe_C_Q)         0.478     5.682 f  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.708     6.390    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X43Y84         FDPE                                         f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.756    19.763    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X43Y84         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    20.185    
                         clock uncertainty           -0.066    20.119    
    SLICE_X43Y84         FDPE (Recov_fdpe_C_PRE)     -0.530    19.589    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         19.589    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 13.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.148ns (34.606%)  route 0.280ns (65.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.255     1.826    tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y80         FDPE                                         r  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.280     2.254    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X43Y84         FDPE                                         f  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     2.156    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X43Y84         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.844    
    SLICE_X43Y84         FDPE (Remov_fdpe_C_PRE)     -0.148     1.696    tsr_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.148ns (11.766%)  route 1.110ns (88.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.255     1.826    tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y80         FDPE                                         r  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.110     3.084    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X39Y99         FDPE                                         f  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.301     2.163    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X39Y99         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.872    
    SLICE_X39Y99         FDPE (Remov_fdpe_C_PRE)     -0.148     1.724    tsr_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.148ns (11.373%)  route 1.153ns (88.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.255     1.826    tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y80         FDPE                                         r  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDPE (Prop_fdpe_C_Q)         0.148     1.974 f  tsr_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.153     3.128    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X41Y93         FDPE                                         f  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X41Y93         FDPE                                         r  tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.850    
    SLICE_X41Y93         FDPE (Remov_fdpe_C_PRE)     -0.148     1.702    tsr_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  1.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_tsr_clk_wiz_0_0
  To Clock:  clk_out1_tsr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.198%)  route 0.741ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.725    -2.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.741    -0.869    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.549     3.245    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.532     2.290    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.290    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.198%)  route 0.741ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.725    -2.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.741    -0.869    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.549     3.245    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.490     2.332    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.332    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.726    -2.088    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X41Y77         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.491    -1.177    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.552     3.248    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.331    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  3.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X41Y77         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.118    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.518    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.504%)  route 0.257ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.257    -0.006    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.400    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.524    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.504%)  route 0.257ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.257    -0.006    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.400    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.524    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.517    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_tsr_clk_wiz_0_0_1
  To Clock:  clk_out1_tsr_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.198%)  route 0.741ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.725    -2.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.741    -0.869    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.549     3.245    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.532     2.290    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.290    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.198%)  route 0.741ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.725    -2.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.741    -0.869    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.549     3.245    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.490     2.332    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.332    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.726    -2.088    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X41Y77         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.491    -1.177    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.552     3.248    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.331    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  3.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X41Y77         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.118    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
                         clock uncertainty            0.065    -0.332    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.453    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.504%)  route 0.257ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.257    -0.006    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.400    
                         clock uncertainty            0.065    -0.335    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.459    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.504%)  route 0.257ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.257    -0.006    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.400    
                         clock uncertainty            0.065    -0.335    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.459    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_tsr_clk_wiz_0_0
  To Clock:  clk_out1_tsr_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.198%)  route 0.741ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.725    -2.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.741    -0.869    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.549     3.245    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.532     2.290    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.290    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.198%)  route 0.741ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.725    -2.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.741    -0.869    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.549     3.245    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.490     2.332    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.332    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.726    -2.088    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X41Y77         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.491    -1.177    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.552     3.248    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.331    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  3.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X41Y77         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.118    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
                         clock uncertainty            0.065    -0.332    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.453    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.504%)  route 0.257ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.257    -0.006    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.400    
                         clock uncertainty            0.065    -0.335    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.459    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.504%)  route 0.257ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.257    -0.006    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.400    
                         clock uncertainty            0.065    -0.335    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.459    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_tsr_clk_wiz_0_0_1
  To Clock:  clk_out1_tsr_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.198%)  route 0.741ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.725    -2.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.741    -0.869    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.549     3.245    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.823    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.532     2.291    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.291    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.198%)  route 0.741ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.725    -2.089    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.741    -0.869    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.549     3.245    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.823    
    SLICE_X42Y75         FDPE (Recov_fdpe_C_PRE)     -0.490     2.333    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.333    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@5.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.028%)  route 0.491ns (53.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.726    -2.088    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X41Y77         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.491    -1.177    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.552     3.248    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.826    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.332    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.332    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  3.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X41Y77         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.118    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.518    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.504%)  route 0.257ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.257    -0.006    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.400    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.524    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_tsr_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns - clk_out1_tsr_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.148ns (36.504%)  route 0.257ns (63.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y76         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.257    -0.006    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y75         FDPE                                         f  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tsr_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    tsr_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  tsr_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    tsr_i/clk_wiz_0/inst/clk_in1_tsr_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  tsr_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    tsr_i/clk_wiz_0/inst/clk_out1_tsr_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  tsr_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y75         FDPE                                         r  tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.400    
    SLICE_X42Y75         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.524    tsr_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.517    





