<def f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='43' ll='44' type='void llvm::RegisterMaskPair::RegisterMaskPair(unsigned int RegUnit, llvm::LaneBitmask LaneMask)'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='334' u='c' c='_ZNK4llvm10LiveRegSet8appendToERT_'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1529' u='c' c='_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1534' u='c' c='_ZL15computeLiveOutsRN4llvm15MachineFunctionERNS_18RegPressureTrackerERNS_7NodeSetE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='385' u='c' c='_ZL10setRegZeroRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='507' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='510' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector7pushRegEjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='542' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='545' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEjjRN4llvm15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='764' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='798' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='808' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='810' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='819' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='902' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='904' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='910' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='244' u='c' c='_ZL21collectVirtualRegUsesRKN4llvm12MachineInstrERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
