---
title: 各种代码统计
author: 神秘人
tags:
  - UVM
  - SystemVerilog
categories:
  - 验证
mathjax: false
date: 2019-10-14 14:41:08
---
#### 啥都不说，就这样~
```shell
(base) ubuntu@VM-0-5-ubuntu:~$ cloc ./work/x.v
       1 text file.
       1 unique file.                              
       0 files ignored.

T=0.01 s (107.6 files/s, 2152.9 lines/s)
-----------------------------------------------------------------------------------
Language                         files          blank        comment           code
-----------------------------------------------------------------------------------
Verilog-SystemVerilog                1             10              6              4
-----------------------------------------------------------------------------------
```

```shell
(base) ubuntu@VM-0-5-ubuntu:~$ cat ./work/x.v
module tb(a,b);


input a;
output b;

//sdlkjdlkf
//dsflkd


/*
dklfjldk

dlkjdfkl

*/


endmodule
```
