#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Sep 26 18:41:29 2022
# Process ID: 13844
# Current directory: D:/workspace/vivado/fhm/fhm.runs/arm_myip_0_0_synth_1
# Command line: vivado.exe -log arm_myip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source arm_myip_0_0.tcl
# Log file: D:/workspace/vivado/fhm/fhm.runs/arm_myip_0_0_synth_1/arm_myip_0_0.vds
# Journal file: D:/workspace/vivado/fhm/fhm.runs/arm_myip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source arm_myip_0_0.tcl -notrace
Command: synth_design -top arm_myip_0_0 -part xc7z100ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10772 
WARNING: [Synth 8-2507] parameter declaration becomes local in myip_v1_0_M00_AXIS with formal parameter declaration list [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/df43/hdl/myip_v1_0_M00_AXIS.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 430.949 ; gain = 113.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arm_myip_0_0' [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ip/arm_myip_0_0/synth/arm_myip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/df43/hdl/myip_v1_0.v:4]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_M00_AXIS' [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/df43/hdl/myip_v1_0_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 8 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/df43/hdl/myip_v1_0_M00_AXIS.v:106]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_M00_AXIS' (1#1) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/df43/hdl/myip_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (2#1) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/df43/hdl/myip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'arm_myip_0_0' (3#1) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ip/arm_myip_0_0/synth/arm_myip_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 462.395 ; gain = 144.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 462.395 ; gain = 144.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 904.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 904.402 ; gain = 586.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 904.402 ; gain = 586.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 904.402 ; gain = 586.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/df43/hdl/myip_v1_0_M00_AXIS.v:103]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_reg was removed.  [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/df43/hdl/myip_v1_0_M00_AXIS.v:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 904.402 ; gain = 586.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myip_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/myip_v1_0_M00_AXIS_inst/read_pointer_reg was removed.  [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/df43/hdl/myip_v1_0_M00_AXIS.v:153]
WARNING: [Synth 8-6014] Unused sequential element inst/myip_v1_0_M00_AXIS_inst/count_reg was removed.  [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/df43/hdl/myip_v1_0_M00_AXIS.v:103]
INFO: [Synth 8-3917] design arm_myip_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design arm_myip_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design arm_myip_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design arm_myip_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[5]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[6]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[7]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[8]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[9]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[10]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[11]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[12]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[13]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[14]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[15]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[16]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[17]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[18]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[19]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[20]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[21]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[22]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[23]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[24]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[25]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[26]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[27]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[28]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[29]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[30]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[31]) is unused and will be removed from module arm_myip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 904.402 ; gain = 586.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 907.832 ; gain = 589.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 907.832 ; gain = 589.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[4]) is unused and will be removed from module arm_myip_0_0.
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/read_pointer_reg[2]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/read_pointer_reg[1]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_M00_AXIS_inst/read_pointer_reg[3]' (FDRE) to 'inst/myip_v1_0_M00_AXIS_inst/stream_data_out_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 927.434 ; gain = 609.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 927.434 ; gain = 609.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 927.434 ; gain = 609.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 927.434 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 927.434 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 927.434 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 927.434 ; gain = 609.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     2|
|3     |LUT3 |     3|
|4     |LUT4 |     4|
|5     |LUT5 |     6|
|6     |LUT6 |     2|
|7     |FDRE |    14|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |    35|
|2     |  inst                      |myip_v1_0          |    35|
|3     |    myip_v1_0_M00_AXIS_inst |myip_v1_0_M00_AXIS |    35|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 927.434 ; gain = 609.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 927.434 ; gain = 167.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 927.434 ; gain = 609.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 940.332 ; gain = 634.008
INFO: [Common 17-1381] The checkpoint 'D:/workspace/vivado/fhm/fhm.runs/arm_myip_0_0_synth_1/arm_myip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ip/arm_myip_0_0/arm_myip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/workspace/vivado/fhm/fhm.runs/arm_myip_0_0_synth_1/arm_myip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arm_myip_0_0_utilization_synth.rpt -pb arm_myip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 940.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 26 18:42:04 2022...
