#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a0bb3bca90 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001a0bb452720_0 .net "PC", 31 0, L_000001a0bb4dbe00;  1 drivers
v000001a0bb453da0_0 .net "cycles_consumed", 31 0, v000001a0bb453620_0;  1 drivers
v000001a0bb453e40_0 .var "input_clk", 0 0;
v000001a0bb453ee0_0 .var "rst", 0 0;
S_000001a0bb1e9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001a0bb3bca90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001a0bb390cf0 .functor NOR 1, v000001a0bb453e40_0, v000001a0bb43cd90_0, C4<0>, C4<0>;
L_000001a0bb391000 .functor AND 1, v000001a0bb424d50_0, v000001a0bb424cb0_0, C4<1>, C4<1>;
L_000001a0bb391620 .functor AND 1, L_000001a0bb391000, L_000001a0bb4540c0, C4<1>, C4<1>;
L_000001a0bb390890 .functor AND 1, v000001a0bb413d50_0, v000001a0bb413a30_0, C4<1>, C4<1>;
L_000001a0bb391e00 .functor AND 1, L_000001a0bb390890, L_000001a0bb454160, C4<1>, C4<1>;
L_000001a0bb391310 .functor AND 1, v000001a0bb43cc50_0, v000001a0bb43cbb0_0, C4<1>, C4<1>;
L_000001a0bb3922d0 .functor AND 1, L_000001a0bb391310, L_000001a0bb4527c0, C4<1>, C4<1>;
L_000001a0bb3919a0 .functor AND 1, v000001a0bb424d50_0, v000001a0bb424cb0_0, C4<1>, C4<1>;
L_000001a0bb391770 .functor AND 1, L_000001a0bb3919a0, L_000001a0bb454200, C4<1>, C4<1>;
L_000001a0bb390e40 .functor AND 1, v000001a0bb413d50_0, v000001a0bb413a30_0, C4<1>, C4<1>;
L_000001a0bb391380 .functor AND 1, L_000001a0bb390e40, L_000001a0bb452900, C4<1>, C4<1>;
L_000001a0bb390f20 .functor AND 1, v000001a0bb43cc50_0, v000001a0bb43cbb0_0, C4<1>, C4<1>;
L_000001a0bb391a10 .functor AND 1, L_000001a0bb390f20, L_000001a0bb4529a0, C4<1>, C4<1>;
L_000001a0bb456230 .functor NOT 1, L_000001a0bb390cf0, C4<0>, C4<0>, C4<0>;
L_000001a0bb456850 .functor NOT 1, L_000001a0bb390cf0, C4<0>, C4<0>, C4<0>;
L_000001a0bb4bf730 .functor NOT 1, L_000001a0bb390cf0, C4<0>, C4<0>, C4<0>;
L_000001a0bb4bff80 .functor NOT 1, L_000001a0bb390cf0, C4<0>, C4<0>, C4<0>;
L_000001a0bb4c0220 .functor NOT 1, L_000001a0bb390cf0, C4<0>, C4<0>, C4<0>;
L_000001a0bb4dbe00 .functor BUFZ 32, v000001a0bb440530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a0bb43bb70_0 .net "EX1_ALU_OPER1", 31 0, L_000001a0bb457260;  1 drivers
v000001a0bb43d1f0_0 .net "EX1_ALU_OPER2", 31 0, L_000001a0bb4bf500;  1 drivers
v000001a0bb43b170_0 .net "EX1_PC", 31 0, v000001a0bb424030_0;  1 drivers
v000001a0bb43d290_0 .net "EX1_PFC", 31 0, v000001a0bb421dd0_0;  1 drivers
v000001a0bb43d330_0 .net "EX1_PFC_to_IF", 31 0, L_000001a0bb4516e0;  1 drivers
v000001a0bb43d510_0 .net "EX1_forward_to_B", 31 0, v000001a0bb421e70_0;  1 drivers
v000001a0bb43b2b0_0 .net "EX1_is_beq", 0 0, v000001a0bb4240d0_0;  1 drivers
v000001a0bb43d5b0_0 .net "EX1_is_bne", 0 0, v000001a0bb4229b0_0;  1 drivers
v000001a0bb43df10_0 .net "EX1_is_jal", 0 0, v000001a0bb4234f0_0;  1 drivers
v000001a0bb43e190_0 .net "EX1_is_jr", 0 0, v000001a0bb422b90_0;  1 drivers
v000001a0bb43e230_0 .net "EX1_is_oper2_immed", 0 0, v000001a0bb4243f0_0;  1 drivers
v000001a0bb43e550_0 .net "EX1_memread", 0 0, v000001a0bb422af0_0;  1 drivers
v000001a0bb43f8b0_0 .net "EX1_memwrite", 0 0, v000001a0bb423090_0;  1 drivers
v000001a0bb43fb30_0 .net "EX1_opcode", 11 0, v000001a0bb422cd0_0;  1 drivers
v000001a0bb43e9b0_0 .net "EX1_predicted", 0 0, v000001a0bb422550_0;  1 drivers
v000001a0bb43f770_0 .net "EX1_rd_ind", 4 0, v000001a0bb424170_0;  1 drivers
v000001a0bb43e7d0_0 .net "EX1_rd_indzero", 0 0, v000001a0bb4242b0_0;  1 drivers
v000001a0bb43d6f0_0 .net "EX1_regwrite", 0 0, v000001a0bb421f10_0;  1 drivers
v000001a0bb43f630_0 .net "EX1_rs1", 31 0, v000001a0bb423a90_0;  1 drivers
v000001a0bb43f310_0 .net "EX1_rs1_ind", 4 0, v000001a0bb424350_0;  1 drivers
v000001a0bb43d790_0 .net "EX1_rs2", 31 0, v000001a0bb4236d0_0;  1 drivers
v000001a0bb43fe50_0 .net "EX1_rs2_ind", 4 0, v000001a0bb422d70_0;  1 drivers
v000001a0bb43f3b0_0 .net "EX1_rs2_out", 31 0, L_000001a0bb4bf6c0;  1 drivers
v000001a0bb43e870_0 .net "EX2_ALU_OPER1", 31 0, v000001a0bb4259d0_0;  1 drivers
v000001a0bb43ef50_0 .net "EX2_ALU_OPER2", 31 0, v000001a0bb425430_0;  1 drivers
v000001a0bb43f6d0_0 .net "EX2_ALU_OUT", 31 0, L_000001a0bb450ec0;  1 drivers
v000001a0bb43f810_0 .net "EX2_PC", 31 0, v000001a0bb424850_0;  1 drivers
v000001a0bb43e0f0_0 .net "EX2_PFC_to_IF", 31 0, v000001a0bb4248f0_0;  1 drivers
v000001a0bb43f1d0_0 .net "EX2_forward_to_B", 31 0, v000001a0bb425610_0;  1 drivers
v000001a0bb43e2d0_0 .net "EX2_is_beq", 0 0, v000001a0bb425b10_0;  1 drivers
v000001a0bb43d830_0 .net "EX2_is_bne", 0 0, v000001a0bb424a30_0;  1 drivers
v000001a0bb43f450_0 .net "EX2_is_jal", 0 0, v000001a0bb425bb0_0;  1 drivers
v000001a0bb43db50_0 .net "EX2_is_jr", 0 0, v000001a0bb424990_0;  1 drivers
v000001a0bb43e730_0 .net "EX2_is_oper2_immed", 0 0, v000001a0bb4256b0_0;  1 drivers
v000001a0bb43e4b0_0 .net "EX2_memread", 0 0, v000001a0bb425110_0;  1 drivers
v000001a0bb43f4f0_0 .net "EX2_memwrite", 0 0, v000001a0bb424f30_0;  1 drivers
v000001a0bb43eaf0_0 .net "EX2_opcode", 11 0, v000001a0bb424ad0_0;  1 drivers
v000001a0bb43de70_0 .net "EX2_predicted", 0 0, v000001a0bb424c10_0;  1 drivers
v000001a0bb43f590_0 .net "EX2_rd_ind", 4 0, v000001a0bb425750_0;  1 drivers
v000001a0bb43e370_0 .net "EX2_rd_indzero", 0 0, v000001a0bb424cb0_0;  1 drivers
v000001a0bb43dd30_0 .net "EX2_regwrite", 0 0, v000001a0bb424d50_0;  1 drivers
v000001a0bb43eeb0_0 .net "EX2_rs1", 31 0, v000001a0bb424df0_0;  1 drivers
v000001a0bb43dbf0_0 .net "EX2_rs1_ind", 4 0, v000001a0bb424e90_0;  1 drivers
v000001a0bb43e910_0 .net "EX2_rs2_ind", 4 0, v000001a0bb424fd0_0;  1 drivers
v000001a0bb43f950_0 .net "EX2_rs2_out", 31 0, v000001a0bb425070_0;  1 drivers
v000001a0bb43ed70_0 .net "ID_INST", 31 0, v000001a0bb42e040_0;  1 drivers
v000001a0bb43ea50_0 .net "ID_PC", 31 0, v000001a0bb42e360_0;  1 drivers
v000001a0bb43e410_0 .net "ID_PFC_to_EX", 31 0, L_000001a0bb44d9a0;  1 drivers
v000001a0bb43e690_0 .net "ID_PFC_to_IF", 31 0, L_000001a0bb44e1c0;  1 drivers
v000001a0bb43f9f0_0 .net "ID_forward_to_B", 31 0, L_000001a0bb44f660;  1 drivers
v000001a0bb43eb90_0 .net "ID_is_beq", 0 0, L_000001a0bb44f980;  1 drivers
v000001a0bb43fd10_0 .net "ID_is_bne", 0 0, L_000001a0bb44d540;  1 drivers
v000001a0bb43eff0_0 .net "ID_is_j", 0 0, L_000001a0bb44f0c0;  1 drivers
v000001a0bb43e5f0_0 .net "ID_is_jal", 0 0, L_000001a0bb44dd60;  1 drivers
v000001a0bb43f090_0 .net "ID_is_jr", 0 0, L_000001a0bb44ef80;  1 drivers
v000001a0bb43d8d0_0 .net "ID_is_oper2_immed", 0 0, L_000001a0bb457030;  1 drivers
v000001a0bb43ec30_0 .net "ID_memread", 0 0, L_000001a0bb44d4a0;  1 drivers
v000001a0bb43ecd0_0 .net "ID_memwrite", 0 0, L_000001a0bb44d680;  1 drivers
v000001a0bb43fa90_0 .net "ID_opcode", 11 0, v000001a0bb442010_0;  1 drivers
v000001a0bb43fbd0_0 .net "ID_predicted", 0 0, v000001a0bb4281e0_0;  1 drivers
v000001a0bb43dc90_0 .net "ID_rd_ind", 4 0, v000001a0bb441750_0;  1 drivers
v000001a0bb43dfb0_0 .net "ID_regwrite", 0 0, L_000001a0bb44fa20;  1 drivers
v000001a0bb43ee10_0 .net "ID_rs1", 31 0, v000001a0bb42cd80_0;  1 drivers
v000001a0bb43ddd0_0 .net "ID_rs1_ind", 4 0, v000001a0bb440850_0;  1 drivers
v000001a0bb43fdb0_0 .net "ID_rs2", 31 0, v000001a0bb42df00_0;  1 drivers
v000001a0bb43f130_0 .net "ID_rs2_ind", 4 0, v000001a0bb4408f0_0;  1 drivers
v000001a0bb43e050_0 .net "IF_INST", 31 0, L_000001a0bb455eb0;  1 drivers
v000001a0bb43f270_0 .net "IF_pc", 31 0, v000001a0bb440530_0;  1 drivers
v000001a0bb43fc70_0 .net "MEM_ALU_OUT", 31 0, v000001a0bb413c10_0;  1 drivers
v000001a0bb43d970_0 .net "MEM_Data_mem_out", 31 0, v000001a0bb43c250_0;  1 drivers
v000001a0bb43da10_0 .net "MEM_memread", 0 0, v000001a0bb412590_0;  1 drivers
v000001a0bb43dab0_0 .net "MEM_memwrite", 0 0, v000001a0bb413710_0;  1 drivers
v000001a0bb452fe0_0 .net "MEM_opcode", 11 0, v000001a0bb4142f0_0;  1 drivers
v000001a0bb453b20_0 .net "MEM_rd_ind", 4 0, v000001a0bb411f50_0;  1 drivers
v000001a0bb453440_0 .net "MEM_rd_indzero", 0 0, v000001a0bb413a30_0;  1 drivers
v000001a0bb452d60_0 .net "MEM_regwrite", 0 0, v000001a0bb413d50_0;  1 drivers
v000001a0bb4542a0_0 .net "MEM_rs2", 31 0, v000001a0bb4135d0_0;  1 drivers
v000001a0bb4538a0_0 .net "PC", 31 0, L_000001a0bb4dbe00;  alias, 1 drivers
v000001a0bb453a80_0 .net "STALL_ID1_FLUSH", 0 0, v000001a0bb427ba0_0;  1 drivers
v000001a0bb454660_0 .net "STALL_ID2_FLUSH", 0 0, v000001a0bb428dc0_0;  1 drivers
v000001a0bb453bc0_0 .net "STALL_IF_FLUSH", 0 0, v000001a0bb429d60_0;  1 drivers
v000001a0bb453c60_0 .net "WB_ALU_OUT", 31 0, v000001a0bb43c070_0;  1 drivers
v000001a0bb454ac0_0 .net "WB_Data_mem_out", 31 0, v000001a0bb43af90_0;  1 drivers
v000001a0bb452f40_0 .net "WB_memread", 0 0, v000001a0bb43c110_0;  1 drivers
v000001a0bb4524a0_0 .net "WB_rd_ind", 4 0, v000001a0bb43d3d0_0;  1 drivers
v000001a0bb4534e0_0 .net "WB_rd_indzero", 0 0, v000001a0bb43cbb0_0;  1 drivers
v000001a0bb453080_0 .net "WB_regwrite", 0 0, v000001a0bb43cc50_0;  1 drivers
v000001a0bb454c00_0 .net "Wrong_prediction", 0 0, L_000001a0bb4c01b0;  1 drivers
v000001a0bb452c20_0 .net *"_ivl_1", 0 0, L_000001a0bb391000;  1 drivers
v000001a0bb4531c0_0 .net *"_ivl_13", 0 0, L_000001a0bb391310;  1 drivers
v000001a0bb452cc0_0 .net *"_ivl_14", 0 0, L_000001a0bb4527c0;  1 drivers
v000001a0bb452a40_0 .net *"_ivl_19", 0 0, L_000001a0bb3919a0;  1 drivers
v000001a0bb454520_0 .net *"_ivl_2", 0 0, L_000001a0bb4540c0;  1 drivers
v000001a0bb4533a0_0 .net *"_ivl_20", 0 0, L_000001a0bb454200;  1 drivers
v000001a0bb453580_0 .net *"_ivl_25", 0 0, L_000001a0bb390e40;  1 drivers
v000001a0bb453940_0 .net *"_ivl_26", 0 0, L_000001a0bb452900;  1 drivers
v000001a0bb4539e0_0 .net *"_ivl_31", 0 0, L_000001a0bb390f20;  1 drivers
v000001a0bb452b80_0 .net *"_ivl_32", 0 0, L_000001a0bb4529a0;  1 drivers
v000001a0bb453120_0 .net *"_ivl_40", 31 0, L_000001a0bb44d7c0;  1 drivers
L_000001a0bb470c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb452ae0_0 .net *"_ivl_43", 26 0, L_000001a0bb470c58;  1 drivers
L_000001a0bb470ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb452540_0 .net/2u *"_ivl_44", 31 0, L_000001a0bb470ca0;  1 drivers
v000001a0bb454700_0 .net *"_ivl_52", 31 0, L_000001a0bb4c8a30;  1 drivers
L_000001a0bb470d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb452e00_0 .net *"_ivl_55", 26 0, L_000001a0bb470d30;  1 drivers
L_000001a0bb470d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb453f80_0 .net/2u *"_ivl_56", 31 0, L_000001a0bb470d78;  1 drivers
v000001a0bb4548e0_0 .net *"_ivl_7", 0 0, L_000001a0bb390890;  1 drivers
v000001a0bb4545c0_0 .net *"_ivl_8", 0 0, L_000001a0bb454160;  1 drivers
v000001a0bb452ea0_0 .net "alu_selA", 1 0, L_000001a0bb452860;  1 drivers
v000001a0bb453260_0 .net "alu_selB", 1 0, L_000001a0bb454d40;  1 drivers
v000001a0bb453300_0 .net "clk", 0 0, L_000001a0bb390cf0;  1 drivers
v000001a0bb453620_0 .var "cycles_consumed", 31 0;
v000001a0bb4547a0_0 .net "exhaz", 0 0, L_000001a0bb391e00;  1 drivers
v000001a0bb454980_0 .net "exhaz2", 0 0, L_000001a0bb391380;  1 drivers
v000001a0bb454340_0 .net "hlt", 0 0, v000001a0bb43cd90_0;  1 drivers
v000001a0bb4536c0_0 .net "idhaz", 0 0, L_000001a0bb391620;  1 drivers
v000001a0bb453760_0 .net "idhaz2", 0 0, L_000001a0bb391770;  1 drivers
v000001a0bb453800_0 .net "if_id_write", 0 0, v000001a0bb42b200_0;  1 drivers
v000001a0bb454a20_0 .net "input_clk", 0 0, v000001a0bb453e40_0;  1 drivers
v000001a0bb4525e0_0 .net "is_branch_and_taken", 0 0, L_000001a0bb455dd0;  1 drivers
v000001a0bb4543e0_0 .net "memhaz", 0 0, L_000001a0bb3922d0;  1 drivers
v000001a0bb454840_0 .net "memhaz2", 0 0, L_000001a0bb391a10;  1 drivers
v000001a0bb453d00_0 .net "pc_src", 2 0, L_000001a0bb44dae0;  1 drivers
v000001a0bb452680_0 .net "pc_write", 0 0, v000001a0bb4295e0_0;  1 drivers
v000001a0bb454020_0 .net "rst", 0 0, v000001a0bb453ee0_0;  1 drivers
v000001a0bb454480_0 .net "store_rs2_forward", 1 0, L_000001a0bb455100;  1 drivers
v000001a0bb454b60_0 .net "wdata_to_reg_file", 31 0, L_000001a0bb4dba10;  1 drivers
E_000001a0bb3994a0/0 .event negedge, v000001a0bb428000_0;
E_000001a0bb3994a0/1 .event posedge, v000001a0bb414610_0;
E_000001a0bb3994a0 .event/or E_000001a0bb3994a0/0, E_000001a0bb3994a0/1;
L_000001a0bb4540c0 .cmp/eq 5, v000001a0bb425750_0, v000001a0bb424350_0;
L_000001a0bb454160 .cmp/eq 5, v000001a0bb411f50_0, v000001a0bb424350_0;
L_000001a0bb4527c0 .cmp/eq 5, v000001a0bb43d3d0_0, v000001a0bb424350_0;
L_000001a0bb454200 .cmp/eq 5, v000001a0bb425750_0, v000001a0bb422d70_0;
L_000001a0bb452900 .cmp/eq 5, v000001a0bb411f50_0, v000001a0bb422d70_0;
L_000001a0bb4529a0 .cmp/eq 5, v000001a0bb43d3d0_0, v000001a0bb422d70_0;
L_000001a0bb44d7c0 .concat [ 5 27 0 0], v000001a0bb441750_0, L_000001a0bb470c58;
L_000001a0bb44d860 .cmp/ne 32, L_000001a0bb44d7c0, L_000001a0bb470ca0;
L_000001a0bb4c8a30 .concat [ 5 27 0 0], v000001a0bb425750_0, L_000001a0bb470d30;
L_000001a0bb4c9930 .cmp/ne 32, L_000001a0bb4c8a30, L_000001a0bb470d78;
S_000001a0bb16d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001a0bb390eb0 .functor NOT 1, L_000001a0bb391e00, C4<0>, C4<0>, C4<0>;
L_000001a0bb390dd0 .functor AND 1, L_000001a0bb3922d0, L_000001a0bb390eb0, C4<1>, C4<1>;
L_000001a0bb391700 .functor OR 1, L_000001a0bb391620, L_000001a0bb390dd0, C4<0>, C4<0>;
L_000001a0bb3911c0 .functor OR 1, L_000001a0bb391620, L_000001a0bb391e00, C4<0>, C4<0>;
v000001a0bb3bb3f0_0 .net *"_ivl_12", 0 0, L_000001a0bb3911c0;  1 drivers
v000001a0bb3bc570_0 .net *"_ivl_2", 0 0, L_000001a0bb390eb0;  1 drivers
v000001a0bb3babd0_0 .net *"_ivl_5", 0 0, L_000001a0bb390dd0;  1 drivers
v000001a0bb3bbc10_0 .net *"_ivl_7", 0 0, L_000001a0bb391700;  1 drivers
v000001a0bb3bb170_0 .net "alu_selA", 1 0, L_000001a0bb452860;  alias, 1 drivers
v000001a0bb3bbe90_0 .net "exhaz", 0 0, L_000001a0bb391e00;  alias, 1 drivers
v000001a0bb3bc1b0_0 .net "idhaz", 0 0, L_000001a0bb391620;  alias, 1 drivers
v000001a0bb3bbfd0_0 .net "memhaz", 0 0, L_000001a0bb3922d0;  alias, 1 drivers
L_000001a0bb452860 .concat8 [ 1 1 0 0], L_000001a0bb391700, L_000001a0bb3911c0;
S_000001a0bb16d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001a0bb390a50 .functor NOT 1, L_000001a0bb391380, C4<0>, C4<0>, C4<0>;
L_000001a0bb391bd0 .functor AND 1, L_000001a0bb391a10, L_000001a0bb390a50, C4<1>, C4<1>;
L_000001a0bb390900 .functor OR 1, L_000001a0bb391770, L_000001a0bb391bd0, C4<0>, C4<0>;
L_000001a0bb391f50 .functor NOT 1, v000001a0bb4243f0_0, C4<0>, C4<0>, C4<0>;
L_000001a0bb391fc0 .functor AND 1, L_000001a0bb390900, L_000001a0bb391f50, C4<1>, C4<1>;
L_000001a0bb3913f0 .functor OR 1, L_000001a0bb391770, L_000001a0bb391380, C4<0>, C4<0>;
L_000001a0bb392030 .functor NOT 1, v000001a0bb4243f0_0, C4<0>, C4<0>, C4<0>;
L_000001a0bb3920a0 .functor AND 1, L_000001a0bb3913f0, L_000001a0bb392030, C4<1>, C4<1>;
v000001a0bb3bc250_0 .net "EX1_is_oper2_immed", 0 0, v000001a0bb4243f0_0;  alias, 1 drivers
v000001a0bb3bc2f0_0 .net *"_ivl_11", 0 0, L_000001a0bb391fc0;  1 drivers
v000001a0bb3bc390_0 .net *"_ivl_16", 0 0, L_000001a0bb3913f0;  1 drivers
v000001a0bb3baef0_0 .net *"_ivl_17", 0 0, L_000001a0bb392030;  1 drivers
v000001a0bb3bb210_0 .net *"_ivl_2", 0 0, L_000001a0bb390a50;  1 drivers
v000001a0bb3bc430_0 .net *"_ivl_20", 0 0, L_000001a0bb3920a0;  1 drivers
v000001a0bb3bad10_0 .net *"_ivl_5", 0 0, L_000001a0bb391bd0;  1 drivers
v000001a0bb3badb0_0 .net *"_ivl_7", 0 0, L_000001a0bb390900;  1 drivers
v000001a0bb3bb030_0 .net *"_ivl_8", 0 0, L_000001a0bb391f50;  1 drivers
v000001a0bb3bb530_0 .net "alu_selB", 1 0, L_000001a0bb454d40;  alias, 1 drivers
v000001a0bb3bae50_0 .net "exhaz", 0 0, L_000001a0bb391380;  alias, 1 drivers
v000001a0bb3bb7b0_0 .net "idhaz", 0 0, L_000001a0bb391770;  alias, 1 drivers
v000001a0bb3bb2b0_0 .net "memhaz", 0 0, L_000001a0bb391a10;  alias, 1 drivers
L_000001a0bb454d40 .concat8 [ 1 1 0 0], L_000001a0bb391fc0, L_000001a0bb3920a0;
S_000001a0bb1b6030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001a0bb392110 .functor NOT 1, L_000001a0bb391380, C4<0>, C4<0>, C4<0>;
L_000001a0bb390970 .functor AND 1, L_000001a0bb391a10, L_000001a0bb392110, C4<1>, C4<1>;
L_000001a0bb3909e0 .functor OR 1, L_000001a0bb391770, L_000001a0bb390970, C4<0>, C4<0>;
L_000001a0bb390f90 .functor OR 1, L_000001a0bb391770, L_000001a0bb391380, C4<0>, C4<0>;
v000001a0bb3baf90_0 .net *"_ivl_12", 0 0, L_000001a0bb390f90;  1 drivers
v000001a0bb3bb0d0_0 .net *"_ivl_2", 0 0, L_000001a0bb392110;  1 drivers
v000001a0bb3bb490_0 .net *"_ivl_5", 0 0, L_000001a0bb390970;  1 drivers
v000001a0bb3bb5d0_0 .net *"_ivl_7", 0 0, L_000001a0bb3909e0;  1 drivers
v000001a0bb3bb670_0 .net "exhaz", 0 0, L_000001a0bb391380;  alias, 1 drivers
v000001a0bb3bb710_0 .net "idhaz", 0 0, L_000001a0bb391770;  alias, 1 drivers
v000001a0bb333eb0_0 .net "memhaz", 0 0, L_000001a0bb391a10;  alias, 1 drivers
v000001a0bb333f50_0 .net "store_rs2_forward", 1 0, L_000001a0bb455100;  alias, 1 drivers
L_000001a0bb455100 .concat8 [ 1 1 0 0], L_000001a0bb3909e0, L_000001a0bb390f90;
S_000001a0bb1b61c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001a0bb334f90_0 .net "EX_ALU_OUT", 31 0, L_000001a0bb450ec0;  alias, 1 drivers
v000001a0bb3352b0_0 .net "EX_memread", 0 0, v000001a0bb425110_0;  alias, 1 drivers
v000001a0bb31f800_0 .net "EX_memwrite", 0 0, v000001a0bb424f30_0;  alias, 1 drivers
v000001a0bb31fd00_0 .net "EX_opcode", 11 0, v000001a0bb424ad0_0;  alias, 1 drivers
v000001a0bb413fd0_0 .net "EX_rd_ind", 4 0, v000001a0bb425750_0;  alias, 1 drivers
v000001a0bb4130d0_0 .net "EX_rd_indzero", 0 0, L_000001a0bb4c9930;  1 drivers
v000001a0bb413e90_0 .net "EX_regwrite", 0 0, v000001a0bb424d50_0;  alias, 1 drivers
v000001a0bb413f30_0 .net "EX_rs2_out", 31 0, v000001a0bb425070_0;  alias, 1 drivers
v000001a0bb413c10_0 .var "MEM_ALU_OUT", 31 0;
v000001a0bb412590_0 .var "MEM_memread", 0 0;
v000001a0bb413710_0 .var "MEM_memwrite", 0 0;
v000001a0bb4142f0_0 .var "MEM_opcode", 11 0;
v000001a0bb411f50_0 .var "MEM_rd_ind", 4 0;
v000001a0bb413a30_0 .var "MEM_rd_indzero", 0 0;
v000001a0bb413d50_0 .var "MEM_regwrite", 0 0;
v000001a0bb4135d0_0 .var "MEM_rs2", 31 0;
v000001a0bb413cb0_0 .net "clk", 0 0, L_000001a0bb4bff80;  1 drivers
v000001a0bb414610_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
E_000001a0bb399160 .event posedge, v000001a0bb414610_0, v000001a0bb413cb0_0;
S_000001a0bb1669c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001a0bb1c1490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb1c14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb1c1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb1c1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb1c1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb1c15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb1c15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb1c1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb1c1650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb1c1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb1c16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb1c16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb1c1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb1c1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb1c17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb1c17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb1c1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb1c1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb1c1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb1c18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb1c18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb1c1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb1c1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb1c1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb1c19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a0bb4be850 .functor XOR 1, L_000001a0bb4be700, v000001a0bb424c10_0, C4<0>, C4<0>;
L_000001a0bb4c0140 .functor NOT 1, L_000001a0bb4be850, C4<0>, C4<0>, C4<0>;
L_000001a0bb4c0290 .functor OR 1, v000001a0bb453ee0_0, L_000001a0bb4c0140, C4<0>, C4<0>;
L_000001a0bb4c01b0 .functor NOT 1, L_000001a0bb4c0290, C4<0>, C4<0>, C4<0>;
v000001a0bb4181c0_0 .net "ALU_OP", 3 0, v000001a0bb4172c0_0;  1 drivers
v000001a0bb419de0_0 .net "BranchDecision", 0 0, L_000001a0bb4be700;  1 drivers
v000001a0bb4189e0_0 .net "CF", 0 0, v000001a0bb418440_0;  1 drivers
v000001a0bb419020_0 .net "EX_opcode", 11 0, v000001a0bb424ad0_0;  alias, 1 drivers
v000001a0bb4198e0_0 .net "Wrong_prediction", 0 0, L_000001a0bb4c01b0;  alias, 1 drivers
v000001a0bb419980_0 .net "ZF", 0 0, L_000001a0bb4bee00;  1 drivers
L_000001a0bb470ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a0bb418f80_0 .net/2u *"_ivl_0", 31 0, L_000001a0bb470ce8;  1 drivers
v000001a0bb4195c0_0 .net *"_ivl_11", 0 0, L_000001a0bb4c0290;  1 drivers
v000001a0bb418a80_0 .net *"_ivl_2", 31 0, L_000001a0bb451b40;  1 drivers
v000001a0bb419c00_0 .net *"_ivl_6", 0 0, L_000001a0bb4be850;  1 drivers
v000001a0bb418e40_0 .net *"_ivl_8", 0 0, L_000001a0bb4c0140;  1 drivers
v000001a0bb418c60_0 .net "alu_out", 31 0, L_000001a0bb450ec0;  alias, 1 drivers
v000001a0bb418da0_0 .net "alu_outw", 31 0, v000001a0bb417f40_0;  1 drivers
v000001a0bb418760_0 .net "is_beq", 0 0, v000001a0bb425b10_0;  alias, 1 drivers
v000001a0bb418d00_0 .net "is_bne", 0 0, v000001a0bb424a30_0;  alias, 1 drivers
v000001a0bb4197a0_0 .net "is_jal", 0 0, v000001a0bb425bb0_0;  alias, 1 drivers
v000001a0bb419660_0 .net "oper1", 31 0, v000001a0bb4259d0_0;  alias, 1 drivers
v000001a0bb419ac0_0 .net "oper2", 31 0, v000001a0bb425430_0;  alias, 1 drivers
v000001a0bb418800_0 .net "pc", 31 0, v000001a0bb424850_0;  alias, 1 drivers
v000001a0bb4190c0_0 .net "predicted", 0 0, v000001a0bb424c10_0;  alias, 1 drivers
v000001a0bb4188a0_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
L_000001a0bb451b40 .arith/sum 32, v000001a0bb424850_0, L_000001a0bb470ce8;
L_000001a0bb450ec0 .functor MUXZ 32, v000001a0bb417f40_0, L_000001a0bb451b40, v000001a0bb425bb0_0, C4<>;
S_000001a0bb166b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001a0bb1669c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001a0bb4be380 .functor AND 1, v000001a0bb425b10_0, L_000001a0bb4bfea0, C4<1>, C4<1>;
L_000001a0bb4be3f0 .functor NOT 1, L_000001a0bb4bfea0, C4<0>, C4<0>, C4<0>;
L_000001a0bb4be690 .functor AND 1, v000001a0bb424a30_0, L_000001a0bb4be3f0, C4<1>, C4<1>;
L_000001a0bb4be700 .functor OR 1, L_000001a0bb4be380, L_000001a0bb4be690, C4<0>, C4<0>;
v000001a0bb4174a0_0 .net "BranchDecision", 0 0, L_000001a0bb4be700;  alias, 1 drivers
v000001a0bb417c20_0 .net *"_ivl_2", 0 0, L_000001a0bb4be3f0;  1 drivers
v000001a0bb416e60_0 .net "is_beq", 0 0, v000001a0bb425b10_0;  alias, 1 drivers
v000001a0bb4184e0_0 .net "is_beq_taken", 0 0, L_000001a0bb4be380;  1 drivers
v000001a0bb418120_0 .net "is_bne", 0 0, v000001a0bb424a30_0;  alias, 1 drivers
v000001a0bb417040_0 .net "is_bne_taken", 0 0, L_000001a0bb4be690;  1 drivers
v000001a0bb4160a0_0 .net "is_eq", 0 0, L_000001a0bb4bfea0;  1 drivers
v000001a0bb416d20_0 .net "oper1", 31 0, v000001a0bb4259d0_0;  alias, 1 drivers
v000001a0bb4183a0_0 .net "oper2", 31 0, v000001a0bb425430_0;  alias, 1 drivers
S_000001a0bb1d9aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001a0bb166b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001a0bb4bf9d0 .functor XOR 1, L_000001a0bb452360, L_000001a0bb450c40, C4<0>, C4<0>;
L_000001a0bb4beaf0 .functor XOR 1, L_000001a0bb450ba0, L_000001a0bb451fa0, C4<0>, C4<0>;
L_000001a0bb4be9a0 .functor XOR 1, L_000001a0bb452040, L_000001a0bb450060, C4<0>, C4<0>;
L_000001a0bb4bfe30 .functor XOR 1, L_000001a0bb4504c0, L_000001a0bb450ce0, C4<0>, C4<0>;
L_000001a0bb4bfa40 .functor XOR 1, L_000001a0bb451000, L_000001a0bb44fca0, C4<0>, C4<0>;
L_000001a0bb4beee0 .functor XOR 1, L_000001a0bb4510a0, L_000001a0bb450100, C4<0>, C4<0>;
L_000001a0bb4bf2d0 .functor XOR 1, L_000001a0bb4c5010, L_000001a0bb4c50b0, C4<0>, C4<0>;
L_000001a0bb4bef50 .functor XOR 1, L_000001a0bb4c6690, L_000001a0bb4c5830, C4<0>, C4<0>;
L_000001a0bb4bf420 .functor XOR 1, L_000001a0bb4c5970, L_000001a0bb4c5f10, C4<0>, C4<0>;
L_000001a0bb4bfdc0 .functor XOR 1, L_000001a0bb4c6cd0, L_000001a0bb4c51f0, C4<0>, C4<0>;
L_000001a0bb4bebd0 .functor XOR 1, L_000001a0bb4c6550, L_000001a0bb4c5b50, C4<0>, C4<0>;
L_000001a0bb4bec40 .functor XOR 1, L_000001a0bb4c53d0, L_000001a0bb4c5150, C4<0>, C4<0>;
L_000001a0bb4bfab0 .functor XOR 1, L_000001a0bb4c4c50, L_000001a0bb4c6eb0, C4<0>, C4<0>;
L_000001a0bb4bf5e0 .functor XOR 1, L_000001a0bb4c6190, L_000001a0bb4c7310, C4<0>, C4<0>;
L_000001a0bb4be620 .functor XOR 1, L_000001a0bb4c7130, L_000001a0bb4c5a10, C4<0>, C4<0>;
L_000001a0bb4bfce0 .functor XOR 1, L_000001a0bb4c5290, L_000001a0bb4c5650, C4<0>, C4<0>;
L_000001a0bb4befc0 .functor XOR 1, L_000001a0bb4c5330, L_000001a0bb4c6910, C4<0>, C4<0>;
L_000001a0bb4bf7a0 .functor XOR 1, L_000001a0bb4c6f50, L_000001a0bb4c4cf0, C4<0>, C4<0>;
L_000001a0bb4bf810 .functor XOR 1, L_000001a0bb4c6730, L_000001a0bb4c6870, C4<0>, C4<0>;
L_000001a0bb4bf030 .functor XOR 1, L_000001a0bb4c4bb0, L_000001a0bb4c6af0, C4<0>, C4<0>;
L_000001a0bb4bf880 .functor XOR 1, L_000001a0bb4c67d0, L_000001a0bb4c5470, C4<0>, C4<0>;
L_000001a0bb4bf0a0 .functor XOR 1, L_000001a0bb4c4ed0, L_000001a0bb4c6b90, C4<0>, C4<0>;
L_000001a0bb4bf110 .functor XOR 1, L_000001a0bb4c5510, L_000001a0bb4c5790, C4<0>, C4<0>;
L_000001a0bb4bed20 .functor XOR 1, L_000001a0bb4c5ab0, L_000001a0bb4c69b0, C4<0>, C4<0>;
L_000001a0bb4bf8f0 .functor XOR 1, L_000001a0bb4c55b0, L_000001a0bb4c4d90, C4<0>, C4<0>;
L_000001a0bb4bf180 .functor XOR 1, L_000001a0bb4c71d0, L_000001a0bb4c65f0, C4<0>, C4<0>;
L_000001a0bb4bfb20 .functor XOR 1, L_000001a0bb4c4e30, L_000001a0bb4c62d0, C4<0>, C4<0>;
L_000001a0bb4bfb90 .functor XOR 1, L_000001a0bb4c58d0, L_000001a0bb4c5dd0, C4<0>, C4<0>;
L_000001a0bb4bfc00 .functor XOR 1, L_000001a0bb4c4f70, L_000001a0bb4c6230, C4<0>, C4<0>;
L_000001a0bb4bff10 .functor XOR 1, L_000001a0bb4c6e10, L_000001a0bb4c6410, C4<0>, C4<0>;
L_000001a0bb4bfc70 .functor XOR 1, L_000001a0bb4c6d70, L_000001a0bb4c56f0, C4<0>, C4<0>;
L_000001a0bb4bfd50 .functor XOR 1, L_000001a0bb4c5c90, L_000001a0bb4c6c30, C4<0>, C4<0>;
L_000001a0bb4bfea0/0/0 .functor OR 1, L_000001a0bb4c6a50, L_000001a0bb4c6370, L_000001a0bb4c5e70, L_000001a0bb4c5d30;
L_000001a0bb4bfea0/0/4 .functor OR 1, L_000001a0bb4c5fb0, L_000001a0bb4c6ff0, L_000001a0bb4c7090, L_000001a0bb4c64b0;
L_000001a0bb4bfea0/0/8 .functor OR 1, L_000001a0bb4c6050, L_000001a0bb4c60f0, L_000001a0bb4c7270, L_000001a0bb4c7450;
L_000001a0bb4bfea0/0/12 .functor OR 1, L_000001a0bb4c91b0, L_000001a0bb4c78b0, L_000001a0bb4c7770, L_000001a0bb4c79f0;
L_000001a0bb4bfea0/0/16 .functor OR 1, L_000001a0bb4c8030, L_000001a0bb4c8990, L_000001a0bb4c8b70, L_000001a0bb4c7950;
L_000001a0bb4bfea0/0/20 .functor OR 1, L_000001a0bb4c7a90, L_000001a0bb4c8170, L_000001a0bb4c9430, L_000001a0bb4c92f0;
L_000001a0bb4bfea0/0/24 .functor OR 1, L_000001a0bb4c7b30, L_000001a0bb4c7ef0, L_000001a0bb4c73b0, L_000001a0bb4c88f0;
L_000001a0bb4bfea0/0/28 .functor OR 1, L_000001a0bb4c8350, L_000001a0bb4c7c70, L_000001a0bb4c9250, L_000001a0bb4c8850;
L_000001a0bb4bfea0/1/0 .functor OR 1, L_000001a0bb4bfea0/0/0, L_000001a0bb4bfea0/0/4, L_000001a0bb4bfea0/0/8, L_000001a0bb4bfea0/0/12;
L_000001a0bb4bfea0/1/4 .functor OR 1, L_000001a0bb4bfea0/0/16, L_000001a0bb4bfea0/0/20, L_000001a0bb4bfea0/0/24, L_000001a0bb4bfea0/0/28;
L_000001a0bb4bfea0 .functor NOR 1, L_000001a0bb4bfea0/1/0, L_000001a0bb4bfea0/1/4, C4<0>, C4<0>;
v000001a0bb414070_0 .net *"_ivl_0", 0 0, L_000001a0bb4bf9d0;  1 drivers
v000001a0bb414250_0 .net *"_ivl_101", 0 0, L_000001a0bb4c6910;  1 drivers
v000001a0bb414110_0 .net *"_ivl_102", 0 0, L_000001a0bb4bf7a0;  1 drivers
v000001a0bb413490_0 .net *"_ivl_105", 0 0, L_000001a0bb4c6f50;  1 drivers
v000001a0bb413ad0_0 .net *"_ivl_107", 0 0, L_000001a0bb4c4cf0;  1 drivers
v000001a0bb4146b0_0 .net *"_ivl_108", 0 0, L_000001a0bb4bf810;  1 drivers
v000001a0bb4123b0_0 .net *"_ivl_11", 0 0, L_000001a0bb451fa0;  1 drivers
v000001a0bb413030_0 .net *"_ivl_111", 0 0, L_000001a0bb4c6730;  1 drivers
v000001a0bb413170_0 .net *"_ivl_113", 0 0, L_000001a0bb4c6870;  1 drivers
v000001a0bb4126d0_0 .net *"_ivl_114", 0 0, L_000001a0bb4bf030;  1 drivers
v000001a0bb413350_0 .net *"_ivl_117", 0 0, L_000001a0bb4c4bb0;  1 drivers
v000001a0bb412630_0 .net *"_ivl_119", 0 0, L_000001a0bb4c6af0;  1 drivers
v000001a0bb411ff0_0 .net *"_ivl_12", 0 0, L_000001a0bb4be9a0;  1 drivers
v000001a0bb412450_0 .net *"_ivl_120", 0 0, L_000001a0bb4bf880;  1 drivers
v000001a0bb4124f0_0 .net *"_ivl_123", 0 0, L_000001a0bb4c67d0;  1 drivers
v000001a0bb4141b0_0 .net *"_ivl_125", 0 0, L_000001a0bb4c5470;  1 drivers
v000001a0bb412310_0 .net *"_ivl_126", 0 0, L_000001a0bb4bf0a0;  1 drivers
v000001a0bb412770_0 .net *"_ivl_129", 0 0, L_000001a0bb4c4ed0;  1 drivers
v000001a0bb4137b0_0 .net *"_ivl_131", 0 0, L_000001a0bb4c6b90;  1 drivers
v000001a0bb414390_0 .net *"_ivl_132", 0 0, L_000001a0bb4bf110;  1 drivers
v000001a0bb413850_0 .net *"_ivl_135", 0 0, L_000001a0bb4c5510;  1 drivers
v000001a0bb4138f0_0 .net *"_ivl_137", 0 0, L_000001a0bb4c5790;  1 drivers
v000001a0bb412c70_0 .net *"_ivl_138", 0 0, L_000001a0bb4bed20;  1 drivers
v000001a0bb412810_0 .net *"_ivl_141", 0 0, L_000001a0bb4c5ab0;  1 drivers
v000001a0bb4128b0_0 .net *"_ivl_143", 0 0, L_000001a0bb4c69b0;  1 drivers
v000001a0bb412950_0 .net *"_ivl_144", 0 0, L_000001a0bb4bf8f0;  1 drivers
v000001a0bb4129f0_0 .net *"_ivl_147", 0 0, L_000001a0bb4c55b0;  1 drivers
v000001a0bb412090_0 .net *"_ivl_149", 0 0, L_000001a0bb4c4d90;  1 drivers
v000001a0bb413df0_0 .net *"_ivl_15", 0 0, L_000001a0bb452040;  1 drivers
v000001a0bb412130_0 .net *"_ivl_150", 0 0, L_000001a0bb4bf180;  1 drivers
v000001a0bb413990_0 .net *"_ivl_153", 0 0, L_000001a0bb4c71d0;  1 drivers
v000001a0bb412a90_0 .net *"_ivl_155", 0 0, L_000001a0bb4c65f0;  1 drivers
v000001a0bb412270_0 .net *"_ivl_156", 0 0, L_000001a0bb4bfb20;  1 drivers
v000001a0bb413b70_0 .net *"_ivl_159", 0 0, L_000001a0bb4c4e30;  1 drivers
v000001a0bb412ef0_0 .net *"_ivl_161", 0 0, L_000001a0bb4c62d0;  1 drivers
v000001a0bb414430_0 .net *"_ivl_162", 0 0, L_000001a0bb4bfb90;  1 drivers
v000001a0bb4133f0_0 .net *"_ivl_165", 0 0, L_000001a0bb4c58d0;  1 drivers
v000001a0bb413530_0 .net *"_ivl_167", 0 0, L_000001a0bb4c5dd0;  1 drivers
v000001a0bb4144d0_0 .net *"_ivl_168", 0 0, L_000001a0bb4bfc00;  1 drivers
v000001a0bb414570_0 .net *"_ivl_17", 0 0, L_000001a0bb450060;  1 drivers
v000001a0bb412b30_0 .net *"_ivl_171", 0 0, L_000001a0bb4c4f70;  1 drivers
v000001a0bb4121d0_0 .net *"_ivl_173", 0 0, L_000001a0bb4c6230;  1 drivers
v000001a0bb412bd0_0 .net *"_ivl_174", 0 0, L_000001a0bb4bff10;  1 drivers
v000001a0bb412db0_0 .net *"_ivl_177", 0 0, L_000001a0bb4c6e10;  1 drivers
v000001a0bb412d10_0 .net *"_ivl_179", 0 0, L_000001a0bb4c6410;  1 drivers
v000001a0bb412e50_0 .net *"_ivl_18", 0 0, L_000001a0bb4bfe30;  1 drivers
v000001a0bb412f90_0 .net *"_ivl_180", 0 0, L_000001a0bb4bfc70;  1 drivers
v000001a0bb413210_0 .net *"_ivl_183", 0 0, L_000001a0bb4c6d70;  1 drivers
v000001a0bb4132b0_0 .net *"_ivl_185", 0 0, L_000001a0bb4c56f0;  1 drivers
v000001a0bb415470_0 .net *"_ivl_186", 0 0, L_000001a0bb4bfd50;  1 drivers
v000001a0bb415830_0 .net *"_ivl_190", 0 0, L_000001a0bb4c5c90;  1 drivers
v000001a0bb415bf0_0 .net *"_ivl_192", 0 0, L_000001a0bb4c6c30;  1 drivers
v000001a0bb415790_0 .net *"_ivl_194", 0 0, L_000001a0bb4c6a50;  1 drivers
v000001a0bb415290_0 .net *"_ivl_196", 0 0, L_000001a0bb4c6370;  1 drivers
v000001a0bb414d90_0 .net *"_ivl_198", 0 0, L_000001a0bb4c5e70;  1 drivers
v000001a0bb4147f0_0 .net *"_ivl_200", 0 0, L_000001a0bb4c5d30;  1 drivers
v000001a0bb414e30_0 .net *"_ivl_202", 0 0, L_000001a0bb4c5fb0;  1 drivers
v000001a0bb4155b0_0 .net *"_ivl_204", 0 0, L_000001a0bb4c6ff0;  1 drivers
v000001a0bb414f70_0 .net *"_ivl_206", 0 0, L_000001a0bb4c7090;  1 drivers
v000001a0bb414ed0_0 .net *"_ivl_208", 0 0, L_000001a0bb4c64b0;  1 drivers
v000001a0bb415330_0 .net *"_ivl_21", 0 0, L_000001a0bb4504c0;  1 drivers
v000001a0bb415010_0 .net *"_ivl_210", 0 0, L_000001a0bb4c6050;  1 drivers
v000001a0bb415510_0 .net *"_ivl_212", 0 0, L_000001a0bb4c60f0;  1 drivers
v000001a0bb415650_0 .net *"_ivl_214", 0 0, L_000001a0bb4c7270;  1 drivers
v000001a0bb414890_0 .net *"_ivl_216", 0 0, L_000001a0bb4c7450;  1 drivers
v000001a0bb415b50_0 .net *"_ivl_218", 0 0, L_000001a0bb4c91b0;  1 drivers
v000001a0bb415c90_0 .net *"_ivl_220", 0 0, L_000001a0bb4c78b0;  1 drivers
v000001a0bb414cf0_0 .net *"_ivl_222", 0 0, L_000001a0bb4c7770;  1 drivers
v000001a0bb415ab0_0 .net *"_ivl_224", 0 0, L_000001a0bb4c79f0;  1 drivers
v000001a0bb414a70_0 .net *"_ivl_226", 0 0, L_000001a0bb4c8030;  1 drivers
v000001a0bb415d30_0 .net *"_ivl_228", 0 0, L_000001a0bb4c8990;  1 drivers
v000001a0bb415dd0_0 .net *"_ivl_23", 0 0, L_000001a0bb450ce0;  1 drivers
v000001a0bb414750_0 .net *"_ivl_230", 0 0, L_000001a0bb4c8b70;  1 drivers
v000001a0bb4153d0_0 .net *"_ivl_232", 0 0, L_000001a0bb4c7950;  1 drivers
v000001a0bb4150b0_0 .net *"_ivl_234", 0 0, L_000001a0bb4c7a90;  1 drivers
v000001a0bb414930_0 .net *"_ivl_236", 0 0, L_000001a0bb4c8170;  1 drivers
v000001a0bb415970_0 .net *"_ivl_238", 0 0, L_000001a0bb4c9430;  1 drivers
v000001a0bb4149d0_0 .net *"_ivl_24", 0 0, L_000001a0bb4bfa40;  1 drivers
v000001a0bb414b10_0 .net *"_ivl_240", 0 0, L_000001a0bb4c92f0;  1 drivers
v000001a0bb415150_0 .net *"_ivl_242", 0 0, L_000001a0bb4c7b30;  1 drivers
v000001a0bb4158d0_0 .net *"_ivl_244", 0 0, L_000001a0bb4c7ef0;  1 drivers
v000001a0bb414bb0_0 .net *"_ivl_246", 0 0, L_000001a0bb4c73b0;  1 drivers
v000001a0bb414c50_0 .net *"_ivl_248", 0 0, L_000001a0bb4c88f0;  1 drivers
v000001a0bb4151f0_0 .net *"_ivl_250", 0 0, L_000001a0bb4c8350;  1 drivers
v000001a0bb4156f0_0 .net *"_ivl_252", 0 0, L_000001a0bb4c7c70;  1 drivers
v000001a0bb415a10_0 .net *"_ivl_254", 0 0, L_000001a0bb4c9250;  1 drivers
v000001a0bb334090_0 .net *"_ivl_256", 0 0, L_000001a0bb4c8850;  1 drivers
v000001a0bb416fa0_0 .net *"_ivl_27", 0 0, L_000001a0bb451000;  1 drivers
v000001a0bb416b40_0 .net *"_ivl_29", 0 0, L_000001a0bb44fca0;  1 drivers
v000001a0bb417360_0 .net *"_ivl_3", 0 0, L_000001a0bb452360;  1 drivers
v000001a0bb416dc0_0 .net *"_ivl_30", 0 0, L_000001a0bb4beee0;  1 drivers
v000001a0bb417900_0 .net *"_ivl_33", 0 0, L_000001a0bb4510a0;  1 drivers
v000001a0bb416780_0 .net *"_ivl_35", 0 0, L_000001a0bb450100;  1 drivers
v000001a0bb418300_0 .net *"_ivl_36", 0 0, L_000001a0bb4bf2d0;  1 drivers
v000001a0bb416be0_0 .net *"_ivl_39", 0 0, L_000001a0bb4c5010;  1 drivers
v000001a0bb416820_0 .net *"_ivl_41", 0 0, L_000001a0bb4c50b0;  1 drivers
v000001a0bb416aa0_0 .net *"_ivl_42", 0 0, L_000001a0bb4bef50;  1 drivers
v000001a0bb4186c0_0 .net *"_ivl_45", 0 0, L_000001a0bb4c6690;  1 drivers
v000001a0bb4163c0_0 .net *"_ivl_47", 0 0, L_000001a0bb4c5830;  1 drivers
v000001a0bb4177c0_0 .net *"_ivl_48", 0 0, L_000001a0bb4bf420;  1 drivers
v000001a0bb417fe0_0 .net *"_ivl_5", 0 0, L_000001a0bb450c40;  1 drivers
v000001a0bb417860_0 .net *"_ivl_51", 0 0, L_000001a0bb4c5970;  1 drivers
v000001a0bb4179a0_0 .net *"_ivl_53", 0 0, L_000001a0bb4c5f10;  1 drivers
v000001a0bb416c80_0 .net *"_ivl_54", 0 0, L_000001a0bb4bfdc0;  1 drivers
v000001a0bb4168c0_0 .net *"_ivl_57", 0 0, L_000001a0bb4c6cd0;  1 drivers
v000001a0bb416460_0 .net *"_ivl_59", 0 0, L_000001a0bb4c51f0;  1 drivers
v000001a0bb4166e0_0 .net *"_ivl_6", 0 0, L_000001a0bb4beaf0;  1 drivers
v000001a0bb4165a0_0 .net *"_ivl_60", 0 0, L_000001a0bb4bebd0;  1 drivers
v000001a0bb415f60_0 .net *"_ivl_63", 0 0, L_000001a0bb4c6550;  1 drivers
v000001a0bb417cc0_0 .net *"_ivl_65", 0 0, L_000001a0bb4c5b50;  1 drivers
v000001a0bb416140_0 .net *"_ivl_66", 0 0, L_000001a0bb4bec40;  1 drivers
v000001a0bb417a40_0 .net *"_ivl_69", 0 0, L_000001a0bb4c53d0;  1 drivers
v000001a0bb416500_0 .net *"_ivl_71", 0 0, L_000001a0bb4c5150;  1 drivers
v000001a0bb416280_0 .net *"_ivl_72", 0 0, L_000001a0bb4bfab0;  1 drivers
v000001a0bb4175e0_0 .net *"_ivl_75", 0 0, L_000001a0bb4c4c50;  1 drivers
v000001a0bb416f00_0 .net *"_ivl_77", 0 0, L_000001a0bb4c6eb0;  1 drivers
v000001a0bb417720_0 .net *"_ivl_78", 0 0, L_000001a0bb4bf5e0;  1 drivers
v000001a0bb417400_0 .net *"_ivl_81", 0 0, L_000001a0bb4c6190;  1 drivers
v000001a0bb417540_0 .net *"_ivl_83", 0 0, L_000001a0bb4c7310;  1 drivers
v000001a0bb417680_0 .net *"_ivl_84", 0 0, L_000001a0bb4be620;  1 drivers
v000001a0bb418580_0 .net *"_ivl_87", 0 0, L_000001a0bb4c7130;  1 drivers
v000001a0bb416a00_0 .net *"_ivl_89", 0 0, L_000001a0bb4c5a10;  1 drivers
v000001a0bb417ae0_0 .net *"_ivl_9", 0 0, L_000001a0bb450ba0;  1 drivers
v000001a0bb416000_0 .net *"_ivl_90", 0 0, L_000001a0bb4bfce0;  1 drivers
v000001a0bb417b80_0 .net *"_ivl_93", 0 0, L_000001a0bb4c5290;  1 drivers
v000001a0bb416320_0 .net *"_ivl_95", 0 0, L_000001a0bb4c5650;  1 drivers
v000001a0bb417d60_0 .net *"_ivl_96", 0 0, L_000001a0bb4befc0;  1 drivers
v000001a0bb418620_0 .net *"_ivl_99", 0 0, L_000001a0bb4c5330;  1 drivers
v000001a0bb417220_0 .net "a", 31 0, v000001a0bb4259d0_0;  alias, 1 drivers
v000001a0bb418260_0 .net "b", 31 0, v000001a0bb425430_0;  alias, 1 drivers
v000001a0bb417e00_0 .net "out", 0 0, L_000001a0bb4bfea0;  alias, 1 drivers
v000001a0bb416640_0 .net "temp", 31 0, L_000001a0bb4c5bf0;  1 drivers
L_000001a0bb452360 .part v000001a0bb4259d0_0, 0, 1;
L_000001a0bb450c40 .part v000001a0bb425430_0, 0, 1;
L_000001a0bb450ba0 .part v000001a0bb4259d0_0, 1, 1;
L_000001a0bb451fa0 .part v000001a0bb425430_0, 1, 1;
L_000001a0bb452040 .part v000001a0bb4259d0_0, 2, 1;
L_000001a0bb450060 .part v000001a0bb425430_0, 2, 1;
L_000001a0bb4504c0 .part v000001a0bb4259d0_0, 3, 1;
L_000001a0bb450ce0 .part v000001a0bb425430_0, 3, 1;
L_000001a0bb451000 .part v000001a0bb4259d0_0, 4, 1;
L_000001a0bb44fca0 .part v000001a0bb425430_0, 4, 1;
L_000001a0bb4510a0 .part v000001a0bb4259d0_0, 5, 1;
L_000001a0bb450100 .part v000001a0bb425430_0, 5, 1;
L_000001a0bb4c5010 .part v000001a0bb4259d0_0, 6, 1;
L_000001a0bb4c50b0 .part v000001a0bb425430_0, 6, 1;
L_000001a0bb4c6690 .part v000001a0bb4259d0_0, 7, 1;
L_000001a0bb4c5830 .part v000001a0bb425430_0, 7, 1;
L_000001a0bb4c5970 .part v000001a0bb4259d0_0, 8, 1;
L_000001a0bb4c5f10 .part v000001a0bb425430_0, 8, 1;
L_000001a0bb4c6cd0 .part v000001a0bb4259d0_0, 9, 1;
L_000001a0bb4c51f0 .part v000001a0bb425430_0, 9, 1;
L_000001a0bb4c6550 .part v000001a0bb4259d0_0, 10, 1;
L_000001a0bb4c5b50 .part v000001a0bb425430_0, 10, 1;
L_000001a0bb4c53d0 .part v000001a0bb4259d0_0, 11, 1;
L_000001a0bb4c5150 .part v000001a0bb425430_0, 11, 1;
L_000001a0bb4c4c50 .part v000001a0bb4259d0_0, 12, 1;
L_000001a0bb4c6eb0 .part v000001a0bb425430_0, 12, 1;
L_000001a0bb4c6190 .part v000001a0bb4259d0_0, 13, 1;
L_000001a0bb4c7310 .part v000001a0bb425430_0, 13, 1;
L_000001a0bb4c7130 .part v000001a0bb4259d0_0, 14, 1;
L_000001a0bb4c5a10 .part v000001a0bb425430_0, 14, 1;
L_000001a0bb4c5290 .part v000001a0bb4259d0_0, 15, 1;
L_000001a0bb4c5650 .part v000001a0bb425430_0, 15, 1;
L_000001a0bb4c5330 .part v000001a0bb4259d0_0, 16, 1;
L_000001a0bb4c6910 .part v000001a0bb425430_0, 16, 1;
L_000001a0bb4c6f50 .part v000001a0bb4259d0_0, 17, 1;
L_000001a0bb4c4cf0 .part v000001a0bb425430_0, 17, 1;
L_000001a0bb4c6730 .part v000001a0bb4259d0_0, 18, 1;
L_000001a0bb4c6870 .part v000001a0bb425430_0, 18, 1;
L_000001a0bb4c4bb0 .part v000001a0bb4259d0_0, 19, 1;
L_000001a0bb4c6af0 .part v000001a0bb425430_0, 19, 1;
L_000001a0bb4c67d0 .part v000001a0bb4259d0_0, 20, 1;
L_000001a0bb4c5470 .part v000001a0bb425430_0, 20, 1;
L_000001a0bb4c4ed0 .part v000001a0bb4259d0_0, 21, 1;
L_000001a0bb4c6b90 .part v000001a0bb425430_0, 21, 1;
L_000001a0bb4c5510 .part v000001a0bb4259d0_0, 22, 1;
L_000001a0bb4c5790 .part v000001a0bb425430_0, 22, 1;
L_000001a0bb4c5ab0 .part v000001a0bb4259d0_0, 23, 1;
L_000001a0bb4c69b0 .part v000001a0bb425430_0, 23, 1;
L_000001a0bb4c55b0 .part v000001a0bb4259d0_0, 24, 1;
L_000001a0bb4c4d90 .part v000001a0bb425430_0, 24, 1;
L_000001a0bb4c71d0 .part v000001a0bb4259d0_0, 25, 1;
L_000001a0bb4c65f0 .part v000001a0bb425430_0, 25, 1;
L_000001a0bb4c4e30 .part v000001a0bb4259d0_0, 26, 1;
L_000001a0bb4c62d0 .part v000001a0bb425430_0, 26, 1;
L_000001a0bb4c58d0 .part v000001a0bb4259d0_0, 27, 1;
L_000001a0bb4c5dd0 .part v000001a0bb425430_0, 27, 1;
L_000001a0bb4c4f70 .part v000001a0bb4259d0_0, 28, 1;
L_000001a0bb4c6230 .part v000001a0bb425430_0, 28, 1;
L_000001a0bb4c6e10 .part v000001a0bb4259d0_0, 29, 1;
L_000001a0bb4c6410 .part v000001a0bb425430_0, 29, 1;
L_000001a0bb4c6d70 .part v000001a0bb4259d0_0, 30, 1;
L_000001a0bb4c56f0 .part v000001a0bb425430_0, 30, 1;
LS_000001a0bb4c5bf0_0_0 .concat8 [ 1 1 1 1], L_000001a0bb4bf9d0, L_000001a0bb4beaf0, L_000001a0bb4be9a0, L_000001a0bb4bfe30;
LS_000001a0bb4c5bf0_0_4 .concat8 [ 1 1 1 1], L_000001a0bb4bfa40, L_000001a0bb4beee0, L_000001a0bb4bf2d0, L_000001a0bb4bef50;
LS_000001a0bb4c5bf0_0_8 .concat8 [ 1 1 1 1], L_000001a0bb4bf420, L_000001a0bb4bfdc0, L_000001a0bb4bebd0, L_000001a0bb4bec40;
LS_000001a0bb4c5bf0_0_12 .concat8 [ 1 1 1 1], L_000001a0bb4bfab0, L_000001a0bb4bf5e0, L_000001a0bb4be620, L_000001a0bb4bfce0;
LS_000001a0bb4c5bf0_0_16 .concat8 [ 1 1 1 1], L_000001a0bb4befc0, L_000001a0bb4bf7a0, L_000001a0bb4bf810, L_000001a0bb4bf030;
LS_000001a0bb4c5bf0_0_20 .concat8 [ 1 1 1 1], L_000001a0bb4bf880, L_000001a0bb4bf0a0, L_000001a0bb4bf110, L_000001a0bb4bed20;
LS_000001a0bb4c5bf0_0_24 .concat8 [ 1 1 1 1], L_000001a0bb4bf8f0, L_000001a0bb4bf180, L_000001a0bb4bfb20, L_000001a0bb4bfb90;
LS_000001a0bb4c5bf0_0_28 .concat8 [ 1 1 1 1], L_000001a0bb4bfc00, L_000001a0bb4bff10, L_000001a0bb4bfc70, L_000001a0bb4bfd50;
LS_000001a0bb4c5bf0_1_0 .concat8 [ 4 4 4 4], LS_000001a0bb4c5bf0_0_0, LS_000001a0bb4c5bf0_0_4, LS_000001a0bb4c5bf0_0_8, LS_000001a0bb4c5bf0_0_12;
LS_000001a0bb4c5bf0_1_4 .concat8 [ 4 4 4 4], LS_000001a0bb4c5bf0_0_16, LS_000001a0bb4c5bf0_0_20, LS_000001a0bb4c5bf0_0_24, LS_000001a0bb4c5bf0_0_28;
L_000001a0bb4c5bf0 .concat8 [ 16 16 0 0], LS_000001a0bb4c5bf0_1_0, LS_000001a0bb4c5bf0_1_4;
L_000001a0bb4c5c90 .part v000001a0bb4259d0_0, 31, 1;
L_000001a0bb4c6c30 .part v000001a0bb425430_0, 31, 1;
L_000001a0bb4c6a50 .part L_000001a0bb4c5bf0, 0, 1;
L_000001a0bb4c6370 .part L_000001a0bb4c5bf0, 1, 1;
L_000001a0bb4c5e70 .part L_000001a0bb4c5bf0, 2, 1;
L_000001a0bb4c5d30 .part L_000001a0bb4c5bf0, 3, 1;
L_000001a0bb4c5fb0 .part L_000001a0bb4c5bf0, 4, 1;
L_000001a0bb4c6ff0 .part L_000001a0bb4c5bf0, 5, 1;
L_000001a0bb4c7090 .part L_000001a0bb4c5bf0, 6, 1;
L_000001a0bb4c64b0 .part L_000001a0bb4c5bf0, 7, 1;
L_000001a0bb4c6050 .part L_000001a0bb4c5bf0, 8, 1;
L_000001a0bb4c60f0 .part L_000001a0bb4c5bf0, 9, 1;
L_000001a0bb4c7270 .part L_000001a0bb4c5bf0, 10, 1;
L_000001a0bb4c7450 .part L_000001a0bb4c5bf0, 11, 1;
L_000001a0bb4c91b0 .part L_000001a0bb4c5bf0, 12, 1;
L_000001a0bb4c78b0 .part L_000001a0bb4c5bf0, 13, 1;
L_000001a0bb4c7770 .part L_000001a0bb4c5bf0, 14, 1;
L_000001a0bb4c79f0 .part L_000001a0bb4c5bf0, 15, 1;
L_000001a0bb4c8030 .part L_000001a0bb4c5bf0, 16, 1;
L_000001a0bb4c8990 .part L_000001a0bb4c5bf0, 17, 1;
L_000001a0bb4c8b70 .part L_000001a0bb4c5bf0, 18, 1;
L_000001a0bb4c7950 .part L_000001a0bb4c5bf0, 19, 1;
L_000001a0bb4c7a90 .part L_000001a0bb4c5bf0, 20, 1;
L_000001a0bb4c8170 .part L_000001a0bb4c5bf0, 21, 1;
L_000001a0bb4c9430 .part L_000001a0bb4c5bf0, 22, 1;
L_000001a0bb4c92f0 .part L_000001a0bb4c5bf0, 23, 1;
L_000001a0bb4c7b30 .part L_000001a0bb4c5bf0, 24, 1;
L_000001a0bb4c7ef0 .part L_000001a0bb4c5bf0, 25, 1;
L_000001a0bb4c73b0 .part L_000001a0bb4c5bf0, 26, 1;
L_000001a0bb4c88f0 .part L_000001a0bb4c5bf0, 27, 1;
L_000001a0bb4c8350 .part L_000001a0bb4c5bf0, 28, 1;
L_000001a0bb4c7c70 .part L_000001a0bb4c5bf0, 29, 1;
L_000001a0bb4c9250 .part L_000001a0bb4c5bf0, 30, 1;
L_000001a0bb4c8850 .part L_000001a0bb4c5bf0, 31, 1;
S_000001a0bb1d9c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001a0bb1669c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001a0bb399660 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001a0bb4bee00 .functor NOT 1, L_000001a0bb451aa0, C4<0>, C4<0>, C4<0>;
v000001a0bb4161e0_0 .net "A", 31 0, v000001a0bb4259d0_0;  alias, 1 drivers
v000001a0bb416960_0 .net "ALUOP", 3 0, v000001a0bb4172c0_0;  alias, 1 drivers
v000001a0bb4170e0_0 .net "B", 31 0, v000001a0bb425430_0;  alias, 1 drivers
v000001a0bb418440_0 .var "CF", 0 0;
v000001a0bb417ea0_0 .net "ZF", 0 0, L_000001a0bb4bee00;  alias, 1 drivers
v000001a0bb417180_0 .net *"_ivl_1", 0 0, L_000001a0bb451aa0;  1 drivers
v000001a0bb417f40_0 .var "res", 31 0;
E_000001a0bb398aa0 .event anyedge, v000001a0bb416960_0, v000001a0bb417220_0, v000001a0bb418260_0, v000001a0bb418440_0;
L_000001a0bb451aa0 .reduce/or v000001a0bb417f40_0;
S_000001a0bb220140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001a0bb1669c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001a0bb41a720 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb41a758 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb41a790 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb41a7c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb41a800 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb41a838 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb41a870 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb41a8a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb41a8e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb41a918 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb41a950 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb41a988 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb41a9c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb41a9f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb41aa30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb41aa68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb41aaa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb41aad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb41ab10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb41ab48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb41ab80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb41abb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb41abf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb41ac28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb41ac60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a0bb4172c0_0 .var "ALU_OP", 3 0;
v000001a0bb418080_0 .net "opcode", 11 0, v000001a0bb424ad0_0;  alias, 1 drivers
E_000001a0bb398a60 .event anyedge, v000001a0bb31fd00_0;
S_000001a0bb2202d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001a0bb422ff0_0 .net "EX1_forward_to_B", 31 0, v000001a0bb421e70_0;  alias, 1 drivers
v000001a0bb423270_0 .net "EX_PFC", 31 0, v000001a0bb421dd0_0;  alias, 1 drivers
v000001a0bb421d30_0 .net "EX_PFC_to_IF", 31 0, L_000001a0bb4516e0;  alias, 1 drivers
v000001a0bb423f90_0 .net "alu_selA", 1 0, L_000001a0bb452860;  alias, 1 drivers
v000001a0bb424210_0 .net "alu_selB", 1 0, L_000001a0bb454d40;  alias, 1 drivers
v000001a0bb423d10_0 .net "ex_haz", 31 0, v000001a0bb413c10_0;  alias, 1 drivers
v000001a0bb4231d0_0 .net "id_haz", 31 0, L_000001a0bb450ec0;  alias, 1 drivers
v000001a0bb4239f0_0 .net "is_jr", 0 0, v000001a0bb422b90_0;  alias, 1 drivers
v000001a0bb4238b0_0 .net "mem_haz", 31 0, L_000001a0bb4dba10;  alias, 1 drivers
v000001a0bb423db0_0 .net "oper1", 31 0, L_000001a0bb457260;  alias, 1 drivers
v000001a0bb422730_0 .net "oper2", 31 0, L_000001a0bb4bf500;  alias, 1 drivers
v000001a0bb422e10_0 .net "pc", 31 0, v000001a0bb424030_0;  alias, 1 drivers
v000001a0bb424490_0 .net "rs1", 31 0, v000001a0bb423a90_0;  alias, 1 drivers
v000001a0bb422190_0 .net "rs2_in", 31 0, v000001a0bb4236d0_0;  alias, 1 drivers
v000001a0bb422c30_0 .net "rs2_out", 31 0, L_000001a0bb4bf6c0;  alias, 1 drivers
v000001a0bb423b30_0 .net "store_rs2_forward", 1 0, L_000001a0bb455100;  alias, 1 drivers
L_000001a0bb4516e0 .functor MUXZ 32, v000001a0bb421dd0_0, L_000001a0bb457260, v000001a0bb422b90_0, C4<>;
S_000001a0bb21d8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001a0bb2202d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a0bb398b60 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a0bb456d90 .functor NOT 1, L_000001a0bb4506a0, C4<0>, C4<0>, C4<0>;
L_000001a0bb456000 .functor NOT 1, L_000001a0bb451320, C4<0>, C4<0>, C4<0>;
L_000001a0bb455820 .functor NOT 1, L_000001a0bb451be0, C4<0>, C4<0>, C4<0>;
L_000001a0bb4559e0 .functor NOT 1, L_000001a0bb450d80, C4<0>, C4<0>, C4<0>;
L_000001a0bb455b30 .functor AND 32, L_000001a0bb456d20, v000001a0bb423a90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb455ba0 .functor AND 32, L_000001a0bb4557b0, L_000001a0bb4dba10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb455cf0 .functor OR 32, L_000001a0bb455b30, L_000001a0bb455ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a0bb455d60 .functor AND 32, L_000001a0bb455890, v000001a0bb413c10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb457340 .functor OR 32, L_000001a0bb455cf0, L_000001a0bb455d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a0bb4573b0 .functor AND 32, L_000001a0bb4562a0, L_000001a0bb450ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb457260 .functor OR 32, L_000001a0bb457340, L_000001a0bb4573b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a0bb4192a0_0 .net *"_ivl_1", 0 0, L_000001a0bb4506a0;  1 drivers
v000001a0bb419340_0 .net *"_ivl_13", 0 0, L_000001a0bb451be0;  1 drivers
v000001a0bb419840_0 .net *"_ivl_14", 0 0, L_000001a0bb455820;  1 drivers
v000001a0bb4193e0_0 .net *"_ivl_19", 0 0, L_000001a0bb4513c0;  1 drivers
v000001a0bb419480_0 .net *"_ivl_2", 0 0, L_000001a0bb456d90;  1 drivers
v000001a0bb41eab0_0 .net *"_ivl_23", 0 0, L_000001a0bb451460;  1 drivers
v000001a0bb41f2d0_0 .net *"_ivl_27", 0 0, L_000001a0bb450d80;  1 drivers
v000001a0bb41e790_0 .net *"_ivl_28", 0 0, L_000001a0bb4559e0;  1 drivers
v000001a0bb41e650_0 .net *"_ivl_33", 0 0, L_000001a0bb451820;  1 drivers
v000001a0bb41f190_0 .net *"_ivl_37", 0 0, L_000001a0bb451dc0;  1 drivers
v000001a0bb41f0f0_0 .net *"_ivl_40", 31 0, L_000001a0bb455b30;  1 drivers
v000001a0bb41f5f0_0 .net *"_ivl_42", 31 0, L_000001a0bb455ba0;  1 drivers
v000001a0bb41f230_0 .net *"_ivl_44", 31 0, L_000001a0bb455cf0;  1 drivers
v000001a0bb41f870_0 .net *"_ivl_46", 31 0, L_000001a0bb455d60;  1 drivers
v000001a0bb41edd0_0 .net *"_ivl_48", 31 0, L_000001a0bb457340;  1 drivers
v000001a0bb41f370_0 .net *"_ivl_50", 31 0, L_000001a0bb4573b0;  1 drivers
v000001a0bb41e5b0_0 .net *"_ivl_7", 0 0, L_000001a0bb451320;  1 drivers
v000001a0bb41f410_0 .net *"_ivl_8", 0 0, L_000001a0bb456000;  1 drivers
v000001a0bb41f4b0_0 .net "ina", 31 0, v000001a0bb423a90_0;  alias, 1 drivers
v000001a0bb41f550_0 .net "inb", 31 0, L_000001a0bb4dba10;  alias, 1 drivers
v000001a0bb41f910_0 .net "inc", 31 0, v000001a0bb413c10_0;  alias, 1 drivers
v000001a0bb41f690_0 .net "ind", 31 0, L_000001a0bb450ec0;  alias, 1 drivers
v000001a0bb41f730_0 .net "out", 31 0, L_000001a0bb457260;  alias, 1 drivers
v000001a0bb41faf0_0 .net "s0", 31 0, L_000001a0bb456d20;  1 drivers
v000001a0bb41e830_0 .net "s1", 31 0, L_000001a0bb4557b0;  1 drivers
v000001a0bb41e6f0_0 .net "s2", 31 0, L_000001a0bb455890;  1 drivers
v000001a0bb41f7d0_0 .net "s3", 31 0, L_000001a0bb4562a0;  1 drivers
v000001a0bb41f9b0_0 .net "sel", 1 0, L_000001a0bb452860;  alias, 1 drivers
L_000001a0bb4506a0 .part L_000001a0bb452860, 1, 1;
LS_000001a0bb450880_0_0 .concat [ 1 1 1 1], L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90;
LS_000001a0bb450880_0_4 .concat [ 1 1 1 1], L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90;
LS_000001a0bb450880_0_8 .concat [ 1 1 1 1], L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90;
LS_000001a0bb450880_0_12 .concat [ 1 1 1 1], L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90;
LS_000001a0bb450880_0_16 .concat [ 1 1 1 1], L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90;
LS_000001a0bb450880_0_20 .concat [ 1 1 1 1], L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90;
LS_000001a0bb450880_0_24 .concat [ 1 1 1 1], L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90;
LS_000001a0bb450880_0_28 .concat [ 1 1 1 1], L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90, L_000001a0bb456d90;
LS_000001a0bb450880_1_0 .concat [ 4 4 4 4], LS_000001a0bb450880_0_0, LS_000001a0bb450880_0_4, LS_000001a0bb450880_0_8, LS_000001a0bb450880_0_12;
LS_000001a0bb450880_1_4 .concat [ 4 4 4 4], LS_000001a0bb450880_0_16, LS_000001a0bb450880_0_20, LS_000001a0bb450880_0_24, LS_000001a0bb450880_0_28;
L_000001a0bb450880 .concat [ 16 16 0 0], LS_000001a0bb450880_1_0, LS_000001a0bb450880_1_4;
L_000001a0bb451320 .part L_000001a0bb452860, 0, 1;
LS_000001a0bb4509c0_0_0 .concat [ 1 1 1 1], L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000;
LS_000001a0bb4509c0_0_4 .concat [ 1 1 1 1], L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000;
LS_000001a0bb4509c0_0_8 .concat [ 1 1 1 1], L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000;
LS_000001a0bb4509c0_0_12 .concat [ 1 1 1 1], L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000;
LS_000001a0bb4509c0_0_16 .concat [ 1 1 1 1], L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000;
LS_000001a0bb4509c0_0_20 .concat [ 1 1 1 1], L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000;
LS_000001a0bb4509c0_0_24 .concat [ 1 1 1 1], L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000;
LS_000001a0bb4509c0_0_28 .concat [ 1 1 1 1], L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000, L_000001a0bb456000;
LS_000001a0bb4509c0_1_0 .concat [ 4 4 4 4], LS_000001a0bb4509c0_0_0, LS_000001a0bb4509c0_0_4, LS_000001a0bb4509c0_0_8, LS_000001a0bb4509c0_0_12;
LS_000001a0bb4509c0_1_4 .concat [ 4 4 4 4], LS_000001a0bb4509c0_0_16, LS_000001a0bb4509c0_0_20, LS_000001a0bb4509c0_0_24, LS_000001a0bb4509c0_0_28;
L_000001a0bb4509c0 .concat [ 16 16 0 0], LS_000001a0bb4509c0_1_0, LS_000001a0bb4509c0_1_4;
L_000001a0bb451be0 .part L_000001a0bb452860, 1, 1;
LS_000001a0bb451140_0_0 .concat [ 1 1 1 1], L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820;
LS_000001a0bb451140_0_4 .concat [ 1 1 1 1], L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820;
LS_000001a0bb451140_0_8 .concat [ 1 1 1 1], L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820;
LS_000001a0bb451140_0_12 .concat [ 1 1 1 1], L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820;
LS_000001a0bb451140_0_16 .concat [ 1 1 1 1], L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820;
LS_000001a0bb451140_0_20 .concat [ 1 1 1 1], L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820;
LS_000001a0bb451140_0_24 .concat [ 1 1 1 1], L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820;
LS_000001a0bb451140_0_28 .concat [ 1 1 1 1], L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820, L_000001a0bb455820;
LS_000001a0bb451140_1_0 .concat [ 4 4 4 4], LS_000001a0bb451140_0_0, LS_000001a0bb451140_0_4, LS_000001a0bb451140_0_8, LS_000001a0bb451140_0_12;
LS_000001a0bb451140_1_4 .concat [ 4 4 4 4], LS_000001a0bb451140_0_16, LS_000001a0bb451140_0_20, LS_000001a0bb451140_0_24, LS_000001a0bb451140_0_28;
L_000001a0bb451140 .concat [ 16 16 0 0], LS_000001a0bb451140_1_0, LS_000001a0bb451140_1_4;
L_000001a0bb4513c0 .part L_000001a0bb452860, 0, 1;
LS_000001a0bb4511e0_0_0 .concat [ 1 1 1 1], L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0;
LS_000001a0bb4511e0_0_4 .concat [ 1 1 1 1], L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0;
LS_000001a0bb4511e0_0_8 .concat [ 1 1 1 1], L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0;
LS_000001a0bb4511e0_0_12 .concat [ 1 1 1 1], L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0;
LS_000001a0bb4511e0_0_16 .concat [ 1 1 1 1], L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0;
LS_000001a0bb4511e0_0_20 .concat [ 1 1 1 1], L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0;
LS_000001a0bb4511e0_0_24 .concat [ 1 1 1 1], L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0;
LS_000001a0bb4511e0_0_28 .concat [ 1 1 1 1], L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0, L_000001a0bb4513c0;
LS_000001a0bb4511e0_1_0 .concat [ 4 4 4 4], LS_000001a0bb4511e0_0_0, LS_000001a0bb4511e0_0_4, LS_000001a0bb4511e0_0_8, LS_000001a0bb4511e0_0_12;
LS_000001a0bb4511e0_1_4 .concat [ 4 4 4 4], LS_000001a0bb4511e0_0_16, LS_000001a0bb4511e0_0_20, LS_000001a0bb4511e0_0_24, LS_000001a0bb4511e0_0_28;
L_000001a0bb4511e0 .concat [ 16 16 0 0], LS_000001a0bb4511e0_1_0, LS_000001a0bb4511e0_1_4;
L_000001a0bb451460 .part L_000001a0bb452860, 1, 1;
LS_000001a0bb4507e0_0_0 .concat [ 1 1 1 1], L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460;
LS_000001a0bb4507e0_0_4 .concat [ 1 1 1 1], L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460;
LS_000001a0bb4507e0_0_8 .concat [ 1 1 1 1], L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460;
LS_000001a0bb4507e0_0_12 .concat [ 1 1 1 1], L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460;
LS_000001a0bb4507e0_0_16 .concat [ 1 1 1 1], L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460;
LS_000001a0bb4507e0_0_20 .concat [ 1 1 1 1], L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460;
LS_000001a0bb4507e0_0_24 .concat [ 1 1 1 1], L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460;
LS_000001a0bb4507e0_0_28 .concat [ 1 1 1 1], L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460, L_000001a0bb451460;
LS_000001a0bb4507e0_1_0 .concat [ 4 4 4 4], LS_000001a0bb4507e0_0_0, LS_000001a0bb4507e0_0_4, LS_000001a0bb4507e0_0_8, LS_000001a0bb4507e0_0_12;
LS_000001a0bb4507e0_1_4 .concat [ 4 4 4 4], LS_000001a0bb4507e0_0_16, LS_000001a0bb4507e0_0_20, LS_000001a0bb4507e0_0_24, LS_000001a0bb4507e0_0_28;
L_000001a0bb4507e0 .concat [ 16 16 0 0], LS_000001a0bb4507e0_1_0, LS_000001a0bb4507e0_1_4;
L_000001a0bb450d80 .part L_000001a0bb452860, 0, 1;
LS_000001a0bb451f00_0_0 .concat [ 1 1 1 1], L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0;
LS_000001a0bb451f00_0_4 .concat [ 1 1 1 1], L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0;
LS_000001a0bb451f00_0_8 .concat [ 1 1 1 1], L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0;
LS_000001a0bb451f00_0_12 .concat [ 1 1 1 1], L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0;
LS_000001a0bb451f00_0_16 .concat [ 1 1 1 1], L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0;
LS_000001a0bb451f00_0_20 .concat [ 1 1 1 1], L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0;
LS_000001a0bb451f00_0_24 .concat [ 1 1 1 1], L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0;
LS_000001a0bb451f00_0_28 .concat [ 1 1 1 1], L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0, L_000001a0bb4559e0;
LS_000001a0bb451f00_1_0 .concat [ 4 4 4 4], LS_000001a0bb451f00_0_0, LS_000001a0bb451f00_0_4, LS_000001a0bb451f00_0_8, LS_000001a0bb451f00_0_12;
LS_000001a0bb451f00_1_4 .concat [ 4 4 4 4], LS_000001a0bb451f00_0_16, LS_000001a0bb451f00_0_20, LS_000001a0bb451f00_0_24, LS_000001a0bb451f00_0_28;
L_000001a0bb451f00 .concat [ 16 16 0 0], LS_000001a0bb451f00_1_0, LS_000001a0bb451f00_1_4;
L_000001a0bb451820 .part L_000001a0bb452860, 1, 1;
LS_000001a0bb450b00_0_0 .concat [ 1 1 1 1], L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820;
LS_000001a0bb450b00_0_4 .concat [ 1 1 1 1], L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820;
LS_000001a0bb450b00_0_8 .concat [ 1 1 1 1], L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820;
LS_000001a0bb450b00_0_12 .concat [ 1 1 1 1], L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820;
LS_000001a0bb450b00_0_16 .concat [ 1 1 1 1], L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820;
LS_000001a0bb450b00_0_20 .concat [ 1 1 1 1], L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820;
LS_000001a0bb450b00_0_24 .concat [ 1 1 1 1], L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820;
LS_000001a0bb450b00_0_28 .concat [ 1 1 1 1], L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820, L_000001a0bb451820;
LS_000001a0bb450b00_1_0 .concat [ 4 4 4 4], LS_000001a0bb450b00_0_0, LS_000001a0bb450b00_0_4, LS_000001a0bb450b00_0_8, LS_000001a0bb450b00_0_12;
LS_000001a0bb450b00_1_4 .concat [ 4 4 4 4], LS_000001a0bb450b00_0_16, LS_000001a0bb450b00_0_20, LS_000001a0bb450b00_0_24, LS_000001a0bb450b00_0_28;
L_000001a0bb450b00 .concat [ 16 16 0 0], LS_000001a0bb450b00_1_0, LS_000001a0bb450b00_1_4;
L_000001a0bb451dc0 .part L_000001a0bb452860, 0, 1;
LS_000001a0bb450240_0_0 .concat [ 1 1 1 1], L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0;
LS_000001a0bb450240_0_4 .concat [ 1 1 1 1], L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0;
LS_000001a0bb450240_0_8 .concat [ 1 1 1 1], L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0;
LS_000001a0bb450240_0_12 .concat [ 1 1 1 1], L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0;
LS_000001a0bb450240_0_16 .concat [ 1 1 1 1], L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0;
LS_000001a0bb450240_0_20 .concat [ 1 1 1 1], L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0;
LS_000001a0bb450240_0_24 .concat [ 1 1 1 1], L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0;
LS_000001a0bb450240_0_28 .concat [ 1 1 1 1], L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0, L_000001a0bb451dc0;
LS_000001a0bb450240_1_0 .concat [ 4 4 4 4], LS_000001a0bb450240_0_0, LS_000001a0bb450240_0_4, LS_000001a0bb450240_0_8, LS_000001a0bb450240_0_12;
LS_000001a0bb450240_1_4 .concat [ 4 4 4 4], LS_000001a0bb450240_0_16, LS_000001a0bb450240_0_20, LS_000001a0bb450240_0_24, LS_000001a0bb450240_0_28;
L_000001a0bb450240 .concat [ 16 16 0 0], LS_000001a0bb450240_1_0, LS_000001a0bb450240_1_4;
S_000001a0bb21da30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a0bb21d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb456d20 .functor AND 32, L_000001a0bb450880, L_000001a0bb4509c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb418940_0 .net "in1", 31 0, L_000001a0bb450880;  1 drivers
v000001a0bb419d40_0 .net "in2", 31 0, L_000001a0bb4509c0;  1 drivers
v000001a0bb418b20_0 .net "out", 31 0, L_000001a0bb456d20;  alias, 1 drivers
S_000001a0bb1d8200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a0bb21d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb4557b0 .functor AND 32, L_000001a0bb451140, L_000001a0bb4511e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb419520_0 .net "in1", 31 0, L_000001a0bb451140;  1 drivers
v000001a0bb419ca0_0 .net "in2", 31 0, L_000001a0bb4511e0;  1 drivers
v000001a0bb419700_0 .net "out", 31 0, L_000001a0bb4557b0;  alias, 1 drivers
S_000001a0bb1d8390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a0bb21d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb455890 .functor AND 32, L_000001a0bb4507e0, L_000001a0bb451f00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb419a20_0 .net "in1", 31 0, L_000001a0bb4507e0;  1 drivers
v000001a0bb419b60_0 .net "in2", 31 0, L_000001a0bb451f00;  1 drivers
v000001a0bb418ee0_0 .net "out", 31 0, L_000001a0bb455890;  alias, 1 drivers
S_000001a0bb41b970 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a0bb21d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb4562a0 .functor AND 32, L_000001a0bb450b00, L_000001a0bb450240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb419160_0 .net "in1", 31 0, L_000001a0bb450b00;  1 drivers
v000001a0bb418bc0_0 .net "in2", 31 0, L_000001a0bb450240;  1 drivers
v000001a0bb419200_0 .net "out", 31 0, L_000001a0bb4562a0;  alias, 1 drivers
S_000001a0bb41bb00 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001a0bb2202d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a0bb398c20 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a0bb457110 .functor NOT 1, L_000001a0bb450600, C4<0>, C4<0>, C4<0>;
L_000001a0bb4571f0 .functor NOT 1, L_000001a0bb450740, C4<0>, C4<0>, C4<0>;
L_000001a0bb4572d0 .functor NOT 1, L_000001a0bb4518c0, C4<0>, C4<0>, C4<0>;
L_000001a0bb4be930 .functor NOT 1, L_000001a0bb451500, C4<0>, C4<0>, C4<0>;
L_000001a0bb4bf650 .functor AND 32, L_000001a0bb4570a0, v000001a0bb421e70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb4be770 .functor AND 32, L_000001a0bb457180, L_000001a0bb4dba10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb4bea10 .functor OR 32, L_000001a0bb4bf650, L_000001a0bb4be770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a0bb4bf490 .functor AND 32, L_000001a0bb391e70, v000001a0bb413c10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb4be4d0 .functor OR 32, L_000001a0bb4bea10, L_000001a0bb4bf490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a0bb4be540 .functor AND 32, L_000001a0bb4be460, L_000001a0bb450ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb4bf500 .functor OR 32, L_000001a0bb4be4d0, L_000001a0bb4be540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a0bb41efb0_0 .net *"_ivl_1", 0 0, L_000001a0bb450600;  1 drivers
v000001a0bb41f050_0 .net *"_ivl_13", 0 0, L_000001a0bb4518c0;  1 drivers
v000001a0bb41df70_0 .net *"_ivl_14", 0 0, L_000001a0bb4572d0;  1 drivers
v000001a0bb41bdb0_0 .net *"_ivl_19", 0 0, L_000001a0bb452220;  1 drivers
v000001a0bb41dcf0_0 .net *"_ivl_2", 0 0, L_000001a0bb457110;  1 drivers
v000001a0bb41e010_0 .net *"_ivl_23", 0 0, L_000001a0bb44ffc0;  1 drivers
v000001a0bb41d890_0 .net *"_ivl_27", 0 0, L_000001a0bb451500;  1 drivers
v000001a0bb41dd90_0 .net *"_ivl_28", 0 0, L_000001a0bb4be930;  1 drivers
v000001a0bb41c710_0 .net *"_ivl_33", 0 0, L_000001a0bb451d20;  1 drivers
v000001a0bb41cfd0_0 .net *"_ivl_37", 0 0, L_000001a0bb44fd40;  1 drivers
v000001a0bb41d930_0 .net *"_ivl_40", 31 0, L_000001a0bb4bf650;  1 drivers
v000001a0bb41d9d0_0 .net *"_ivl_42", 31 0, L_000001a0bb4be770;  1 drivers
v000001a0bb41cad0_0 .net *"_ivl_44", 31 0, L_000001a0bb4bea10;  1 drivers
v000001a0bb41c030_0 .net *"_ivl_46", 31 0, L_000001a0bb4bf490;  1 drivers
v000001a0bb41c490_0 .net *"_ivl_48", 31 0, L_000001a0bb4be4d0;  1 drivers
v000001a0bb41d110_0 .net *"_ivl_50", 31 0, L_000001a0bb4be540;  1 drivers
v000001a0bb41c350_0 .net *"_ivl_7", 0 0, L_000001a0bb450740;  1 drivers
v000001a0bb41e0b0_0 .net *"_ivl_8", 0 0, L_000001a0bb4571f0;  1 drivers
v000001a0bb41c8f0_0 .net "ina", 31 0, v000001a0bb421e70_0;  alias, 1 drivers
v000001a0bb41e150_0 .net "inb", 31 0, L_000001a0bb4dba10;  alias, 1 drivers
v000001a0bb41da70_0 .net "inc", 31 0, v000001a0bb413c10_0;  alias, 1 drivers
v000001a0bb41cf30_0 .net "ind", 31 0, L_000001a0bb450ec0;  alias, 1 drivers
v000001a0bb41c670_0 .net "out", 31 0, L_000001a0bb4bf500;  alias, 1 drivers
v000001a0bb41c5d0_0 .net "s0", 31 0, L_000001a0bb4570a0;  1 drivers
v000001a0bb41bd10_0 .net "s1", 31 0, L_000001a0bb457180;  1 drivers
v000001a0bb41e330_0 .net "s2", 31 0, L_000001a0bb391e70;  1 drivers
v000001a0bb41cb70_0 .net "s3", 31 0, L_000001a0bb4be460;  1 drivers
v000001a0bb41c7b0_0 .net "sel", 1 0, L_000001a0bb454d40;  alias, 1 drivers
L_000001a0bb450600 .part L_000001a0bb454d40, 1, 1;
LS_000001a0bb451e60_0_0 .concat [ 1 1 1 1], L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110;
LS_000001a0bb451e60_0_4 .concat [ 1 1 1 1], L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110;
LS_000001a0bb451e60_0_8 .concat [ 1 1 1 1], L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110;
LS_000001a0bb451e60_0_12 .concat [ 1 1 1 1], L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110;
LS_000001a0bb451e60_0_16 .concat [ 1 1 1 1], L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110;
LS_000001a0bb451e60_0_20 .concat [ 1 1 1 1], L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110;
LS_000001a0bb451e60_0_24 .concat [ 1 1 1 1], L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110;
LS_000001a0bb451e60_0_28 .concat [ 1 1 1 1], L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110, L_000001a0bb457110;
LS_000001a0bb451e60_1_0 .concat [ 4 4 4 4], LS_000001a0bb451e60_0_0, LS_000001a0bb451e60_0_4, LS_000001a0bb451e60_0_8, LS_000001a0bb451e60_0_12;
LS_000001a0bb451e60_1_4 .concat [ 4 4 4 4], LS_000001a0bb451e60_0_16, LS_000001a0bb451e60_0_20, LS_000001a0bb451e60_0_24, LS_000001a0bb451e60_0_28;
L_000001a0bb451e60 .concat [ 16 16 0 0], LS_000001a0bb451e60_1_0, LS_000001a0bb451e60_1_4;
L_000001a0bb450740 .part L_000001a0bb454d40, 0, 1;
LS_000001a0bb44fde0_0_0 .concat [ 1 1 1 1], L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0;
LS_000001a0bb44fde0_0_4 .concat [ 1 1 1 1], L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0;
LS_000001a0bb44fde0_0_8 .concat [ 1 1 1 1], L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0;
LS_000001a0bb44fde0_0_12 .concat [ 1 1 1 1], L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0;
LS_000001a0bb44fde0_0_16 .concat [ 1 1 1 1], L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0;
LS_000001a0bb44fde0_0_20 .concat [ 1 1 1 1], L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0;
LS_000001a0bb44fde0_0_24 .concat [ 1 1 1 1], L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0;
LS_000001a0bb44fde0_0_28 .concat [ 1 1 1 1], L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0, L_000001a0bb4571f0;
LS_000001a0bb44fde0_1_0 .concat [ 4 4 4 4], LS_000001a0bb44fde0_0_0, LS_000001a0bb44fde0_0_4, LS_000001a0bb44fde0_0_8, LS_000001a0bb44fde0_0_12;
LS_000001a0bb44fde0_1_4 .concat [ 4 4 4 4], LS_000001a0bb44fde0_0_16, LS_000001a0bb44fde0_0_20, LS_000001a0bb44fde0_0_24, LS_000001a0bb44fde0_0_28;
L_000001a0bb44fde0 .concat [ 16 16 0 0], LS_000001a0bb44fde0_1_0, LS_000001a0bb44fde0_1_4;
L_000001a0bb4518c0 .part L_000001a0bb454d40, 1, 1;
LS_000001a0bb451960_0_0 .concat [ 1 1 1 1], L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0;
LS_000001a0bb451960_0_4 .concat [ 1 1 1 1], L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0;
LS_000001a0bb451960_0_8 .concat [ 1 1 1 1], L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0;
LS_000001a0bb451960_0_12 .concat [ 1 1 1 1], L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0;
LS_000001a0bb451960_0_16 .concat [ 1 1 1 1], L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0;
LS_000001a0bb451960_0_20 .concat [ 1 1 1 1], L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0;
LS_000001a0bb451960_0_24 .concat [ 1 1 1 1], L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0;
LS_000001a0bb451960_0_28 .concat [ 1 1 1 1], L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0, L_000001a0bb4572d0;
LS_000001a0bb451960_1_0 .concat [ 4 4 4 4], LS_000001a0bb451960_0_0, LS_000001a0bb451960_0_4, LS_000001a0bb451960_0_8, LS_000001a0bb451960_0_12;
LS_000001a0bb451960_1_4 .concat [ 4 4 4 4], LS_000001a0bb451960_0_16, LS_000001a0bb451960_0_20, LS_000001a0bb451960_0_24, LS_000001a0bb451960_0_28;
L_000001a0bb451960 .concat [ 16 16 0 0], LS_000001a0bb451960_1_0, LS_000001a0bb451960_1_4;
L_000001a0bb452220 .part L_000001a0bb454d40, 0, 1;
LS_000001a0bb451780_0_0 .concat [ 1 1 1 1], L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220;
LS_000001a0bb451780_0_4 .concat [ 1 1 1 1], L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220;
LS_000001a0bb451780_0_8 .concat [ 1 1 1 1], L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220;
LS_000001a0bb451780_0_12 .concat [ 1 1 1 1], L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220;
LS_000001a0bb451780_0_16 .concat [ 1 1 1 1], L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220;
LS_000001a0bb451780_0_20 .concat [ 1 1 1 1], L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220;
LS_000001a0bb451780_0_24 .concat [ 1 1 1 1], L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220;
LS_000001a0bb451780_0_28 .concat [ 1 1 1 1], L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220, L_000001a0bb452220;
LS_000001a0bb451780_1_0 .concat [ 4 4 4 4], LS_000001a0bb451780_0_0, LS_000001a0bb451780_0_4, LS_000001a0bb451780_0_8, LS_000001a0bb451780_0_12;
LS_000001a0bb451780_1_4 .concat [ 4 4 4 4], LS_000001a0bb451780_0_16, LS_000001a0bb451780_0_20, LS_000001a0bb451780_0_24, LS_000001a0bb451780_0_28;
L_000001a0bb451780 .concat [ 16 16 0 0], LS_000001a0bb451780_1_0, LS_000001a0bb451780_1_4;
L_000001a0bb44ffc0 .part L_000001a0bb454d40, 1, 1;
LS_000001a0bb450420_0_0 .concat [ 1 1 1 1], L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0;
LS_000001a0bb450420_0_4 .concat [ 1 1 1 1], L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0;
LS_000001a0bb450420_0_8 .concat [ 1 1 1 1], L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0;
LS_000001a0bb450420_0_12 .concat [ 1 1 1 1], L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0;
LS_000001a0bb450420_0_16 .concat [ 1 1 1 1], L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0;
LS_000001a0bb450420_0_20 .concat [ 1 1 1 1], L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0;
LS_000001a0bb450420_0_24 .concat [ 1 1 1 1], L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0;
LS_000001a0bb450420_0_28 .concat [ 1 1 1 1], L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0, L_000001a0bb44ffc0;
LS_000001a0bb450420_1_0 .concat [ 4 4 4 4], LS_000001a0bb450420_0_0, LS_000001a0bb450420_0_4, LS_000001a0bb450420_0_8, LS_000001a0bb450420_0_12;
LS_000001a0bb450420_1_4 .concat [ 4 4 4 4], LS_000001a0bb450420_0_16, LS_000001a0bb450420_0_20, LS_000001a0bb450420_0_24, LS_000001a0bb450420_0_28;
L_000001a0bb450420 .concat [ 16 16 0 0], LS_000001a0bb450420_1_0, LS_000001a0bb450420_1_4;
L_000001a0bb451500 .part L_000001a0bb454d40, 0, 1;
LS_000001a0bb451a00_0_0 .concat [ 1 1 1 1], L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930;
LS_000001a0bb451a00_0_4 .concat [ 1 1 1 1], L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930;
LS_000001a0bb451a00_0_8 .concat [ 1 1 1 1], L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930;
LS_000001a0bb451a00_0_12 .concat [ 1 1 1 1], L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930;
LS_000001a0bb451a00_0_16 .concat [ 1 1 1 1], L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930;
LS_000001a0bb451a00_0_20 .concat [ 1 1 1 1], L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930;
LS_000001a0bb451a00_0_24 .concat [ 1 1 1 1], L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930;
LS_000001a0bb451a00_0_28 .concat [ 1 1 1 1], L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930, L_000001a0bb4be930;
LS_000001a0bb451a00_1_0 .concat [ 4 4 4 4], LS_000001a0bb451a00_0_0, LS_000001a0bb451a00_0_4, LS_000001a0bb451a00_0_8, LS_000001a0bb451a00_0_12;
LS_000001a0bb451a00_1_4 .concat [ 4 4 4 4], LS_000001a0bb451a00_0_16, LS_000001a0bb451a00_0_20, LS_000001a0bb451a00_0_24, LS_000001a0bb451a00_0_28;
L_000001a0bb451a00 .concat [ 16 16 0 0], LS_000001a0bb451a00_1_0, LS_000001a0bb451a00_1_4;
L_000001a0bb451d20 .part L_000001a0bb454d40, 1, 1;
LS_000001a0bb4515a0_0_0 .concat [ 1 1 1 1], L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20;
LS_000001a0bb4515a0_0_4 .concat [ 1 1 1 1], L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20;
LS_000001a0bb4515a0_0_8 .concat [ 1 1 1 1], L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20;
LS_000001a0bb4515a0_0_12 .concat [ 1 1 1 1], L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20;
LS_000001a0bb4515a0_0_16 .concat [ 1 1 1 1], L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20;
LS_000001a0bb4515a0_0_20 .concat [ 1 1 1 1], L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20;
LS_000001a0bb4515a0_0_24 .concat [ 1 1 1 1], L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20;
LS_000001a0bb4515a0_0_28 .concat [ 1 1 1 1], L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20, L_000001a0bb451d20;
LS_000001a0bb4515a0_1_0 .concat [ 4 4 4 4], LS_000001a0bb4515a0_0_0, LS_000001a0bb4515a0_0_4, LS_000001a0bb4515a0_0_8, LS_000001a0bb4515a0_0_12;
LS_000001a0bb4515a0_1_4 .concat [ 4 4 4 4], LS_000001a0bb4515a0_0_16, LS_000001a0bb4515a0_0_20, LS_000001a0bb4515a0_0_24, LS_000001a0bb4515a0_0_28;
L_000001a0bb4515a0 .concat [ 16 16 0 0], LS_000001a0bb4515a0_1_0, LS_000001a0bb4515a0_1_4;
L_000001a0bb44fd40 .part L_000001a0bb454d40, 0, 1;
LS_000001a0bb451640_0_0 .concat [ 1 1 1 1], L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40;
LS_000001a0bb451640_0_4 .concat [ 1 1 1 1], L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40;
LS_000001a0bb451640_0_8 .concat [ 1 1 1 1], L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40;
LS_000001a0bb451640_0_12 .concat [ 1 1 1 1], L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40;
LS_000001a0bb451640_0_16 .concat [ 1 1 1 1], L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40;
LS_000001a0bb451640_0_20 .concat [ 1 1 1 1], L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40;
LS_000001a0bb451640_0_24 .concat [ 1 1 1 1], L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40;
LS_000001a0bb451640_0_28 .concat [ 1 1 1 1], L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40, L_000001a0bb44fd40;
LS_000001a0bb451640_1_0 .concat [ 4 4 4 4], LS_000001a0bb451640_0_0, LS_000001a0bb451640_0_4, LS_000001a0bb451640_0_8, LS_000001a0bb451640_0_12;
LS_000001a0bb451640_1_4 .concat [ 4 4 4 4], LS_000001a0bb451640_0_16, LS_000001a0bb451640_0_20, LS_000001a0bb451640_0_24, LS_000001a0bb451640_0_28;
L_000001a0bb451640 .concat [ 16 16 0 0], LS_000001a0bb451640_1_0, LS_000001a0bb451640_1_4;
S_000001a0bb41b010 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a0bb41bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb4570a0 .functor AND 32, L_000001a0bb451e60, L_000001a0bb44fde0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb41eb50_0 .net "in1", 31 0, L_000001a0bb451e60;  1 drivers
v000001a0bb41fa50_0 .net "in2", 31 0, L_000001a0bb44fde0;  1 drivers
v000001a0bb41fb90_0 .net "out", 31 0, L_000001a0bb4570a0;  alias, 1 drivers
S_000001a0bb41b1a0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a0bb41bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb457180 .functor AND 32, L_000001a0bb451960, L_000001a0bb451780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb41e510_0 .net "in1", 31 0, L_000001a0bb451960;  1 drivers
v000001a0bb41ea10_0 .net "in2", 31 0, L_000001a0bb451780;  1 drivers
v000001a0bb41ee70_0 .net "out", 31 0, L_000001a0bb457180;  alias, 1 drivers
S_000001a0bb41acf0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a0bb41bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb391e70 .functor AND 32, L_000001a0bb450420, L_000001a0bb451a00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb41ed30_0 .net "in1", 31 0, L_000001a0bb450420;  1 drivers
v000001a0bb41e8d0_0 .net "in2", 31 0, L_000001a0bb451a00;  1 drivers
v000001a0bb41e970_0 .net "out", 31 0, L_000001a0bb391e70;  alias, 1 drivers
S_000001a0bb41ae80 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a0bb41bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb4be460 .functor AND 32, L_000001a0bb4515a0, L_000001a0bb451640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb41ef10_0 .net "in1", 31 0, L_000001a0bb4515a0;  1 drivers
v000001a0bb41ebf0_0 .net "in2", 31 0, L_000001a0bb451640;  1 drivers
v000001a0bb41ec90_0 .net "out", 31 0, L_000001a0bb4be460;  alias, 1 drivers
S_000001a0bb41b4c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001a0bb2202d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a0bb399b20 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a0bb4bed90 .functor NOT 1, L_000001a0bb450560, C4<0>, C4<0>, C4<0>;
L_000001a0bb4bf960 .functor NOT 1, L_000001a0bb44ff20, C4<0>, C4<0>, C4<0>;
L_000001a0bb4bf570 .functor NOT 1, L_000001a0bb4522c0, C4<0>, C4<0>, C4<0>;
L_000001a0bb4bee70 .functor NOT 1, L_000001a0bb450a60, C4<0>, C4<0>, C4<0>;
L_000001a0bb4be8c0 .functor AND 32, L_000001a0bb4be5b0, v000001a0bb4236d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb4bf340 .functor AND 32, L_000001a0bb4bea80, L_000001a0bb4dba10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb4bf260 .functor OR 32, L_000001a0bb4be8c0, L_000001a0bb4bf340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a0bb4bf1f0 .functor AND 32, L_000001a0bb4be7e0, v000001a0bb413c10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb4bf3b0 .functor OR 32, L_000001a0bb4bf260, L_000001a0bb4bf1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a0bb4beb60 .functor AND 32, L_000001a0bb4becb0, L_000001a0bb450ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb4bf6c0 .functor OR 32, L_000001a0bb4bf3b0, L_000001a0bb4beb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a0bb41dbb0_0 .net *"_ivl_1", 0 0, L_000001a0bb450560;  1 drivers
v000001a0bb41ccb0_0 .net *"_ivl_13", 0 0, L_000001a0bb4522c0;  1 drivers
v000001a0bb41c530_0 .net *"_ivl_14", 0 0, L_000001a0bb4bf570;  1 drivers
v000001a0bb41ca30_0 .net *"_ivl_19", 0 0, L_000001a0bb450920;  1 drivers
v000001a0bb41d610_0 .net *"_ivl_2", 0 0, L_000001a0bb4bed90;  1 drivers
v000001a0bb41d1b0_0 .net *"_ivl_23", 0 0, L_000001a0bb44fe80;  1 drivers
v000001a0bb41d250_0 .net *"_ivl_27", 0 0, L_000001a0bb450a60;  1 drivers
v000001a0bb41bef0_0 .net *"_ivl_28", 0 0, L_000001a0bb4bee70;  1 drivers
v000001a0bb41c850_0 .net *"_ivl_33", 0 0, L_000001a0bb4501a0;  1 drivers
v000001a0bb41d6b0_0 .net *"_ivl_37", 0 0, L_000001a0bb4502e0;  1 drivers
v000001a0bb41cc10_0 .net *"_ivl_40", 31 0, L_000001a0bb4be8c0;  1 drivers
v000001a0bb41e1f0_0 .net *"_ivl_42", 31 0, L_000001a0bb4bf340;  1 drivers
v000001a0bb41d750_0 .net *"_ivl_44", 31 0, L_000001a0bb4bf260;  1 drivers
v000001a0bb41cd50_0 .net *"_ivl_46", 31 0, L_000001a0bb4bf1f0;  1 drivers
v000001a0bb41ce90_0 .net *"_ivl_48", 31 0, L_000001a0bb4bf3b0;  1 drivers
v000001a0bb41d7f0_0 .net *"_ivl_50", 31 0, L_000001a0bb4beb60;  1 drivers
v000001a0bb41dc50_0 .net *"_ivl_7", 0 0, L_000001a0bb44ff20;  1 drivers
v000001a0bb41c0d0_0 .net *"_ivl_8", 0 0, L_000001a0bb4bf960;  1 drivers
v000001a0bb41d070_0 .net "ina", 31 0, v000001a0bb4236d0_0;  alias, 1 drivers
v000001a0bb41de30_0 .net "inb", 31 0, L_000001a0bb4dba10;  alias, 1 drivers
v000001a0bb41ded0_0 .net "inc", 31 0, v000001a0bb413c10_0;  alias, 1 drivers
v000001a0bb41e470_0 .net "ind", 31 0, L_000001a0bb450ec0;  alias, 1 drivers
v000001a0bb41e3d0_0 .net "out", 31 0, L_000001a0bb4bf6c0;  alias, 1 drivers
v000001a0bb41bf90_0 .net "s0", 31 0, L_000001a0bb4be5b0;  1 drivers
v000001a0bb41c210_0 .net "s1", 31 0, L_000001a0bb4bea80;  1 drivers
v000001a0bb41c2b0_0 .net "s2", 31 0, L_000001a0bb4be7e0;  1 drivers
v000001a0bb423950_0 .net "s3", 31 0, L_000001a0bb4becb0;  1 drivers
v000001a0bb423450_0 .net "sel", 1 0, L_000001a0bb455100;  alias, 1 drivers
L_000001a0bb450560 .part L_000001a0bb455100, 1, 1;
LS_000001a0bb450f60_0_0 .concat [ 1 1 1 1], L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90;
LS_000001a0bb450f60_0_4 .concat [ 1 1 1 1], L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90;
LS_000001a0bb450f60_0_8 .concat [ 1 1 1 1], L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90;
LS_000001a0bb450f60_0_12 .concat [ 1 1 1 1], L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90;
LS_000001a0bb450f60_0_16 .concat [ 1 1 1 1], L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90;
LS_000001a0bb450f60_0_20 .concat [ 1 1 1 1], L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90;
LS_000001a0bb450f60_0_24 .concat [ 1 1 1 1], L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90;
LS_000001a0bb450f60_0_28 .concat [ 1 1 1 1], L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90, L_000001a0bb4bed90;
LS_000001a0bb450f60_1_0 .concat [ 4 4 4 4], LS_000001a0bb450f60_0_0, LS_000001a0bb450f60_0_4, LS_000001a0bb450f60_0_8, LS_000001a0bb450f60_0_12;
LS_000001a0bb450f60_1_4 .concat [ 4 4 4 4], LS_000001a0bb450f60_0_16, LS_000001a0bb450f60_0_20, LS_000001a0bb450f60_0_24, LS_000001a0bb450f60_0_28;
L_000001a0bb450f60 .concat [ 16 16 0 0], LS_000001a0bb450f60_1_0, LS_000001a0bb450f60_1_4;
L_000001a0bb44ff20 .part L_000001a0bb455100, 0, 1;
LS_000001a0bb452180_0_0 .concat [ 1 1 1 1], L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960;
LS_000001a0bb452180_0_4 .concat [ 1 1 1 1], L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960;
LS_000001a0bb452180_0_8 .concat [ 1 1 1 1], L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960;
LS_000001a0bb452180_0_12 .concat [ 1 1 1 1], L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960;
LS_000001a0bb452180_0_16 .concat [ 1 1 1 1], L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960;
LS_000001a0bb452180_0_20 .concat [ 1 1 1 1], L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960;
LS_000001a0bb452180_0_24 .concat [ 1 1 1 1], L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960;
LS_000001a0bb452180_0_28 .concat [ 1 1 1 1], L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960, L_000001a0bb4bf960;
LS_000001a0bb452180_1_0 .concat [ 4 4 4 4], LS_000001a0bb452180_0_0, LS_000001a0bb452180_0_4, LS_000001a0bb452180_0_8, LS_000001a0bb452180_0_12;
LS_000001a0bb452180_1_4 .concat [ 4 4 4 4], LS_000001a0bb452180_0_16, LS_000001a0bb452180_0_20, LS_000001a0bb452180_0_24, LS_000001a0bb452180_0_28;
L_000001a0bb452180 .concat [ 16 16 0 0], LS_000001a0bb452180_1_0, LS_000001a0bb452180_1_4;
L_000001a0bb4522c0 .part L_000001a0bb455100, 1, 1;
LS_000001a0bb452400_0_0 .concat [ 1 1 1 1], L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570;
LS_000001a0bb452400_0_4 .concat [ 1 1 1 1], L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570;
LS_000001a0bb452400_0_8 .concat [ 1 1 1 1], L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570;
LS_000001a0bb452400_0_12 .concat [ 1 1 1 1], L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570;
LS_000001a0bb452400_0_16 .concat [ 1 1 1 1], L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570;
LS_000001a0bb452400_0_20 .concat [ 1 1 1 1], L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570;
LS_000001a0bb452400_0_24 .concat [ 1 1 1 1], L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570;
LS_000001a0bb452400_0_28 .concat [ 1 1 1 1], L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570, L_000001a0bb4bf570;
LS_000001a0bb452400_1_0 .concat [ 4 4 4 4], LS_000001a0bb452400_0_0, LS_000001a0bb452400_0_4, LS_000001a0bb452400_0_8, LS_000001a0bb452400_0_12;
LS_000001a0bb452400_1_4 .concat [ 4 4 4 4], LS_000001a0bb452400_0_16, LS_000001a0bb452400_0_20, LS_000001a0bb452400_0_24, LS_000001a0bb452400_0_28;
L_000001a0bb452400 .concat [ 16 16 0 0], LS_000001a0bb452400_1_0, LS_000001a0bb452400_1_4;
L_000001a0bb450920 .part L_000001a0bb455100, 0, 1;
LS_000001a0bb451c80_0_0 .concat [ 1 1 1 1], L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920;
LS_000001a0bb451c80_0_4 .concat [ 1 1 1 1], L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920;
LS_000001a0bb451c80_0_8 .concat [ 1 1 1 1], L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920;
LS_000001a0bb451c80_0_12 .concat [ 1 1 1 1], L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920;
LS_000001a0bb451c80_0_16 .concat [ 1 1 1 1], L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920;
LS_000001a0bb451c80_0_20 .concat [ 1 1 1 1], L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920;
LS_000001a0bb451c80_0_24 .concat [ 1 1 1 1], L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920;
LS_000001a0bb451c80_0_28 .concat [ 1 1 1 1], L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920, L_000001a0bb450920;
LS_000001a0bb451c80_1_0 .concat [ 4 4 4 4], LS_000001a0bb451c80_0_0, LS_000001a0bb451c80_0_4, LS_000001a0bb451c80_0_8, LS_000001a0bb451c80_0_12;
LS_000001a0bb451c80_1_4 .concat [ 4 4 4 4], LS_000001a0bb451c80_0_16, LS_000001a0bb451c80_0_20, LS_000001a0bb451c80_0_24, LS_000001a0bb451c80_0_28;
L_000001a0bb451c80 .concat [ 16 16 0 0], LS_000001a0bb451c80_1_0, LS_000001a0bb451c80_1_4;
L_000001a0bb44fe80 .part L_000001a0bb455100, 1, 1;
LS_000001a0bb4520e0_0_0 .concat [ 1 1 1 1], L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80;
LS_000001a0bb4520e0_0_4 .concat [ 1 1 1 1], L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80;
LS_000001a0bb4520e0_0_8 .concat [ 1 1 1 1], L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80;
LS_000001a0bb4520e0_0_12 .concat [ 1 1 1 1], L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80;
LS_000001a0bb4520e0_0_16 .concat [ 1 1 1 1], L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80;
LS_000001a0bb4520e0_0_20 .concat [ 1 1 1 1], L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80;
LS_000001a0bb4520e0_0_24 .concat [ 1 1 1 1], L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80;
LS_000001a0bb4520e0_0_28 .concat [ 1 1 1 1], L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80, L_000001a0bb44fe80;
LS_000001a0bb4520e0_1_0 .concat [ 4 4 4 4], LS_000001a0bb4520e0_0_0, LS_000001a0bb4520e0_0_4, LS_000001a0bb4520e0_0_8, LS_000001a0bb4520e0_0_12;
LS_000001a0bb4520e0_1_4 .concat [ 4 4 4 4], LS_000001a0bb4520e0_0_16, LS_000001a0bb4520e0_0_20, LS_000001a0bb4520e0_0_24, LS_000001a0bb4520e0_0_28;
L_000001a0bb4520e0 .concat [ 16 16 0 0], LS_000001a0bb4520e0_1_0, LS_000001a0bb4520e0_1_4;
L_000001a0bb450a60 .part L_000001a0bb455100, 0, 1;
LS_000001a0bb450e20_0_0 .concat [ 1 1 1 1], L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70;
LS_000001a0bb450e20_0_4 .concat [ 1 1 1 1], L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70;
LS_000001a0bb450e20_0_8 .concat [ 1 1 1 1], L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70;
LS_000001a0bb450e20_0_12 .concat [ 1 1 1 1], L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70;
LS_000001a0bb450e20_0_16 .concat [ 1 1 1 1], L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70;
LS_000001a0bb450e20_0_20 .concat [ 1 1 1 1], L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70;
LS_000001a0bb450e20_0_24 .concat [ 1 1 1 1], L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70;
LS_000001a0bb450e20_0_28 .concat [ 1 1 1 1], L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70, L_000001a0bb4bee70;
LS_000001a0bb450e20_1_0 .concat [ 4 4 4 4], LS_000001a0bb450e20_0_0, LS_000001a0bb450e20_0_4, LS_000001a0bb450e20_0_8, LS_000001a0bb450e20_0_12;
LS_000001a0bb450e20_1_4 .concat [ 4 4 4 4], LS_000001a0bb450e20_0_16, LS_000001a0bb450e20_0_20, LS_000001a0bb450e20_0_24, LS_000001a0bb450e20_0_28;
L_000001a0bb450e20 .concat [ 16 16 0 0], LS_000001a0bb450e20_1_0, LS_000001a0bb450e20_1_4;
L_000001a0bb4501a0 .part L_000001a0bb455100, 1, 1;
LS_000001a0bb451280_0_0 .concat [ 1 1 1 1], L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0;
LS_000001a0bb451280_0_4 .concat [ 1 1 1 1], L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0;
LS_000001a0bb451280_0_8 .concat [ 1 1 1 1], L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0;
LS_000001a0bb451280_0_12 .concat [ 1 1 1 1], L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0;
LS_000001a0bb451280_0_16 .concat [ 1 1 1 1], L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0;
LS_000001a0bb451280_0_20 .concat [ 1 1 1 1], L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0;
LS_000001a0bb451280_0_24 .concat [ 1 1 1 1], L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0;
LS_000001a0bb451280_0_28 .concat [ 1 1 1 1], L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0, L_000001a0bb4501a0;
LS_000001a0bb451280_1_0 .concat [ 4 4 4 4], LS_000001a0bb451280_0_0, LS_000001a0bb451280_0_4, LS_000001a0bb451280_0_8, LS_000001a0bb451280_0_12;
LS_000001a0bb451280_1_4 .concat [ 4 4 4 4], LS_000001a0bb451280_0_16, LS_000001a0bb451280_0_20, LS_000001a0bb451280_0_24, LS_000001a0bb451280_0_28;
L_000001a0bb451280 .concat [ 16 16 0 0], LS_000001a0bb451280_1_0, LS_000001a0bb451280_1_4;
L_000001a0bb4502e0 .part L_000001a0bb455100, 0, 1;
LS_000001a0bb450380_0_0 .concat [ 1 1 1 1], L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0;
LS_000001a0bb450380_0_4 .concat [ 1 1 1 1], L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0;
LS_000001a0bb450380_0_8 .concat [ 1 1 1 1], L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0;
LS_000001a0bb450380_0_12 .concat [ 1 1 1 1], L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0;
LS_000001a0bb450380_0_16 .concat [ 1 1 1 1], L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0;
LS_000001a0bb450380_0_20 .concat [ 1 1 1 1], L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0;
LS_000001a0bb450380_0_24 .concat [ 1 1 1 1], L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0;
LS_000001a0bb450380_0_28 .concat [ 1 1 1 1], L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0, L_000001a0bb4502e0;
LS_000001a0bb450380_1_0 .concat [ 4 4 4 4], LS_000001a0bb450380_0_0, LS_000001a0bb450380_0_4, LS_000001a0bb450380_0_8, LS_000001a0bb450380_0_12;
LS_000001a0bb450380_1_4 .concat [ 4 4 4 4], LS_000001a0bb450380_0_16, LS_000001a0bb450380_0_20, LS_000001a0bb450380_0_24, LS_000001a0bb450380_0_28;
L_000001a0bb450380 .concat [ 16 16 0 0], LS_000001a0bb450380_1_0, LS_000001a0bb450380_1_4;
S_000001a0bb41b650 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a0bb41b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb4be5b0 .functor AND 32, L_000001a0bb450f60, L_000001a0bb452180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb41c3f0_0 .net "in1", 31 0, L_000001a0bb450f60;  1 drivers
v000001a0bb41c170_0 .net "in2", 31 0, L_000001a0bb452180;  1 drivers
v000001a0bb41d2f0_0 .net "out", 31 0, L_000001a0bb4be5b0;  alias, 1 drivers
S_000001a0bb41b330 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a0bb41b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb4bea80 .functor AND 32, L_000001a0bb452400, L_000001a0bb451c80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb41e290_0 .net "in1", 31 0, L_000001a0bb452400;  1 drivers
v000001a0bb41d390_0 .net "in2", 31 0, L_000001a0bb451c80;  1 drivers
v000001a0bb41d430_0 .net "out", 31 0, L_000001a0bb4bea80;  alias, 1 drivers
S_000001a0bb41b7e0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a0bb41b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb4be7e0 .functor AND 32, L_000001a0bb4520e0, L_000001a0bb450e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb41d4d0_0 .net "in1", 31 0, L_000001a0bb4520e0;  1 drivers
v000001a0bb41db10_0 .net "in2", 31 0, L_000001a0bb450e20;  1 drivers
v000001a0bb41d570_0 .net "out", 31 0, L_000001a0bb4be7e0;  alias, 1 drivers
S_000001a0bb420b20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a0bb41b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a0bb4becb0 .functor AND 32, L_000001a0bb451280, L_000001a0bb450380, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a0bb41cdf0_0 .net "in1", 31 0, L_000001a0bb451280;  1 drivers
v000001a0bb41c990_0 .net "in2", 31 0, L_000001a0bb450380;  1 drivers
v000001a0bb41be50_0 .net "out", 31 0, L_000001a0bb4becb0;  alias, 1 drivers
S_000001a0bb421930 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001a0bb425ce0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb425d18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb425d50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb425d88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb425dc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb425df8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb425e30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb425e68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb425ea0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb425ed8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb425f10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb425f48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb425f80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb425fb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb425ff0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb426028 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb426060 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb426098 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb4260d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb426108 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb426140 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb426178 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb4261b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb4261e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb426220 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a0bb424030_0 .var "EX1_PC", 31 0;
v000001a0bb421dd0_0 .var "EX1_PFC", 31 0;
v000001a0bb421e70_0 .var "EX1_forward_to_B", 31 0;
v000001a0bb4240d0_0 .var "EX1_is_beq", 0 0;
v000001a0bb4229b0_0 .var "EX1_is_bne", 0 0;
v000001a0bb4234f0_0 .var "EX1_is_jal", 0 0;
v000001a0bb422b90_0 .var "EX1_is_jr", 0 0;
v000001a0bb4243f0_0 .var "EX1_is_oper2_immed", 0 0;
v000001a0bb422af0_0 .var "EX1_memread", 0 0;
v000001a0bb423090_0 .var "EX1_memwrite", 0 0;
v000001a0bb422cd0_0 .var "EX1_opcode", 11 0;
v000001a0bb422550_0 .var "EX1_predicted", 0 0;
v000001a0bb424170_0 .var "EX1_rd_ind", 4 0;
v000001a0bb4242b0_0 .var "EX1_rd_indzero", 0 0;
v000001a0bb421f10_0 .var "EX1_regwrite", 0 0;
v000001a0bb423a90_0 .var "EX1_rs1", 31 0;
v000001a0bb424350_0 .var "EX1_rs1_ind", 4 0;
v000001a0bb4236d0_0 .var "EX1_rs2", 31 0;
v000001a0bb422d70_0 .var "EX1_rs2_ind", 4 0;
v000001a0bb421fb0_0 .net "FLUSH", 0 0, v000001a0bb427ba0_0;  alias, 1 drivers
v000001a0bb422050_0 .net "ID_PC", 31 0, v000001a0bb42e360_0;  alias, 1 drivers
v000001a0bb422910_0 .net "ID_PFC_to_EX", 31 0, L_000001a0bb44d9a0;  alias, 1 drivers
v000001a0bb423630_0 .net "ID_forward_to_B", 31 0, L_000001a0bb44f660;  alias, 1 drivers
v000001a0bb423590_0 .net "ID_is_beq", 0 0, L_000001a0bb44f980;  alias, 1 drivers
v000001a0bb423310_0 .net "ID_is_bne", 0 0, L_000001a0bb44d540;  alias, 1 drivers
v000001a0bb422a50_0 .net "ID_is_jal", 0 0, L_000001a0bb44dd60;  alias, 1 drivers
v000001a0bb4220f0_0 .net "ID_is_jr", 0 0, L_000001a0bb44ef80;  alias, 1 drivers
v000001a0bb422230_0 .net "ID_is_oper2_immed", 0 0, L_000001a0bb457030;  alias, 1 drivers
v000001a0bb422eb0_0 .net "ID_memread", 0 0, L_000001a0bb44d4a0;  alias, 1 drivers
v000001a0bb4233b0_0 .net "ID_memwrite", 0 0, L_000001a0bb44d680;  alias, 1 drivers
v000001a0bb422370_0 .net "ID_opcode", 11 0, v000001a0bb442010_0;  alias, 1 drivers
v000001a0bb4222d0_0 .net "ID_predicted", 0 0, v000001a0bb4281e0_0;  alias, 1 drivers
v000001a0bb422410_0 .net "ID_rd_ind", 4 0, v000001a0bb441750_0;  alias, 1 drivers
v000001a0bb4224b0_0 .net "ID_rd_indzero", 0 0, L_000001a0bb44d860;  1 drivers
v000001a0bb423770_0 .net "ID_regwrite", 0 0, L_000001a0bb44fa20;  alias, 1 drivers
v000001a0bb423810_0 .net "ID_rs1", 31 0, v000001a0bb42cd80_0;  alias, 1 drivers
v000001a0bb4225f0_0 .net "ID_rs1_ind", 4 0, v000001a0bb440850_0;  alias, 1 drivers
v000001a0bb422690_0 .net "ID_rs2", 31 0, v000001a0bb42df00_0;  alias, 1 drivers
v000001a0bb422f50_0 .net "ID_rs2_ind", 4 0, v000001a0bb4408f0_0;  alias, 1 drivers
v000001a0bb4227d0_0 .net "clk", 0 0, L_000001a0bb456850;  1 drivers
v000001a0bb422870_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
E_000001a0bb399ce0 .event posedge, v000001a0bb414610_0, v000001a0bb4227d0_0;
S_000001a0bb4204e0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001a0bb426260 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb426298 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb4262d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb426308 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb426340 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb426378 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb4263b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb4263e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb426420 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb426458 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb426490 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb4264c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb426500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb426538 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb426570 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb4265a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb4265e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb426618 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb426650 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb426688 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb4266c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb4266f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb426730 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb426768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb4267a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a0bb423e50_0 .net "EX1_ALU_OPER1", 31 0, L_000001a0bb457260;  alias, 1 drivers
v000001a0bb423130_0 .net "EX1_ALU_OPER2", 31 0, L_000001a0bb4bf500;  alias, 1 drivers
v000001a0bb423bd0_0 .net "EX1_PC", 31 0, v000001a0bb424030_0;  alias, 1 drivers
v000001a0bb423c70_0 .net "EX1_PFC_to_IF", 31 0, L_000001a0bb4516e0;  alias, 1 drivers
v000001a0bb423ef0_0 .net "EX1_forward_to_B", 31 0, v000001a0bb421e70_0;  alias, 1 drivers
v000001a0bb425a70_0 .net "EX1_is_beq", 0 0, v000001a0bb4240d0_0;  alias, 1 drivers
v000001a0bb425890_0 .net "EX1_is_bne", 0 0, v000001a0bb4229b0_0;  alias, 1 drivers
v000001a0bb4251b0_0 .net "EX1_is_jal", 0 0, v000001a0bb4234f0_0;  alias, 1 drivers
v000001a0bb425250_0 .net "EX1_is_jr", 0 0, v000001a0bb422b90_0;  alias, 1 drivers
v000001a0bb424b70_0 .net "EX1_is_oper2_immed", 0 0, v000001a0bb4243f0_0;  alias, 1 drivers
v000001a0bb4245d0_0 .net "EX1_memread", 0 0, v000001a0bb422af0_0;  alias, 1 drivers
v000001a0bb4252f0_0 .net "EX1_memwrite", 0 0, v000001a0bb423090_0;  alias, 1 drivers
v000001a0bb425390_0 .net "EX1_opcode", 11 0, v000001a0bb422cd0_0;  alias, 1 drivers
v000001a0bb4254d0_0 .net "EX1_predicted", 0 0, v000001a0bb422550_0;  alias, 1 drivers
v000001a0bb424530_0 .net "EX1_rd_ind", 4 0, v000001a0bb424170_0;  alias, 1 drivers
v000001a0bb425570_0 .net "EX1_rd_indzero", 0 0, v000001a0bb4242b0_0;  alias, 1 drivers
v000001a0bb4257f0_0 .net "EX1_regwrite", 0 0, v000001a0bb421f10_0;  alias, 1 drivers
v000001a0bb424670_0 .net "EX1_rs1", 31 0, v000001a0bb423a90_0;  alias, 1 drivers
v000001a0bb425930_0 .net "EX1_rs1_ind", 4 0, v000001a0bb424350_0;  alias, 1 drivers
v000001a0bb424710_0 .net "EX1_rs2_ind", 4 0, v000001a0bb422d70_0;  alias, 1 drivers
v000001a0bb4247b0_0 .net "EX1_rs2_out", 31 0, L_000001a0bb4bf6c0;  alias, 1 drivers
v000001a0bb4259d0_0 .var "EX2_ALU_OPER1", 31 0;
v000001a0bb425430_0 .var "EX2_ALU_OPER2", 31 0;
v000001a0bb424850_0 .var "EX2_PC", 31 0;
v000001a0bb4248f0_0 .var "EX2_PFC_to_IF", 31 0;
v000001a0bb425610_0 .var "EX2_forward_to_B", 31 0;
v000001a0bb425b10_0 .var "EX2_is_beq", 0 0;
v000001a0bb424a30_0 .var "EX2_is_bne", 0 0;
v000001a0bb425bb0_0 .var "EX2_is_jal", 0 0;
v000001a0bb424990_0 .var "EX2_is_jr", 0 0;
v000001a0bb4256b0_0 .var "EX2_is_oper2_immed", 0 0;
v000001a0bb425110_0 .var "EX2_memread", 0 0;
v000001a0bb424f30_0 .var "EX2_memwrite", 0 0;
v000001a0bb424ad0_0 .var "EX2_opcode", 11 0;
v000001a0bb424c10_0 .var "EX2_predicted", 0 0;
v000001a0bb425750_0 .var "EX2_rd_ind", 4 0;
v000001a0bb424cb0_0 .var "EX2_rd_indzero", 0 0;
v000001a0bb424d50_0 .var "EX2_regwrite", 0 0;
v000001a0bb424df0_0 .var "EX2_rs1", 31 0;
v000001a0bb424e90_0 .var "EX2_rs1_ind", 4 0;
v000001a0bb424fd0_0 .var "EX2_rs2_ind", 4 0;
v000001a0bb425070_0 .var "EX2_rs2_out", 31 0;
v000001a0bb4280a0_0 .net "FLUSH", 0 0, v000001a0bb428dc0_0;  alias, 1 drivers
v000001a0bb427e20_0 .net "clk", 0 0, L_000001a0bb4bf730;  1 drivers
v000001a0bb427ec0_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
E_000001a0bb399b60 .event posedge, v000001a0bb414610_0, v000001a0bb427e20_0;
S_000001a0bb41fea0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001a0bb42e7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb42e828 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb42e860 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb42e898 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb42e8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb42e908 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb42e940 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb42e978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb42e9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb42e9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb42ea20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb42ea58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb42ea90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb42eac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb42eb00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb42eb38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb42eb70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb42eba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb42ebe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb42ec18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb42ec50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb42ec88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb42ecc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb42ecf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb42ed30 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a0bb455660 .functor OR 1, L_000001a0bb44f980, L_000001a0bb44d540, C4<0>, C4<0>;
L_000001a0bb455dd0 .functor AND 1, L_000001a0bb455660, L_000001a0bb456e70, C4<1>, C4<1>;
L_000001a0bb4567e0 .functor OR 1, L_000001a0bb44f980, L_000001a0bb44d540, C4<0>, C4<0>;
L_000001a0bb456070 .functor AND 1, L_000001a0bb4567e0, L_000001a0bb456e70, C4<1>, C4<1>;
L_000001a0bb456a80 .functor OR 1, L_000001a0bb44f980, L_000001a0bb44d540, C4<0>, C4<0>;
L_000001a0bb455970 .functor AND 1, L_000001a0bb456a80, v000001a0bb4281e0_0, C4<1>, C4<1>;
v000001a0bb42c380_0 .net "EX1_memread", 0 0, v000001a0bb422af0_0;  alias, 1 drivers
v000001a0bb42d460_0 .net "EX1_opcode", 11 0, v000001a0bb422cd0_0;  alias, 1 drivers
v000001a0bb42c880_0 .net "EX1_rd_ind", 4 0, v000001a0bb424170_0;  alias, 1 drivers
v000001a0bb42d0a0_0 .net "EX1_rd_indzero", 0 0, v000001a0bb4242b0_0;  alias, 1 drivers
v000001a0bb42dd20_0 .net "EX2_memread", 0 0, v000001a0bb425110_0;  alias, 1 drivers
v000001a0bb42b840_0 .net "EX2_opcode", 11 0, v000001a0bb424ad0_0;  alias, 1 drivers
v000001a0bb42bc00_0 .net "EX2_rd_ind", 4 0, v000001a0bb425750_0;  alias, 1 drivers
v000001a0bb42daa0_0 .net "EX2_rd_indzero", 0 0, v000001a0bb424cb0_0;  alias, 1 drivers
v000001a0bb42c4c0_0 .net "ID_EX1_flush", 0 0, v000001a0bb427ba0_0;  alias, 1 drivers
v000001a0bb42d000_0 .net "ID_EX2_flush", 0 0, v000001a0bb428dc0_0;  alias, 1 drivers
v000001a0bb42c6a0_0 .net "ID_is_beq", 0 0, L_000001a0bb44f980;  alias, 1 drivers
v000001a0bb42dfa0_0 .net "ID_is_bne", 0 0, L_000001a0bb44d540;  alias, 1 drivers
v000001a0bb42c740_0 .net "ID_is_j", 0 0, L_000001a0bb44f0c0;  alias, 1 drivers
v000001a0bb42d3c0_0 .net "ID_is_jal", 0 0, L_000001a0bb44dd60;  alias, 1 drivers
v000001a0bb42d780_0 .net "ID_is_jr", 0 0, L_000001a0bb44ef80;  alias, 1 drivers
v000001a0bb42ddc0_0 .net "ID_opcode", 11 0, v000001a0bb442010_0;  alias, 1 drivers
v000001a0bb42c060_0 .net "ID_rs1_ind", 4 0, v000001a0bb440850_0;  alias, 1 drivers
v000001a0bb42cb00_0 .net "ID_rs2_ind", 4 0, v000001a0bb4408f0_0;  alias, 1 drivers
v000001a0bb42b8e0_0 .net "IF_ID_flush", 0 0, v000001a0bb429d60_0;  alias, 1 drivers
v000001a0bb42c920_0 .net "IF_ID_write", 0 0, v000001a0bb42b200_0;  alias, 1 drivers
v000001a0bb42d500_0 .net "PC_src", 2 0, L_000001a0bb44dae0;  alias, 1 drivers
v000001a0bb42c9c0_0 .net "PFC_to_EX", 31 0, L_000001a0bb44d9a0;  alias, 1 drivers
v000001a0bb42bb60_0 .net "PFC_to_IF", 31 0, L_000001a0bb44e1c0;  alias, 1 drivers
v000001a0bb42bfc0_0 .net "WB_rd_ind", 4 0, v000001a0bb43d3d0_0;  alias, 1 drivers
v000001a0bb42cce0_0 .net "Wrong_prediction", 0 0, L_000001a0bb4c01b0;  alias, 1 drivers
v000001a0bb42c240_0 .net *"_ivl_11", 0 0, L_000001a0bb456070;  1 drivers
v000001a0bb42c100_0 .net *"_ivl_13", 9 0, L_000001a0bb44f700;  1 drivers
v000001a0bb42dbe0_0 .net *"_ivl_15", 9 0, L_000001a0bb44e300;  1 drivers
v000001a0bb42c420_0 .net *"_ivl_16", 9 0, L_000001a0bb44dfe0;  1 drivers
v000001a0bb42dc80_0 .net *"_ivl_19", 9 0, L_000001a0bb44e4e0;  1 drivers
v000001a0bb42d5a0_0 .net *"_ivl_20", 9 0, L_000001a0bb44e120;  1 drivers
v000001a0bb42ca60_0 .net *"_ivl_25", 0 0, L_000001a0bb456a80;  1 drivers
v000001a0bb42c2e0_0 .net *"_ivl_27", 0 0, L_000001a0bb455970;  1 drivers
v000001a0bb42b980_0 .net *"_ivl_29", 9 0, L_000001a0bb44d900;  1 drivers
v000001a0bb42d820_0 .net *"_ivl_3", 0 0, L_000001a0bb455660;  1 drivers
L_000001a0bb4701f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001a0bb42d8c0_0 .net/2u *"_ivl_30", 9 0, L_000001a0bb4701f0;  1 drivers
v000001a0bb42d1e0_0 .net *"_ivl_32", 9 0, L_000001a0bb44e3a0;  1 drivers
v000001a0bb42d280_0 .net *"_ivl_35", 9 0, L_000001a0bb44f7a0;  1 drivers
v000001a0bb42c560_0 .net *"_ivl_37", 9 0, L_000001a0bb44df40;  1 drivers
v000001a0bb42c1a0_0 .net *"_ivl_38", 9 0, L_000001a0bb44e580;  1 drivers
v000001a0bb42be80_0 .net *"_ivl_40", 9 0, L_000001a0bb44fac0;  1 drivers
L_000001a0bb470238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42cba0_0 .net/2s *"_ivl_45", 21 0, L_000001a0bb470238;  1 drivers
L_000001a0bb470280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42bf20_0 .net/2s *"_ivl_50", 21 0, L_000001a0bb470280;  1 drivers
v000001a0bb42cf60_0 .net *"_ivl_9", 0 0, L_000001a0bb4567e0;  1 drivers
v000001a0bb42d320_0 .net "clk", 0 0, L_000001a0bb390cf0;  alias, 1 drivers
v000001a0bb42d960_0 .net "forward_to_B", 31 0, L_000001a0bb44f660;  alias, 1 drivers
v000001a0bb42da00_0 .net "imm", 31 0, v000001a0bb429400_0;  1 drivers
v000001a0bb42db40_0 .net "inst", 31 0, v000001a0bb42e040_0;  alias, 1 drivers
v000001a0bb42bca0_0 .net "is_branch_and_taken", 0 0, L_000001a0bb455dd0;  alias, 1 drivers
v000001a0bb42de60_0 .net "is_oper2_immed", 0 0, L_000001a0bb457030;  alias, 1 drivers
v000001a0bb42ba20_0 .net "mem_read", 0 0, L_000001a0bb44d4a0;  alias, 1 drivers
v000001a0bb42bac0_0 .net "mem_write", 0 0, L_000001a0bb44d680;  alias, 1 drivers
v000001a0bb42e0e0_0 .net "pc", 31 0, v000001a0bb42e360_0;  alias, 1 drivers
v000001a0bb42e180_0 .net "pc_write", 0 0, v000001a0bb4295e0_0;  alias, 1 drivers
v000001a0bb42e5e0_0 .net "predicted", 0 0, L_000001a0bb456e70;  1 drivers
v000001a0bb42e400_0 .net "predicted_to_EX", 0 0, v000001a0bb4281e0_0;  alias, 1 drivers
v000001a0bb42e4a0_0 .net "reg_write", 0 0, L_000001a0bb44fa20;  alias, 1 drivers
v000001a0bb42e540_0 .net "reg_write_from_wb", 0 0, v000001a0bb43cc50_0;  alias, 1 drivers
v000001a0bb42e680_0 .net "rs1", 31 0, v000001a0bb42cd80_0;  alias, 1 drivers
v000001a0bb42e720_0 .net "rs2", 31 0, v000001a0bb42df00_0;  alias, 1 drivers
v000001a0bb42e220_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
v000001a0bb42e2c0_0 .net "wr_reg_data", 31 0, L_000001a0bb4dba10;  alias, 1 drivers
L_000001a0bb44f660 .functor MUXZ 32, v000001a0bb42df00_0, v000001a0bb429400_0, L_000001a0bb457030, C4<>;
L_000001a0bb44f700 .part v000001a0bb42e360_0, 0, 10;
L_000001a0bb44e300 .part v000001a0bb42e040_0, 0, 10;
L_000001a0bb44dfe0 .arith/sum 10, L_000001a0bb44f700, L_000001a0bb44e300;
L_000001a0bb44e4e0 .part v000001a0bb42e040_0, 0, 10;
L_000001a0bb44e120 .functor MUXZ 10, L_000001a0bb44e4e0, L_000001a0bb44dfe0, L_000001a0bb456070, C4<>;
L_000001a0bb44d900 .part v000001a0bb42e360_0, 0, 10;
L_000001a0bb44e3a0 .arith/sum 10, L_000001a0bb44d900, L_000001a0bb4701f0;
L_000001a0bb44f7a0 .part v000001a0bb42e360_0, 0, 10;
L_000001a0bb44df40 .part v000001a0bb42e040_0, 0, 10;
L_000001a0bb44e580 .arith/sum 10, L_000001a0bb44f7a0, L_000001a0bb44df40;
L_000001a0bb44fac0 .functor MUXZ 10, L_000001a0bb44e580, L_000001a0bb44e3a0, L_000001a0bb455970, C4<>;
L_000001a0bb44e1c0 .concat8 [ 10 22 0 0], L_000001a0bb44e120, L_000001a0bb470238;
L_000001a0bb44d9a0 .concat8 [ 10 22 0 0], L_000001a0bb44fac0, L_000001a0bb470280;
S_000001a0bb4212f0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001a0bb41fea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001a0bb42ed70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb42eda8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb42ede0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb42ee18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb42ee50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb42ee88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb42eec0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb42eef8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb42ef30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb42ef68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb42efa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb42efd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb42f010 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb42f048 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb42f080 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb42f0b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb42f0f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb42f128 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb42f160 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb42f198 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb42f1d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb42f208 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb42f240 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb42f278 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb42f2b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a0bb456fc0 .functor OR 1, L_000001a0bb456e70, L_000001a0bb44f020, C4<0>, C4<0>;
L_000001a0bb455ac0 .functor OR 1, L_000001a0bb456fc0, L_000001a0bb44f8e0, C4<0>, C4<0>;
v000001a0bb427420_0 .net "EX1_opcode", 11 0, v000001a0bb422cd0_0;  alias, 1 drivers
v000001a0bb428820_0 .net "EX2_opcode", 11 0, v000001a0bb424ad0_0;  alias, 1 drivers
v000001a0bb4285a0_0 .net "ID_opcode", 11 0, v000001a0bb442010_0;  alias, 1 drivers
v000001a0bb426f20_0 .net "PC_src", 2 0, L_000001a0bb44dae0;  alias, 1 drivers
v000001a0bb426840_0 .net "Wrong_prediction", 0 0, L_000001a0bb4c01b0;  alias, 1 drivers
L_000001a0bb4703e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001a0bb426ca0_0 .net/2u *"_ivl_0", 2 0, L_000001a0bb4703e8;  1 drivers
v000001a0bb4277e0_0 .net *"_ivl_10", 0 0, L_000001a0bb44f200;  1 drivers
L_000001a0bb470508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001a0bb4286e0_0 .net/2u *"_ivl_12", 2 0, L_000001a0bb470508;  1 drivers
L_000001a0bb470550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb428140_0 .net/2u *"_ivl_14", 11 0, L_000001a0bb470550;  1 drivers
v000001a0bb4272e0_0 .net *"_ivl_16", 0 0, L_000001a0bb44f020;  1 drivers
v000001a0bb427880_0 .net *"_ivl_19", 0 0, L_000001a0bb456fc0;  1 drivers
L_000001a0bb470430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb428780_0 .net/2u *"_ivl_2", 11 0, L_000001a0bb470430;  1 drivers
L_000001a0bb470598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb427920_0 .net/2u *"_ivl_20", 11 0, L_000001a0bb470598;  1 drivers
v000001a0bb428280_0 .net *"_ivl_22", 0 0, L_000001a0bb44f8e0;  1 drivers
v000001a0bb4288c0_0 .net *"_ivl_25", 0 0, L_000001a0bb455ac0;  1 drivers
L_000001a0bb4705e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001a0bb427380_0 .net/2u *"_ivl_26", 2 0, L_000001a0bb4705e0;  1 drivers
L_000001a0bb470628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001a0bb426980_0 .net/2u *"_ivl_28", 2 0, L_000001a0bb470628;  1 drivers
v000001a0bb426d40_0 .net *"_ivl_30", 2 0, L_000001a0bb44ee40;  1 drivers
v000001a0bb426fc0_0 .net *"_ivl_32", 2 0, L_000001a0bb44dc20;  1 drivers
v000001a0bb427100_0 .net *"_ivl_34", 2 0, L_000001a0bb44f160;  1 drivers
v000001a0bb427560_0 .net *"_ivl_4", 0 0, L_000001a0bb44f840;  1 drivers
L_000001a0bb470478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001a0bb426de0_0 .net/2u *"_ivl_6", 2 0, L_000001a0bb470478;  1 drivers
L_000001a0bb4704c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a0bb4274c0_0 .net/2u *"_ivl_8", 11 0, L_000001a0bb4704c0;  1 drivers
v000001a0bb427600_0 .net "clk", 0 0, L_000001a0bb390cf0;  alias, 1 drivers
v000001a0bb428960_0 .net "predicted", 0 0, L_000001a0bb456e70;  alias, 1 drivers
v000001a0bb4276a0_0 .net "predicted_to_EX", 0 0, v000001a0bb4281e0_0;  alias, 1 drivers
v000001a0bb428aa0_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
v000001a0bb426b60_0 .net "state", 1 0, v000001a0bb428500_0;  1 drivers
L_000001a0bb44f840 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470430;
L_000001a0bb44f200 .cmp/eq 12, v000001a0bb422cd0_0, L_000001a0bb4704c0;
L_000001a0bb44f020 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470550;
L_000001a0bb44f8e0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470598;
L_000001a0bb44ee40 .functor MUXZ 3, L_000001a0bb470628, L_000001a0bb4705e0, L_000001a0bb455ac0, C4<>;
L_000001a0bb44dc20 .functor MUXZ 3, L_000001a0bb44ee40, L_000001a0bb470508, L_000001a0bb44f200, C4<>;
L_000001a0bb44f160 .functor MUXZ 3, L_000001a0bb44dc20, L_000001a0bb470478, L_000001a0bb44f840, C4<>;
L_000001a0bb44dae0 .functor MUXZ 3, L_000001a0bb44f160, L_000001a0bb4703e8, L_000001a0bb4c01b0, C4<>;
S_000001a0bb4217a0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001a0bb4212f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001a0bb42f2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb42f328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb42f360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb42f398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb42f3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb42f408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb42f440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb42f478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb42f4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb42f4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb42f520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb42f558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb42f590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb42f5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb42f600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb42f638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb42f670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb42f6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb42f6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb42f718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb42f750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb42f788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb42f7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb42f7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb42f830 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a0bb4560e0 .functor OR 1, L_000001a0bb44e6c0, L_000001a0bb44e620, C4<0>, C4<0>;
L_000001a0bb456b60 .functor OR 1, L_000001a0bb44e760, L_000001a0bb44e800, C4<0>, C4<0>;
L_000001a0bb456c40 .functor AND 1, L_000001a0bb4560e0, L_000001a0bb456b60, C4<1>, C4<1>;
L_000001a0bb4564d0 .functor NOT 1, L_000001a0bb456c40, C4<0>, C4<0>, C4<0>;
L_000001a0bb456770 .functor OR 1, v000001a0bb453ee0_0, L_000001a0bb4564d0, C4<0>, C4<0>;
L_000001a0bb456e70 .functor NOT 1, L_000001a0bb456770, C4<0>, C4<0>, C4<0>;
v000001a0bb428320_0 .net "EX_opcode", 11 0, v000001a0bb424ad0_0;  alias, 1 drivers
v000001a0bb426ac0_0 .net "ID_opcode", 11 0, v000001a0bb442010_0;  alias, 1 drivers
v000001a0bb427c40_0 .net "Wrong_prediction", 0 0, L_000001a0bb4c01b0;  alias, 1 drivers
L_000001a0bb4702c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb427b00_0 .net/2u *"_ivl_0", 11 0, L_000001a0bb4702c8;  1 drivers
L_000001a0bb470358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a0bb428a00_0 .net/2u *"_ivl_10", 1 0, L_000001a0bb470358;  1 drivers
v000001a0bb428640_0 .net *"_ivl_12", 0 0, L_000001a0bb44e760;  1 drivers
L_000001a0bb4703a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001a0bb427740_0 .net/2u *"_ivl_14", 1 0, L_000001a0bb4703a0;  1 drivers
v000001a0bb427d80_0 .net *"_ivl_16", 0 0, L_000001a0bb44e800;  1 drivers
v000001a0bb428d20_0 .net *"_ivl_19", 0 0, L_000001a0bb456b60;  1 drivers
v000001a0bb4283c0_0 .net *"_ivl_2", 0 0, L_000001a0bb44e6c0;  1 drivers
v000001a0bb427ce0_0 .net *"_ivl_21", 0 0, L_000001a0bb456c40;  1 drivers
v000001a0bb428460_0 .net *"_ivl_22", 0 0, L_000001a0bb4564d0;  1 drivers
v000001a0bb4268e0_0 .net *"_ivl_25", 0 0, L_000001a0bb456770;  1 drivers
L_000001a0bb470310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb427060_0 .net/2u *"_ivl_4", 11 0, L_000001a0bb470310;  1 drivers
v000001a0bb427f60_0 .net *"_ivl_6", 0 0, L_000001a0bb44e620;  1 drivers
v000001a0bb428b40_0 .net *"_ivl_9", 0 0, L_000001a0bb4560e0;  1 drivers
v000001a0bb428000_0 .net "clk", 0 0, L_000001a0bb390cf0;  alias, 1 drivers
v000001a0bb4271a0_0 .net "predicted", 0 0, L_000001a0bb456e70;  alias, 1 drivers
v000001a0bb4281e0_0 .var "predicted_to_EX", 0 0;
v000001a0bb427240_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
v000001a0bb428500_0 .var "state", 1 0;
E_000001a0bb399c60 .event posedge, v000001a0bb428000_0, v000001a0bb414610_0;
L_000001a0bb44e6c0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb4702c8;
L_000001a0bb44e620 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470310;
L_000001a0bb44e760 .cmp/eq 2, v000001a0bb428500_0, L_000001a0bb470358;
L_000001a0bb44e800 .cmp/eq 2, v000001a0bb428500_0, L_000001a0bb4703a0;
S_000001a0bb420cb0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001a0bb41fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001a0bb439890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb4398c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb439900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb439938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb439970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb4399a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb4399e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb439a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb439a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb439a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb439ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb439af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb439b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb439b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb439ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb439bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb439c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb439c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb439c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb439cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb439cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb439d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb439d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb439d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb439dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a0bb427a60_0 .net "EX1_memread", 0 0, v000001a0bb422af0_0;  alias, 1 drivers
v000001a0bb426a20_0 .net "EX1_rd_ind", 4 0, v000001a0bb424170_0;  alias, 1 drivers
v000001a0bb428be0_0 .net "EX1_rd_indzero", 0 0, v000001a0bb4242b0_0;  alias, 1 drivers
v000001a0bb4279c0_0 .net "EX2_memread", 0 0, v000001a0bb425110_0;  alias, 1 drivers
v000001a0bb428c80_0 .net "EX2_rd_ind", 4 0, v000001a0bb425750_0;  alias, 1 drivers
v000001a0bb426c00_0 .net "EX2_rd_indzero", 0 0, v000001a0bb424cb0_0;  alias, 1 drivers
v000001a0bb427ba0_0 .var "ID_EX1_flush", 0 0;
v000001a0bb428dc0_0 .var "ID_EX2_flush", 0 0;
v000001a0bb428e60_0 .net "ID_opcode", 11 0, v000001a0bb442010_0;  alias, 1 drivers
v000001a0bb428f00_0 .net "ID_rs1_ind", 4 0, v000001a0bb440850_0;  alias, 1 drivers
v000001a0bb428fa0_0 .net "ID_rs2_ind", 4 0, v000001a0bb4408f0_0;  alias, 1 drivers
v000001a0bb42b200_0 .var "IF_ID_Write", 0 0;
v000001a0bb429d60_0 .var "IF_ID_flush", 0 0;
v000001a0bb4295e0_0 .var "PC_Write", 0 0;
v000001a0bb429e00_0 .net "Wrong_prediction", 0 0, L_000001a0bb4c01b0;  alias, 1 drivers
E_000001a0bb39a360/0 .event anyedge, v000001a0bb4198e0_0, v000001a0bb422af0_0, v000001a0bb4242b0_0, v000001a0bb4225f0_0;
E_000001a0bb39a360/1 .event anyedge, v000001a0bb424170_0, v000001a0bb422f50_0, v000001a0bb3352b0_0, v000001a0bb424cb0_0;
E_000001a0bb39a360/2 .event anyedge, v000001a0bb413fd0_0, v000001a0bb422370_0;
E_000001a0bb39a360 .event/or E_000001a0bb39a360/0, E_000001a0bb39a360/1, E_000001a0bb39a360/2;
S_000001a0bb420990 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001a0bb41fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001a0bb439e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb439e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb439e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb439eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb439ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb439f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb439f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb439f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb439fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb43a008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb43a040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb43a078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb43a0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb43a0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb43a120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb43a158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb43a190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb43a1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb43a200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb43a238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb43a270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb43a2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb43a2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb43a318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb43a350 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a0bb4556d0 .functor OR 1, L_000001a0bb44e8a0, L_000001a0bb44dcc0, C4<0>, C4<0>;
L_000001a0bb456310 .functor OR 1, L_000001a0bb4556d0, L_000001a0bb44ec60, C4<0>, C4<0>;
L_000001a0bb455c10 .functor OR 1, L_000001a0bb456310, L_000001a0bb44eda0, C4<0>, C4<0>;
L_000001a0bb456540 .functor OR 1, L_000001a0bb455c10, L_000001a0bb44eee0, C4<0>, C4<0>;
L_000001a0bb456e00 .functor OR 1, L_000001a0bb456540, L_000001a0bb44fb60, C4<0>, C4<0>;
L_000001a0bb456620 .functor OR 1, L_000001a0bb456e00, L_000001a0bb44f340, C4<0>, C4<0>;
L_000001a0bb456cb0 .functor OR 1, L_000001a0bb456620, L_000001a0bb44db80, C4<0>, C4<0>;
L_000001a0bb457030 .functor OR 1, L_000001a0bb456cb0, L_000001a0bb44eb20, C4<0>, C4<0>;
L_000001a0bb455c80 .functor OR 1, L_000001a0bb44d720, L_000001a0bb44f2a0, C4<0>, C4<0>;
L_000001a0bb455f90 .functor OR 1, L_000001a0bb455c80, L_000001a0bb44f3e0, C4<0>, C4<0>;
L_000001a0bb456700 .functor OR 1, L_000001a0bb455f90, L_000001a0bb44d5e0, C4<0>, C4<0>;
L_000001a0bb455740 .functor OR 1, L_000001a0bb456700, L_000001a0bb44fc00, C4<0>, C4<0>;
v000001a0bb42a940_0 .net "ID_opcode", 11 0, v000001a0bb442010_0;  alias, 1 drivers
L_000001a0bb470670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb429f40_0 .net/2u *"_ivl_0", 11 0, L_000001a0bb470670;  1 drivers
L_000001a0bb470700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42a4e0_0 .net/2u *"_ivl_10", 11 0, L_000001a0bb470700;  1 drivers
L_000001a0bb470bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb429720_0 .net/2u *"_ivl_102", 11 0, L_000001a0bb470bc8;  1 drivers
L_000001a0bb470c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42a6c0_0 .net/2u *"_ivl_106", 11 0, L_000001a0bb470c10;  1 drivers
v000001a0bb42ab20_0 .net *"_ivl_12", 0 0, L_000001a0bb44ec60;  1 drivers
v000001a0bb429b80_0 .net *"_ivl_15", 0 0, L_000001a0bb456310;  1 drivers
L_000001a0bb470748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42b2a0_0 .net/2u *"_ivl_16", 11 0, L_000001a0bb470748;  1 drivers
v000001a0bb4299a0_0 .net *"_ivl_18", 0 0, L_000001a0bb44eda0;  1 drivers
v000001a0bb42abc0_0 .net *"_ivl_2", 0 0, L_000001a0bb44e8a0;  1 drivers
v000001a0bb429ae0_0 .net *"_ivl_21", 0 0, L_000001a0bb455c10;  1 drivers
L_000001a0bb470790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb4292c0_0 .net/2u *"_ivl_22", 11 0, L_000001a0bb470790;  1 drivers
v000001a0bb429a40_0 .net *"_ivl_24", 0 0, L_000001a0bb44eee0;  1 drivers
v000001a0bb429680_0 .net *"_ivl_27", 0 0, L_000001a0bb456540;  1 drivers
L_000001a0bb4707d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb429c20_0 .net/2u *"_ivl_28", 11 0, L_000001a0bb4707d8;  1 drivers
v000001a0bb42b7a0_0 .net *"_ivl_30", 0 0, L_000001a0bb44fb60;  1 drivers
v000001a0bb42b340_0 .net *"_ivl_33", 0 0, L_000001a0bb456e00;  1 drivers
L_000001a0bb470820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42ae40_0 .net/2u *"_ivl_34", 11 0, L_000001a0bb470820;  1 drivers
v000001a0bb42b0c0_0 .net *"_ivl_36", 0 0, L_000001a0bb44f340;  1 drivers
v000001a0bb42a580_0 .net *"_ivl_39", 0 0, L_000001a0bb456620;  1 drivers
L_000001a0bb4706b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42b520_0 .net/2u *"_ivl_4", 11 0, L_000001a0bb4706b8;  1 drivers
L_000001a0bb470868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001a0bb42ac60_0 .net/2u *"_ivl_40", 11 0, L_000001a0bb470868;  1 drivers
v000001a0bb42b3e0_0 .net *"_ivl_42", 0 0, L_000001a0bb44db80;  1 drivers
v000001a0bb429ea0_0 .net *"_ivl_45", 0 0, L_000001a0bb456cb0;  1 drivers
L_000001a0bb4708b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb4290e0_0 .net/2u *"_ivl_46", 11 0, L_000001a0bb4708b0;  1 drivers
v000001a0bb42b020_0 .net *"_ivl_48", 0 0, L_000001a0bb44eb20;  1 drivers
L_000001a0bb4708f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42a760_0 .net/2u *"_ivl_52", 11 0, L_000001a0bb4708f8;  1 drivers
L_000001a0bb470940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42ad00_0 .net/2u *"_ivl_56", 11 0, L_000001a0bb470940;  1 drivers
v000001a0bb42b160_0 .net *"_ivl_6", 0 0, L_000001a0bb44dcc0;  1 drivers
L_000001a0bb470988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42b480_0 .net/2u *"_ivl_60", 11 0, L_000001a0bb470988;  1 drivers
L_000001a0bb4709d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb429cc0_0 .net/2u *"_ivl_64", 11 0, L_000001a0bb4709d0;  1 drivers
L_000001a0bb470a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42a120_0 .net/2u *"_ivl_68", 11 0, L_000001a0bb470a18;  1 drivers
L_000001a0bb470a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a0bb429fe0_0 .net/2u *"_ivl_72", 11 0, L_000001a0bb470a60;  1 drivers
v000001a0bb42a800_0 .net *"_ivl_74", 0 0, L_000001a0bb44d720;  1 drivers
L_000001a0bb470aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42a1c0_0 .net/2u *"_ivl_76", 11 0, L_000001a0bb470aa8;  1 drivers
v000001a0bb42aa80_0 .net *"_ivl_78", 0 0, L_000001a0bb44f2a0;  1 drivers
v000001a0bb429180_0 .net *"_ivl_81", 0 0, L_000001a0bb455c80;  1 drivers
L_000001a0bb470af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42ada0_0 .net/2u *"_ivl_82", 11 0, L_000001a0bb470af0;  1 drivers
v000001a0bb42a440_0 .net *"_ivl_84", 0 0, L_000001a0bb44f3e0;  1 drivers
v000001a0bb429540_0 .net *"_ivl_87", 0 0, L_000001a0bb455f90;  1 drivers
L_000001a0bb470b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb429040_0 .net/2u *"_ivl_88", 11 0, L_000001a0bb470b38;  1 drivers
v000001a0bb42b5c0_0 .net *"_ivl_9", 0 0, L_000001a0bb4556d0;  1 drivers
v000001a0bb42a080_0 .net *"_ivl_90", 0 0, L_000001a0bb44d5e0;  1 drivers
v000001a0bb42a9e0_0 .net *"_ivl_93", 0 0, L_000001a0bb456700;  1 drivers
L_000001a0bb470b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb42aee0_0 .net/2u *"_ivl_94", 11 0, L_000001a0bb470b80;  1 drivers
v000001a0bb42a620_0 .net *"_ivl_96", 0 0, L_000001a0bb44fc00;  1 drivers
v000001a0bb42a260_0 .net *"_ivl_99", 0 0, L_000001a0bb455740;  1 drivers
v000001a0bb429360_0 .net "is_beq", 0 0, L_000001a0bb44f980;  alias, 1 drivers
v000001a0bb429220_0 .net "is_bne", 0 0, L_000001a0bb44d540;  alias, 1 drivers
v000001a0bb42a300_0 .net "is_j", 0 0, L_000001a0bb44f0c0;  alias, 1 drivers
v000001a0bb42a8a0_0 .net "is_jal", 0 0, L_000001a0bb44dd60;  alias, 1 drivers
v000001a0bb4297c0_0 .net "is_jr", 0 0, L_000001a0bb44ef80;  alias, 1 drivers
v000001a0bb42af80_0 .net "is_oper2_immed", 0 0, L_000001a0bb457030;  alias, 1 drivers
v000001a0bb42a3a0_0 .net "memread", 0 0, L_000001a0bb44d4a0;  alias, 1 drivers
v000001a0bb42b660_0 .net "memwrite", 0 0, L_000001a0bb44d680;  alias, 1 drivers
v000001a0bb42b700_0 .net "regwrite", 0 0, L_000001a0bb44fa20;  alias, 1 drivers
L_000001a0bb44e8a0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470670;
L_000001a0bb44dcc0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb4706b8;
L_000001a0bb44ec60 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470700;
L_000001a0bb44eda0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470748;
L_000001a0bb44eee0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470790;
L_000001a0bb44fb60 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb4707d8;
L_000001a0bb44f340 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470820;
L_000001a0bb44db80 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470868;
L_000001a0bb44eb20 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb4708b0;
L_000001a0bb44f980 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb4708f8;
L_000001a0bb44d540 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470940;
L_000001a0bb44ef80 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470988;
L_000001a0bb44dd60 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb4709d0;
L_000001a0bb44f0c0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470a18;
L_000001a0bb44d720 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470a60;
L_000001a0bb44f2a0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470aa8;
L_000001a0bb44f3e0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470af0;
L_000001a0bb44d5e0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470b38;
L_000001a0bb44fc00 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470b80;
L_000001a0bb44fa20 .reduce/nor L_000001a0bb455740;
L_000001a0bb44d4a0 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470bc8;
L_000001a0bb44d680 .cmp/eq 12, v000001a0bb442010_0, L_000001a0bb470c10;
S_000001a0bb4201c0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001a0bb41fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001a0bb43a390 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb43a3c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb43a400 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb43a438 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb43a470 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb43a4a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb43a4e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb43a518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb43a550 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb43a588 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb43a5c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb43a5f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb43a630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb43a668 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb43a6a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb43a6d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb43a710 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb43a748 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb43a780 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb43a7b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb43a7f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb43a828 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb43a860 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb43a898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb43a8d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a0bb429400_0 .var "Immed", 31 0;
v000001a0bb4294a0_0 .net "Inst", 31 0, v000001a0bb42e040_0;  alias, 1 drivers
v000001a0bb429860_0 .net "opcode", 11 0, v000001a0bb442010_0;  alias, 1 drivers
E_000001a0bb39a420 .event anyedge, v000001a0bb422370_0, v000001a0bb4294a0_0;
S_000001a0bb421160 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001a0bb41fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001a0bb42cd80_0 .var "Read_data1", 31 0;
v000001a0bb42df00_0 .var "Read_data2", 31 0;
v000001a0bb42bde0_0 .net "Read_reg1", 4 0, v000001a0bb440850_0;  alias, 1 drivers
v000001a0bb42c600_0 .net "Read_reg2", 4 0, v000001a0bb4408f0_0;  alias, 1 drivers
v000001a0bb42d640_0 .net "Write_data", 31 0, L_000001a0bb4dba10;  alias, 1 drivers
v000001a0bb42d140_0 .net "Write_en", 0 0, v000001a0bb43cc50_0;  alias, 1 drivers
v000001a0bb42ce20_0 .net "Write_reg", 4 0, v000001a0bb43d3d0_0;  alias, 1 drivers
v000001a0bb42cec0_0 .net "clk", 0 0, L_000001a0bb390cf0;  alias, 1 drivers
v000001a0bb42c7e0_0 .var/i "i", 31 0;
v000001a0bb42d6e0 .array "reg_file", 0 31, 31 0;
v000001a0bb42cc40_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
E_000001a0bb399da0 .event posedge, v000001a0bb428000_0;
S_000001a0bb420350 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001a0bb421160;
 .timescale 0 0;
v000001a0bb42bd40_0 .var/i "i", 31 0;
S_000001a0bb420030 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001a0bb43a910 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb43a948 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb43a980 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb43a9b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb43a9f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb43aa28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb43aa60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb43aa98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb43aad0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb43ab08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb43ab40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb43ab78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb43abb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb43abe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb43ac20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb43ac58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb43ac90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb43acc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb43ad00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb43ad38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb43ad70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb43ada8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb43ade0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb43ae18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb43ae50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a0bb42e040_0 .var "ID_INST", 31 0;
v000001a0bb42e360_0 .var "ID_PC", 31 0;
v000001a0bb442010_0 .var "ID_opcode", 11 0;
v000001a0bb441750_0 .var "ID_rd_ind", 4 0;
v000001a0bb440850_0 .var "ID_rs1_ind", 4 0;
v000001a0bb4408f0_0 .var "ID_rs2_ind", 4 0;
v000001a0bb441ed0_0 .net "IF_FLUSH", 0 0, v000001a0bb429d60_0;  alias, 1 drivers
v000001a0bb441f70_0 .net "IF_INST", 31 0, L_000001a0bb455eb0;  alias, 1 drivers
v000001a0bb440990_0 .net "IF_PC", 31 0, v000001a0bb440530_0;  alias, 1 drivers
v000001a0bb4411b0_0 .net "clk", 0 0, L_000001a0bb456230;  1 drivers
v000001a0bb442650_0 .net "if_id_Write", 0 0, v000001a0bb42b200_0;  alias, 1 drivers
v000001a0bb440f30_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
E_000001a0bb39a520 .event posedge, v000001a0bb414610_0, v000001a0bb4411b0_0;
S_000001a0bb420fd0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001a0bb43d010_0 .net "EX1_PFC", 31 0, L_000001a0bb4516e0;  alias, 1 drivers
v000001a0bb43c890_0 .net "EX2_PFC", 31 0, v000001a0bb4248f0_0;  alias, 1 drivers
v000001a0bb43c570_0 .net "ID_PFC", 31 0, L_000001a0bb44e1c0;  alias, 1 drivers
v000001a0bb43c430_0 .net "PC_src", 2 0, L_000001a0bb44dae0;  alias, 1 drivers
v000001a0bb43c6b0_0 .net "PC_write", 0 0, v000001a0bb4295e0_0;  alias, 1 drivers
L_000001a0bb470088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a0bb43bdf0_0 .net/2u *"_ivl_0", 31 0, L_000001a0bb470088;  1 drivers
v000001a0bb43d470_0 .net "clk", 0 0, L_000001a0bb390cf0;  alias, 1 drivers
v000001a0bb43c4d0_0 .net "inst", 31 0, L_000001a0bb455eb0;  alias, 1 drivers
v000001a0bb43c610_0 .net "inst_mem_in", 31 0, v000001a0bb440530_0;  alias, 1 drivers
v000001a0bb43c930_0 .net "pc_reg_in", 31 0, L_000001a0bb456150;  1 drivers
v000001a0bb43cb10_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
L_000001a0bb44ebc0 .arith/sum 32, v000001a0bb440530_0, L_000001a0bb470088;
S_000001a0bb420e40 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001a0bb420fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001a0bb455eb0 .functor BUFZ 32, L_000001a0bb44de00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a0bb440ad0_0 .net "Data_Out", 31 0, L_000001a0bb455eb0;  alias, 1 drivers
v000001a0bb441c50 .array "InstMem", 0 1023, 31 0;
v000001a0bb441570_0 .net *"_ivl_0", 31 0, L_000001a0bb44de00;  1 drivers
v000001a0bb440a30_0 .net *"_ivl_3", 9 0, L_000001a0bb44e260;  1 drivers
v000001a0bb440e90_0 .net *"_ivl_4", 11 0, L_000001a0bb44f5c0;  1 drivers
L_000001a0bb4701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a0bb4420b0_0 .net *"_ivl_7", 1 0, L_000001a0bb4701a8;  1 drivers
v000001a0bb4417f0_0 .net "addr", 31 0, v000001a0bb440530_0;  alias, 1 drivers
v000001a0bb441890_0 .net "clk", 0 0, L_000001a0bb390cf0;  alias, 1 drivers
v000001a0bb440b70_0 .var/i "i", 31 0;
L_000001a0bb44de00 .array/port v000001a0bb441c50, L_000001a0bb44f5c0;
L_000001a0bb44e260 .part v000001a0bb440530_0, 0, 10;
L_000001a0bb44f5c0 .concat [ 10 2 0 0], L_000001a0bb44e260, L_000001a0bb4701a8;
S_000001a0bb420670 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001a0bb420fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001a0bb39a0e0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001a0bb4416b0_0 .net "DataIn", 31 0, L_000001a0bb456150;  alias, 1 drivers
v000001a0bb440530_0 .var "DataOut", 31 0;
v000001a0bb441930_0 .net "PC_Write", 0 0, v000001a0bb4295e0_0;  alias, 1 drivers
v000001a0bb440350_0 .net "clk", 0 0, L_000001a0bb390cf0;  alias, 1 drivers
v000001a0bb441610_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
S_000001a0bb421480 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001a0bb420fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001a0bb39a1e0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001a0bb391460 .functor NOT 1, L_000001a0bb454e80, C4<0>, C4<0>, C4<0>;
L_000001a0bb391070 .functor NOT 1, L_000001a0bb455060, C4<0>, C4<0>, C4<0>;
L_000001a0bb3910e0 .functor AND 1, L_000001a0bb391460, L_000001a0bb391070, C4<1>, C4<1>;
L_000001a0bb32ebf0 .functor NOT 1, L_000001a0bb4551a0, C4<0>, C4<0>, C4<0>;
L_000001a0bb32e560 .functor AND 1, L_000001a0bb3910e0, L_000001a0bb32ebf0, C4<1>, C4<1>;
L_000001a0bb32e4f0 .functor AND 32, L_000001a0bb454de0, L_000001a0bb44ebc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb32e790 .functor NOT 1, L_000001a0bb454f20, C4<0>, C4<0>, C4<0>;
L_000001a0bb456380 .functor NOT 1, L_000001a0bb454fc0, C4<0>, C4<0>, C4<0>;
L_000001a0bb455900 .functor AND 1, L_000001a0bb32e790, L_000001a0bb456380, C4<1>, C4<1>;
L_000001a0bb4554a0 .functor AND 1, L_000001a0bb455900, L_000001a0bb455240, C4<1>, C4<1>;
L_000001a0bb4568c0 .functor AND 32, L_000001a0bb4552e0, L_000001a0bb44e1c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb456af0 .functor OR 32, L_000001a0bb32e4f0, L_000001a0bb4568c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a0bb4561c0 .functor NOT 1, L_000001a0bb455380, C4<0>, C4<0>, C4<0>;
L_000001a0bb455f20 .functor AND 1, L_000001a0bb4561c0, L_000001a0bb454ca0, C4<1>, C4<1>;
L_000001a0bb456930 .functor NOT 1, L_000001a0bb44f480, C4<0>, C4<0>, C4<0>;
L_000001a0bb455a50 .functor AND 1, L_000001a0bb455f20, L_000001a0bb456930, C4<1>, C4<1>;
L_000001a0bb456460 .functor AND 32, L_000001a0bb44e080, v000001a0bb440530_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb455580 .functor OR 32, L_000001a0bb456af0, L_000001a0bb456460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a0bb4565b0 .functor NOT 1, L_000001a0bb44f520, C4<0>, C4<0>, C4<0>;
L_000001a0bb455510 .functor AND 1, L_000001a0bb4565b0, L_000001a0bb44dea0, C4<1>, C4<1>;
L_000001a0bb456f50 .functor AND 1, L_000001a0bb455510, L_000001a0bb44e940, C4<1>, C4<1>;
L_000001a0bb456690 .functor AND 32, L_000001a0bb44da40, L_000001a0bb4516e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb455e40 .functor OR 32, L_000001a0bb455580, L_000001a0bb456690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a0bb4569a0 .functor NOT 1, L_000001a0bb44ea80, C4<0>, C4<0>, C4<0>;
L_000001a0bb456ee0 .functor AND 1, L_000001a0bb44e9e0, L_000001a0bb4569a0, C4<1>, C4<1>;
L_000001a0bb4563f0 .functor NOT 1, L_000001a0bb44e440, C4<0>, C4<0>, C4<0>;
L_000001a0bb4555f0 .functor AND 1, L_000001a0bb456ee0, L_000001a0bb4563f0, C4<1>, C4<1>;
L_000001a0bb456a10 .functor AND 32, L_000001a0bb44ed00, v000001a0bb4248f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb456150 .functor OR 32, L_000001a0bb455e40, L_000001a0bb456a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a0bb4414d0_0 .net *"_ivl_1", 0 0, L_000001a0bb454e80;  1 drivers
v000001a0bb440fd0_0 .net *"_ivl_11", 0 0, L_000001a0bb4551a0;  1 drivers
v000001a0bb440c10_0 .net *"_ivl_12", 0 0, L_000001a0bb32ebf0;  1 drivers
v000001a0bb4419d0_0 .net *"_ivl_14", 0 0, L_000001a0bb32e560;  1 drivers
v000001a0bb441070_0 .net *"_ivl_16", 31 0, L_000001a0bb454de0;  1 drivers
v000001a0bb43fef0_0 .net *"_ivl_18", 31 0, L_000001a0bb32e4f0;  1 drivers
v000001a0bb441a70_0 .net *"_ivl_2", 0 0, L_000001a0bb391460;  1 drivers
v000001a0bb440cb0_0 .net *"_ivl_21", 0 0, L_000001a0bb454f20;  1 drivers
v000001a0bb441b10_0 .net *"_ivl_22", 0 0, L_000001a0bb32e790;  1 drivers
v000001a0bb4425b0_0 .net *"_ivl_25", 0 0, L_000001a0bb454fc0;  1 drivers
v000001a0bb43ff90_0 .net *"_ivl_26", 0 0, L_000001a0bb456380;  1 drivers
v000001a0bb441d90_0 .net *"_ivl_28", 0 0, L_000001a0bb455900;  1 drivers
v000001a0bb441110_0 .net *"_ivl_31", 0 0, L_000001a0bb455240;  1 drivers
v000001a0bb4421f0_0 .net *"_ivl_32", 0 0, L_000001a0bb4554a0;  1 drivers
v000001a0bb4423d0_0 .net *"_ivl_34", 31 0, L_000001a0bb4552e0;  1 drivers
v000001a0bb441250_0 .net *"_ivl_36", 31 0, L_000001a0bb4568c0;  1 drivers
v000001a0bb441bb0_0 .net *"_ivl_38", 31 0, L_000001a0bb456af0;  1 drivers
v000001a0bb441cf0_0 .net *"_ivl_41", 0 0, L_000001a0bb455380;  1 drivers
v000001a0bb4412f0_0 .net *"_ivl_42", 0 0, L_000001a0bb4561c0;  1 drivers
v000001a0bb440030_0 .net *"_ivl_45", 0 0, L_000001a0bb454ca0;  1 drivers
v000001a0bb442150_0 .net *"_ivl_46", 0 0, L_000001a0bb455f20;  1 drivers
v000001a0bb441390_0 .net *"_ivl_49", 0 0, L_000001a0bb44f480;  1 drivers
v000001a0bb441e30_0 .net *"_ivl_5", 0 0, L_000001a0bb455060;  1 drivers
v000001a0bb441430_0 .net *"_ivl_50", 0 0, L_000001a0bb456930;  1 drivers
v000001a0bb442290_0 .net *"_ivl_52", 0 0, L_000001a0bb455a50;  1 drivers
v000001a0bb4400d0_0 .net *"_ivl_54", 31 0, L_000001a0bb44e080;  1 drivers
v000001a0bb440d50_0 .net *"_ivl_56", 31 0, L_000001a0bb456460;  1 drivers
v000001a0bb4405d0_0 .net *"_ivl_58", 31 0, L_000001a0bb455580;  1 drivers
v000001a0bb440170_0 .net *"_ivl_6", 0 0, L_000001a0bb391070;  1 drivers
v000001a0bb442330_0 .net *"_ivl_61", 0 0, L_000001a0bb44f520;  1 drivers
v000001a0bb440df0_0 .net *"_ivl_62", 0 0, L_000001a0bb4565b0;  1 drivers
v000001a0bb442470_0 .net *"_ivl_65", 0 0, L_000001a0bb44dea0;  1 drivers
v000001a0bb442510_0 .net *"_ivl_66", 0 0, L_000001a0bb455510;  1 drivers
v000001a0bb440210_0 .net *"_ivl_69", 0 0, L_000001a0bb44e940;  1 drivers
v000001a0bb440490_0 .net *"_ivl_70", 0 0, L_000001a0bb456f50;  1 drivers
v000001a0bb4402b0_0 .net *"_ivl_72", 31 0, L_000001a0bb44da40;  1 drivers
v000001a0bb4403f0_0 .net *"_ivl_74", 31 0, L_000001a0bb456690;  1 drivers
v000001a0bb440670_0 .net *"_ivl_76", 31 0, L_000001a0bb455e40;  1 drivers
v000001a0bb4407b0_0 .net *"_ivl_79", 0 0, L_000001a0bb44e9e0;  1 drivers
v000001a0bb442ab0_0 .net *"_ivl_8", 0 0, L_000001a0bb3910e0;  1 drivers
v000001a0bb442790_0 .net *"_ivl_81", 0 0, L_000001a0bb44ea80;  1 drivers
v000001a0bb442c90_0 .net *"_ivl_82", 0 0, L_000001a0bb4569a0;  1 drivers
v000001a0bb442bf0_0 .net *"_ivl_84", 0 0, L_000001a0bb456ee0;  1 drivers
v000001a0bb4426f0_0 .net *"_ivl_87", 0 0, L_000001a0bb44e440;  1 drivers
v000001a0bb442d30_0 .net *"_ivl_88", 0 0, L_000001a0bb4563f0;  1 drivers
v000001a0bb442830_0 .net *"_ivl_90", 0 0, L_000001a0bb4555f0;  1 drivers
v000001a0bb442dd0_0 .net *"_ivl_92", 31 0, L_000001a0bb44ed00;  1 drivers
v000001a0bb4428d0_0 .net *"_ivl_94", 31 0, L_000001a0bb456a10;  1 drivers
v000001a0bb442970_0 .net "ina", 31 0, L_000001a0bb44ebc0;  1 drivers
v000001a0bb442a10_0 .net "inb", 31 0, L_000001a0bb44e1c0;  alias, 1 drivers
v000001a0bb442b50_0 .net "inc", 31 0, v000001a0bb440530_0;  alias, 1 drivers
v000001a0bb43c750_0 .net "ind", 31 0, L_000001a0bb4516e0;  alias, 1 drivers
v000001a0bb43c7f0_0 .net "ine", 31 0, v000001a0bb4248f0_0;  alias, 1 drivers
L_000001a0bb4700d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb43bc10_0 .net "inf", 31 0, L_000001a0bb4700d0;  1 drivers
L_000001a0bb470118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb43b7b0_0 .net "ing", 31 0, L_000001a0bb470118;  1 drivers
L_000001a0bb470160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a0bb43b3f0_0 .net "inh", 31 0, L_000001a0bb470160;  1 drivers
v000001a0bb43b670_0 .net "out", 31 0, L_000001a0bb456150;  alias, 1 drivers
v000001a0bb43b530_0 .net "sel", 2 0, L_000001a0bb44dae0;  alias, 1 drivers
L_000001a0bb454e80 .part L_000001a0bb44dae0, 2, 1;
L_000001a0bb455060 .part L_000001a0bb44dae0, 1, 1;
L_000001a0bb4551a0 .part L_000001a0bb44dae0, 0, 1;
LS_000001a0bb454de0_0_0 .concat [ 1 1 1 1], L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560;
LS_000001a0bb454de0_0_4 .concat [ 1 1 1 1], L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560;
LS_000001a0bb454de0_0_8 .concat [ 1 1 1 1], L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560;
LS_000001a0bb454de0_0_12 .concat [ 1 1 1 1], L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560;
LS_000001a0bb454de0_0_16 .concat [ 1 1 1 1], L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560;
LS_000001a0bb454de0_0_20 .concat [ 1 1 1 1], L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560;
LS_000001a0bb454de0_0_24 .concat [ 1 1 1 1], L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560;
LS_000001a0bb454de0_0_28 .concat [ 1 1 1 1], L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560, L_000001a0bb32e560;
LS_000001a0bb454de0_1_0 .concat [ 4 4 4 4], LS_000001a0bb454de0_0_0, LS_000001a0bb454de0_0_4, LS_000001a0bb454de0_0_8, LS_000001a0bb454de0_0_12;
LS_000001a0bb454de0_1_4 .concat [ 4 4 4 4], LS_000001a0bb454de0_0_16, LS_000001a0bb454de0_0_20, LS_000001a0bb454de0_0_24, LS_000001a0bb454de0_0_28;
L_000001a0bb454de0 .concat [ 16 16 0 0], LS_000001a0bb454de0_1_0, LS_000001a0bb454de0_1_4;
L_000001a0bb454f20 .part L_000001a0bb44dae0, 2, 1;
L_000001a0bb454fc0 .part L_000001a0bb44dae0, 1, 1;
L_000001a0bb455240 .part L_000001a0bb44dae0, 0, 1;
LS_000001a0bb4552e0_0_0 .concat [ 1 1 1 1], L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0;
LS_000001a0bb4552e0_0_4 .concat [ 1 1 1 1], L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0;
LS_000001a0bb4552e0_0_8 .concat [ 1 1 1 1], L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0;
LS_000001a0bb4552e0_0_12 .concat [ 1 1 1 1], L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0;
LS_000001a0bb4552e0_0_16 .concat [ 1 1 1 1], L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0;
LS_000001a0bb4552e0_0_20 .concat [ 1 1 1 1], L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0;
LS_000001a0bb4552e0_0_24 .concat [ 1 1 1 1], L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0;
LS_000001a0bb4552e0_0_28 .concat [ 1 1 1 1], L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0, L_000001a0bb4554a0;
LS_000001a0bb4552e0_1_0 .concat [ 4 4 4 4], LS_000001a0bb4552e0_0_0, LS_000001a0bb4552e0_0_4, LS_000001a0bb4552e0_0_8, LS_000001a0bb4552e0_0_12;
LS_000001a0bb4552e0_1_4 .concat [ 4 4 4 4], LS_000001a0bb4552e0_0_16, LS_000001a0bb4552e0_0_20, LS_000001a0bb4552e0_0_24, LS_000001a0bb4552e0_0_28;
L_000001a0bb4552e0 .concat [ 16 16 0 0], LS_000001a0bb4552e0_1_0, LS_000001a0bb4552e0_1_4;
L_000001a0bb455380 .part L_000001a0bb44dae0, 2, 1;
L_000001a0bb454ca0 .part L_000001a0bb44dae0, 1, 1;
L_000001a0bb44f480 .part L_000001a0bb44dae0, 0, 1;
LS_000001a0bb44e080_0_0 .concat [ 1 1 1 1], L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50;
LS_000001a0bb44e080_0_4 .concat [ 1 1 1 1], L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50;
LS_000001a0bb44e080_0_8 .concat [ 1 1 1 1], L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50;
LS_000001a0bb44e080_0_12 .concat [ 1 1 1 1], L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50;
LS_000001a0bb44e080_0_16 .concat [ 1 1 1 1], L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50;
LS_000001a0bb44e080_0_20 .concat [ 1 1 1 1], L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50;
LS_000001a0bb44e080_0_24 .concat [ 1 1 1 1], L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50;
LS_000001a0bb44e080_0_28 .concat [ 1 1 1 1], L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50, L_000001a0bb455a50;
LS_000001a0bb44e080_1_0 .concat [ 4 4 4 4], LS_000001a0bb44e080_0_0, LS_000001a0bb44e080_0_4, LS_000001a0bb44e080_0_8, LS_000001a0bb44e080_0_12;
LS_000001a0bb44e080_1_4 .concat [ 4 4 4 4], LS_000001a0bb44e080_0_16, LS_000001a0bb44e080_0_20, LS_000001a0bb44e080_0_24, LS_000001a0bb44e080_0_28;
L_000001a0bb44e080 .concat [ 16 16 0 0], LS_000001a0bb44e080_1_0, LS_000001a0bb44e080_1_4;
L_000001a0bb44f520 .part L_000001a0bb44dae0, 2, 1;
L_000001a0bb44dea0 .part L_000001a0bb44dae0, 1, 1;
L_000001a0bb44e940 .part L_000001a0bb44dae0, 0, 1;
LS_000001a0bb44da40_0_0 .concat [ 1 1 1 1], L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50;
LS_000001a0bb44da40_0_4 .concat [ 1 1 1 1], L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50;
LS_000001a0bb44da40_0_8 .concat [ 1 1 1 1], L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50;
LS_000001a0bb44da40_0_12 .concat [ 1 1 1 1], L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50;
LS_000001a0bb44da40_0_16 .concat [ 1 1 1 1], L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50;
LS_000001a0bb44da40_0_20 .concat [ 1 1 1 1], L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50;
LS_000001a0bb44da40_0_24 .concat [ 1 1 1 1], L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50;
LS_000001a0bb44da40_0_28 .concat [ 1 1 1 1], L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50, L_000001a0bb456f50;
LS_000001a0bb44da40_1_0 .concat [ 4 4 4 4], LS_000001a0bb44da40_0_0, LS_000001a0bb44da40_0_4, LS_000001a0bb44da40_0_8, LS_000001a0bb44da40_0_12;
LS_000001a0bb44da40_1_4 .concat [ 4 4 4 4], LS_000001a0bb44da40_0_16, LS_000001a0bb44da40_0_20, LS_000001a0bb44da40_0_24, LS_000001a0bb44da40_0_28;
L_000001a0bb44da40 .concat [ 16 16 0 0], LS_000001a0bb44da40_1_0, LS_000001a0bb44da40_1_4;
L_000001a0bb44e9e0 .part L_000001a0bb44dae0, 2, 1;
L_000001a0bb44ea80 .part L_000001a0bb44dae0, 1, 1;
L_000001a0bb44e440 .part L_000001a0bb44dae0, 0, 1;
LS_000001a0bb44ed00_0_0 .concat [ 1 1 1 1], L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0;
LS_000001a0bb44ed00_0_4 .concat [ 1 1 1 1], L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0;
LS_000001a0bb44ed00_0_8 .concat [ 1 1 1 1], L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0;
LS_000001a0bb44ed00_0_12 .concat [ 1 1 1 1], L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0;
LS_000001a0bb44ed00_0_16 .concat [ 1 1 1 1], L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0;
LS_000001a0bb44ed00_0_20 .concat [ 1 1 1 1], L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0;
LS_000001a0bb44ed00_0_24 .concat [ 1 1 1 1], L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0;
LS_000001a0bb44ed00_0_28 .concat [ 1 1 1 1], L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0, L_000001a0bb4555f0;
LS_000001a0bb44ed00_1_0 .concat [ 4 4 4 4], LS_000001a0bb44ed00_0_0, LS_000001a0bb44ed00_0_4, LS_000001a0bb44ed00_0_8, LS_000001a0bb44ed00_0_12;
LS_000001a0bb44ed00_1_4 .concat [ 4 4 4 4], LS_000001a0bb44ed00_0_16, LS_000001a0bb44ed00_0_20, LS_000001a0bb44ed00_0_24, LS_000001a0bb44ed00_0_28;
L_000001a0bb44ed00 .concat [ 16 16 0 0], LS_000001a0bb44ed00_1_0, LS_000001a0bb44ed00_1_4;
S_000001a0bb420800 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001a0bb43b8f0_0 .net "Write_Data", 31 0, v000001a0bb4135d0_0;  alias, 1 drivers
v000001a0bb43be90_0 .net "addr", 31 0, v000001a0bb413c10_0;  alias, 1 drivers
v000001a0bb43d650_0 .net "clk", 0 0, L_000001a0bb390cf0;  alias, 1 drivers
v000001a0bb43c1b0_0 .net "mem_out", 31 0, v000001a0bb43c250_0;  alias, 1 drivers
v000001a0bb43b5d0_0 .net "mem_read", 0 0, v000001a0bb412590_0;  alias, 1 drivers
v000001a0bb43c9d0_0 .net "mem_write", 0 0, v000001a0bb413710_0;  alias, 1 drivers
S_000001a0bb421610 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001a0bb420800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001a0bb43bd50 .array "DataMem", 1023 0, 31 0;
v000001a0bb43aef0_0 .net "Data_In", 31 0, v000001a0bb4135d0_0;  alias, 1 drivers
v000001a0bb43c250_0 .var "Data_Out", 31 0;
v000001a0bb43bfd0_0 .net "Write_en", 0 0, v000001a0bb413710_0;  alias, 1 drivers
v000001a0bb43d0b0_0 .net "addr", 31 0, v000001a0bb413c10_0;  alias, 1 drivers
v000001a0bb43b030_0 .net "clk", 0 0, L_000001a0bb390cf0;  alias, 1 drivers
v000001a0bb43b490_0 .var/i "i", 31 0;
S_000001a0bb421ac0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001a0bb44cec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a0bb44cef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a0bb44cf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a0bb44cf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a0bb44cfa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a0bb44cfd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a0bb44d010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a0bb44d048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a0bb44d080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a0bb44d0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a0bb44d0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a0bb44d128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a0bb44d160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a0bb44d198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a0bb44d1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a0bb44d208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a0bb44d240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a0bb44d278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a0bb44d2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a0bb44d2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a0bb44d320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a0bb44d358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a0bb44d390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a0bb44d3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a0bb44d400 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a0bb43bcb0_0 .net "MEM_ALU_OUT", 31 0, v000001a0bb413c10_0;  alias, 1 drivers
v000001a0bb43b210_0 .net "MEM_Data_mem_out", 31 0, v000001a0bb43c250_0;  alias, 1 drivers
v000001a0bb43bf30_0 .net "MEM_memread", 0 0, v000001a0bb412590_0;  alias, 1 drivers
v000001a0bb43ca70_0 .net "MEM_opcode", 11 0, v000001a0bb4142f0_0;  alias, 1 drivers
v000001a0bb43b710_0 .net "MEM_rd_ind", 4 0, v000001a0bb411f50_0;  alias, 1 drivers
v000001a0bb43b350_0 .net "MEM_rd_indzero", 0 0, v000001a0bb413a30_0;  alias, 1 drivers
v000001a0bb43bad0_0 .net "MEM_regwrite", 0 0, v000001a0bb413d50_0;  alias, 1 drivers
v000001a0bb43c070_0 .var "WB_ALU_OUT", 31 0;
v000001a0bb43af90_0 .var "WB_Data_mem_out", 31 0;
v000001a0bb43c110_0 .var "WB_memread", 0 0;
v000001a0bb43d3d0_0 .var "WB_rd_ind", 4 0;
v000001a0bb43cbb0_0 .var "WB_rd_indzero", 0 0;
v000001a0bb43cc50_0 .var "WB_regwrite", 0 0;
v000001a0bb43ccf0_0 .net "clk", 0 0, L_000001a0bb4c0220;  1 drivers
v000001a0bb43cd90_0 .var "hlt", 0 0;
v000001a0bb43ce30_0 .net "rst", 0 0, v000001a0bb453ee0_0;  alias, 1 drivers
E_000001a0bb39a3a0 .event posedge, v000001a0bb414610_0, v000001a0bb43ccf0_0;
S_000001a0bb41fd10 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001a0bb1e9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001a0bb4bfff0 .functor AND 32, v000001a0bb43af90_0, L_000001a0bb4c83f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb4c0060 .functor NOT 1, v000001a0bb43c110_0, C4<0>, C4<0>, C4<0>;
L_000001a0bb4c00d0 .functor AND 32, v000001a0bb43c070_0, L_000001a0bb4c8ad0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a0bb4dba10 .functor OR 32, L_000001a0bb4bfff0, L_000001a0bb4c00d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a0bb43b850_0 .net "Write_Data_RegFile", 31 0, L_000001a0bb4dba10;  alias, 1 drivers
v000001a0bb43d150_0 .net *"_ivl_0", 31 0, L_000001a0bb4c83f0;  1 drivers
v000001a0bb43b990_0 .net *"_ivl_2", 31 0, L_000001a0bb4bfff0;  1 drivers
v000001a0bb43c2f0_0 .net *"_ivl_4", 0 0, L_000001a0bb4c0060;  1 drivers
v000001a0bb43b0d0_0 .net *"_ivl_6", 31 0, L_000001a0bb4c8ad0;  1 drivers
v000001a0bb43c390_0 .net *"_ivl_8", 31 0, L_000001a0bb4c00d0;  1 drivers
v000001a0bb43ba30_0 .net "alu_out", 31 0, v000001a0bb43c070_0;  alias, 1 drivers
v000001a0bb43ced0_0 .net "mem_out", 31 0, v000001a0bb43af90_0;  alias, 1 drivers
v000001a0bb43cf70_0 .net "mem_read", 0 0, v000001a0bb43c110_0;  alias, 1 drivers
LS_000001a0bb4c83f0_0_0 .concat [ 1 1 1 1], v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0;
LS_000001a0bb4c83f0_0_4 .concat [ 1 1 1 1], v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0;
LS_000001a0bb4c83f0_0_8 .concat [ 1 1 1 1], v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0;
LS_000001a0bb4c83f0_0_12 .concat [ 1 1 1 1], v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0;
LS_000001a0bb4c83f0_0_16 .concat [ 1 1 1 1], v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0;
LS_000001a0bb4c83f0_0_20 .concat [ 1 1 1 1], v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0;
LS_000001a0bb4c83f0_0_24 .concat [ 1 1 1 1], v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0;
LS_000001a0bb4c83f0_0_28 .concat [ 1 1 1 1], v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0, v000001a0bb43c110_0;
LS_000001a0bb4c83f0_1_0 .concat [ 4 4 4 4], LS_000001a0bb4c83f0_0_0, LS_000001a0bb4c83f0_0_4, LS_000001a0bb4c83f0_0_8, LS_000001a0bb4c83f0_0_12;
LS_000001a0bb4c83f0_1_4 .concat [ 4 4 4 4], LS_000001a0bb4c83f0_0_16, LS_000001a0bb4c83f0_0_20, LS_000001a0bb4c83f0_0_24, LS_000001a0bb4c83f0_0_28;
L_000001a0bb4c83f0 .concat [ 16 16 0 0], LS_000001a0bb4c83f0_1_0, LS_000001a0bb4c83f0_1_4;
LS_000001a0bb4c8ad0_0_0 .concat [ 1 1 1 1], L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060;
LS_000001a0bb4c8ad0_0_4 .concat [ 1 1 1 1], L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060;
LS_000001a0bb4c8ad0_0_8 .concat [ 1 1 1 1], L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060;
LS_000001a0bb4c8ad0_0_12 .concat [ 1 1 1 1], L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060;
LS_000001a0bb4c8ad0_0_16 .concat [ 1 1 1 1], L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060;
LS_000001a0bb4c8ad0_0_20 .concat [ 1 1 1 1], L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060;
LS_000001a0bb4c8ad0_0_24 .concat [ 1 1 1 1], L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060;
LS_000001a0bb4c8ad0_0_28 .concat [ 1 1 1 1], L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060, L_000001a0bb4c0060;
LS_000001a0bb4c8ad0_1_0 .concat [ 4 4 4 4], LS_000001a0bb4c8ad0_0_0, LS_000001a0bb4c8ad0_0_4, LS_000001a0bb4c8ad0_0_8, LS_000001a0bb4c8ad0_0_12;
LS_000001a0bb4c8ad0_1_4 .concat [ 4 4 4 4], LS_000001a0bb4c8ad0_0_16, LS_000001a0bb4c8ad0_0_20, LS_000001a0bb4c8ad0_0_24, LS_000001a0bb4c8ad0_0_28;
L_000001a0bb4c8ad0 .concat [ 16 16 0 0], LS_000001a0bb4c8ad0_1_0, LS_000001a0bb4c8ad0_1_4;
    .scope S_000001a0bb420670;
T_0 ;
    %wait E_000001a0bb399c60;
    %load/vec4 v000001a0bb441610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a0bb440530_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a0bb441930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a0bb4416b0_0;
    %assign/vec4 v000001a0bb440530_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a0bb420e40;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a0bb440b70_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001a0bb440b70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a0bb440b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %load/vec4 v000001a0bb440b70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a0bb440b70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb441c50, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001a0bb420030;
T_2 ;
    %wait E_000001a0bb39a520;
    %load/vec4 v000001a0bb440f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001a0bb42e360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb42e040_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb441750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb4408f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb440850_0, 0;
    %assign/vec4 v000001a0bb442010_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a0bb442650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001a0bb441ed0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001a0bb42e360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb42e040_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb441750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb4408f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb440850_0, 0;
    %assign/vec4 v000001a0bb442010_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a0bb442650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001a0bb441f70_0;
    %assign/vec4 v000001a0bb42e040_0, 0;
    %load/vec4 v000001a0bb440990_0;
    %assign/vec4 v000001a0bb42e360_0, 0;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001a0bb4408f0_0, 0;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a0bb442010_0, 4, 5;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a0bb442010_0, 4, 5;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001a0bb440850_0, 0;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001a0bb441750_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001a0bb441750_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001a0bb441f70_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001a0bb441750_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a0bb421160;
T_3 ;
    %wait E_000001a0bb399c60;
    %load/vec4 v000001a0bb42cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a0bb42c7e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001a0bb42c7e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a0bb42c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb42d6e0, 0, 4;
    %load/vec4 v000001a0bb42c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a0bb42c7e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a0bb42ce20_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001a0bb42d140_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001a0bb42d640_0;
    %load/vec4 v000001a0bb42ce20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb42d6e0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb42d6e0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a0bb421160;
T_4 ;
    %wait E_000001a0bb399da0;
    %load/vec4 v000001a0bb42ce20_0;
    %load/vec4 v000001a0bb42bde0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001a0bb42ce20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001a0bb42d140_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a0bb42d640_0;
    %assign/vec4 v000001a0bb42cd80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a0bb42bde0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a0bb42d6e0, 4;
    %assign/vec4 v000001a0bb42cd80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a0bb421160;
T_5 ;
    %wait E_000001a0bb399da0;
    %load/vec4 v000001a0bb42ce20_0;
    %load/vec4 v000001a0bb42c600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001a0bb42ce20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001a0bb42d140_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a0bb42d640_0;
    %assign/vec4 v000001a0bb42df00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a0bb42c600_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a0bb42d6e0, 4;
    %assign/vec4 v000001a0bb42df00_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a0bb421160;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001a0bb420350;
    %jmp t_0;
    .scope S_000001a0bb420350;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a0bb42bd40_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001a0bb42bd40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001a0bb42bd40_0;
    %ix/getv/s 4, v000001a0bb42bd40_0;
    %load/vec4a v000001a0bb42d6e0, 4;
    %ix/getv/s 4, v000001a0bb42bd40_0;
    %load/vec4a v000001a0bb42d6e0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a0bb42bd40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a0bb42bd40_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001a0bb421160;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001a0bb4201c0;
T_7 ;
    %wait E_000001a0bb39a420;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a0bb429400_0, 0, 32;
    %load/vec4 v000001a0bb429860_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a0bb429860_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001a0bb4294a0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a0bb429400_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a0bb429860_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a0bb429860_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a0bb429860_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001a0bb4294a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a0bb429400_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001a0bb4294a0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001a0bb4294a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a0bb429400_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a0bb4217a0;
T_8 ;
    %wait E_000001a0bb399c60;
    %load/vec4 v000001a0bb427240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a0bb428500_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001a0bb428320_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a0bb428320_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001a0bb428500_0;
    %load/vec4 v000001a0bb427c40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a0bb428500_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a0bb428500_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a0bb428500_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001a0bb428500_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a0bb428500_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a0bb428500_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a0bb4217a0;
T_9 ;
    %wait E_000001a0bb399c60;
    %load/vec4 v000001a0bb427240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb4281e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a0bb4271a0_0;
    %assign/vec4 v000001a0bb4281e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a0bb420cb0;
T_10 ;
    %wait E_000001a0bb39a360;
    %load/vec4 v000001a0bb429e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a0bb4295e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a0bb42b200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb429d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a0bb427ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a0bb428dc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a0bb427a60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001a0bb428be0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001a0bb428f00_0;
    %load/vec4 v000001a0bb426a20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001a0bb428fa0_0;
    %load/vec4 v000001a0bb426a20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001a0bb4279c0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001a0bb426c00_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001a0bb428f00_0;
    %load/vec4 v000001a0bb428c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001a0bb428fa0_0;
    %load/vec4 v000001a0bb428c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb4295e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb42b200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb429d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a0bb427ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb428dc0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001a0bb428e60_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb4295e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a0bb42b200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a0bb429d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb427ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb428dc0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a0bb4295e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a0bb42b200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb429d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb427ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb428dc0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001a0bb421930;
T_11 ;
    %wait E_000001a0bb399ce0;
    %load/vec4 v000001a0bb422870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4242b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb421e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4234f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb422b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4229b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4243f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb422550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb421dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb423090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb422af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb421f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb4236d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb423a90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb424030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb424170_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb422d70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb424350_0, 0;
    %assign/vec4 v000001a0bb422cd0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001a0bb421fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001a0bb422370_0;
    %assign/vec4 v000001a0bb422cd0_0, 0;
    %load/vec4 v000001a0bb4225f0_0;
    %assign/vec4 v000001a0bb424350_0, 0;
    %load/vec4 v000001a0bb422f50_0;
    %assign/vec4 v000001a0bb422d70_0, 0;
    %load/vec4 v000001a0bb422410_0;
    %assign/vec4 v000001a0bb424170_0, 0;
    %load/vec4 v000001a0bb422050_0;
    %assign/vec4 v000001a0bb424030_0, 0;
    %load/vec4 v000001a0bb423810_0;
    %assign/vec4 v000001a0bb423a90_0, 0;
    %load/vec4 v000001a0bb422690_0;
    %assign/vec4 v000001a0bb4236d0_0, 0;
    %load/vec4 v000001a0bb423770_0;
    %assign/vec4 v000001a0bb421f10_0, 0;
    %load/vec4 v000001a0bb422eb0_0;
    %assign/vec4 v000001a0bb422af0_0, 0;
    %load/vec4 v000001a0bb4233b0_0;
    %assign/vec4 v000001a0bb423090_0, 0;
    %load/vec4 v000001a0bb422910_0;
    %assign/vec4 v000001a0bb421dd0_0, 0;
    %load/vec4 v000001a0bb4222d0_0;
    %assign/vec4 v000001a0bb422550_0, 0;
    %load/vec4 v000001a0bb422230_0;
    %assign/vec4 v000001a0bb4243f0_0, 0;
    %load/vec4 v000001a0bb423590_0;
    %assign/vec4 v000001a0bb4240d0_0, 0;
    %load/vec4 v000001a0bb423310_0;
    %assign/vec4 v000001a0bb4229b0_0, 0;
    %load/vec4 v000001a0bb4220f0_0;
    %assign/vec4 v000001a0bb422b90_0, 0;
    %load/vec4 v000001a0bb422a50_0;
    %assign/vec4 v000001a0bb4234f0_0, 0;
    %load/vec4 v000001a0bb423630_0;
    %assign/vec4 v000001a0bb421e70_0, 0;
    %load/vec4 v000001a0bb4224b0_0;
    %assign/vec4 v000001a0bb4242b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4242b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb421e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4234f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb422b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4229b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4243f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb422550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb421dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb423090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb422af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb421f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb4236d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb423a90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb424030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb424170_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb422d70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb424350_0, 0;
    %assign/vec4 v000001a0bb422cd0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001a0bb4204e0;
T_12 ;
    %wait E_000001a0bb399b60;
    %load/vec4 v000001a0bb427ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb4248f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb425610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb425bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb425b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4256b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb425110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb425070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb424df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb424850_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb425750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb424fd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb424e90_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a0bb424ad0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb425430_0, 0;
    %assign/vec4 v000001a0bb4259d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001a0bb4280a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001a0bb423e50_0;
    %assign/vec4 v000001a0bb4259d0_0, 0;
    %load/vec4 v000001a0bb423130_0;
    %assign/vec4 v000001a0bb425430_0, 0;
    %load/vec4 v000001a0bb425390_0;
    %assign/vec4 v000001a0bb424ad0_0, 0;
    %load/vec4 v000001a0bb425930_0;
    %assign/vec4 v000001a0bb424e90_0, 0;
    %load/vec4 v000001a0bb424710_0;
    %assign/vec4 v000001a0bb424fd0_0, 0;
    %load/vec4 v000001a0bb424530_0;
    %assign/vec4 v000001a0bb425750_0, 0;
    %load/vec4 v000001a0bb423bd0_0;
    %assign/vec4 v000001a0bb424850_0, 0;
    %load/vec4 v000001a0bb424670_0;
    %assign/vec4 v000001a0bb424df0_0, 0;
    %load/vec4 v000001a0bb4247b0_0;
    %assign/vec4 v000001a0bb425070_0, 0;
    %load/vec4 v000001a0bb4257f0_0;
    %assign/vec4 v000001a0bb424d50_0, 0;
    %load/vec4 v000001a0bb4245d0_0;
    %assign/vec4 v000001a0bb425110_0, 0;
    %load/vec4 v000001a0bb4252f0_0;
    %assign/vec4 v000001a0bb424f30_0, 0;
    %load/vec4 v000001a0bb4254d0_0;
    %assign/vec4 v000001a0bb424c10_0, 0;
    %load/vec4 v000001a0bb424b70_0;
    %assign/vec4 v000001a0bb4256b0_0, 0;
    %load/vec4 v000001a0bb425a70_0;
    %assign/vec4 v000001a0bb425b10_0, 0;
    %load/vec4 v000001a0bb425890_0;
    %assign/vec4 v000001a0bb424a30_0, 0;
    %load/vec4 v000001a0bb425250_0;
    %assign/vec4 v000001a0bb424990_0, 0;
    %load/vec4 v000001a0bb4251b0_0;
    %assign/vec4 v000001a0bb425bb0_0, 0;
    %load/vec4 v000001a0bb423ef0_0;
    %assign/vec4 v000001a0bb425610_0, 0;
    %load/vec4 v000001a0bb423c70_0;
    %assign/vec4 v000001a0bb4248f0_0, 0;
    %load/vec4 v000001a0bb425570_0;
    %assign/vec4 v000001a0bb424cb0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb4248f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb425610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb425bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb425b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb4256b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb425110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb424d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb425070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb424df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb424850_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb425750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb424fd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb424e90_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a0bb424ad0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb425430_0, 0;
    %assign/vec4 v000001a0bb4259d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a0bb220140;
T_13 ;
    %wait E_000001a0bb398a60;
    %load/vec4 v000001a0bb418080_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a0bb4172c0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001a0bb1d9c30;
T_14 ;
    %wait E_000001a0bb398aa0;
    %load/vec4 v000001a0bb416960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001a0bb4161e0_0;
    %pad/u 33;
    %load/vec4 v000001a0bb4170e0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001a0bb417f40_0, 0;
    %assign/vec4 v000001a0bb418440_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001a0bb4161e0_0;
    %pad/u 33;
    %load/vec4 v000001a0bb4170e0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001a0bb417f40_0, 0;
    %assign/vec4 v000001a0bb418440_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001a0bb4161e0_0;
    %pad/u 33;
    %load/vec4 v000001a0bb4170e0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001a0bb417f40_0, 0;
    %assign/vec4 v000001a0bb418440_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001a0bb4161e0_0;
    %pad/u 33;
    %load/vec4 v000001a0bb4170e0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001a0bb417f40_0, 0;
    %assign/vec4 v000001a0bb418440_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001a0bb4161e0_0;
    %pad/u 33;
    %load/vec4 v000001a0bb4170e0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001a0bb417f40_0, 0;
    %assign/vec4 v000001a0bb418440_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001a0bb4161e0_0;
    %pad/u 33;
    %load/vec4 v000001a0bb4170e0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001a0bb417f40_0, 0;
    %assign/vec4 v000001a0bb418440_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001a0bb4170e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001a0bb418440_0;
    %load/vec4 v000001a0bb4170e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a0bb4161e0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001a0bb4170e0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001a0bb4170e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001a0bb418440_0, 0;
    %load/vec4 v000001a0bb4161e0_0;
    %ix/getv 4, v000001a0bb4170e0_0;
    %shiftl 4;
    %assign/vec4 v000001a0bb417f40_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001a0bb4170e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001a0bb418440_0;
    %load/vec4 v000001a0bb4170e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a0bb4161e0_0;
    %load/vec4 v000001a0bb4170e0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001a0bb4170e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001a0bb418440_0, 0;
    %load/vec4 v000001a0bb4161e0_0;
    %ix/getv 4, v000001a0bb4170e0_0;
    %shiftr 4;
    %assign/vec4 v000001a0bb417f40_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb418440_0, 0;
    %load/vec4 v000001a0bb4161e0_0;
    %load/vec4 v000001a0bb4170e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001a0bb417f40_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a0bb418440_0, 0;
    %load/vec4 v000001a0bb4170e0_0;
    %load/vec4 v000001a0bb4161e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001a0bb417f40_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001a0bb1b61c0;
T_15 ;
    %wait E_000001a0bb399160;
    %load/vec4 v000001a0bb414610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001a0bb413a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb413d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb413710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb412590_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a0bb4142f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb411f50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb4135d0_0, 0;
    %assign/vec4 v000001a0bb413c10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001a0bb334f90_0;
    %assign/vec4 v000001a0bb413c10_0, 0;
    %load/vec4 v000001a0bb413f30_0;
    %assign/vec4 v000001a0bb4135d0_0, 0;
    %load/vec4 v000001a0bb413fd0_0;
    %assign/vec4 v000001a0bb411f50_0, 0;
    %load/vec4 v000001a0bb31fd00_0;
    %assign/vec4 v000001a0bb4142f0_0, 0;
    %load/vec4 v000001a0bb3352b0_0;
    %assign/vec4 v000001a0bb412590_0, 0;
    %load/vec4 v000001a0bb31f800_0;
    %assign/vec4 v000001a0bb413710_0, 0;
    %load/vec4 v000001a0bb413e90_0;
    %assign/vec4 v000001a0bb413d50_0, 0;
    %load/vec4 v000001a0bb4130d0_0;
    %assign/vec4 v000001a0bb413a30_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001a0bb421610;
T_16 ;
    %wait E_000001a0bb399da0;
    %load/vec4 v000001a0bb43bfd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001a0bb43aef0_0;
    %load/vec4 v000001a0bb43d0b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001a0bb421610;
T_17 ;
    %wait E_000001a0bb399da0;
    %load/vec4 v000001a0bb43d0b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a0bb43bd50, 4;
    %assign/vec4 v000001a0bb43c250_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001a0bb421610;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a0bb43b490_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001a0bb43b490_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a0bb43b490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %load/vec4 v000001a0bb43b490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a0bb43b490_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a0bb43bd50, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001a0bb421610;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a0bb43b490_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001a0bb43b490_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001a0bb43b490_0;
    %load/vec4a v000001a0bb43bd50, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001a0bb43b490_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a0bb43b490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a0bb43b490_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001a0bb421ac0;
T_20 ;
    %wait E_000001a0bb39a3a0;
    %load/vec4 v000001a0bb43ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001a0bb43cbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb43cd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb43cc50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a0bb43c110_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a0bb43d3d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a0bb43af90_0, 0;
    %assign/vec4 v000001a0bb43c070_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001a0bb43bcb0_0;
    %assign/vec4 v000001a0bb43c070_0, 0;
    %load/vec4 v000001a0bb43b210_0;
    %assign/vec4 v000001a0bb43af90_0, 0;
    %load/vec4 v000001a0bb43bf30_0;
    %assign/vec4 v000001a0bb43c110_0, 0;
    %load/vec4 v000001a0bb43b710_0;
    %assign/vec4 v000001a0bb43d3d0_0, 0;
    %load/vec4 v000001a0bb43bad0_0;
    %assign/vec4 v000001a0bb43cc50_0, 0;
    %load/vec4 v000001a0bb43b350_0;
    %assign/vec4 v000001a0bb43cbb0_0, 0;
    %load/vec4 v000001a0bb43ca70_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001a0bb43cd90_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001a0bb1e9f50;
T_21 ;
    %wait E_000001a0bb3994a0;
    %load/vec4 v000001a0bb454020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a0bb453620_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001a0bb453620_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a0bb453620_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001a0bb3bca90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a0bb453e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a0bb453ee0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001a0bb3bca90;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001a0bb453e40_0;
    %inv;
    %assign/vec4 v000001a0bb453e40_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001a0bb3bca90;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a0bb453ee0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a0bb453ee0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001a0bb453da0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
