Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jul 20 10:09:36 2017
| Host         : win-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file adc_triger_control_sets_placed.rpt
| Design       : adc_triger
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              24 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+-----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+----------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | trig_out0_out        |                       |                1 |              1 |
|  clk_IBUF_BUFG |                      |                       |                2 |              3 |
|  clk_IBUF_BUFG |                      | current_state_i_1_n_0 |                2 |              3 |
|  clk_IBUF_BUFG | current_state        | current_state_i_1_n_0 |                5 |              8 |
|  clk_IBUF_BUFG | pulse_num[0]_i_1_n_0 | current_state_i_1_n_0 |                4 |             16 |
+----------------+----------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     2 |
| 8      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


