<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: config_ss_tb.brams.genblk1[4].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_190717'>
<a name="inst_tag_190717"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190717" >config_ss_tb.brams.genblk1[4].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190717_Line" > 45.33</a></td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190717_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190717_Toggle" >  1.72</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190717_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.77</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12348" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190718'>
<a name="inst_tag_190718"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190718" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.61</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190718_Line" > 45.33</a></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190718_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190718_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190718_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.61</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s0 cl rt">  1.61</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12349" >fifo36_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190719'>
<a name="inst_tag_190719"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190719" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190719_Line" > 45.33</a></td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190719_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190719_Toggle" >  1.72</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190719_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.77</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12350" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190720'>
<a name="inst_tag_190720"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190720" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190720_Line" > 45.33</a></td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190720_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190720_Toggle" >  1.72</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190720_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.77</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12351" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190721'>
<a name="inst_tag_190721"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190721" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.61</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190721_Line" > 45.33</a></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190721_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190721_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190721_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.61</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s0 cl rt">  1.61</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12352" >fifo36_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190722'>
<a name="inst_tag_190722"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190722" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190722_Line" > 45.33</a></td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190722_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190722_Toggle" >  1.72</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190722_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.77</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12353" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190723'>
<a name="inst_tag_190723"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190723" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190723_Line" > 45.33</a></td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190723_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190723_Toggle" >  1.72</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190723_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.77</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12354" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190724'>
<a name="inst_tag_190724"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190724" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.61</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190724_Line" > 45.33</a></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190724_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190724_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190724_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.61</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s0 cl rt">  1.61</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12355" >fifo36_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190725'>
<a name="inst_tag_190725"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190725" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190725_Line" > 45.33</a></td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190725_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190725_Toggle" >  1.72</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190725_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.77</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12356" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190726'>
<a name="inst_tag_190726"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190726" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190726_Line" > 45.33</a></td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190726_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190726_Toggle" >  1.72</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190726_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.77</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12357" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190727'>
<a name="inst_tag_190727"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190727" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.61</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190727_Line" > 45.33</a></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190727_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190727_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190727_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.61</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s0 cl rt">  1.61</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12358" >fifo36_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190728'>
<a name="inst_tag_190728"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190728" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190728_Line" > 45.33</a></td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190728_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190728_Toggle" >  1.72</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190728_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.77</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12359" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190729'>
<a name="inst_tag_190729"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190729" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190729_Line" > 45.33</a></td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190729_Cond" > 43.75</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190729_Toggle" >  1.72</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190729_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.20</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  1.72</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.77</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.56</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12360" >fifo_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190730'>
<a name="inst_tag_190730"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_190730" >config_ss_tb.brams.genblk2[0].genblk1[3].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.61</td>
<td class="s4 cl rt"><a href="mod1969_1.html#inst_tag_190730_Line" > 45.33</a></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190730_Cond" > 37.50</a></td>
<td class="s0 cl rt"><a href="mod1969_1.html#inst_tag_190730_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1969_1.html#inst_tag_190730_Branch" > 30.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.61</td>
<td class="s4 cl rt"> 45.33</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s0 cl rt">  1.61</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.23</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod180_0.html#inst_tag_12361" >fifo36_ctl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod1969.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_190717"  onclick="showContent('inst_tag_190717')">config_ss_tb.brams.genblk1[4].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190718"  onclick="showContent('inst_tag_190718')">config_ss_tb.brams.genblk1[5].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190719"  onclick="showContent('inst_tag_190719')">config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190720"  onclick="showContent('inst_tag_190720')">config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190721"  onclick="showContent('inst_tag_190721')">config_ss_tb.brams.genblk1[6].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190722"  onclick="showContent('inst_tag_190722')">config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190723"  onclick="showContent('inst_tag_190723')">config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190724"  onclick="showContent('inst_tag_190724')">config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.fifo36_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190725"  onclick="showContent('inst_tag_190725')">config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190726"  onclick="showContent('inst_tag_190726')">config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190727"  onclick="showContent('inst_tag_190727')">config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.fifo36_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190728"  onclick="showContent('inst_tag_190728')">config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190729"  onclick="showContent('inst_tag_190729')">config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a><br>
<a href="#inst_tag_190730"  onclick="showContent('inst_tag_190730')">config_ss_tb.brams.genblk2[0].genblk1[3].TDP_row.u0.fifo36_ctl.u_fifo_pop</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_190717'>
<a name="inst_tag_190717_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190717" >config_ss_tb.brams.genblk1[4].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        <font color = "red">0/1     ==>          2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};</font>
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190717_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190717" >config_ss_tb.brams.genblk1[4].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190717_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190717" >config_ss_tb.brams.genblk1[4].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190717_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190717" >config_ss_tb.brams.genblk1[4].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "red">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190718'>
<a name="inst_tag_190718_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190718" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        1/1                  2'h0: gmode = 2'h0;
530        <font color = "red">0/1     ==>          2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;</font>
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        1/1                     e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
548        1/1                     e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549        1/1                     o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550        1/1                     o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                             end
552                             2'h1: begin // 16-bit read
553        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);</font>
554        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);</font>
555        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);</font>
556        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);</font>
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        <font color = "red">0/1     ==>          2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  </font>
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        <font color = "red">0/1     ==>          3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide</font>
679        1/1                  3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190718_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190718" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>6</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>6</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190718_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190718" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190718_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190718" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "red">==></font>   
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "green">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "green">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "red">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "red">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "red">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "green">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'h2 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190719'>
<a name="inst_tag_190719_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190719" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        <font color = "red">0/1     ==>          2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};</font>
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190719_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190719" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190719_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190719" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190719_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190719" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "red">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190720'>
<a name="inst_tag_190720_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190720" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        <font color = "red">0/1     ==>          2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};</font>
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190720_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190720" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190720_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190720" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190720_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190720" >config_ss_tb.brams.genblk1[5].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "red">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190721'>
<a name="inst_tag_190721_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190721" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        1/1                  2'h0: gmode = 2'h0;
530        <font color = "red">0/1     ==>          2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;</font>
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        1/1                     e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
548        1/1                     e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549        1/1                     o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550        1/1                     o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                             end
552                             2'h1: begin // 16-bit read
553        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);</font>
554        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);</font>
555        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);</font>
556        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);</font>
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        <font color = "red">0/1     ==>          2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  </font>
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        <font color = "red">0/1     ==>          3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide</font>
679        1/1                  3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190721_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190721" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>6</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>6</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190721_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190721" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190721_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190721" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "red">==></font>   
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "green">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "green">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "red">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "red">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "red">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "green">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'h2 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190722'>
<a name="inst_tag_190722_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190722" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        <font color = "red">0/1     ==>          2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};</font>
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190722_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190722" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190722_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190722" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190722_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190722" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "red">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190723'>
<a name="inst_tag_190723_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190723" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        <font color = "red">0/1     ==>          2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};</font>
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190723_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190723" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190723_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190723" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190723_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190723" >config_ss_tb.brams.genblk1[6].TDP_init_col.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "red">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190724'>
<a name="inst_tag_190724_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190724" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        1/1                  2'h0: gmode = 2'h0;
530        <font color = "red">0/1     ==>          2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;</font>
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        1/1                     e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
548        1/1                     e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549        1/1                     o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550        1/1                     o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                             end
552                             2'h1: begin // 16-bit read
553        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);</font>
554        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);</font>
555        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);</font>
556        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);</font>
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        <font color = "red">0/1     ==>          2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  </font>
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        <font color = "red">0/1     ==>          3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide</font>
679        1/1                  3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190724_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190724" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>6</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>6</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190724_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190724" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190724_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190724" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "red">==></font>   
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "green">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "green">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "red">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "red">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "red">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "green">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'h2 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190725'>
<a name="inst_tag_190725_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190725" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        <font color = "red">0/1     ==>          2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};</font>
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190725_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190725" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190725_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190725" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190725_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190725" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "red">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190726'>
<a name="inst_tag_190726_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190726" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        <font color = "red">0/1     ==>          2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};</font>
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190726_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190726" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190726_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190726" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190726_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190726" >config_ss_tb.brams.genblk2[0].genblk1[1].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "red">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190727'>
<a name="inst_tag_190727_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190727" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        1/1                  2'h0: gmode = 2'h0;
530        <font color = "red">0/1     ==>          2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;</font>
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        1/1                     e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
548        1/1                     e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549        1/1                     o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550        1/1                     o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                             end
552                             2'h1: begin // 16-bit read
553        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);</font>
554        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);</font>
555        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);</font>
556        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);</font>
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        <font color = "red">0/1     ==>          2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  </font>
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        <font color = "red">0/1     ==>          3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide</font>
679        1/1                  3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190727_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190727" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>6</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>6</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190727_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190727" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190727_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190727" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "red">==></font>   
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "green">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "green">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "red">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "red">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "red">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "green">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'h2 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190728'>
<a name="inst_tag_190728_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190728" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        <font color = "red">0/1     ==>          2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};</font>
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190728_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190728" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190728_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190728" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190728_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190728" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u1.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "red">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190729'>
<a name="inst_tag_190729_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190729" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        <font color = "red">0/1     ==>          2'h0: gmode = 2'h0;</font>
530        1/1                  2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        <font color = "red">0/1     ==>             e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
548        <font color = "red">0/1     ==>             e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];</font>
549        <font color = "red">0/1     ==>             o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];</font>
550        <font color = "red">0/1     ==>             o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);</font>
551                             end
552                             2'h1: begin // 16-bit read
553        1/1                     e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
554        1/1                     e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555        1/1                     o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556        1/1                     o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        <font color = "red">0/1     ==>          2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};</font>
647        1/1                  2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        1/1                  3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
679        <font color = "red">0/1     ==>          3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide</font>
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190729_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190729" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>16</td><td>7</td><td>43.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190729_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190729" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">116</td>
<td class="rt">2</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">58</td>
<td class="rt">1</td>
<td class="rt">1.72  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190729_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190729" >config_ss_tb.brams.genblk2[0].genblk1[2].TDP_row.u0.u2.fifo_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "green">==></font>   
                                                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "red">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "green">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "red">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "green">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "red">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "green">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'h1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "green">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "red">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'h2 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'h4 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190730'>
<a name="inst_tag_190730_Line"></a>
<b>Line Coverage for Instance : <a href="mod1969_1.html#inst_tag_190730" >config_ss_tb.brams.genblk2[0].genblk1[3].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>75</td><td>34</td><td>45.33</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>517</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>522</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>528</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>537</td><td>23</td><td>11</td><td>47.83</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>581</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>599</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>613</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>624</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>658</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>667</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>677</td><td>4</td><td>2</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
516                        always@(*) begin
517        <font color = "red">0/1     ==>        fbytes = 1 &lt;&lt; (DEPTH+5);</font>
518                        end 
519                        
520                        always@(*) begin
521                           //pae_thresh = rmode ? (rmode[0] ? upae &lt;&lt; 1 : upae) : upae &lt;&lt; 2 ;
522        1/1                pae_thresh = rmode[1] ? upae : (rmode[0] ? upae &lt;&lt; 1 : upae &lt;&lt; 2);
523                        end
524                        
525                        assign ren_out = empty ? 1'b1 : ren_in;
526                        
527                        always@(*) begin
528        1/1                case (rmode) 
529        1/1                  2'h0: gmode = 2'h0;
530        <font color = "red">0/1     ==>          2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;</font>
531        <font color = "red">0/1     ==>          2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;</font>
532        <font color = "red">0/1     ==>          2'h3: gmode = 2'h3;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
533                           endcase // case (rmode)
534                        end // always@ begin
535                        
536                        always@(*) begin // Empty Flags
537        1/1                e1 = 1'b0;
538        1/1                e2 = 1'b0;
539        1/1                o1 = 1'b0;
540        1/1                o2 = 1'b0;
541                           /* verilator lint_off WIDTH */
542        1/1                q1 = next_count &lt; {1'b0,pae_thresh};
543        1/1                q2 = count &lt; {1'b0,pae_thresh};
544                           /* verilator lint_on WIDTH */
545        1/1                case (rmode)  // Width of read port
546                             2'h0: begin  // 32-bit read
547        1/1                     e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
548        1/1                     e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549        1/1                     o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550        1/1                     o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                             end
552                             2'h1: begin // 16-bit read
553        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);</font>
554        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);</font>
555        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);</font>
556        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);</font>
557                             end
558                             2'h2: begin // 8-bit read
559        <font color = "red">0/1     ==>             e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);</font>
560        <font color = "red">0/1     ==>             e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);</font>
561        <font color = "red">0/1     ==>             o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);</font>
562                                /* verilator lint_off WIDTH */
563        <font color = "red">0/1     ==>             o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);</font>
564                                /* verilator lint_on WIDTH */
565                             end
566                             2'h3: begin 
567        <font color = "red">0/1     ==>             e1 = 1'b0;</font>
568        <font color = "red">0/1     ==>             e2 = 1'b0;</font>
569        <font color = "red">0/1     ==>             o1 = 1'b0;</font>
570        <font color = "red">0/1     ==>             o2 = 1'b0;</font>
571                             end
                   <font color = "red">==>  MISSING_DEFAULT</font>
572                           endcase // case gmode
573                        end // always@ begin
574                        
575                        assign empty_next = (ren_in &amp; !empty) ? e1 : e2;     
576                        assign epo_next = (ren_in &amp; !empty) ? o1 : o2;
577                        assign pae_next = (ren_in &amp; !empty) ? q1 : q2; 
578                        
579                        
580                        always@ (posedge rclk or negedge rst_n) begin
581        1/1                if (~rst_n) begin
582        1/1                   empty &lt;= #`CK2Q 1'b0;
583        1/1                   pae   &lt;= #`CK2Q 1'b0;
584        1/1                   epo   &lt;= #`CK2Q 1'b0;
585                           end else begin
586        <font color = "red">0/1     ==>           empty &lt;= #`CK2Q empty_next;</font>
587        <font color = "red">0/1     ==>           pae   &lt;= #`CK2Q pae_next;</font>
588        <font color = "red">0/1     ==>           epo   &lt;= #`CK2Q epo_next;</font>
589                           end  
590                        end  
591                        
592                        /* verilator lint_off WIDTH */
593                        assign gc8out_next  = ((raddr_next) &gt;&gt; 1) ^ (raddr_next);
594                        assign gc16out_next = ((raddr_next) &gt;&gt; 2) ^ ((raddr_next)&gt;&gt;1);
595                        assign gc32out_next = ((raddr_next) &gt;&gt; 3) ^ ((raddr_next)&gt;&gt;2);
596                        /* verilator lint_on WIDTH */
597                        
598                        always@(*) begin
599        1/1                if (ren_in) begin
600        <font color = "red">0/1     ==>           case (gmode)</font>
601        <font color = "red">0/1     ==>             2'h2:  gcout_next = gc8out_next;         // byte mode</font>
602        <font color = "red">0/1     ==>             2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode</font>
603        <font color = "red">0/1     ==>             2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode</font>
604        <font color = "red">0/1     ==>             default: gcout_next = 'h0;</font>
605                              endcase
606                           end else begin 
607        1/1                   gcout_next = 'h0;
608                           end
609                        end  
610                        
611                        
612                        always@ (posedge rclk or negedge rst_n) begin
613        1/1                if (~rst_n) begin
614                              /* verilator lint_off WIDTH */
615        1/1                   waddr &lt;= #`CK2Q 12'h0;
616                              /* verilator lint_on WIDTH */
617                           end else begin
618        <font color = "red">0/1     ==>           waddr &lt;= #`CK2Q waddr_next;</font>
619                           end
620                        end
621                        
622                        
623                        always@ (posedge rclk or negedge rst_n) begin
624        1/1                if (~rst_n) begin
625        1/1                   underflow &lt;= #`CK2Q 1'b0;
626        1/1                   bwl_sel   &lt;= #`CK2Q 2'h0;
627                              /* verilator lint_off WIDTH */
628        1/1                   gcout_reg &lt;= #`CK2Q 12'h0;
629                              /* verilator lint_on WIDTH */
630        <font color = "red">0/1     ==>        end else if (ren_in) begin</font>
631        <font color = "red">0/1     ==>           underflow &lt;= #`CK2Q empty ;          // pop while empty</font>
632        <font color = "red">0/1     ==>           if (!empty) begin</font>
633        <font color = "red">0/1     ==>  	    bwl_sel   &lt;= #`CK2Q raddr_next[1:0]; // byte/word/line select FF </font>
634        <font color = "red">0/1     ==>  	    gcout_reg &lt;= #`CK2Q gcout_next;</font>
635                              end
                   <font color = "red">==>  MISSING_ELSE</font>
636                           end
                   <font color = "red">==>  MISSING_ELSE</font>
637                        end
638                        
639                        generate
640                           for (i = 0; i &lt; ADDR_WIDTH+1; i= i +1)
641                             assign tmp[i] = ^(gcin &gt;&gt; i);
642                        endgenerate
643                        
644                        always@(*) begin
645        1/1                case (gmode)
646        1/1                  2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} &amp; {{{ADDR_WIDTH-1{1'b1}}},2'b00};
647        <font color = "red">0/1     ==>          2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} &amp; {{{ADDR_WIDTH{1'b1}}},1'b0};  </font>
648        <font color = "red">0/1     ==>          2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } &amp; {ADDR_PLUS_ONE{1'b1}};</font>
649                             
650        <font color = "red">0/1     ==>          default: waddr_next = {ADDR_PLUS_ONE{1'b0}};</font>
651                           endcase  
652                        end
653                        
654                        assign ff_raddr_next = ff_raddr + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
655                        assign raddr_next    = raddr    + ((rmode == 2'h0) ? 'h4 : ((rmode == 2'h1) ? 'h2 : 'h1));
656                        
657                        always@ (posedge rclk or negedge rst_n) begin //? Vincent: Need to check this blcok funtion
658        1/1                if (~rst_n)
659        1/1                  ff_raddr  &lt;= #`CK2Q '0;
660        <font color = "red">0/1     ==>        else if (empty &amp; ~empty_next)  // prefetch address increment when new data available</font>
661        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!</font>
662        <font color = "red">0/1     ==>        else if ((ren_in &amp; !empty) &amp; ~empty_next)</font>
663        <font color = "red">0/1     ==>          ff_raddr  &lt;= #`CK2Q ff_raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
664                        end
665                     
666                     always@ (posedge rclk or negedge rst_n) begin
667        1/1            if (~rst_n)
668                       /* verilator lint_off WIDTH */
669        1/1              raddr &lt;= #`CK2Q 12'h0;
670                       /* verilator lint_on WIDTH */
671        <font color = "red">0/1     ==>    else if ((ren_in &amp; !empty))</font>
672        <font color = "red">0/1     ==>      raddr &lt;= #`CK2Q raddr_next;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
673                     end  
674                        
675                        always_comb begin
676                           // out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
677        1/1                case (FIFO_WIDTH)
678        <font color = "red">0/1     ==>          3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide</font>
679        1/1                  3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
680        <font color = "red">0/1     ==>          default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     </font>
</pre>
<hr>
<a name="inst_tag_190730_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1969_1.html#inst_tag_190730" >config_ss_tb.brams.genblk2[0].genblk1[3].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>6</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>6</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 EXPRESSION (rmode[1] ? upae : (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2))))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       522
 SUB-EXPRESSION (rmode[0] ? ((upae &lt;&lt; 1)) : ((upae &lt;&lt; 2)))
                 ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       525
 EXPRESSION (empty ? 1'b1 : ren_in)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       530
 EXPRESSION ((wmode == 2'b0) ? 2'b0 : 2'b1)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION ((wmode == 2'h2) ? 2'h2 : wmode)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       575
 EXPRESSION (((ren_in &amp; (!empty))) ? e1 : e2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       576
 EXPRESSION (((ren_in &amp; (!empty))) ? o1 : o2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       577
 EXPRESSION (((ren_in &amp; (!empty))) ? q1 : q2)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190730_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1969_1.html#inst_tag_190730" >config_ss_tb.brams.genblk2[0].genblk1[3].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">1</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">124</td>
<td class="rt">2</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">62</td>
<td class="rt">1</td>
<td class="rt">1.61  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ren_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>popflags[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>out_raddr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>gcout[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ren_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wmode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gcin[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upae[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190730_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1969_1.html#inst_tag_190730" >config_ss_tb.brams.genblk2[0].genblk1[3].TDP_row.u0.fifo36_ctl.u_fifo_pop</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">50</td>
<td class="rt">15</td>
<td class="rt">30.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">525</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">575</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">576</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">522</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">545</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">581</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">599</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">613</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">658</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">677</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
525           assign ren_out = empty ? 1'b1 : ren_in;
                                     <font color = "red">-1-</font>  
                                     <font color = "red">==></font>  
                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
575           assign empty_next = (ren_in & !empty) ? e1 : e2;     
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
576           assign epo_next = (ren_in & !empty) ? o1 : o2;
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577           assign pae_next = (ren_in & !empty) ? q1 : q2; 
                                                  <font color = "red">-1-</font>  
                                                  <font color = "red">==></font>  
                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
522              pae_thresh = rmode[1] ? upae : (rmode[0] ? upae << 1 : upae << 2);
                                       <font color = "red">-1-</font>                <font color = "red">-2-</font>   
                                       <font color = "red">==></font>                <font color = "red">==></font>   
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
528              case (rmode) 
                 <font color = "red">-1-</font>  
529                2'h0: gmode = 2'h0;
           <font color = "green">        ==></font>
530                2'h1: gmode = (wmode == 2'h0) ? 2'h0 : 2'h1;
                                                 <font color = "red">-2-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
531                2'h2: gmode = (wmode == 2'h2) ? 2'h2 : wmode;
                                                 <font color = "red">-3-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
532                2'h3: gmode = 2'h3;
           <font color = "red">        ==></font>
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
545              case (rmode)  // Width of read port
                 <font color = "red">-1-</font>  
546                2'h0: begin  // 32-bit read
547                   e1 = raddr_next[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
           <font color = "green">           ==></font>
548                   e2 = raddr[ADDR_WIDTH:2] == waddr_next[ADDR_WIDTH:2];
549                   o1 = (raddr_next[ADDR_WIDTH:2] + 1) == waddr_next[ADDR_WIDTH:2];
550                   o2 = (raddr[ADDR_WIDTH:2]+1) == (waddr_next[ADDR_WIDTH:2]);
551                end
552                2'h1: begin // 16-bit read
553                   e1 = (raddr_next[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
           <font color = "red">           ==></font>
554                   e2 = (raddr[ADDR_WIDTH:1] == waddr_next[ADDR_WIDTH:1]);
555                   o1 = ((raddr_next[ADDR_WIDTH:1] + 1) == waddr_next[ADDR_WIDTH:1]);
556                   o2 = ((raddr[ADDR_WIDTH:1]+1) == waddr_next[ADDR_WIDTH:1]);
557                end
558                2'h2: begin // 8-bit read
559                   e1 = (raddr_next[ADDR_WIDTH:0] ==  waddr_next[ADDR_WIDTH:0]);
           <font color = "red">           ==></font>
560                   e2 = (raddr[ADDR_WIDTH:0] == waddr_next[ADDR_WIDTH:0]);
561                   o1 = ((raddr_next[ADDR_WIDTH:0] + 1) ==  waddr_next[ADDR_WIDTH:0]);
562                   /* verilator lint_off WIDTH */
563                   o2 = ((raddr[ADDR_WIDTH:0]+1) == waddr_next[11:0]);
564                   /* verilator lint_on WIDTH */
565                end
566                2'h3: begin 
567                   e1 = 1'b0;
           <font color = "red">           ==></font>
568                   e2 = 1'b0;
569                   o1 = 1'b0;
570                   o2 = 1'b0;
571                end
                   MISSING_DEFAULT
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h3 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
581              if (~rst_n) begin
                 <font color = "red">-1-</font>  
582                 empty <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
583                 pae   <= #`CK2Q 1'b0;
584                 epo   <= #`CK2Q 1'b0;
585              end else begin
586                 empty <= #`CK2Q empty_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
599              if (ren_in) begin
                 <font color = "red">-1-</font>  
600                 case (gmode)
                    <font color = "red">-2-</font>  
601                   2'h2:  gcout_next = gc8out_next;         // byte mode
           <font color = "red">           ==></font>
602                   2'h1:  gcout_next = {1'b0,gc16out_next}; // word mode
           <font color = "red">           ==></font>
603                   2'h0:  gcout_next = {2'b0,gc32out_next}; // dword mode
           <font color = "red">           ==></font>
604                   default: gcout_next = 'h0;
           <font color = "red">           ==></font>
605                 endcase
606              end else begin 
607                 gcout_next = 'h0;
           <font color = "green">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>2'h0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
613              if (~rst_n) begin
                 <font color = "red">-1-</font>  
614                 /* verilator lint_off WIDTH */
615                 waddr <= #`CK2Q 12'h0;
           <font color = "green">         ==></font>
616                 /* verilator lint_on WIDTH */
617              end else begin
618                 waddr <= #`CK2Q waddr_next;
           <font color = "red">         ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624              if (~rst_n) begin
                 <font color = "red">-1-</font>  
625                 underflow <= #`CK2Q 1'b0;
           <font color = "green">         ==></font>
626                 bwl_sel   <= #`CK2Q 2'h0;
627                 /* verilator lint_off WIDTH */
628                 gcout_reg <= #`CK2Q 12'h0;
629                 /* verilator lint_on WIDTH */
630              end else if (ren_in) begin
                          <font color = "red">-2-</font>  
631                 underflow <= #`CK2Q empty ;          // pop while empty
632                 if (!empty) begin
                    <font color = "red">-3-</font>  
633        	    bwl_sel   <= #`CK2Q raddr_next[1:0]; // byte/word/line select FF 
           <font color = "red">	    ==></font>
634        	    gcout_reg <= #`CK2Q gcout_next;
635                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
636              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
645              case (gmode)
                 <font color = "red">-1-</font>  
646                2'h0: waddr_next = {tmp[ADDR_WIDTH-2:0],2'b0} & {{{ADDR_WIDTH-1{1'b1}}},2'b00};
           <font color = "green">        ==></font>
647                2'h1: waddr_next = {tmp[ADDR_WIDTH-1:0],1'b0} & {{{ADDR_WIDTH{1'b1}}},1'b0};  
           <font color = "red">        ==></font>
648                2'h2: waddr_next = {tmp[ADDR_WIDTH:0]     } & {ADDR_PLUS_ONE{1'b1}};
           <font color = "red">        ==></font>
649                
650                default: waddr_next = {ADDR_PLUS_ONE{1'b0}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'h0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'h1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'h2 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
658              if (~rst_n)
                 <font color = "red">-1-</font>  
659                ff_raddr  <= #`CK2Q '0;
           <font color = "green">        ==></font>
660              else if (empty & ~empty_next)  // prefetch address increment when new data available
                      <font color = "red">-2-</font>  
661                ff_raddr  <= #`CK2Q raddr_next[ADDR_WIDTH-1:0]; //HERE!!
           <font color = "red">        ==></font>
662              else if ((ren_in & !empty) & ~empty_next)
                      <font color = "red">-3-</font>  
663                ff_raddr  <= #`CK2Q ff_raddr_next;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667          if (~rst_n)
             <font color = "red">-1-</font>  
668          /* verilator lint_off WIDTH */
669            raddr <= #`CK2Q 12'h0;
           <font color = "green">    ==></font>
670          /* verilator lint_on WIDTH */
671          else if ((ren_in & !empty))
                  <font color = "red">-2-</font>  
672            raddr <= #`CK2Q raddr_next;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
677              case (FIFO_WIDTH)
                 <font color = "red">-1-</font>  
678                3'h2: out_raddr = {ff_raddr[ADDR_WIDTH-1:1],bwl_sel[0]}; // SInce the ram is 2 bytes wide
           <font color = "red">        ==></font>
679                3'h4: out_raddr = {ff_raddr[ADDR_WIDTH-1:2],bwl_sel}; // Since the ram is 4 bytes wide
           <font color = "green">        ==></font>
680                default: out_raddr = ff_raddr[ADDR_WIDTH-1:0];     
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'h2 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'h4 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_190717">
    <li>
      <a href="#inst_tag_190717_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190717_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190717_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190717_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190718">
    <li>
      <a href="#inst_tag_190718_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190718_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190718_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190718_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190719">
    <li>
      <a href="#inst_tag_190719_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190719_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190719_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190719_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190720">
    <li>
      <a href="#inst_tag_190720_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190720_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190720_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190720_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190721">
    <li>
      <a href="#inst_tag_190721_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190721_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190721_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190721_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190722">
    <li>
      <a href="#inst_tag_190722_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190722_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190722_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190722_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190723">
    <li>
      <a href="#inst_tag_190723_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190723_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190723_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190723_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190724">
    <li>
      <a href="#inst_tag_190724_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190724_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190724_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190724_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190725">
    <li>
      <a href="#inst_tag_190725_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190725_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190725_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190725_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190726">
    <li>
      <a href="#inst_tag_190726_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190726_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190726_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190726_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190727">
    <li>
      <a href="#inst_tag_190727_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190727_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190727_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190727_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190728">
    <li>
      <a href="#inst_tag_190728_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190728_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190728_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190728_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190729">
    <li>
      <a href="#inst_tag_190729_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190729_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190729_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190729_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190730">
    <li>
      <a href="#inst_tag_190730_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190730_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190730_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190730_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
