{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1689827426187 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Fitter" 0 -1 1689827426187 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Fitter" 0 -1 1689827426187 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1689827426202 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AMC 10M04SAE144I7G " "Selected device 10M04SAE144I7G for design \"AMC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1689827426223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689827426251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1689827426251 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[15\] " "Input \"D\[15\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[15\] " "Input \"D\[15\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[14\] " "Input \"D\[14\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[14\] " "Input \"D\[14\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[13\] " "Input \"D\[13\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[13\] " "Input \"D\[13\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[12\] " "Input \"D\[12\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[12\] " "Input \"D\[12\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[11\] " "Input \"D\[11\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[11\] " "Input \"D\[11\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[10\] " "Input \"D\[10\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[10\] " "Input \"D\[10\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[9\] " "Input \"D\[9\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[9\] " "Input \"D\[9\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[8\] " "Input \"D\[8\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[8\] " "Input \"D\[8\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[7\] " "Input \"D\[7\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[7\] " "Input \"D\[7\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[6\] " "Input \"D\[6\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[6\] " "Input \"D\[6\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[5\] " "Input \"D\[5\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[5\] " "Input \"D\[5\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[4\] " "Input \"D\[4\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[4\] " "Input \"D\[4\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[3\] " "Input \"D\[3\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[3\] " "Input \"D\[3\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[2\] " "Input \"D\[2\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[2\] " "Input \"D\[2\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[1\] " "Input \"D\[1\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[1\] " "Input \"D\[1\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[0\] " "Input \"D\[0\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[0\] " "Input \"D\[0\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 RXDA " "Input \"RXDA\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 600 984 1152 616 "RXDA" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[15\] " "Input \"D\[15\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[14\] " "Input \"D\[14\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[13\] " "Input \"D\[13\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[12\] " "Input \"D\[12\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[11\] " "Input \"D\[11\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[10\] " "Input \"D\[10\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[9\] " "Input \"D\[9\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[8\] " "Input \"D\[8\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[7\] " "Input \"D\[7\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[6\] " "Input \"D\[6\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[5\] " "Input \"D\[5\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[4\] " "Input \"D\[4\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[3\] " "Input \"D\[3\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[2\] " "Input \"D\[2\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[1\] " "Input \"D\[1\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 D\[0\] " "Input \"D\[0\]\" that is fed by the compensated output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1689827426281 ""}  } { { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1689827426281 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1689827426297 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|wire_pll1_clk\[1\] 1 48 0 0 " "Implementing clock multiplication of 1, clock division of 48, and phase shift of 0 degrees (0 ps) for Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1689827426297 ""}  } { { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1689827426297 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1689827426376 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1689827426392 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1689827426612 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144I7G " "Device 10M08SAE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689827426627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144I7P " "Device 10M08SAE144I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689827426627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144I7G " "Device 10M16SAE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689827426627 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144I7G " "Device 10M25SAE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1689827426627 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1689827426627 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689827426646 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689827426646 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689827426646 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1689827426646 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1689827426659 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1689827426690 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 43 " "No exact pin location assignment(s) for 1 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1689827426895 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sig_clk160mhz Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 132 MHz 74 MHz " "Output pin \"sig_clk160mhz\" (external output clock of PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 132 MHz, but target device can support only maximum output clock frequency of 74 MHz for this combination of I/O standard, current strength and load" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } } { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 848 1016 1192 864 "sig_clk160mhz" "" } } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sig_clk160mhz" } } } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sig_clk160mhz } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1689827426926 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o8k1 " "Entity dcfifo_o8k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689827427397 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689827427397 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1689827427397 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689827427397 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689827427397 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1689827427397 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1689827427397 ""}
{ "Info" "ISTA_SDC_FOUND" "AMC.out.sdc " "Reading SDC File: 'AMC.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMC.out.sdc 50 *inst1*\|Clock160MHz clock " "Ignored filter at AMC.out.sdc(50): *inst1*\|Clock160MHz could not be matched with a clock" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMC.out.sdc 51 *inst1*\|Clock99MHz clock " "Ignored filter at AMC.out.sdc(51): *inst1*\|Clock99MHz could not be matched with a clock" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMC.out.sdc 52 *inst1*\|Clock687MHz clock " "Ignored filter at AMC.out.sdc(52): *inst1*\|Clock687MHz could not be matched with a clock" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMC.out.sdc 72 clk_132 clock " "Ignored filter at AMC.out.sdc(72): clk_132 could not be matched with a clock" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/BLS0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/BLS0\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/BLS1\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/BLS1\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/CS2\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/CS2\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/OE\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/OE\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/SCC_RST\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/SCC_RST\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/WE\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{/WE\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[1\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[2\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[3\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[4\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[5\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[6\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{A\[7\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK0\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK1\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK1\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK2\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{CLK2\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[0\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[1\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[2\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[3\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[4\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[5\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[6\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[7\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[8\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[9\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[10\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[11\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[12\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[13\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[14\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay AMC.out.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at AMC.out.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{D\[15\]\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AMC.out.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at AMC.out.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{pin_136_out\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{pin_136_out\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay AMC.out.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at AMC.out.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{pin_138_out\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{clk_132\}\]  2.000 \[get_ports \{pin_138_out\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups AMC.out.sdc 124 Argument -group with value \[get_clocks \{clk_132\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at AMC.out.sdc(124): Argument -group with value \[get_clocks \{clk_132\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{Clock160MHz\}\] -group \[get_clocks \{clk_132\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{Clock160MHz\}\] -group \[get_clocks \{clk_132\}\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 124 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "AMC.out.sdc 131 Clock160MHz port " "Ignored filter at AMC.out.sdc(131): Clock160MHz could not be matched with a port" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path AMC.out.sdc 131 Argument <from> is an empty collection " "Ignored set_false_path at AMC.out.sdc(131): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports Clock160MHz \] -to \[get_ports CLK0\] " "set_false_path -from \[get_ports Clock160MHz \] -to \[get_ports CLK0\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path AMC.out.sdc 134 Argument <to> is an empty collection " "Ignored set_false_path at AMC.out.sdc(134): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports Clock160MHz\] -from \[get_ports CLK0\] " "set_false_path -to \[get_ports Clock160MHz\] -from \[get_ports CLK0\]" {  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1689827427413 ""}  } { { "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.out.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1689827427413 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_Interafce:inst2\|sig_aRxClk " "Node: CPU_Interafce:inst2\|sig_aRxClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|RxStatusWrite_n CPU_Interafce:inst2\|sig_aRxClk " "Register CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|RxStatusWrite_n is being clocked by CPU_Interafce:inst2\|sig_aRxClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689827427430 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1689827427430 "|amc1feb22|CPU_Interafce:inst2|sig_aRxClk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689827427430 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1689827427430 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 30.303 " "Node: inst1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 30.303" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1689827427460 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 30.303 " "Node: inst1\|pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 30.303" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1689827427460 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1689827427460 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689827427460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689827427460 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk33mhz_in (Rise) Clk33mhz_in (Rise) setup and hold " "From Clk33mhz_in (Rise) to Clk33mhz_in (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689827427460 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1689827427460 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1689827427460 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689827427460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689827427460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689827427460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  Clk33mhz_in " "   3.030  Clk33mhz_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689827427460 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250  Clock160MHz " "   6.250  Clock160MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689827427460 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1689827427460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689827427664 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689827427664 ""}  } { { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689827427664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689827427664 ""}  } { { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689827427664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689827427664 ""}  } { { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 5758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689827427664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Interafce:inst2\|sig_aRxClk  " "Automatically promoted node CPU_Interafce:inst2\|sig_aRxClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689827427664 ""}  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 1927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689827427664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Interafce:inst2\|sig_sfifo_rst  " "Automatically promoted node CPU_Interafce:inst2\|sig_sfifo_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689827427664 ""}  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 483 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 1926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689827427664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|RstStatus~2  " "Automatically promoted node CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|RstStatus~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689827427664 ""}  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 4937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689827427664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|OD_CNT\[3\]  " "Automatically promoted node CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|OD_CNT\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1689827427664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|EnShift~0 " "Destination node CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|EnShift~0" {  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 116 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 4837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689827427664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|OD_CNT~4 " "Destination node CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|OD_CNT~4" {  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 4891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689827427664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|OctetDetectedD " "Destination node CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|OctetDetectedD" {  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 139 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689827427664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|StatusValid~0 " "Destination node CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|StatusValid~0" {  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 138 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 4898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689827427664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|BIT_CNT\[1\]~1 " "Destination node CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|BIT_CNT\[1\]~1" {  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 394 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 4901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689827427664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|Abort~0 " "Destination node CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|Abort~0" {  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 119 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 4934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689827427664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|RstStatus~2 " "Destination node CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|RstStatus~2" {  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 4937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689827427664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|FDT~0 " "Destination node CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\|FDT~0" {  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 4951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1689827427664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1689827427664 ""}  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1689827427664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1689827428139 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689827428146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1689827428146 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689827428151 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1689827428151 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1689827428151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1689827428151 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1689827428167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1689827428263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 Block RAM " "Packed 1 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1689827428263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1689827428263 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1689827428356 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1689827429126 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689827429173 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1689827429189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1689827429769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689827430758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1689827430792 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1689827435701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689827435701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1689827436315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1689827438075 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1689827438075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689827442444 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.64 " "Total time spent on timing analysis during the Fitter is 1.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1689827442633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689827442648 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689827444017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1689827444033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1689827445261 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1689827445829 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 0 " "PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 0 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1689827445955 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1689827445990 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 MAX 10 " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK2 3.3-V LVCMOS 88 " "Pin CLK2 uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK2" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 864 264 440 880 "CLK2" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pin_124_in 3.3-V LVCMOS 124 " "Pin pin_124_in uses I/O standard 3.3-V LVCMOS at 124" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { pin_124_in } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_124_in" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 672 1200 1368 688 "pin_124_in" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK1 3.3-V LVCMOS 29 " "Pin CLK1 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK1" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 816 264 440 832 "CLK1" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[15\] 3.3-V LVCMOS 81 " "Pin D\[15\] uses I/O standard 3.3-V LVCMOS at 81" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[15\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[14\] 3.3-V LVCMOS 78 " "Pin D\[14\] uses I/O standard 3.3-V LVCMOS at 78" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[13\] 3.3-V LVCMOS 79 " "Pin D\[13\] uses I/O standard 3.3-V LVCMOS at 79" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[12\] 3.3-V LVCMOS 76 " "Pin D\[12\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[11\] 3.3-V LVCMOS 77 " "Pin D\[11\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[10\] 3.3-V LVCMOS 74 " "Pin D\[10\] uses I/O standard 3.3-V LVCMOS at 74" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[9\] 3.3-V LVCMOS 75 " "Pin D\[9\] uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[8\] 3.3-V LVCMOS 70 " "Pin D\[8\] uses I/O standard 3.3-V LVCMOS at 70" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVCMOS 69 " "Pin D\[7\] uses I/O standard 3.3-V LVCMOS at 69" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVCMOS 66 " "Pin D\[6\] uses I/O standard 3.3-V LVCMOS at 66" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVCMOS 65 " "Pin D\[5\] uses I/O standard 3.3-V LVCMOS at 65" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVCMOS 64 " "Pin D\[4\] uses I/O standard 3.3-V LVCMOS at 64" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVCMOS 62 " "Pin D\[3\] uses I/O standard 3.3-V LVCMOS at 62" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVCMOS 60 " "Pin D\[2\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVCMOS 59 " "Pin D\[1\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVCMOS 58 " "Pin D\[0\] uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { D[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 408 1752 1928 424 "D" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "/SCC_RST 3.3-V LVCMOS 57 " "Pin /SCC_RST uses I/O standard 3.3-V LVCMOS at 57" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { /SCC_RST } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/SCC_RST" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 320 976 1152 336 "/SCC_RST" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK0 3.3-V LVCMOS 27 " "Pin CLK0 uses I/O standard 3.3-V LVCMOS at 27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK0" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 760 264 440 776 "CLK0" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVCMOS 44 " "Pin A\[5\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 416 976 1144 432 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVCMOS 38 " "Pin A\[1\] uses I/O standard 3.3-V LVCMOS at 38" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 416 976 1144 432 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVCMOS 45 " "Pin A\[6\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 416 976 1144 432 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVCMOS 46 " "Pin A\[7\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 416 976 1144 432 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVCMOS 41 " "Pin A\[3\] uses I/O standard 3.3-V LVCMOS at 41" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 416 976 1144 432 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVCMOS 43 " "Pin A\[4\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 416 976 1144 432 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "/OE 3.3-V LVCMOS 52 " "Pin /OE uses I/O standard 3.3-V LVCMOS at 52" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { /OE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/OE" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 544 976 1152 560 "/OE" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "/CS2 3.3-V LVCMOS 54 " "Pin /CS2 uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { /CS2 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/CS2" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 360 976 1152 376 "/CS2" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "/WE 3.3-V LVCMOS 55 " "Pin /WE uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { /WE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/WE" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 568 976 1152 584 "/WE" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVCMOS 39 " "Pin A\[2\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 416 976 1144 432 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "/BLS1 3.3-V LVCMOS 50 " "Pin /BLS1 uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { /BLS1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/BLS1" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 504 976 1152 520 "/BLS1" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "/BLS0 3.3-V LVCMOS 47 " "Pin /BLS0 uses I/O standard 3.3-V LVCMOS at 47" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { /BLS0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/BLS0" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 416 976 1144 432 "/BLS0" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXDA 3.3-V LVCMOS 84 " "Pin RXDA uses I/O standard 3.3-V LVCMOS at 84" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RXDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXDA" } } } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 600 984 1152 616 "RXDA" "" } } } } { "temporary_test_loc" "" { Generic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1689827446002 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1689827446002 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.fit.smsg " "Generated suppressed messages file D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/AMC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1689827446183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 61 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5356 " "Peak virtual memory: 5356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689827446849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 10:00:46 2023 " "Processing ended: Thu Jul 20 10:00:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689827446849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689827446849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689827446849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1689827446849 ""}
