<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element sgdma_rx.csr
   {
      datum baseAddress
      {
         value = "1024";
         type = "long";
      }
   }
   element sgdma_tx.csr
   {
      datum baseAddress
      {
         value = "1088";
         type = "long";
      }
   }
   element descriptor_memory
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element ethernet_bridge
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element descriptor_memory.s1
   {
      datum baseAddress
      {
         value = "134266880";
         type = "long";
      }
   }
   element sgdma_bridge
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sgdma_rx
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element sgdma_tx
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element tse_mac
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4SGX230KF40C2" />
 <parameter name="deviceFamily" value="Stratix IV" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName">niosii_ethernet_standard_4SGX230.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1346929106321" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="tse_conduit_connection"
   internal="tse_mac.conduit_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sgdma_tx_csr_irq"
   internal="sgdma_tx.csr_irq"
   type="interrupt"
   dir="end" />
 <interface
   name="sgdma_rx_csr_irq"
   internal="sgdma_rx.csr_irq"
   type="interrupt"
   dir="end" />
 <interface
   name="descriptor_memory_s2"
   internal="descriptor_memory.s2"
   type="avalon"
   dir="end" />
 <interface
   name="ethernet_subsys_clk_in"
   internal="clk.clk_in"
   type="clock"
   dir="end" />
 <interface
   name="ethernet_subsys_reset_in"
   internal="clk.clk_in_reset"
   type="reset"
   dir="end" />
 <interface
   name="ethernet_bridge_s0"
   internal="ethernet_bridge.s0"
   type="avalon"
   dir="end" />
 <interface
   name="sgdma_bridge_m0"
   internal="sgdma_bridge.m0"
   type="avalon"
   dir="start" />
 <module
   kind="altera_avalon_mm_bridge"
   version="12.0"
   enabled="1"
   name="ethernet_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="11" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="4" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="triple_speed_ethernet"
   version="12.0"
   enabled="1"
   name="tse_mac">
  <parameter name="atlanticSinkClockRate" value="0" />
  <parameter name="atlanticSinkClockSource" value="unassigned" />
  <parameter name="atlanticSourceClockRate" value="0" />
  <parameter name="atlanticSourceClockSource" value="unassigned" />
  <parameter name="avalonSlaveClockRate" value="0" />
  <parameter name="avalonSlaveClockSource" value="unassigned" />
  <parameter name="avalonStNeighbours">unassigned=unassigned</parameter>
  <parameter name="channel_count" value="1" />
  <parameter name="core_variation" value="MAC_PCS" />
  <parameter name="core_version" value="3072" />
  <parameter name="crc32check16bit" value="0" />
  <parameter name="crc32dwidth" value="8" />
  <parameter name="crc32gendelay" value="6" />
  <parameter name="crc32s1l2_extern" value="false" />
  <parameter name="cust_version" value="0" />
  <parameter name="dataBitsPerSymbol" value="8" />
  <parameter name="dev_version" value="3072" />
  <parameter name="deviceFamily" value="STRATIXIV" />
  <parameter name="deviceFamilyName" value="Stratix IV" />
  <parameter name="eg_addr" value="11" />
  <parameter name="ena_hash" value="false" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="enable_fifoless" value="false" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_mac_txaddr_set" value="true" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="enable_maclite" value="false" />
  <parameter name="enable_magic_detect" value="true" />
  <parameter name="enable_multi_channel" value="false" />
  <parameter name="enable_pkt_class" value="true" />
  <parameter name="enable_pma" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="enable_reg_sharing" value="false" />
  <parameter name="enable_sgmii" value="true" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="export_calblkclk" value="false" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="gigeAdvanceMode" value="true" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="ifPCSuseEmbeddedSerdes" value="true" />
  <parameter name="ing_addr" value="11" />
  <parameter name="insert_ta" value="true" />
  <parameter name="maclite_gige" value="false" />
  <parameter name="max_channels" value="1" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="ramType" value="AUTO" />
  <parameter name="reset_level" value="1" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="timingAdapterName" value="timingAdapter" />
  <parameter name="toolContext" value="SOPC_BUILDER" />
  <parameter name="transceiver_type" value="LVDS_IO" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="uiHostClockFrequency" value="0" />
  <parameter name="uiMDIOFreq" value="0.0 MHz" />
  <parameter name="useLvds" value="true" />
  <parameter name="useMAC" value="true" />
  <parameter name="useMDIO" value="true" />
  <parameter name="usePCS" value="true" />
  <parameter name="use_sync_reset" value="true" />
 </module>
 <module kind="altera_avalon_sgdma" version="12.0" enabled="1" name="sgdma_tx">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="deviceFamilyString" value="Stratix IV" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="sourceErrorWidth" value="1" />
  <parameter name="transferMode" value="MEMORY_TO_STREAM" />
  <parameter name="writeBurstcountWidth" value="4" />
 </module>
 <module kind="altera_avalon_sgdma" version="12.0" enabled="1" name="sgdma_rx">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="deviceFamilyString" value="Stratix IV" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="sinkErrorWidth" value="6" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="transferMode" value="STREAM_TO_MEMORY" />
  <parameter name="writeBurstcountWidth" value="4" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="12.0"
   enabled="1"
   name="descriptor_memory">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">ethernet_system_descriptor_memory</parameter>
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="dualPort" value="true" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="descriptor_memory" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module kind="clock_source" version="12.0" enabled="1" name="clk">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_mm_bridge"
   version="12.0"
   enabled="1"
   name="sgdma_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="31" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="4" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <connection
   kind="avalon"
   version="12.0"
   start="ethernet_bridge.m0"
   end="tse_mac.control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="12.0"
   start="ethernet_bridge.m0"
   end="sgdma_tx.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0440" />
 </connection>
 <connection
   kind="avalon"
   version="12.0"
   start="ethernet_bridge.m0"
   end="sgdma_rx.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0400" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="12.0"
   start="sgdma_tx.out"
   end="tse_mac.transmit" />
 <connection
   kind="avalon_streaming"
   version="12.0"
   start="tse_mac.receive"
   end="sgdma_rx.in" />
 <connection
   kind="avalon"
   version="12.0"
   start="sgdma_tx.descriptor_read"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800c000" />
 </connection>
 <connection
   kind="avalon"
   version="12.0"
   start="sgdma_tx.descriptor_write"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800c000" />
 </connection>
 <connection
   kind="avalon"
   version="12.0"
   start="sgdma_rx.descriptor_read"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800c000" />
 </connection>
 <connection
   kind="avalon"
   version="12.0"
   start="sgdma_rx.descriptor_write"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800c000" />
 </connection>
 <connection kind="clock" version="12.0" start="clk.clk" end="ethernet_bridge.clk" />
 <connection
   kind="clock"
   version="12.0"
   start="clk.clk"
   end="tse_mac.receive_clock_connection" />
 <connection
   kind="clock"
   version="12.0"
   start="clk.clk"
   end="tse_mac.transmit_clock_connection" />
 <connection
   kind="clock"
   version="12.0"
   start="clk.clk"
   end="tse_mac.control_port_clock_connection" />
 <connection kind="clock" version="12.0" start="clk.clk" end="sgdma_tx.clk" />
 <connection kind="clock" version="12.0" start="clk.clk" end="sgdma_rx.clk" />
 <connection
   kind="clock"
   version="12.0"
   start="clk.clk"
   end="descriptor_memory.clk1" />
 <connection
   kind="clock"
   version="12.0"
   start="clk.clk"
   end="descriptor_memory.clk2" />
 <connection
   kind="reset"
   version="12.0"
   start="clk.clk_reset"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="12.0"
   start="clk.clk_reset"
   end="descriptor_memory.reset2" />
 <connection
   kind="reset"
   version="12.0"
   start="clk.clk_reset"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="12.0"
   start="clk.clk_reset"
   end="ethernet_bridge.reset" />
 <connection
   kind="reset"
   version="12.0"
   start="clk.clk_reset"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="12.0"
   start="clk.clk_reset"
   end="sgdma_tx.reset" />
 <connection kind="clock" version="12.0" start="clk.clk" end="sgdma_bridge.clk" />
 <connection
   kind="reset"
   version="12.0"
   start="clk.clk_reset"
   end="sgdma_bridge.reset" />
 <connection
   kind="avalon"
   version="12.0"
   start="sgdma_rx.m_write"
   end="sgdma_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="12.0"
   start="sgdma_tx.m_read"
   end="sgdma_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
</system>
