// Seed: 1856024517
module module_0 #(
    parameter id_2 = 32'd44
);
  logic [7:0][(  -1  ) : ""] id_1;
  parameter id_2 = -1;
  assign id_1[id_2] = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    output tri1 id_0,
    input uwire _id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4
    , id_15,
    output wire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    inout supply1 id_11,
    output tri0 id_12,
    output tri0 id_13
);
  wire [id_1 : 1] id_16, id_17, id_18, id_19, id_20;
  module_0 modCall_1 ();
endmodule
