Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun 13 16:33:30 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.070        0.000                      0                 2303        0.055        0.000                      0                 2303        4.020        0.000                       0                  1095  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.070        0.000                      0                 2303        0.055        0.000                      0                 2303        4.020        0.000                       0                  1095  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 1.833ns (26.995%)  route 4.957ns (73.005%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.648     2.942    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=13, routed)          1.941     5.302    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_5_0[27]
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.328     5.630 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_87/O
                         net (fo=4, routed)           1.045     6.676    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/x11_out[31]
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.327     7.003 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_55/O
                         net (fo=1, routed)           0.650     7.653    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/permutate22_in[5]
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.777 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_28/O
                         net (fo=1, routed)           0.000     7.777    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_28_n_0
    SLICE_X41Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     7.989 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[5]_i_9/O
                         net (fo=1, routed)           0.650     8.639    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[5]_i_9_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.299     8.938 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_4/O
                         net (fo=1, routed)           0.670     9.608    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_4_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_1/O
                         net (fo=1, routed)           0.000     9.732    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.467    12.646    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X36Y71         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[5]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)        0.081    12.802    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[5]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.693ns (25.285%)  route 5.003ns (74.715%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.648     2.942    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X37Y87         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[3]/Q
                         net (fo=20, routed)          2.224     5.622    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/final_permutation[33]
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.152     5.774 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[1]_i_107/O
                         net (fo=8, routed)           0.839     6.613    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/x9_out[41]
    SLICE_X42Y67         LUT6 (Prop_lut6_I3_O)        0.326     6.939 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[16]_i_22/O
                         net (fo=1, routed)           0.831     7.769    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/permutate16_in[16]
    SLICE_X43Y73         LUT4 (Prop_lut4_I2_O)        0.124     7.893 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[16]_i_13/O
                         net (fo=1, routed)           0.476     8.370    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[16]_i_13_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.494 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[16]_i_7/O
                         net (fo=1, routed)           0.000     8.494    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[16]_i_7_n_0
    SLICE_X39Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     8.706 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[16]_i_3/O
                         net (fo=1, routed)           0.633     9.339    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[16]_i_3_n_0
    SLICE_X40Y77         LUT5 (Prop_lut5_I2_O)        0.299     9.638 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[16]_i_1/O
                         net (fo=1, routed)           0.000     9.638    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[16]_i_1_n_0
    SLICE_X40Y77         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.465    12.644    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X40Y77         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[16]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029    12.748    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[16]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 1.731ns (25.804%)  route 4.977ns (74.196%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.647     2.941    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=14, routed)          1.829     5.226    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_5_0[17]
    SLICE_X40Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.378 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[8]_i_99/O
                         net (fo=4, routed)           1.175     6.553    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/x9_out[46]
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.332     6.885 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[22]_i_27/O
                         net (fo=1, routed)           0.704     7.589    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/permutate18_in[22]
    SLICE_X48Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.713 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[22]_i_18/O
                         net (fo=1, routed)           0.000     7.713    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[22]_i_18_n_0
    SLICE_X48Y71         MUXF7 (Prop_muxf7_I1_O)      0.245     7.958 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[22]_i_9/O
                         net (fo=1, routed)           0.749     8.707    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[22]_i_9_n_0
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.298     9.005 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[22]_i_4/O
                         net (fo=1, routed)           0.520     9.525    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[22]_i_4_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.124     9.649 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[22]_i_1/O
                         net (fo=1, routed)           0.000     9.649    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[22]_i_1_n_0
    SLICE_X38Y78         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.467    12.646    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X38Y78         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[22]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X38Y78         FDRE (Setup_fdre_C_D)        0.077    12.798    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[22]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 1.833ns (27.530%)  route 4.825ns (72.470%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.648     2.942    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=13, routed)          1.941     5.302    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_5_0[27]
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.328     5.630 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_87/O
                         net (fo=4, routed)           1.044     6.674    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/x11_out[31]
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.327     7.001 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[29]_i_25/O
                         net (fo=1, routed)           0.580     7.581    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/permutate22_in[29]
    SLICE_X43Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.705 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[29]_i_17/O
                         net (fo=1, routed)           0.000     7.705    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[29]_i_17_n_0
    SLICE_X43Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     7.917 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[29]_i_9/O
                         net (fo=1, routed)           0.599     8.516    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[29]_i_9_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.299     8.815 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[29]_i_4/O
                         net (fo=1, routed)           0.661     9.476    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[29]_i_4_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124     9.600 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[29]_i_1/O
                         net (fo=1, routed)           0.000     9.600    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[29]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.467    12.646    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X40Y71         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[29]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X40Y71         FDRE (Setup_fdre_C_D)        0.029    12.750    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[29]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.699ns (25.548%)  route 4.951ns (74.452%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.648     2.942    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]/Q
                         net (fo=28, routed)          2.437     5.835    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/final_permutation[35]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.153     5.988 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_95/O
                         net (fo=4, routed)           0.723     6.712    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/x9_out[31]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.331     7.043 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[15]_i_27/O
                         net (fo=1, routed)           0.680     7.723    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/permutate18_in[15]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.847 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[15]_i_18/O
                         net (fo=1, routed)           0.000     7.847    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[15]_i_18_n_0
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.214     8.061 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[15]_i_9/O
                         net (fo=1, routed)           0.501     8.562    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[15]_i_9_n_0
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.297     8.859 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[15]_i_4/O
                         net (fo=1, routed)           0.609     9.468    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[15]_i_4_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.124     9.592 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[15]_i_1/O
                         net (fo=1, routed)           0.000     9.592    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[15]_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.467    12.646    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X38Y71         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[15]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X38Y71         FDRE (Setup_fdre_C_D)        0.081    12.802    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[15]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.698ns (25.770%)  route 4.891ns (74.230%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.648     2.942    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X37Y87         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[3]/Q
                         net (fo=20, routed)          2.224     5.622    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/final_permutation[33]
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.152     5.774 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[1]_i_107/O
                         net (fo=8, routed)           0.657     6.431    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/x9_out[41]
    SLICE_X42Y66         LUT6 (Prop_lut6_I4_O)        0.326     6.757 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[27]_i_27/O
                         net (fo=1, routed)           0.694     7.451    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/permutate18_in[27]
    SLICE_X45Y70         LUT4 (Prop_lut4_I0_O)        0.124     7.575 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[27]_i_18/O
                         net (fo=1, routed)           0.000     7.575    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[27]_i_18_n_0
    SLICE_X45Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     7.792 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[27]_i_9/O
                         net (fo=1, routed)           0.734     8.526    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[27]_i_9_n_0
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.299     8.825 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[27]_i_4/O
                         net (fo=1, routed)           0.582     9.407    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[27]_i_4_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.531 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[27]_i_1/O
                         net (fo=1, routed)           0.000     9.531    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[27]_i_1_n_0
    SLICE_X43Y75         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.462    12.641    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X43Y75         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[27]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.029    12.745    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[27]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 1.897ns (28.761%)  route 4.699ns (71.239%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.648     2.942    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X37Y87         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[3]/Q
                         net (fo=20, routed)          1.491     4.889    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/final_permutation[33]
    SLICE_X37Y69         LUT2 (Prop_lut2_I1_O)        0.117     5.006 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[8]_i_53/O
                         net (fo=8, routed)           0.958     5.963    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/x3_out[41]
    SLICE_X32Y71         LUT6 (Prop_lut6_I4_O)        0.332     6.295 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[12]_i_23/O
                         net (fo=1, routed)           0.823     7.118    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/permutate6_in[12]
    SLICE_X34Y73         LUT4 (Prop_lut4_I0_O)        0.148     7.266 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[12]_i_16/O
                         net (fo=1, routed)           0.662     7.928    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[12]_i_16_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.256 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[12]_i_8/O
                         net (fo=1, routed)           0.000     8.256    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[12]_i_8_n_0
    SLICE_X39Y69         MUXF7 (Prop_muxf7_I1_O)      0.217     8.473 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[12]_i_3/O
                         net (fo=1, routed)           0.766     9.239    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[12]_i_3_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.299     9.538 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[12]_i_1/O
                         net (fo=1, routed)           0.000     9.538    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[12]_i_1_n_0
    SLICE_X42Y71         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.467    12.646    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X42Y71         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[12]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X42Y71         FDRE (Setup_fdre_C_D)        0.081    12.802    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[12]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 1.691ns (25.681%)  route 4.894ns (74.319%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.648     2.942    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]/Q
                         net (fo=28, routed)          1.996     5.394    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/final_permutation[35]
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.150     5.544 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[5]_i_76/O
                         net (fo=4, routed)           0.822     6.366    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/x8_out[31]
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.326     6.692 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[23]_i_22/O
                         net (fo=1, routed)           0.584     7.276    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/permutate16_in[23]
    SLICE_X37Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.400 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[23]_i_13/O
                         net (fo=1, routed)           0.648     8.048    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[23]_i_13_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.172 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[23]_i_7/O
                         net (fo=1, routed)           0.000     8.172    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[23]_i_7_n_0
    SLICE_X37Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     8.384 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[23]_i_3/O
                         net (fo=1, routed)           0.844     9.228    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[23]_i_3_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I2_O)        0.299     9.527 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[23]_i_1/O
                         net (fo=1, routed)           0.000     9.527    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[23]_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.465    12.644    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X38Y77         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[23]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)        0.077    12.796    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[23]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.926ns (29.195%)  route 4.671ns (70.805%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.637     2.931    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X44Y71         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[1]/Q
                         net (fo=18, routed)          1.580     4.967    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/final_permutation[49]
    SLICE_X35Y75         LUT2 (Prop_lut2_I1_O)        0.154     5.121 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[8]_i_80/O
                         net (fo=4, routed)           1.236     6.357    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/x3_out[45]
    SLICE_X38Y75         LUT6 (Prop_lut6_I1_O)        0.327     6.684 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[30]_i_23/O
                         net (fo=1, routed)           0.585     7.269    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/permutate6_in[30]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.150     7.419 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[30]_i_16/O
                         net (fo=1, routed)           0.476     7.895    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[30]_i_16_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I5_O)        0.328     8.223 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[30]_i_8/O
                         net (fo=1, routed)           0.000     8.223    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[30]_i_8_n_0
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     8.437 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[30]_i_3/O
                         net (fo=1, routed)           0.794     9.231    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[30]_i_3_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I2_O)        0.297     9.528 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[30]_i_1/O
                         net (fo=1, routed)           0.000     9.528    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[30]_i_1_n_0
    SLICE_X38Y78         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.467    12.646    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X38Y78         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[30]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X38Y78         FDRE (Setup_fdre_C_D)        0.081    12.802    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[30]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 1.984ns (30.290%)  route 4.566ns (69.710%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.632     2.926    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X34Y74         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[25]/Q
                         net (fo=18, routed)          1.431     4.875    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/final_permutation[55]
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.149     5.024 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[6]_i_72/O
                         net (fo=4, routed)           1.054     6.078    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/x7_out[9]
    SLICE_X41Y83         LUT6 (Prop_lut6_I1_O)        0.332     6.410 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[11]_i_21/O
                         net (fo=1, routed)           0.814     7.223    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/permutate14_in[11]
    SLICE_X36Y83         LUT4 (Prop_lut4_I0_O)        0.146     7.369 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[11]_i_13/O
                         net (fo=1, routed)           0.645     8.014    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[11]_i_13_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.328     8.342 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[11]_i_7/O
                         net (fo=1, routed)           0.000     8.342    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[11]_i_7_n_0
    SLICE_X48Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     8.554 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]_i_3/O
                         net (fo=1, routed)           0.623     9.177    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]_i_3_n_0
    SLICE_X44Y88         LUT5 (Prop_lut5_I2_O)        0.299     9.476 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[11]_i_1/O
                         net (fo=1, routed)           0.000     9.476    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right[11]_i_1_n_0
    SLICE_X44Y88         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        1.475    12.654    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)        0.029    12.758    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_right_reg[11]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  3.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.113     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.133%)  route 0.158ns (52.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.158     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.618%)  route 0.174ns (48.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=28, routed)          0.174     1.310    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[35]
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.355    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.475%)  route 0.175ns (48.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=28, routed)          0.175     1.311    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[35]
    SLICE_X31Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.356 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.356    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[6]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.818%)  route 0.204ns (59.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.204     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[22]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.075     1.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.120     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.120     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.840     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.119     1.140    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.115     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.041    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_data_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.556     0.892    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_data_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/encryption_inst/nxt_data_out_reg[21]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/DATA_O[21]
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.134 r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/reg_data_out__0[21]
    SLICE_X34Y89         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1095, routed)        0.823     1.189    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y89         FDRE                                         r  design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.120     1.025    design_1_i/des_encryption_0/U0/des_encryption_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y95    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y96    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y94    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y94    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y94    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y94    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y95    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y70    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



