OpenROAD v2.0-6566-g970f89da6 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13178, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13211, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13244, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13277, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13310, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13343, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 13376, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14772, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14805, timing group from output port.
[WARNING STA-0164] ./platforms/asap7/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz line 14838, timing group from output port.
[INFO ORD-0030] Using 8 thread(s).
detailed_route arguments:  -bottom_routing_layer M2 -top_routing_layer M7 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 78543 78543 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     50441
Number of terminals:      264
Number of snets:          2
Number of nets:           19489

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
[INFO DRT-0164] Number of unique instances = 359.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 447427.
[INFO DRT-0033] V1 shape region query size = 612296.
[INFO DRT-0033] M2 shape region query size = 22027.
[INFO DRT-0033] V2 shape region query size = 5796.
[INFO DRT-0033] M3 shape region query size = 11592.
[INFO DRT-0033] V3 shape region query size = 3864.
[INFO DRT-0033] M4 shape region query size = 9773.
[INFO DRT-0033] V4 shape region query size = 3864.
[INFO DRT-0033] M5 shape region query size = 3976.
[INFO DRT-0033] V5 shape region query size = 196.
[INFO DRT-0033] M6 shape region query size = 112.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 151.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1243 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 322 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 18659 groups.
#scanned instances     = 50441
#unique  instances     = 342
#stdCellGenAp          = 11494
#stdCellValidPlanarAp  = 138
#stdCellValidViaAp     = 9416
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 64051
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:03, elapsed time = 00:00:18, memory = 435.86 (MB), peak = 435.86 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     187069

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 145 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 145 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 56380.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 53257.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 32921.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 5910.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1918.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 522.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 244.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 91463 vertical wires in 3 frboxes and 59689 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9388 vertical wires in 3 frboxes and 12285 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 884.08 (MB), peak = 929.87 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 884.08 (MB), peak = 929.87 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 2153.97 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:19, memory = 3311.82 (MB).
    Completing 30% with 1636 violations.
    elapsed time = 00:00:29, memory = 3960.25 (MB).
    Completing 40% with 1636 violations.
    elapsed time = 00:00:43, memory = 3962.36 (MB).
    Completing 50% with 1636 violations.
    elapsed time = 00:00:55, memory = 4093.07 (MB).
    Completing 60% with 3458 violations.
    elapsed time = 00:01:08, memory = 4370.75 (MB).
    Completing 70% with 3458 violations.
    elapsed time = 00:01:25, memory = 4418.45 (MB).
    Completing 80% with 5243 violations.
    elapsed time = 00:01:42, memory = 4670.46 (MB).
    Completing 90% with 5243 violations.
    elapsed time = 00:02:00, memory = 4700.12 (MB).
    Completing 100% with 7045 violations.
    elapsed time = 00:02:22, memory = 4656.29 (MB).
[INFO DRT-0199]   Number of violations = 16485.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     M6     V6     M7
Corner Spacing       0      0      3      0      1      0      0      0      0      0      0      0
Cut Spacing          0      0      0     18      0      0      0      0      0      0      0      0
CutSpcTbl            0      0      0   3847      0    116      0     34      0      0      1      0
EOL                  0      0    259      0     11      0      7      0      1      0      0      0
Metal Spacing      153      0     87      0    103      0     23      0      8      0      0      0
NS Metal            28      0      0      0      0      0      1      0      0      0      0      0
Recheck              2      0   5277      0   3365      0    700      0     83     10      0      3
Rect Only            0      0      4      0      8      0     48      0      0      0      0      0
Short                3      1    253      5     27      3      4     12     10      0      0      0
eolKeepOut           0      0   1832      0     72      0     56      0      6      0      0      0
[INFO DRT-0267] cpu time = 00:16:37, elapsed time = 00:02:24, memory = 4774.43 (MB), peak = 4965.66 (MB)
Total wire length = 89628 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 21991 um.
Total wire length on LAYER M3 = 35894 um.
Total wire length on LAYER M4 = 18499 um.
Total wire length on LAYER M5 = 8915 um.
Total wire length on LAYER M6 = 2776 um.
Total wire length on LAYER M7 = 1551 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 186187.
Up-via summary (total 186187):.

-----------------
 Active         0
     M1     60785
     M2    103222
     M3     17360
     M4      3731
     M5       751
     M6       338
     M7         0
     M8         0
     M9         0
-----------------
           186187


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 16485 violations.
    elapsed time = 00:00:13, memory = 5065.42 (MB).
    Completing 20% with 16485 violations.
    elapsed time = 00:00:29, memory = 5119.05 (MB).
    Completing 30% with 11741 violations.
    elapsed time = 00:00:42, memory = 5513.89 (MB).
    Completing 40% with 11741 violations.
    elapsed time = 00:00:59, memory = 5496.95 (MB).
    Completing 50% with 11741 violations.
    elapsed time = 00:01:16, memory = 5509.52 (MB).
    Completing 60% with 8523 violations.
    elapsed time = 00:01:31, memory = 5656.75 (MB).
    Completing 70% with 8523 violations.
    elapsed time = 00:01:47, memory = 5661.40 (MB).
    Completing 80% with 5533 violations.
    elapsed time = 00:02:04, memory = 5972.12 (MB).
    Completing 90% with 5533 violations.
    elapsed time = 00:02:20, memory = 5932.95 (MB).
    Completing 100% with 3300 violations.
    elapsed time = 00:02:39, memory = 5732.82 (MB).
[INFO DRT-0199]   Number of violations = 3730.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     M6     M7
Corner Spacing       0      3      0      0      0      0      0      0      0      0
CutSpcTbl            0      0   2558      0     22      0     12      0      0      0
EOL                  0     68      0      2      0      1      0      0      0      0
Metal Spacing       22     32      0     39      0      0      0      0      0      0
Recheck              0    176      0     14      0    179      0     57      2      2
Short                2     56      2      3      0      1      0      0      0      0
eolKeepOut           0    468      0      6      0      3      0      0      0      0
[INFO DRT-0267] cpu time = 00:18:04, elapsed time = 00:02:41, memory = 5871.78 (MB), peak = 6083.76 (MB)
Total wire length = 89153 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 21608 um.
Total wire length on LAYER M3 = 35638 um.
Total wire length on LAYER M4 = 18657 um.
Total wire length on LAYER M5 = 8920 um.
Total wire length on LAYER M6 = 2781 um.
Total wire length on LAYER M7 = 1546 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 184303.
Up-via summary (total 184303):.

-----------------
 Active         0
     M1     60787
     M2    101262
     M3     17341
     M4      3816
     M5       754
     M6       343
     M7         0
     M8         0
     M9         0
-----------------
           184303


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3730 violations.
    elapsed time = 00:00:13, memory = 6155.52 (MB).
    Completing 20% with 3730 violations.
    elapsed time = 00:00:30, memory = 6171.85 (MB).
    Completing 30% with 3554 violations.
    elapsed time = 00:00:45, memory = 6275.47 (MB).
    Completing 40% with 3554 violations.
    elapsed time = 00:01:02, memory = 6325.71 (MB).
    Completing 50% with 3554 violations.
    elapsed time = 00:01:16, memory = 6216.84 (MB).
    Completing 60% with 3432 violations.
    elapsed time = 00:01:35, memory = 6553.66 (MB).
    Completing 70% with 3432 violations.
    elapsed time = 00:01:52, memory = 6545.45 (MB).
    Completing 80% with 3232 violations.
    elapsed time = 00:02:06, memory = 6685.84 (MB).
    Completing 90% with 3232 violations.
    elapsed time = 00:02:22, memory = 6663.16 (MB).
    Completing 100% with 3241 violations.
    elapsed time = 00:02:37, memory = 6459.80 (MB).
[INFO DRT-0199]   Number of violations = 3770.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     M6
Corner Spacing       0      2      0      0      0      0      0      0      0
CutSpcTbl            0      0   2459      0     26      0     24      0      0
EOL                  0     68      0      0      0      2      0      3      0
Metal Spacing       15     27      0     37      0      0      0      3      0
Recheck              0    212      0     20      0    219      0     73      5
Short                0     63      0      5      0      1      0      0      0
eolKeepOut           0    482      0      6      0      9      0      9      0
[INFO DRT-0267] cpu time = 00:17:48, elapsed time = 00:02:39, memory = 6589.74 (MB), peak = 6771.51 (MB)
Total wire length = 88939 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 21578 um.
Total wire length on LAYER M3 = 35516 um.
Total wire length on LAYER M4 = 18571 um.
Total wire length on LAYER M5 = 8925 um.
Total wire length on LAYER M6 = 2777 um.
Total wire length on LAYER M7 = 1570 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 183484.
Up-via summary (total 183484):.

-----------------
 Active         0
     M1     60783
     M2    100769
     M3     16987
     M4      3850
     M5       753
     M6       342
     M7         0
     M8         0
     M9         0
-----------------
           183484


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3770 violations.
    elapsed time = 00:00:10, memory = 6919.04 (MB).
    Completing 20% with 3770 violations.
    elapsed time = 00:00:21, memory = 6959.71 (MB).
    Completing 30% with 2882 violations.
    elapsed time = 00:00:33, memory = 7199.09 (MB).
    Completing 40% with 2882 violations.
    elapsed time = 00:00:46, memory = 7174.91 (MB).
    Completing 50% with 2882 violations.
    elapsed time = 00:00:54, memory = 7262.04 (MB).
    Completing 60% with 2184 violations.
    elapsed time = 00:01:07, memory = 7486.63 (MB).
    Completing 70% with 2184 violations.
    elapsed time = 00:01:19, memory = 7539.22 (MB).
    Completing 80% with 1144 violations.
    elapsed time = 00:01:34, memory = 7618.14 (MB).
    Completing 90% with 1144 violations.
    elapsed time = 00:01:46, memory = 7694.34 (MB).
    Completing 100% with 287 violations.
    elapsed time = 00:01:59, memory = 7437.10 (MB).
[INFO DRT-0199]   Number of violations = 297.
Viol/Layer          M1     M2     V2     M3     V3     M4
CutSpcTbl            0      0    225      0      4      0
EOL                  0      3      0      1      0      0
Metal Spacing        2      5      0      4      0      0
Recheck              0      3      0      5      0      2
Short                0      4      0      0      0      0
eolKeepOut           0     36      0      3      0      0
[INFO DRT-0267] cpu time = 00:12:46, elapsed time = 00:02:01, memory = 7519.60 (MB), peak = 7733.81 (MB)
Total wire length = 88760 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 19033 um.
Total wire length on LAYER M3 = 35152 um.
Total wire length on LAYER M4 = 21189 um.
Total wire length on LAYER M5 = 9031 um.
Total wire length on LAYER M6 = 2786 um.
Total wire length on LAYER M7 = 1566 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 182683.
Up-via summary (total 182683):.

-----------------
 Active         0
     M1     60787
     M2     95106
     M3     21592
     M4      4082
     M5       768
     M6       348
     M7         0
     M8         0
     M9         0
-----------------
           182683


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 297 violations.
    elapsed time = 00:00:04, memory = 7808.33 (MB).
    Completing 20% with 297 violations.
    elapsed time = 00:00:09, memory = 7839.78 (MB).
    Completing 30% with 210 violations.
    elapsed time = 00:00:14, memory = 7549.25 (MB).
    Completing 40% with 210 violations.
    elapsed time = 00:00:20, memory = 7848.34 (MB).
    Completing 50% with 210 violations.
    elapsed time = 00:00:23, memory = 7732.85 (MB).
    Completing 60% with 135 violations.
    elapsed time = 00:00:29, memory = 7822.56 (MB).
    Completing 70% with 135 violations.
    elapsed time = 00:00:36, memory = 7874.64 (MB).
    Completing 80% with 74 violations.
    elapsed time = 00:00:41, memory = 7549.30 (MB).
    Completing 90% with 74 violations.
    elapsed time = 00:00:47, memory = 7837.77 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:55, memory = 7549.30 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer          M2     V2     M3
CutSpcTbl            0     19      0
Recheck              0      0      1
Short                4      0      0
eolKeepOut           3      0      0
[INFO DRT-0267] cpu time = 00:05:19, elapsed time = 00:00:56, memory = 7567.35 (MB), peak = 7930.07 (MB)
Total wire length = 88752 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18887 um.
Total wire length on LAYER M3 = 35128 um.
Total wire length on LAYER M4 = 21348 um.
Total wire length on LAYER M5 = 9033 um.
Total wire length on LAYER M6 = 2790 um.
Total wire length on LAYER M7 = 1564 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 182592.
Up-via summary (total 182592):.

-----------------
 Active         0
     M1     60787
     M2     94711
     M3     21874
     M4      4100
     M5       772
     M6       348
     M7         0
     M8         0
     M9         0
-----------------
           182592


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 7567.35 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:02, memory = 7867.68 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:06, memory = 7567.35 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:06, memory = 7567.35 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:09, memory = 7873.09 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:12, memory = 7567.35 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:12, memory = 7567.35 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:18, memory = 7567.35 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:18, memory = 7567.35 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:20, memory = 7567.35 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:10, elapsed time = 00:00:21, memory = 7567.35 (MB), peak = 7930.07 (MB)
Total wire length = 88748 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18869 um.
Total wire length on LAYER M3 = 35122 um.
Total wire length on LAYER M4 = 21366 um.
Total wire length on LAYER M5 = 9034 um.
Total wire length on LAYER M6 = 2790 um.
Total wire length on LAYER M7 = 1564 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 182573.
Up-via summary (total 182573):.

-----------------
 Active         0
     M1     60787
     M2     94664
     M3     21896
     M4      4106
     M5       772
     M6       348
     M7         0
     M8         0
     M9         0
-----------------
           182573


[INFO DRT-0198] Complete detail routing.
Total wire length = 88748 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 18869 um.
Total wire length on LAYER M3 = 35122 um.
Total wire length on LAYER M4 = 21366 um.
Total wire length on LAYER M5 = 9034 um.
Total wire length on LAYER M6 = 2790 um.
Total wire length on LAYER M7 = 1564 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 182573.
Up-via summary (total 182573):.

-----------------
 Active         0
     M1     60787
     M2     94664
     M3     21896
     M4      4106
     M5       772
     M6       348
     M7         0
     M8         0
     M9         0
-----------------
           182573


[INFO DRT-0267] cpu time = 01:11:46, elapsed time = 00:11:05, memory = 7567.35 (MB), peak = 7930.07 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 11:35.62[h:]min:sec. CPU time: user 4422.78 sys 26.56 (639%). Peak memory: 8120388KB.
