Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 22 21:56:41 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: isSelect_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: onScene_menu_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: onScene_menu_reg_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: onScene_menu_reg_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.664       -9.289                      2                  510        0.140        0.000                      0                  510        4.500        0.000                       0                   193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.664       -9.289                      2                  510        0.140        0.000                      0                  510        4.500        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -4.664ns,  Total Violation       -9.289ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.664ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.610ns  (logic 9.899ns (67.753%)  route 4.711ns (32.247%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_sync_unit/v_count_reg_reg[0]_replica/Q
                         net (fo=29, routed)          0.570     6.112    vga_sync_unit/Q[0]_repN
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.236 r  vga_sync_unit/hitEnemy6_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.236    ats/ec1/hitEnemy5__1_0[0]
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.768 r  ats/ec1/hitEnemy6_carry/CO[3]
                         net (fo=1, routed)           0.000     6.768    ats/ec1/hitEnemy6_carry_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  ats/ec1/hitEnemy6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.882    ats/ec1/hitEnemy6_carry__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.216 r  ats/ec1/hitEnemy6_carry__1/O[1]
                         net (fo=4, routed)           0.699     7.915    ats/ec1/hitEnemy6_carry__1_n_6
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    12.130 r  ats/ec1/hitEnemy5__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.132    ats/ec1/hitEnemy5__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.650 r  ats/ec1/hitEnemy5__1/P[0]
                         net (fo=2, routed)           0.953    14.603    ats/ec1/hitEnemy5__1_n_105
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124    14.727 r  ats/ec1/hitEnemy4__44_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.727    ats/ec1/hitEnemy4__44_carry_i_3__0_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.277 r  ats/ec1/hitEnemy4__44_carry/CO[3]
                         net (fo=1, routed)           0.000    15.277    ats/ec1/hitEnemy4__44_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.611 r  ats/ec1/hitEnemy4__44_carry__0/O[1]
                         net (fo=1, routed)           0.865    16.477    ats/ec1/hitEnemy5__5[21]
    SLICE_X8Y28          LUT2 (Prop_lut2_I1_O)        0.303    16.780 r  ats/ec1/hitEnemy4__89_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    16.780    ats/ec1/hitEnemy4__89_carry__4_i_3__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.313 r  ats/ec1/hitEnemy4__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.313    ats/ec1/hitEnemy4__89_carry__4_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.532 f  ats/ec1/hitEnemy4__89_carry__5/O[0]
                         net (fo=1, routed)           0.886    18.418    ats/ec1/rgb_reg33_out[24]
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.295    18.713 r  ats/ec1/hitEnemy_i_3__0/O
                         net (fo=1, routed)           0.572    19.285    ats/ec1/hitEnemy_i_3__0_n_0
    SLICE_X9Y26          LUT4 (Prop_lut4_I0_O)        0.124    19.409 r  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=4, routed)           0.163    19.572    ats/ec1/hitEnemy_i_6__0_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I1_O)        0.124    19.696 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.696    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X9Y26          FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.435    14.776    ats/ec1/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)        0.031    15.032    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -19.696    
  -------------------------------------------------------------------
                         slack                                 -4.664    

Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.574ns  (logic 9.855ns (67.618%)  route 4.719ns (32.382%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  vga_sync_unit/v_count_reg_reg[1]_replica/Q
                         net (fo=30, routed)          0.788     6.391    vga_sync_unit/Q[1]_repN
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.515 r  vga_sync_unit/hitEnemy6_carry_i_3/O
                         net (fo=1, routed)           0.000     6.515    ats/ec2/hitEnemy5__1_0[1]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.065 r  ats/ec2/hitEnemy6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.065    ats/ec2/hitEnemy6_carry_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  ats/ec2/hitEnemy6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.179    ats/ec2/hitEnemy6_carry__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.418 r  ats/ec2/hitEnemy6_carry__1/O[2]
                         net (fo=71, routed)          0.801     8.219    ats/ec2/hitEnemy6_carry__1_n_5
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    12.433 r  ats/ec2/hitEnemy5__0/PCOUT[47]
                         net (fo=1, routed)           0.056    12.489    ats/ec2/hitEnemy5__0_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.007 r  ats/ec2/hitEnemy5__1/P[1]
                         net (fo=2, routed)           0.809    14.816    ats/ec2/hitEnemy5__1_n_104
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    14.940 r  ats/ec2/hitEnemy4__44_carry_i_2/O
                         net (fo=1, routed)           0.000    14.940    ats/ec2/hitEnemy4__44_carry_i_2_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.320 r  ats/ec2/hitEnemy4__44_carry/CO[3]
                         net (fo=1, routed)           0.000    15.320    ats/ec2/hitEnemy4__44_carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.643 r  ats/ec2/hitEnemy4__44_carry__0/O[1]
                         net (fo=1, routed)           0.727    16.370    ats/ec2/hitEnemy5__5[21]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306    16.676 r  ats/ec2/hitEnemy4__89_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.676    ats/ec2/hitEnemy4__89_carry__4_i_3_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.209 r  ats/ec2/hitEnemy4__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.209    ats/ec2/hitEnemy4__89_carry__4_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.448 f  ats/ec2/hitEnemy4__89_carry__5/O[2]
                         net (fo=1, routed)           0.299    17.747    ats/ec2/rgb_reg3__0[26]
    SLICE_X11Y23         LUT4 (Prop_lut4_I1_O)        0.301    18.048 f  ats/ec2/hitEnemy_i_7/O
                         net (fo=1, routed)           0.487    18.534    ats/ec2/hitEnemy_i_7_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.658 f  ats/ec2/hitEnemy_i_3/O
                         net (fo=2, routed)           0.585    19.244    ats/ec2/hitEnemy_i_3_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I0_O)        0.124    19.368 f  ats/ec2/hitEnemy_i_2/O
                         net (fo=2, routed)           0.168    19.536    ats/ec2/hitEnemy_i_6_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I0_O)        0.124    19.660 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.660    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X11Y27         FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.437    14.778    ats/ec2/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)        0.032    15.035    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -19.660    
  -------------------------------------------------------------------
                         slack                                 -4.625    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 2.093ns (22.742%)  route 7.110ns (77.258%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=138, routed)         2.880     8.416    vga_sync_unit/h_count_reg_reg[9]_1[4]
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.150     8.566 r  vga_sync_unit/fontAddress_carry_i_5__5/O
                         net (fo=3, routed)           0.669     9.234    vga_sync_unit/fontAddress_carry_i_5__5_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.326     9.560 r  vga_sync_unit/g0_b0_i_11/O
                         net (fo=1, routed)           1.012    10.573    vga_sync_unit/g0_b0_i_11_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.697 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           0.776    11.473    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124    11.597 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.813    12.410    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    12.534 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.534    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.084 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.084    cred/t2/fontAddress_carry_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.323 r  cred/t2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.959    14.282    cred/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.488    14.829    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    14.309    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/act/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 1.706ns (18.684%)  route 7.425ns (81.316%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.561     5.082    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=141, routed)         3.423     8.962    vga_sync_unit/h_count_reg_reg[9]_1[3]
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.124     9.086 f  vga_sync_unit/pixel_i_9__2/O
                         net (fo=1, routed)           0.607     9.693    vga_sync_unit/pixel_i_9__2_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  vga_sync_unit/pixel_i_5__10/O
                         net (fo=9, routed)           1.823    11.640    vga_sync_unit/pixel_i_5__10_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.764 r  vga_sync_unit/fontAddress_carry__0_i_10__2/O
                         net (fo=1, routed)           0.790    12.555    vga_sync_unit/fontAddress_carry__0_i_10__2_n_0
    SLICE_X13Y11         LUT3 (Prop_lut3_I1_O)        0.124    12.679 r  vga_sync_unit/fontAddress_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    12.679    menu/item/fontRow_reg_0[0]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.211 r  menu/item/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.211    menu/item/fontAddress_carry__0_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.433 r  menu/item/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.781    14.213    menu/act/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  menu/act/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.490    14.831    menu/act/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  menu/act/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.741    14.314    menu/act/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -14.213    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 1.679ns (18.535%)  route 7.379ns (81.465%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=78, routed)          4.479    10.011    vga_sync_unit/h_count_reg_reg[9]_1[9]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  vga_sync_unit/g0_b0_i_5/O
                         net (fo=14, routed)          1.347    11.482    vga_sync_unit/g0_b0_i_5_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.150    11.632 r  vga_sync_unit/g0_b4__0/O
                         net (fo=2, routed)           0.676    12.308    vga_sync_unit/cred/t3/fontAddress0[8]
    SLICE_X5Y37          LUT4 (Prop_lut4_I3_O)        0.326    12.634 r  vga_sync_unit/fontAddress_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000    12.634    cred/t3/fontRow_reg_1[3]
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.035 r  cred/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.035    cred/t3/fontAddress_carry__0_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 r  cred/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.878    14.135    cred/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y16         RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.493    14.834    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.317    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 2.188ns (24.283%)  route 6.823ns (75.717%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=138, routed)         2.880     8.416    vga_sync_unit/h_count_reg_reg[9]_1[4]
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.150     8.566 r  vga_sync_unit/fontAddress_carry_i_5__5/O
                         net (fo=3, routed)           0.669     9.234    vga_sync_unit/fontAddress_carry_i_5__5_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.326     9.560 r  vga_sync_unit/g0_b0_i_11/O
                         net (fo=1, routed)           1.012    10.573    vga_sync_unit/g0_b0_i_11_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.697 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           0.776    11.473    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124    11.597 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.813    12.410    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    12.534 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.534    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.084 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.084    cred/t2/fontAddress_carry_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.418 r  cred/t2/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.672    14.090    cred/t1/FontRom/ADDRBWRADDR[6]
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.488    14.829    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.745    14.308    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/act/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 1.687ns (18.745%)  route 7.313ns (81.255%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.561     5.082    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=141, routed)         3.423     8.962    vga_sync_unit/h_count_reg_reg[9]_1[3]
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.124     9.086 f  vga_sync_unit/pixel_i_9__2/O
                         net (fo=1, routed)           0.607     9.693    vga_sync_unit/pixel_i_9__2_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  vga_sync_unit/pixel_i_5__10/O
                         net (fo=9, routed)           1.710    11.527    vga_sync_unit/pixel_i_5__10_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.651 r  vga_sync_unit/fontAddress_carry_i_1__6/O
                         net (fo=3, routed)           0.817    12.468    vga_sync_unit/h_count_reg_reg[5]_8[1]
    SLICE_X13Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.592 r  vga_sync_unit/fontAddress_carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.592    menu/item/S[3]
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.993 r  menu/item/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.993    menu/item/fontAddress_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.327 r  menu/item/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.755    14.082    menu/act/FontRom/ADDRBWRADDR[4]
    RAMB18_X0Y4          RAMB18E1                                     r  menu/act/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.490    14.831    menu/act/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  menu/act/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.745    14.310    menu/act/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 1.944ns (21.646%)  route 7.037ns (78.354%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=138, routed)         2.880     8.416    vga_sync_unit/h_count_reg_reg[9]_1[4]
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.150     8.566 r  vga_sync_unit/fontAddress_carry_i_5__5/O
                         net (fo=3, routed)           0.669     9.234    vga_sync_unit/fontAddress_carry_i_5__5_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.326     9.560 r  vga_sync_unit/g0_b0_i_11/O
                         net (fo=1, routed)           1.012    10.573    vga_sync_unit/g0_b0_i_11_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.697 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           0.776    11.473    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124    11.597 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.813    12.410    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    12.534 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.534    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.174 r  cred/t2/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.886    14.060    cred/t1/FontRom/ADDRBWRADDR[4]
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.488    14.829    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748    14.305    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/act/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 1.592ns (17.764%)  route 7.370ns (82.236%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.561     5.082    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=141, routed)         3.423     8.962    vga_sync_unit/h_count_reg_reg[9]_1[3]
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.124     9.086 f  vga_sync_unit/pixel_i_9__2/O
                         net (fo=1, routed)           0.607     9.693    vga_sync_unit/pixel_i_9__2_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  vga_sync_unit/pixel_i_5__10/O
                         net (fo=9, routed)           1.710    11.527    vga_sync_unit/pixel_i_5__10_n_0
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.651 r  vga_sync_unit/fontAddress_carry_i_1__6/O
                         net (fo=3, routed)           0.817    12.468    vga_sync_unit/h_count_reg_reg[5]_8[1]
    SLICE_X13Y10         LUT2 (Prop_lut2_I0_O)        0.124    12.592 r  vga_sync_unit/fontAddress_carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.592    menu/item/S[3]
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.993 r  menu/item/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.993    menu/item/fontAddress_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.232 r  menu/item/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.812    14.044    menu/act/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y4          RAMB18E1                                     r  menu/act/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.490    14.831    menu/act/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  menu/act/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.744    14.311    menu/act/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.076ns (23.158%)  route 6.888ns (76.842%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=138, routed)         2.880     8.416    vga_sync_unit/h_count_reg_reg[9]_1[4]
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.150     8.566 r  vga_sync_unit/fontAddress_carry_i_5__5/O
                         net (fo=3, routed)           0.669     9.234    vga_sync_unit/fontAddress_carry_i_5__5_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.326     9.560 r  vga_sync_unit/g0_b0_i_11/O
                         net (fo=1, routed)           1.012    10.573    vga_sync_unit/g0_b0_i_11_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.124    10.697 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           0.776    11.473    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124    11.597 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.813    12.410    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.124    12.534 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.534    cred/t2/fontRow_reg_0[1]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.084 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.084    cred/t2/fontAddress_carry_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.306 r  cred/t2/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.738    14.044    cred/t1/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.488    14.829    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741    14.312    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  0.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.591     1.474    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line66/rightshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.087     1.702    nolabel_line66/rightshiftreg_reg_n_0_[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.747 r  nolabel_line66/rightshiftreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    nolabel_line66/rightshiftreg[0]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.860     1.987    nolabel_line66/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[0]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     1.607    nolabel_line66/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nolabel_line66/bitcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/bitcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.591     1.474    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  nolabel_line66/bitcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line66/bitcounter_reg[0]/Q
                         net (fo=4, routed)           0.098     1.713    nolabel_line66/bitcounter_reg_n_0_[0]
    SLICE_X2Y14          LUT4 (Prop_lut4_I1_O)        0.048     1.761 r  nolabel_line66/bitcounter[3]_i_3__0/O
                         net (fo=1, routed)           0.000     1.761    nolabel_line66/p_0_in__0[3]
    SLICE_X2Y14          FDRE                                         r  nolabel_line66/bitcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     1.988    nolabel_line66/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  nolabel_line66/bitcounter_reg[3]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.131     1.618    nolabel_line66/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/t1/FontRom/fontRow_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.862%)  route 0.242ns (63.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.564     1.447    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga_sync_unit/v_count_reg_reg[3]_replica_3/Q
                         net (fo=25, routed)          0.242     1.830    menu/t1/FontRom/Q[3]_repN_3_alias
    RAMB18_X0Y5          RAMB18E1                                     r  menu/t1/FontRom/fontRow_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.873     2.001    menu/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  menu/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.686    menu/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 nolabel_line66/bitcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/bitcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.591     1.474    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  nolabel_line66/bitcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line66/bitcounter_reg[0]/Q
                         net (fo=4, routed)           0.098     1.713    nolabel_line66/bitcounter_reg_n_0_[0]
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.758 r  nolabel_line66/bitcounter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.758    nolabel_line66/p_0_in__0[2]
    SLICE_X2Y14          FDRE                                         r  nolabel_line66/bitcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     1.988    nolabel_line66/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  nolabel_line66/bitcounter_reg[2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.607    nolabel_line66/bitcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.305%)  route 0.128ns (40.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.590     1.473    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=12, routed)          0.128     1.742    receiver_unit/sel0[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  receiver_unit/TxData[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    receiver_unit_n_8
    SLICE_X2Y16          FDRE                                         r  TxData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  TxData_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     1.607    TxData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.129%)  route 0.129ns (40.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga_sync_unit/v_count_reg_reg[0]_replica/Q
                         net (fo=29, routed)          0.129     1.715    vga_sync_unit/Q[0]_repN
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.760    vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.831     1.958    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.121     1.579    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.591     1.474    nolabel_line66/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  nolabel_line66/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.107     1.745    nolabel_line66/rightshiftreg_reg_n_0_[0]
    SLICE_X0Y15          FDSE                                         r  nolabel_line66/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.860     1.987    nolabel_line66/clk_IBUF_BUFG
    SLICE_X0Y15          FDSE                                         r  nolabel_line66/TxD_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y15          FDSE (Hold_fdse_C_D)         0.070     1.558    nolabel_line66/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 receiver_unit/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.880%)  route 0.143ns (43.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.582     1.465    receiver_unit/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  receiver_unit/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  receiver_unit/bitcounter_reg[2]/Q
                         net (fo=3, routed)           0.143     1.749    receiver_unit/bitcounter_reg__0[2]
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.048     1.797 r  receiver_unit/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.797    receiver_unit/nextstate_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  receiver_unit/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.850     1.977    receiver_unit/clk_IBUF_BUFG
    SLICE_X2Y24          FDRE                                         r  receiver_unit/nextstate_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131     1.609    receiver_unit/nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t1/FontRom/fontRow_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.858%)  route 0.288ns (67.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.443    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga_sync_unit/v_count_reg_reg[2]_replica_3/Q
                         net (fo=11, routed)          0.288     1.872    ats/t1/FontRom/Q[2]_repN_3_alias
    RAMB18_X0Y8          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.863     1.991    ats/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  ats/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.676    ats/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.588     1.471    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  receiver_unit/rxshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  receiver_unit/rxshiftreg_reg[7]/Q
                         net (fo=9, routed)           0.169     1.782    receiver_unit/sel0[6]
    SLICE_X3Y16          FDRE                                         r  receiver_unit/rxshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     1.986    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  receiver_unit/rxshiftreg_reg[6]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.075     1.583    receiver_unit/rxshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   ats/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   ats/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0   menu/spare/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5   menu/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5   menu/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  cred/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  cred/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  cred/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15  cred/t5/FontRom/fontRow_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11   menu/item/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14   menu/t1/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11   menu/act/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   menu/fight/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12  vga_sync_unit/pixel_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12  vga_sync_unit/pixel_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  vga_sync_unit/v_count_reg_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y13  vga_sync_unit/v_count_reg_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y13   vga_sync_unit/v_count_reg_reg[1]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11   vga_sync_unit/v_count_reg_reg[1]_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y15   TxData_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   TxData_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   TxData_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   TxData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   TxData_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   TxData_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   TxData_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y16   TxData_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y5   ats/newHealth_reg[0]/C



