<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1749032861" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/mic_to_led_pc.dcp">
  <File Type="PA-TCL" Name="mic_to_led_pc.tcl"/>
  <File Type="REPORTS-TCL" Name="mic_to_led_pc_reports.tcl"/>
  <File Type="RDS-RDS" Name="mic_to_led_pc.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="mic_to_led_pc_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="mic_to_led_pc_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="mic_to_led_pc_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="mic_to_led_pc.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="mic_to_led_pc_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="mic_to_led_pc_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../a7_mic_anlog_dig_3/a7_mic_anlog_dig_3.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci"/>
        <Attr Name="ImportTime" Val="1748596158"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/adc_to_fifo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../a7_mic_anlog_dig_3/a7_mic_anlog_dig_3.srcs/sources_1/new/adc_to_fifo.v"/>
        <Attr Name="ImportTime" Val="1748609963"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/adc_to_processing.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/adc_to_uart2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../a7_mic_anlog_dig_3/a7_mic_anlog_dig_3.srcs/sources_1/new/adc_to_uart2.v"/>
        <Attr Name="ImportTime" Val="1748604504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/fifo_to_uart.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../a7_mic_anlog_dig_3/a7_mic_anlog_dig_3.srcs/sources_1/new/fifo_to_uart.v"/>
        <Attr Name="ImportTime" Val="1748604855"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/FPGA_Sound_Analysis/mic_to_led.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../a7_mic_anlog_dig_3/a7_mic_anlog_dig_3.srcs/sources_1/imports/FPGA_Sound_Analysis/mic_to_led.v"/>
        <Attr Name="ImportTime" Val="1747812484"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/FPGA_Sound_Analysis/uart.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../a7_mic_anlog_dig_3/a7_mic_anlog_dig_3.srcs/sources_1/imports/FPGA_Sound_Analysis/uart.v"/>
        <Attr Name="ImportTime" Val="1748607948"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/FPGA_Sound_Analysis/mic_to_led_pc.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../a7_mic_anlog_dig_3/a7_mic_anlog_dig_3.srcs/sources_1/imports/FPGA_Sound_Analysis/mic_to_led_pc.v"/>
        <Attr Name="ImportTime" Val="1748604989"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/processing_to_fifo.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="mic_to_led_pc"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/CMOD_A7_35T/Cmod-A7-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../a7_mic_anlog_dig_3/a7_mic_anlog_dig_3.srcs/constrs_1/imports/CMOD_A7_35T/Cmod-A7-Master.xdc"/>
        <Attr Name="ImportTime" Val="1748596321"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/mic_to_led_pc.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="cordic_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_generator_0"/>
</GenRun>
