# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 311 \
    name x_hat_z_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_15 \
    op interface \
    ports { x_hat_z_15_address0 { O 3 vector } x_hat_z_15_ce0 { O 1 bit } x_hat_z_15_we0 { O 1 bit } x_hat_z_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 312 \
    name x_hat_z_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_14 \
    op interface \
    ports { x_hat_z_14_address0 { O 3 vector } x_hat_z_14_ce0 { O 1 bit } x_hat_z_14_we0 { O 1 bit } x_hat_z_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 313 \
    name x_hat_z_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_13 \
    op interface \
    ports { x_hat_z_13_address0 { O 3 vector } x_hat_z_13_ce0 { O 1 bit } x_hat_z_13_we0 { O 1 bit } x_hat_z_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 314 \
    name x_hat_z_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_12 \
    op interface \
    ports { x_hat_z_12_address0 { O 3 vector } x_hat_z_12_ce0 { O 1 bit } x_hat_z_12_we0 { O 1 bit } x_hat_z_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 315 \
    name x_hat_z_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_11 \
    op interface \
    ports { x_hat_z_11_address0 { O 3 vector } x_hat_z_11_ce0 { O 1 bit } x_hat_z_11_we0 { O 1 bit } x_hat_z_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 316 \
    name x_hat_z_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_10 \
    op interface \
    ports { x_hat_z_10_address0 { O 3 vector } x_hat_z_10_ce0 { O 1 bit } x_hat_z_10_we0 { O 1 bit } x_hat_z_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 317 \
    name x_hat_z_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_9 \
    op interface \
    ports { x_hat_z_9_address0 { O 3 vector } x_hat_z_9_ce0 { O 1 bit } x_hat_z_9_we0 { O 1 bit } x_hat_z_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 318 \
    name x_hat_z_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_8 \
    op interface \
    ports { x_hat_z_8_address0 { O 3 vector } x_hat_z_8_ce0 { O 1 bit } x_hat_z_8_we0 { O 1 bit } x_hat_z_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 319 \
    name x_hat_z_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_7 \
    op interface \
    ports { x_hat_z_7_address0 { O 3 vector } x_hat_z_7_ce0 { O 1 bit } x_hat_z_7_we0 { O 1 bit } x_hat_z_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 320 \
    name x_hat_z_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_6 \
    op interface \
    ports { x_hat_z_6_address0 { O 3 vector } x_hat_z_6_ce0 { O 1 bit } x_hat_z_6_we0 { O 1 bit } x_hat_z_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 321 \
    name x_hat_z_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_5 \
    op interface \
    ports { x_hat_z_5_address0 { O 3 vector } x_hat_z_5_ce0 { O 1 bit } x_hat_z_5_we0 { O 1 bit } x_hat_z_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 322 \
    name x_hat_z_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_4 \
    op interface \
    ports { x_hat_z_4_address0 { O 3 vector } x_hat_z_4_ce0 { O 1 bit } x_hat_z_4_we0 { O 1 bit } x_hat_z_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 323 \
    name x_hat_z_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_3 \
    op interface \
    ports { x_hat_z_3_address0 { O 3 vector } x_hat_z_3_ce0 { O 1 bit } x_hat_z_3_we0 { O 1 bit } x_hat_z_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 324 \
    name x_hat_z_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_2 \
    op interface \
    ports { x_hat_z_2_address0 { O 3 vector } x_hat_z_2_ce0 { O 1 bit } x_hat_z_2_we0 { O 1 bit } x_hat_z_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 325 \
    name x_hat_z_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z_1 \
    op interface \
    ports { x_hat_z_1_address0 { O 3 vector } x_hat_z_1_ce0 { O 1 bit } x_hat_z_1_we0 { O 1 bit } x_hat_z_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 326 \
    name x_hat_z \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename x_hat_z \
    op interface \
    ports { x_hat_z_address0 { O 3 vector } x_hat_z_ce0 { O 1 bit } x_hat_z_we0 { O 1 bit } x_hat_z_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 327 \
    name x_hat \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat \
    op interface \
    ports { x_hat_address0 { O 3 vector } x_hat_ce0 { O 1 bit } x_hat_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 328 \
    name x_hat_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_1 \
    op interface \
    ports { x_hat_1_address0 { O 3 vector } x_hat_1_ce0 { O 1 bit } x_hat_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 329 \
    name x_hat_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_2 \
    op interface \
    ports { x_hat_2_address0 { O 3 vector } x_hat_2_ce0 { O 1 bit } x_hat_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 330 \
    name x_hat_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_3 \
    op interface \
    ports { x_hat_3_address0 { O 3 vector } x_hat_3_ce0 { O 1 bit } x_hat_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 331 \
    name x_hat_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_4 \
    op interface \
    ports { x_hat_4_address0 { O 3 vector } x_hat_4_ce0 { O 1 bit } x_hat_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 332 \
    name x_hat_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_5 \
    op interface \
    ports { x_hat_5_address0 { O 3 vector } x_hat_5_ce0 { O 1 bit } x_hat_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 333 \
    name x_hat_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_6 \
    op interface \
    ports { x_hat_6_address0 { O 3 vector } x_hat_6_ce0 { O 1 bit } x_hat_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 334 \
    name x_hat_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_7 \
    op interface \
    ports { x_hat_7_address0 { O 3 vector } x_hat_7_ce0 { O 1 bit } x_hat_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 335 \
    name x_hat_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_8 \
    op interface \
    ports { x_hat_8_address0 { O 3 vector } x_hat_8_ce0 { O 1 bit } x_hat_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 336 \
    name x_hat_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_9 \
    op interface \
    ports { x_hat_9_address0 { O 3 vector } x_hat_9_ce0 { O 1 bit } x_hat_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 337 \
    name x_hat_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_10 \
    op interface \
    ports { x_hat_10_address0 { O 3 vector } x_hat_10_ce0 { O 1 bit } x_hat_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 338 \
    name x_hat_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_11 \
    op interface \
    ports { x_hat_11_address0 { O 3 vector } x_hat_11_ce0 { O 1 bit } x_hat_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 339 \
    name x_hat_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_12 \
    op interface \
    ports { x_hat_12_address0 { O 3 vector } x_hat_12_ce0 { O 1 bit } x_hat_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 340 \
    name x_hat_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_13 \
    op interface \
    ports { x_hat_13_address0 { O 3 vector } x_hat_13_ce0 { O 1 bit } x_hat_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 341 \
    name x_hat_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_14 \
    op interface \
    ports { x_hat_14_address0 { O 3 vector } x_hat_14_ce0 { O 1 bit } x_hat_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 342 \
    name x_hat_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_15 \
    op interface \
    ports { x_hat_15_address0 { O 3 vector } x_hat_15_ce0 { O 1 bit } x_hat_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 343 \
    name z \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z \
    op interface \
    ports { z_address0 { O 3 vector } z_ce0 { O 1 bit } z_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 344 \
    name z_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_1 \
    op interface \
    ports { z_1_address0 { O 3 vector } z_1_ce0 { O 1 bit } z_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 345 \
    name z_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_2 \
    op interface \
    ports { z_2_address0 { O 3 vector } z_2_ce0 { O 1 bit } z_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 346 \
    name z_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_3 \
    op interface \
    ports { z_3_address0 { O 3 vector } z_3_ce0 { O 1 bit } z_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 347 \
    name z_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_4 \
    op interface \
    ports { z_4_address0 { O 3 vector } z_4_ce0 { O 1 bit } z_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 348 \
    name z_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_5 \
    op interface \
    ports { z_5_address0 { O 3 vector } z_5_ce0 { O 1 bit } z_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 349 \
    name z_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_6 \
    op interface \
    ports { z_6_address0 { O 3 vector } z_6_ce0 { O 1 bit } z_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 350 \
    name z_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_7 \
    op interface \
    ports { z_7_address0 { O 3 vector } z_7_ce0 { O 1 bit } z_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 351 \
    name z_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_8 \
    op interface \
    ports { z_8_address0 { O 3 vector } z_8_ce0 { O 1 bit } z_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 352 \
    name z_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_9 \
    op interface \
    ports { z_9_address0 { O 3 vector } z_9_ce0 { O 1 bit } z_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 353 \
    name z_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_10 \
    op interface \
    ports { z_10_address0 { O 3 vector } z_10_ce0 { O 1 bit } z_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 354 \
    name z_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_11 \
    op interface \
    ports { z_11_address0 { O 3 vector } z_11_ce0 { O 1 bit } z_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 355 \
    name z_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_12 \
    op interface \
    ports { z_12_address0 { O 3 vector } z_12_ce0 { O 1 bit } z_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 356 \
    name z_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_13 \
    op interface \
    ports { z_13_address0 { O 3 vector } z_13_ce0 { O 1 bit } z_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 357 \
    name z_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_14 \
    op interface \
    ports { z_14_address0 { O 3 vector } z_14_ce0 { O 1 bit } z_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 358 \
    name z_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename z_15 \
    op interface \
    ports { z_15_address0 { O 3 vector } z_15_ce0 { O 1 bit } z_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name chunk \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_chunk \
    op interface \
    ports { chunk { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName krnl_bp_flow_control_loop_pipe_sequential_init_U
set CompName krnl_bp_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix krnl_bp_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


