# pipeline-cpu
using verilog to implement pipeline cpu (5 steps pipeline: Instruction fetch(IF), Instruction decode(ID), execute(EXE),memory(MEM),write back(WB))
