{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606984433777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606984433797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 11:33:52 2020 " "Processing started: Thu Dec 03 11:33:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606984433797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984433797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_synthesizer_v1_2_1 -c digital_synthesizer_v1_2_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_synthesizer_v1_2_1 -c digital_synthesizer_v1_2_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984433797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606984436277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606984436277 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 noise_sum.v(29) " "Verilog HDL Expression warning at noise_sum.v(29): truncated literal to match 9 bits" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1606984474713 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_sum.v(46) " "Verilog HDL warning at noise_sum.v(46): extended using \"x\" or \"z\"" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_sum.v(55) " "Verilog HDL warning at noise_sum.v(55): extended using \"x\" or \"z\"" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_sum.v(50) " "Verilog HDL information at noise_sum.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606984474715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/noise_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file src/noise_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_sum " "Found entity 1: noise_sum" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984474720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984474720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(29) " "Verilog HDL warning at signal_mux.v(29): extended using \"x\" or \"z\"" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474783 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(42) " "Verilog HDL warning at signal_mux.v(42): extended using \"x\" or \"z\"" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474783 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(72) " "Verilog HDL warning at signal_mux.v(72): extended using \"x\" or \"z\"" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "signal_mux.v(34) " "Verilog HDL information at signal_mux.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606984474784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signal_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/signal_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_mux " "Found entity 1: signal_mux" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984474786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984474786 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(107) " "Verilog HDL warning at PSK_phase_accum.v(107): extended using \"x\" or \"z\"" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474891 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(117) " "Verilog HDL warning at PSK_phase_accum.v(117): extended using \"x\" or \"z\"" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474891 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(372) " "Verilog HDL warning at PSK_phase_accum.v(372): extended using \"x\" or \"z\"" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PSK_phase_accum.v(113) " "Verilog HDL information at PSK_phase_accum.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606984474893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/psk_phase_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file src/psk_phase_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSK_phase_accum " "Found entity 1: PSK_phase_accum" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984474895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984474895 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(47) " "Verilog HDL warning at output_reg.v(47): extended using \"x\" or \"z\"" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474996 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(57) " "Verilog HDL warning at output_reg.v(57): extended using \"x\" or \"z\"" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(102) " "Verilog HDL warning at output_reg.v(102): extended using \"x\" or \"z\"" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(116) " "Verilog HDL warning at output_reg.v(116): extended using \"x\" or \"z\"" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984474998 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "output_reg.v(54) " "Verilog HDL information at output_reg.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606984474998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_reg " "Found entity 1: output_reg" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984475001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984475001 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(93) " "Verilog HDL warning at noise_generator.v(93): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(94) " "Verilog HDL warning at noise_generator.v(94): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(95) " "Verilog HDL warning at noise_generator.v(95): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(96) " "Verilog HDL warning at noise_generator.v(96): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(97) " "Verilog HDL warning at noise_generator.v(97): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(98) " "Verilog HDL warning at noise_generator.v(98): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(99) " "Verilog HDL warning at noise_generator.v(99): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(100) " "Verilog HDL warning at noise_generator.v(100): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(101) " "Verilog HDL warning at noise_generator.v(101): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(102) " "Verilog HDL warning at noise_generator.v(102): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(103) " "Verilog HDL warning at noise_generator.v(103): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(104) " "Verilog HDL warning at noise_generator.v(104): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(132) " "Verilog HDL warning at noise_generator.v(132): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(133) " "Verilog HDL warning at noise_generator.v(133): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(134) " "Verilog HDL warning at noise_generator.v(134): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(135) " "Verilog HDL warning at noise_generator.v(135): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(136) " "Verilog HDL warning at noise_generator.v(136): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(137) " "Verilog HDL warning at noise_generator.v(137): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(138) " "Verilog HDL warning at noise_generator.v(138): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(139) " "Verilog HDL warning at noise_generator.v(139): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(140) " "Verilog HDL warning at noise_generator.v(140): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(141) " "Verilog HDL warning at noise_generator.v(141): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(142) " "Verilog HDL warning at noise_generator.v(142): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(143) " "Verilog HDL warning at noise_generator.v(143): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(231) " "Verilog HDL warning at noise_generator.v(231): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 231 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(232) " "Verilog HDL warning at noise_generator.v(232): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 232 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(233) " "Verilog HDL warning at noise_generator.v(233): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(234) " "Verilog HDL warning at noise_generator.v(234): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(235) " "Verilog HDL warning at noise_generator.v(235): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(236) " "Verilog HDL warning at noise_generator.v(236): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(237) " "Verilog HDL warning at noise_generator.v(237): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(238) " "Verilog HDL warning at noise_generator.v(238): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(239) " "Verilog HDL warning at noise_generator.v(239): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(240) " "Verilog HDL warning at noise_generator.v(240): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475598 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(241) " "Verilog HDL warning at noise_generator.v(241): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475598 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(242) " "Verilog HDL warning at noise_generator.v(242): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 242 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984475598 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_generator.v(108) " "Verilog HDL information at noise_generator.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606984475598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_generator " "Found entity 1: noise_generator" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984475600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984475600 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(105) " "Verilog HDL warning at LFM_phase_accum.v(105): extended using \"x\" or \"z\"" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984476160 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(115) " "Verilog HDL warning at LFM_phase_accum.v(115): extended using \"x\" or \"z\"" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984476160 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(378) " "Verilog HDL warning at LFM_phase_accum.v(378): extended using \"x\" or \"z\"" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 378 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606984476162 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFM_phase_accum.v(111) " "Verilog HDL information at LFM_phase_accum.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606984476162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfm_phase_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lfm_phase_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFM_phase_accum " "Found entity 1: LFM_phase_accum" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984476164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984476164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/digital_synthesizer_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/digital_synthesizer_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_synthesizer_v1 " "Found entity 1: digital_synthesizer_v1" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984476177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984476177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ip_cores/ROM.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984476259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984476259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ip_cores/fifo.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984476332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984476332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/div2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/div2.v" { { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "ip_cores/div2.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/div2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984476420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984476420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/div1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/div1.v" { { "Info" "ISGN_ENTITY_NAME" "1 div1 " "Found entity 1: div1" {  } { { "ip_cores/div1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/div1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984476479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984476479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_synthesizer_v1 " "Elaborating entity \"digital_synthesizer_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606984478062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFM_phase_accum LFM_phase_accum:LFM_phase_accum " "Elaborating entity \"LFM_phase_accum\" for hierarchy \"LFM_phase_accum:LFM_phase_accum\"" {  } { { "src/digital_synthesizer_v1.v" "LFM_phase_accum" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984478178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dlt_step_div LFM_phase_accum.v(91) " "Verilog HDL or VHDL warning at LFM_phase_accum.v(91): object \"dlt_step_div\" assigned a value but never read" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606984478332 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 22 LFM_phase_accum.v(194) " "Verilog HDL assignment warning at LFM_phase_accum.v(194): truncated value with size 24 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478332 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LFM_phase_accum.v(212) " "Verilog HDL assignment warning at LFM_phase_accum.v(212): truncated value with size 32 to match size of target (5)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478333 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LFM_phase_accum.v(217) " "Verilog HDL assignment warning at LFM_phase_accum.v(217): truncated value with size 32 to match size of target (5)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478333 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LFM_phase_accum.v(245) " "Verilog HDL assignment warning at LFM_phase_accum.v(245): truncated value with size 32 to match size of target (12)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478333 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LFM_phase_accum.v(256) " "Verilog HDL assignment warning at LFM_phase_accum.v(256): truncated value with size 32 to match size of target (12)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478334 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LFM_phase_accum.v(259) " "Verilog HDL assignment warning at LFM_phase_accum.v(259): truncated value with size 32 to match size of target (12)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478334 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LFM_phase_accum.v(275) " "Verilog HDL assignment warning at LFM_phase_accum.v(275): truncated value with size 32 to match size of target (12)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478334 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LFM_phase_accum.v(278) " "Verilog HDL assignment warning at LFM_phase_accum.v(278): truncated value with size 32 to match size of target (12)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478335 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(295) " "Verilog HDL assignment warning at LFM_phase_accum.v(295): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478335 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(301) " "Verilog HDL assignment warning at LFM_phase_accum.v(301): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478336 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LFM_phase_accum.v(302) " "Verilog HDL assignment warning at LFM_phase_accum.v(302): truncated value with size 32 to match size of target (6)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478336 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(308) " "Verilog HDL assignment warning at LFM_phase_accum.v(308): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478337 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LFM_phase_accum.v(309) " "Verilog HDL assignment warning at LFM_phase_accum.v(309): truncated value with size 32 to match size of target (6)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478337 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(315) " "Verilog HDL assignment warning at LFM_phase_accum.v(315): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478337 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LFM_phase_accum.v(316) " "Verilog HDL assignment warning at LFM_phase_accum.v(316): truncated value with size 32 to match size of target (6)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478337 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(322) " "Verilog HDL assignment warning at LFM_phase_accum.v(322): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478337 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LFM_phase_accum.v(323) " "Verilog HDL assignment warning at LFM_phase_accum.v(323): truncated value with size 32 to match size of target (6)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478338 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(329) " "Verilog HDL assignment warning at LFM_phase_accum.v(329): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478338 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LFM_phase_accum.v(330) " "Verilog HDL assignment warning at LFM_phase_accum.v(330): truncated value with size 32 to match size of target (6)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478338 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(336) " "Verilog HDL assignment warning at LFM_phase_accum.v(336): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478338 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LFM_phase_accum.v(337) " "Verilog HDL assignment warning at LFM_phase_accum.v(337): truncated value with size 32 to match size of target (6)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478338 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(343) " "Verilog HDL assignment warning at LFM_phase_accum.v(343): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478339 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LFM_phase_accum.v(344) " "Verilog HDL assignment warning at LFM_phase_accum.v(344): truncated value with size 32 to match size of target (6)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478339 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(350) " "Verilog HDL assignment warning at LFM_phase_accum.v(350): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478339 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LFM_phase_accum.v(351) " "Verilog HDL assignment warning at LFM_phase_accum.v(351): truncated value with size 32 to match size of target (6)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478339 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(357) " "Verilog HDL assignment warning at LFM_phase_accum.v(357): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478339 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LFM_phase_accum.v(358) " "Verilog HDL assignment warning at LFM_phase_accum.v(358): truncated value with size 32 to match size of target (6)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478340 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(363) " "Verilog HDL assignment warning at LFM_phase_accum.v(363): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478340 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 22 LFM_phase_accum.v(370) " "Verilog HDL assignment warning at LFM_phase_accum.v(370): truncated value with size 27 to match size of target (22)" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984478340 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div1 div1:div1_LFM " "Elaborating entity \"div1\" for hierarchy \"div1:div1_LFM\"" {  } { { "src/digital_synthesizer_v1.v" "div1_LFM" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984478379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ip_cores/div1.v" "LPM_DIVIDE_component" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/div1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984478761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ip_cores/div1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/div1.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984478780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984478780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984478780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984478780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 16 " "Parameter \"lpm_pipeline\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984478780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984478780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 25 " "Parameter \"lpm_widthd\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984478780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 40 " "Parameter \"lpm_widthn\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984478780 ""}  } { { "ip_cores/div1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/div1.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984478780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gvu " "Found entity 1: lpm_divide_gvu" {  } { { "db/lpm_divide_gvu.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/lpm_divide_gvu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984479109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984479109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_gvu div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated " "Elaborating entity \"lpm_divide_gvu\" for hierarchy \"div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984479111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_eai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_eai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_eai " "Found entity 1: sign_div_unsign_eai" {  } { { "db/sign_div_unsign_eai.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/sign_div_unsign_eai.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984479170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984479170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_eai div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider " "Elaborating entity \"sign_div_unsign_eai\" for hierarchy \"div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\"" {  } { { "db/lpm_divide_gvu.tdf" "divider" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/lpm_divide_gvu.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984479172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1ff " "Found entity 1: alt_u_div_1ff" {  } { { "db/alt_u_div_1ff.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/alt_u_div_1ff.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984479855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984479855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_1ff div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider " "Elaborating entity \"alt_u_div_1ff\" for hierarchy \"div1:div1_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\"" {  } { { "db/sign_div_unsign_eai.tdf" "divider" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/sign_div_unsign_eai.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984479858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div2 div2:div2_LFM " "Elaborating entity \"div2\" for hierarchy \"div2:div2_LFM\"" {  } { { "src/digital_synthesizer_v1.v" "div2_LFM" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984480132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ip_cores/div2.v" "LPM_DIVIDE_component" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/div2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984480222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ip_cores/div2.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/div2.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984480230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984480230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984480230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984480230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 23 " "Parameter \"lpm_pipeline\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984480230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984480230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 48 " "Parameter \"lpm_widthd\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984480230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 23 " "Parameter \"lpm_widthn\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984480230 ""}  } { { "ip_cores/div2.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/div2.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984480230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kvu " "Found entity 1: lpm_divide_kvu" {  } { { "db/lpm_divide_kvu.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/lpm_divide_kvu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984480486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984480486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_kvu div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated " "Elaborating entity \"lpm_divide_kvu\" for hierarchy \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984480488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_pai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_pai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_pai " "Found entity 1: sign_div_unsign_pai" {  } { { "db/sign_div_unsign_pai.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/sign_div_unsign_pai.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984480592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984480592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_pai div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider " "Elaborating entity \"sign_div_unsign_pai\" for hierarchy \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\"" {  } { { "db/lpm_divide_kvu.tdf" "divider" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/lpm_divide_kvu.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984480596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_off.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_off.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_off " "Found entity 1: alt_u_div_off" {  } { { "db/alt_u_div_off.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/alt_u_div_off.tdf" 52 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984481529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984481529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_off div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider " "Elaborating entity \"alt_u_div_off\" for hierarchy \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\"" {  } { { "db/sign_div_unsign_pai.tdf" "divider" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/sign_div_unsign_pai.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984481532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSK_phase_accum PSK_phase_accum:PSK_phase_accum " "Elaborating entity \"PSK_phase_accum\" for hierarchy \"PSK_phase_accum:PSK_phase_accum\"" {  } { { "src/digital_synthesizer_v1.v" "PSK_phase_accum" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984481907 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delite_cnt PSK_phase_accum.v(103) " "Verilog HDL or VHDL warning at PSK_phase_accum.v(103): object \"delite_cnt\" assigned a value but never read" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606984482144 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PSK_phase_accum.v(211) " "Verilog HDL assignment warning at PSK_phase_accum.v(211): truncated value with size 32 to match size of target (5)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482144 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PSK_phase_accum.v(215) " "Verilog HDL assignment warning at PSK_phase_accum.v(215): truncated value with size 32 to match size of target (5)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482144 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PSK_phase_accum.v(253) " "Verilog HDL assignment warning at PSK_phase_accum.v(253): truncated value with size 32 to match size of target (12)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482144 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PSK_phase_accum.v(296) " "Verilog HDL assignment warning at PSK_phase_accum.v(296): truncated value with size 32 to match size of target (6)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482145 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PSK_phase_accum.v(302) " "Verilog HDL assignment warning at PSK_phase_accum.v(302): truncated value with size 32 to match size of target (6)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482145 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PSK_phase_accum.v(308) " "Verilog HDL assignment warning at PSK_phase_accum.v(308): truncated value with size 32 to match size of target (6)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482145 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PSK_phase_accum.v(314) " "Verilog HDL assignment warning at PSK_phase_accum.v(314): truncated value with size 32 to match size of target (6)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482145 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PSK_phase_accum.v(320) " "Verilog HDL assignment warning at PSK_phase_accum.v(320): truncated value with size 32 to match size of target (6)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482145 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PSK_phase_accum.v(326) " "Verilog HDL assignment warning at PSK_phase_accum.v(326): truncated value with size 32 to match size of target (6)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482145 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PSK_phase_accum.v(332) " "Verilog HDL assignment warning at PSK_phase_accum.v(332): truncated value with size 32 to match size of target (6)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482145 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PSK_phase_accum.v(338) " "Verilog HDL assignment warning at PSK_phase_accum.v(338): truncated value with size 32 to match size of target (6)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482146 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PSK_phase_accum.v(344) " "Verilog HDL assignment warning at PSK_phase_accum.v(344): truncated value with size 32 to match size of target (6)" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984482146 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_mux signal_mux:signal_mux " "Elaborating entity \"signal_mux\" for hierarchy \"signal_mux:signal_mux\"" {  } { { "src/digital_synthesizer_v1.v" "signal_mux" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984482359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "src/digital_synthesizer_v1.v" "ROM" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984482394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "ip_cores/ROM.v" "altsyncram_component" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984483196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "ip_cores/ROM.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984483238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Quartus/sin_points_look_UP_table_creator/sin.hex " "Parameter \"init_file\" = \"../../Quartus/sin_points_look_UP_table_creator/sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984483239 ""}  } { { "ip_cores/ROM.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984483239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehj1 " "Found entity 1: altsyncram_ehj1" {  } { { "db/altsyncram_ehj1.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_ehj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984483540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984483540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehj1 ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_ehj1:auto_generated " "Elaborating entity \"altsyncram_ehj1\" for hierarchy \"ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_ehj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984483542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_generator noise_generator:noise_generator " "Elaborating entity \"noise_generator\" for hierarchy \"noise_generator:noise_generator\"" {  } { { "src/digital_synthesizer_v1.v" "noise_generator" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984483616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_sum noise_sum:noise_sum " "Elaborating entity \"noise_sum\" for hierarchy \"noise_sum:noise_sum\"" {  } { { "src/digital_synthesizer_v1.v" "noise_sum" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984483725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo\"" {  } { { "src/digital_synthesizer_v1.v" "fifo" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984483854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip_cores/fifo.v" "scfifo_component" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/fifo.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984484803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip_cores/fifo.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/fifo.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984484836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984484837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984484837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984484837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984484837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984484837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984484837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984484837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984484837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984484837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984484837 ""}  } { { "ip_cores/fifo.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/fifo.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984484837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d281.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d281 " "Found entity 1: scfifo_d281" {  } { { "db/scfifo_d281.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/scfifo_d281.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984485032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984485032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d281 fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated " "Elaborating entity \"scfifo_d281\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984485035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q71 " "Found entity 1: a_dpfifo_0q71" {  } { { "db/a_dpfifo_0q71.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_dpfifo_0q71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984485085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984485085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q71 fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo " "Elaborating entity \"a_dpfifo_0q71\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\"" {  } { { "db/scfifo_d281.tdf" "dpfifo" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/scfifo_d281.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984485088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66e " "Found entity 1: a_fefifo_66e" {  } { { "db/a_fefifo_66e.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_fefifo_66e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984485169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984485169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66e fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|a_fefifo_66e:fifo_state " "Elaborating entity \"a_fefifo_66e\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|a_fefifo_66e:fifo_state\"" {  } { { "db/a_dpfifo_0q71.tdf" "fifo_state" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_dpfifo_0q71.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984485174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0a7 " "Found entity 1: cntr_0a7" {  } { { "db/cntr_0a7.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_0a7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984485426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984485426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0a7 fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|a_fefifo_66e:fifo_state\|cntr_0a7:count_usedw " "Elaborating entity \"cntr_0a7\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|a_fefifo_66e:fifo_state\|cntr_0a7:count_usedw\"" {  } { { "db/a_fefifo_66e.tdf" "count_usedw" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_fefifo_66e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984485434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ejs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ejs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ejs1 " "Found entity 1: altsyncram_ejs1" {  } { { "db/altsyncram_ejs1.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_ejs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984485694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984485694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ejs1 fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|altsyncram_ejs1:FIFOram " "Elaborating entity \"altsyncram_ejs1\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|altsyncram_ejs1:FIFOram\"" {  } { { "db/a_dpfifo_0q71.tdf" "FIFOram" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_dpfifo_0q71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984485697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k9b " "Found entity 1: cntr_k9b" {  } { { "db/cntr_k9b.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_k9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984485909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984485909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k9b fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|cntr_k9b:rd_ptr_count " "Elaborating entity \"cntr_k9b\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|cntr_k9b:rd_ptr_count\"" {  } { { "db/a_dpfifo_0q71.tdf" "rd_ptr_count" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_dpfifo_0q71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984485914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_reg output_reg:output_reg " "Elaborating entity \"output_reg\" for hierarchy \"output_reg:output_reg\"" {  } { { "src/digital_synthesizer_v1.v" "output_reg" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984486019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 output_reg.v(80) " "Verilog HDL assignment warning at output_reg.v(80): truncated value with size 32 to match size of target (5)" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984486058 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 output_reg.v(91) " "Verilog HDL assignment warning at output_reg.v(91): truncated value with size 32 to match size of target (2)" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984486059 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "output_reg.v(98) " "Verilog HDL Case Statement information at output_reg.v(98): all case item expressions in this case statement are onehot" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606984486059 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 output_reg.v(110) " "Verilog HDL assignment warning at output_reg.v(110): truncated value with size 32 to match size of target (2)" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606984486059 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606984507743 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[11\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[10\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[9\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[8\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[7\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[6\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[5\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[4\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[3\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[2\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[1\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[0\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[0\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[0\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[1\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[1\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[2\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[2\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[3\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[3\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[4\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[4\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[5\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[5\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[6\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[6\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[7\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[7\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[8\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[8\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[9\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[9\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[10\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[10\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[11\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[11\]\" feeding internal logic into a wire" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[0\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[0\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[1\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[1\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[2\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[2\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[3\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[3\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[4\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[4\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[5\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[5\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[6\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[6\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[7\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[7\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[8\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[8\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[9\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[9\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[10\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[10\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[11\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[11\]\" feeding internal logic into a wire" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[0\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[0\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[1\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[1\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[2\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[2\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[3\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[3\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[4\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[4\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[5\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[5\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[6\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[6\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[7\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[7\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[8\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[8\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[9\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[9\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[10\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[10\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[11\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[11\]\" feeding internal logic into a wire" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1606984520846 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1606984520846 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 21 " "Parameter TAP_DISTANCE set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 19 " "Parameter TAP_DISTANCE set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_5 " "Inferred altshift_taps megafunction from the following design logic: \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_5\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 17 " "Parameter TAP_DISTANCE set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_6 " "Inferred altshift_taps megafunction from the following design logic: \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|DFFNumerator_rtl_6\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|DFFNumerator_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|DFFNumerator_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|DFFNumerator_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|DFFNumerator_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|DFFNumerator_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|DFFNumerator_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|DFFNumerator_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|DFFNumerator_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|DFFNumerator_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|DFFNumerator_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606984526427 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606984526427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_0 " "Elaborated megafunction instantiation \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984527889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_0 " "Instantiated megafunction \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984527889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984527889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984527889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984527889 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984527889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fa11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fa11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fa11 " "Found entity 1: shift_taps_fa11" {  } { { "db/shift_taps_fa11.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_fa11.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984528119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984528119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk91 " "Found entity 1: altsyncram_kk91" {  } { { "db/altsyncram_kk91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_kk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984528379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984528379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hcf " "Found entity 1: cntr_hcf" {  } { { "db/cntr_hcf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_hcf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984528629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984528629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f2c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f2c " "Found entity 1: cmpr_f2c" {  } { { "db/cmpr_f2c.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cmpr_f2c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984528879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984528879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_1 " "Elaborated megafunction instantiation \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984529490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_1 " "Instantiated megafunction \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984529490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 21 " "Parameter \"TAP_DISTANCE\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984529490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984529490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984529490 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984529490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t911.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t911.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t911 " "Found entity 1: shift_taps_t911" {  } { { "db/shift_taps_t911.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_t911.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984529680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984529680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3l91 " "Found entity 1: altsyncram_3l91" {  } { { "db/altsyncram_3l91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_3l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984530300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984530300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lcf " "Found entity 1: cntr_lcf" {  } { { "db/cntr_lcf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_lcf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984531000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984531000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_2 " "Elaborated megafunction instantiation \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984531478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_2 " "Instantiated megafunction \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984531478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984531478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984531478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984531478 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984531478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s911.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s911.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s911 " "Found entity 1: shift_taps_s911" {  } { { "db/shift_taps_s911.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_s911.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984531658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984531658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fk91 " "Found entity 1: altsyncram_fk91" {  } { { "db/altsyncram_fk91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_fk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984531858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984531858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mcf " "Found entity 1: cntr_mcf" {  } { { "db/cntr_mcf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_mcf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984532068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984532068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_3 " "Elaborated megafunction instantiation \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984532728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_3 " "Instantiated megafunction \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984532728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 19 " "Parameter \"TAP_DISTANCE\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984532728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984532728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984532728 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984532728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8a11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8a11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8a11 " "Found entity 1: shift_taps_8a11" {  } { { "db/shift_taps_8a11.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_8a11.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984532918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984532918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk91 " "Found entity 1: altsyncram_vk91" {  } { { "db/altsyncram_vk91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_vk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984533138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984533138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kcf " "Found entity 1: cntr_kcf" {  } { { "db/cntr_kcf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_kcf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984533338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984533338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_4 " "Elaborated megafunction instantiation \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984533718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_4 " "Instantiated megafunction \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984533718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984533718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984533718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984533718 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984533718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ga11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ga11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ga11 " "Found entity 1: shift_taps_ga11" {  } { { "db/shift_taps_ga11.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_ga11.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984533908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984533908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4l91 " "Found entity 1: altsyncram_4l91" {  } { { "db/altsyncram_4l91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_4l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984534210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984534210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jcf " "Found entity 1: cntr_jcf" {  } { { "db/cntr_jcf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_jcf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984534400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984534400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_5 " "Elaborated megafunction instantiation \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984535200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_5 " "Instantiated megafunction \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984535200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 17 " "Parameter \"TAP_DISTANCE\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984535200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984535200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984535200 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984535200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_aa11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_aa11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_aa11 " "Found entity 1: shift_taps_aa11" {  } { { "db/shift_taps_aa11.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_aa11.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984535380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984535380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sk91 " "Found entity 1: altsyncram_sk91" {  } { { "db/altsyncram_sk91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_sk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984535570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984535570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_icf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_icf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_icf " "Found entity 1: cntr_icf" {  } { { "db/cntr_icf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_icf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984535830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984535830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_6 " "Elaborated megafunction instantiation \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984536450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_6 " "Instantiated megafunction \"div2:div2_LFM\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_kvu:auto_generated\|sign_div_unsign_pai:divider\|alt_u_div_off:divider\|altshift_taps:DFFNumerator_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984536450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984536450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984536450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984536450 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984536450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ba11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ba11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ba11 " "Found entity 1: shift_taps_ba11" {  } { { "db/shift_taps_ba11.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_ba11.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984536630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984536630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk91 " "Found entity 1: altsyncram_uk91" {  } { { "db/altsyncram_uk91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_uk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984536940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984536940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gcf " "Found entity 1: cntr_gcf" {  } { { "db/cntr_gcf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_gcf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984537230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984537230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_0 " "Elaborated megafunction instantiation \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984537650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_0 " "Instantiated megafunction \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984537650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984537650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984537650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984537650 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984537650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gb11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gb11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gb11 " "Found entity 1: shift_taps_gb11" {  } { { "db/shift_taps_gb11.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_gb11.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984537830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984537830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kn91 " "Found entity 1: altsyncram_kn91" {  } { { "db/altsyncram_kn91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_kn91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984538130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984538130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ecf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ecf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ecf " "Found entity 1: cntr_ecf" {  } { { "db/cntr_ecf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_ecf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984538540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984538540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e2c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e2c " "Found entity 1: cmpr_e2c" {  } { { "db/cmpr_e2c.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cmpr_e2c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984538830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984538830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_1 " "Elaborated megafunction instantiation \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984539342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_1 " "Instantiated megafunction \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984539342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984539342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984539342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984539342 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984539342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ia11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ia11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ia11 " "Found entity 1: shift_taps_ia11" {  } { { "db/shift_taps_ia11.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_ia11.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984539532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984539532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6l91 " "Found entity 1: altsyncram_6l91" {  } { { "db/altsyncram_6l91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_6l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984539892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984539892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dcf " "Found entity 1: cntr_dcf" {  } { { "db/cntr_dcf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_dcf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984540120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984540120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_2 " "Elaborated megafunction instantiation \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984540864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_2 " "Instantiated megafunction \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984540864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984540864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984540864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984540864 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984540864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_db11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_db11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_db11 " "Found entity 1: shift_taps_db11" {  } { { "db/shift_taps_db11.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_db11.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984541076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984541076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fn91 " "Found entity 1: altsyncram_fn91" {  } { { "db/altsyncram_fn91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_fn91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984541474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984541474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ccf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ccf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ccf " "Found entity 1: cntr_ccf" {  } { { "db/cntr_ccf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_ccf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984541670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984541670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_3 " "Elaborated megafunction instantiation \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984542168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_3 " "Instantiated megafunction \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984542169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984542169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984542169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984542169 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984542169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ja11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ja11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ja11 " "Found entity 1: shift_taps_ja11" {  } { { "db/shift_taps_ja11.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_ja11.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984542370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984542370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7l91 " "Found entity 1: altsyncram_7l91" {  } { { "db/altsyncram_7l91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_7l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984542623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984542623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bcf " "Found entity 1: cntr_bcf" {  } { { "db/cntr_bcf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_bcf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984542883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984542883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_4 " "Elaborated megafunction instantiation \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984543473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_4 " "Instantiated megafunction \"div1:div2_PSK\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gvu:auto_generated\|sign_div_unsign_eai:divider\|alt_u_div_1ff:divider\|altshift_taps:DFFNumerator_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984543474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984543474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 48 " "Parameter \"WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984543474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606984543474 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606984543474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_lb11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_lb11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_lb11 " "Found entity 1: shift_taps_lb11" {  } { { "db/shift_taps_lb11.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/shift_taps_lb11.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984543667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984543667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vn91 " "Found entity 1: altsyncram_vn91" {  } { { "db/altsyncram_vn91.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_vn91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984543950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984543950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_acf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_acf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_acf " "Found entity 1: cntr_acf" {  } { { "db/cntr_acf.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_acf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606984544246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984544246 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "185 " "185 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606984584163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/output_files/digital_synthesizer_v1_2_1.map.smsg " "Generated suppressed messages file D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/output_files/digital_synthesizer_v1_2_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984586010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606984589928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606984589928 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12192 " "Implemented 12192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "205 " "Implemented 205 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606984593794 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606984593794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11817 " "Implemented 11817 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606984593794 ""} { "Info" "ICUT_CUT_TM_RAMS" "122 " "Implemented 122 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606984593794 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1606984593794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606984593794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 241 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 241 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606984594103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 11:36:34 2020 " "Processing ended: Thu Dec 03 11:36:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606984594103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:42 " "Elapsed time: 00:02:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606984594103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:40 " "Total CPU time (on all processors): 00:03:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606984594103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606984594103 ""}
