0.6
2018.2
Jun 14 2018
20:41:02
F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd,1633067898,vhdl,,,,design_1_mult_gen_0_0,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1633068661,verilog,,F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.ip_user_files/bd/design_2/ip/design_2_c_addsub_0_0/sim/design_2_c_addsub_0_0.vhd,1633067887,vhdl,,,,design_2_c_addsub_0_0,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.ip_user_files/bd/design_2/sim/design_2.v,1633068647,verilog,,F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_2,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sim_1/new/test.v,1633067883,verilog,,,,test,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1633068661,verilog,,F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v,,design_1_wrapper,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v,1633067886,verilog,,F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sources_1/new/main.v,,design_2_wrapper,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sources_1/new/main.v,1633067506,verilog,,F:/CompArch/FPGA_Lab/Lab10/project_1/project_1.srcs/sim_1/new/test.v,,main,,,,,,,,
