package VerilogSimulator;

public enum ValueType
{
	INTEGER_T,
	BOOLEAN_T,
	PORT_T,
	REG_WIRE_T,
	NULL_T
}


