# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynq_design_1.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog" --include "../../../../zynq_design_1.srcs/sources_1/bd/design_1/ipshared/e0a2/hdl" --include "/usr/local/packages/xilinx_2017/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../zynq_design_1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../zynq_design_1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../zynq_design_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../zynq_design_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../zynq_design_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../zynq_design_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../zynq_design_1.srcs/sources_1/imports/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
