TimeQuest Timing Analyzer report for img_man_MDS
Tue Jun 04 19:23:00 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 15. Slow Model Setup: 'fpga_clk'
 16. Slow Model Hold: 'fpga_clk'
 17. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 23. Slow Model Recovery: 'fpga_clk'
 24. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 25. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 26. Slow Model Removal: 'fpga_clk'
 27. Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 30. Slow Model Minimum Pulse Width: 'fpga_clk'
 31. Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Fast Model Setup Summary
 43. Fast Model Hold Summary
 44. Fast Model Recovery Summary
 45. Fast Model Removal Summary
 46. Fast Model Minimum Pulse Width Summary
 47. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 48. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 49. Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 50. Fast Model Setup: 'fpga_clk'
 51. Fast Model Hold: 'fpga_clk'
 52. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 53. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 54. Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 55. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 56. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 57. Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 58. Fast Model Recovery: 'fpga_clk'
 59. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 60. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 61. Fast Model Removal: 'fpga_clk'
 62. Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 63. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 64. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 65. Fast Model Minimum Pulse Width: 'fpga_clk'
 66. Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Propagation Delay
 72. Minimum Propagation Delay
 73. Output Enable Times
 74. Minimum Output Enable Times
 75. Output Disable Times
 76. Minimum Output Disable Times
 77. Multicorner Timing Analysis Summary
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Progagation Delay
 83. Minimum Progagation Delay
 84. Setup Transfers
 85. Hold Transfers
 86. Recovery Transfers
 87. Removal Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; img_man_MDS                                       ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  25.0%      ;
;     3-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Tue Jun 04 19:22:55 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+
; fpga_clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                          ; { fpga_clk }                                               ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Generated ; 7.500  ; 133.33 MHz ; 0.000 ; 3.750  ; 50.00      ; 3         ; 8           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] } ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] } ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; fpga_clk ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] } ;
+--------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 87.05 MHz  ; 87.05 MHz       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;                                                               ;
; 129.0 MHz  ; 129.0 MHz       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;                                                               ;
; 180.96 MHz ; 180.96 MHz      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;                                                               ;
; 694.44 MHz ; 420.17 MHz      ; fpga_clk                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                        ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -1.487 ; -15.767       ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.469  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.268  ; 0.000         ;
; fpga_clk                                               ; 18.560 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                        ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                     ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; -1.144 ; -2.288        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -0.632 ; -0.632        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 1.166  ; 0.000         ;
; fpga_clk                                               ; 17.602 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                     ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 1.034 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.248 ; 0.000         ;
; fpga_clk                                               ; 1.431 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.878 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                               ; 9.000  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.487 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.549     ;
; -1.427 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.489     ;
; -1.398 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.460     ;
; -1.285 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 11.344     ;
; -1.257 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 11.321     ;
; -1.256 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.318     ;
; -1.213 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 11.273     ;
; -1.196 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.258     ;
; -1.177 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 11.238     ;
; -1.167 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.229     ;
; -1.153 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 11.213     ;
; -1.137 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.199     ;
; -1.133 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 11.193     ;
; -1.124 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 11.184     ;
; -1.122 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.184     ;
; -1.095 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 11.156     ;
; -1.073 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 11.133     ;
; -1.062 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.124     ;
; -1.058 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.104      ; 11.127     ;
; -1.054 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 11.113     ;
; -1.044 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 11.104     ;
; -1.033 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.095     ;
; -1.026 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 11.090     ;
; -1.011 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 11.068     ;
; -0.983 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 11.045     ;
; -0.981 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 11.041     ;
; -0.947 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[1]                                        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 11.011     ;
; -0.946 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 11.007     ;
; -0.931 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 10.988     ;
; -0.924 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.104      ; 10.993     ;
; -0.921 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 10.981     ;
; -0.920 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                     ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.981     ;
; -0.920 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.979     ;
; -0.906 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.968     ;
; -0.903 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.967     ;
; -0.903 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.962     ;
; -0.903 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.965     ;
; -0.892 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.956     ;
; -0.892 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 10.952     ;
; -0.864 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.925     ;
; -0.863 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 10.923     ;
; -0.853 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.914     ;
; -0.849 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.910     ;
; -0.827 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.104      ; 10.896     ;
; -0.824 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[1]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.883     ;
; -0.823 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.882     ;
; -0.821 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.880     ;
; -0.818 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.880     ;
; -0.812 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.873     ;
; -0.784 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.102      ; 10.851     ;
; -0.783 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 10.843     ;
; -0.779 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 10.836     ;
; -0.772 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.834     ;
; -0.751 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.813     ;
; -0.741 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.800     ;
; -0.730 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.791     ;
; -0.729 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|type_reg[7]                                                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 10.792     ;
; -0.716 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[1]                                        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.780     ;
; -0.709 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.771     ;
; -0.704 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.102      ; 10.771     ;
; -0.698 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[2]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.757     ;
; -0.693 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.104      ; 10.762     ;
; -0.693 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.104      ; 10.762     ;
; -0.689 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                     ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.750     ;
; -0.673 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[1]                                        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.735     ;
; -0.672 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.736     ;
; -0.671 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.730     ;
; -0.650 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.712     ;
; -0.650 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.102      ; 10.717     ;
; -0.646 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                     ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.705     ;
; -0.636 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_cyc_o                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.103      ; 10.704     ;
; -0.631 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 10.691     ;
; -0.629 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.691     ;
; -0.622 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.683     ;
; -0.618 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.679     ;
; -0.593 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[1]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.652     ;
; -0.593 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[1]                                        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.655     ;
; -0.590 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.652     ;
; -0.589 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.648     ;
; -0.587 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.649     ;
; -0.582 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[1]                                        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.646     ;
; -0.579 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.638     ;
; -0.575 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.637     ;
; -0.575 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.634     ;
; -0.574 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.103      ; 10.642     ;
; -0.570 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.102      ; 10.637     ;
; -0.569 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.631     ;
; -0.566 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                     ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.625     ;
; -0.564 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[0]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 10.623     ;
; -0.561 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.623     ;
; -0.559 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.104      ; 10.628     ;
; -0.555 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                     ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.096      ; 10.616     ;
; -0.552 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.102      ; 10.619     ;
; -0.550 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[1]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 10.607     ;
; -0.549 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.611     ;
; -0.544 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.095      ; 10.604     ;
; -0.538 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.099      ; 10.602     ;
; -0.515 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.577     ;
; -0.510 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.080      ; 10.555     ;
; -0.509 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 10.571     ;
+--------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.469 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.015     ; 2.052      ;
; 0.471 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.015     ; 2.050      ;
; 0.476 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.015     ; 2.045      ;
; 0.487 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.015     ; 2.034      ;
; 0.685 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.015     ; 1.836      ;
; 0.691 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.015     ; 1.830      ;
; 0.701 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.018     ; 1.817      ;
; 0.711 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.018     ; 1.807      ;
; 0.845 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.022     ; 1.669      ;
; 0.945 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 1.568      ;
; 0.959 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.004      ; 1.581      ;
; 0.960 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.572      ;
; 1.016 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.522      ;
; 1.018 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 1.509      ;
; 1.019 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.506      ;
; 1.033 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.505      ;
; 1.044 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.481      ;
; 1.092 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.433      ;
; 1.126 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.006     ; 1.404      ;
; 1.220 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 1.300      ;
; 1.235 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.018     ; 1.283      ;
; 1.235 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 1.285      ;
; 1.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.285      ;
; 1.247 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.015     ; 1.274      ;
; 1.248 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.006     ; 1.282      ;
; 1.251 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.274      ;
; 1.254 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.271      ;
; 1.258 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.267      ;
; 1.260 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.278      ;
; 1.262 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.009     ; 1.265      ;
; 1.278 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.247      ;
; 1.279 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 1.254      ;
; 1.433 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.105      ;
; 1.464 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 1.069      ;
; 1.482 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.057      ;
; 1.539 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.000      ;
; 1.549 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.990      ;
; 1.564 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 0.977      ;
; 1.568 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.971      ;
; 1.574 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.963      ;
; 1.610 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.929      ;
; 1.611 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.928      ;
; 1.613 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.926      ;
; 1.616 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.923      ;
; 1.616 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.923      ;
; 1.619 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.920      ;
; 1.745 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.794      ;
; 1.746 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.793      ;
; 1.747 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.792      ;
; 1.748 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.791      ;
; 1.749 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.790      ;
; 1.750 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.789      ;
; 1.750 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.789      ;
; 1.752 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.752 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.753 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.786      ;
; 1.753 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.786      ;
; 1.753 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.786      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.755 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.784      ;
; 1.755 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.784      ;
; 1.755 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13] ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.784      ;
; 1.757 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.782      ;
; 1.757 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.782      ;
; 1.974 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[0]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 5.549      ;
; 2.057 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[1]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 5.466      ;
; 2.059 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[1]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 5.479      ;
; 2.092 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[4]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 5.431      ;
; 2.111 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[0]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.008      ; 5.433      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[3]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[11]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[2]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[10]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[1]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[9]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[0]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[8]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[7]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[15]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[6]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[14]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[5]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[13]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[4]                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.112 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                  ; mds_top:inst2|sdram_controller:sdr_ctrl|dat_o_r[12]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 5.387      ;
; 2.145 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 5.408      ;
; 2.156 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[2]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 5.367      ;
; 2.169 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.012     ; 5.355      ;
; 2.170 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.012     ; 5.354      ;
; 2.174 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[0]        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 5.349      ;
; 2.176 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.012     ; 5.348      ;
; 2.176 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]      ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.012     ; 5.348      ;
; 2.185 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[14]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.364      ;
; 2.188 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 5.353      ;
; 2.217 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 5.335      ;
+-------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.268  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|manipulation_complete                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.007      ; 2.775      ;
; 3.402  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.634      ;
; 17.248 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 7.760      ;
; 17.805 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.232      ;
; 17.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 7.153      ;
; 17.936 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 7.072      ;
; 17.973 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[4]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 7.035      ;
; 18.022 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[7]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.986      ;
; 18.103 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.942      ;
; 18.103 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.942      ;
; 18.103 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.942      ;
; 18.132 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.913      ;
; 18.134 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.911      ;
; 18.139 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.898      ;
; 18.182 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.042      ; 6.896      ;
; 18.182 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.042      ; 6.896      ;
; 18.182 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.042      ; 6.896      ;
; 18.211 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.042      ; 6.867      ;
; 18.212 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[8]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.796      ;
; 18.213 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.042      ; 6.865      ;
; 18.283 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.796      ;
; 18.283 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.796      ;
; 18.283 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.796      ;
; 18.298 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.001      ; 6.739      ;
; 18.312 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.767      ;
; 18.312 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.769      ;
; 18.312 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.769      ;
; 18.312 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.769      ;
; 18.314 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.765      ;
; 18.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.758      ;
; 18.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.758      ;
; 18.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.758      ;
; 18.341 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.740      ;
; 18.343 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.738      ;
; 18.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.729      ;
; 18.354 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.727      ;
; 18.360 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.685      ;
; 18.364 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.681      ;
; 18.367 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.678      ;
; 18.371 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.015     ; 6.650      ;
; 18.371 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.015     ; 6.650      ;
; 18.371 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.015     ; 6.650      ;
; 18.374 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 6.646      ;
; 18.374 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 6.646      ;
; 18.384 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.661      ;
; 18.384 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.661      ;
; 18.384 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.661      ;
; 18.399 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 6.621      ;
; 18.400 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 6.620      ;
; 18.405 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 6.615      ;
; 18.406 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 6.614      ;
; 18.413 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.632      ;
; 18.415 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 6.630      ;
; 18.439 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.042      ; 6.639      ;
; 18.442 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 6.590      ;
; 18.442 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 6.590      ;
; 18.442 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 6.590      ;
; 18.443 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.042      ; 6.635      ;
; 18.444 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.637      ;
; 18.444 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.637      ;
; 18.444 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.637      ;
; 18.446 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.042      ; 6.632      ;
; 18.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 6.604      ;
; 18.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 6.604      ;
; 18.450 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 6.604      ;
; 18.453 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.600      ;
; 18.453 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.600      ;
; 18.471 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 6.561      ;
; 18.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 6.559      ;
; 18.473 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.608      ;
; 18.475 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.606      ;
; 18.478 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.575      ;
; 18.479 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.574      ;
; 18.482 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.599      ;
; 18.482 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.599      ;
; 18.482 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.599      ;
; 18.484 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.569      ;
; 18.485 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 6.568      ;
; 18.490 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.591      ;
; 18.490 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.591      ;
; 18.490 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.591      ;
; 18.511 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.570      ;
; 18.513 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.568      ;
; 18.519 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.562      ;
; 18.521 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.560      ;
; 18.540 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.539      ;
; 18.544 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.535      ;
; 18.545 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.029     ; 6.462      ;
; 18.547 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.532      ;
; 18.551 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.019      ; 6.504      ;
; 18.551 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.019      ; 6.504      ;
; 18.551 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.019      ; 6.504      ;
; 18.554 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 6.500      ;
; 18.554 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 6.500      ;
; 18.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.522      ;
; 18.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.522      ;
; 18.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.043      ; 6.522      ;
; 18.569 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.512      ;
; 18.573 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.508      ;
; 18.576 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.045      ; 6.505      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fpga_clk'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.560 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.478      ;
; 18.840 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.198      ;
; 18.931 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.105      ;
; 18.931 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.105      ;
; 18.967 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.069      ;
; 18.971 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.065      ;
; 19.071 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.965      ;
; 19.073 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 0.962      ;
; 19.100 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.936      ;
; 19.107 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.929      ;
; 19.238 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.798      ;
; 19.243 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.793      ;
; 19.244 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.792      ;
; 19.245 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.791      ;
; 19.247 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.789      ;
; 19.248 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.788      ;
; 19.379 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.657      ;
; 19.379 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.657      ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fpga_clk'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.522 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.793      ;
; 0.532 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.798      ;
; 0.663 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.929      ;
; 0.670 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.936      ;
; 0.697 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 0.962      ;
; 0.699 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.965      ;
; 0.799 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.065      ;
; 0.803 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.069      ;
; 0.839 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.105      ;
; 0.930 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 1.198      ;
; 1.210 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 1.478      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                           ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                             ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                    ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                        ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.513 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.784      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.784      ;
; 0.515 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.784      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.517 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.517 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.518 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                           ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.789      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.789      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[14]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.790      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[0]                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[13]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[13]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[16]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.791      ;
; 0.522 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.792      ;
; 0.523 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[11]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[11]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.793      ;
; 0.524 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[19]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.794      ;
; 0.526 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[4]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[16]                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[8]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.IDLE_ST                                                                ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.535 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[5]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1]                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[9]                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[4]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[4]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|err_i_status                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|err_i_status                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_idle_st                                           ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_idle_st                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b                                                   ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[1]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[1]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[2]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[2]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[3]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[3]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[4]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[4]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[5]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[5]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[6]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[6]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                           ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.781      ;
; 0.518 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.523 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.791      ;
; 0.529 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.795      ;
; 0.533 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[7]                                                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[7]                                                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.800      ;
; 0.539 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.544 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.546 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_ln_trig                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.814      ;
; 0.551 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.817      ;
; 0.552 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.818      ;
; 0.552 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.819      ;
; 0.554 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.820      ;
; 0.554 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.820      ;
; 0.555 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9]                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blanking_hor_cond                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.821      ;
; 0.556 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.822      ;
; 0.556 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.822      ;
; 0.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.823      ;
; 0.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.823      ;
; 0.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.823      ;
; 0.558 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.824      ;
; 0.566 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.832      ;
; 0.571 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.837      ;
; 0.584 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[10]                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hsync                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.850      ;
; 0.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[4]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[2]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[2]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[4]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[0]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[1]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[0]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[4]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.663 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[0]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[7]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[2]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.667 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[6]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[1]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.933      ;
; 0.670 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.936      ;
; 0.676 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|addr_store_a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.942      ;
; 0.683 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.949      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.951      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.951      ;
; 0.686 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.952      ;
; 0.693 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[8]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.959      ;
; 0.702 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.969      ;
; 0.702 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.969      ;
; 0.703 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.969      ;
; 0.705 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.972      ;
; 0.709 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.975      ;
; 0.713 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.978      ;
; 0.713 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.979      ;
; 0.714 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.979      ;
; 0.716 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[9]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.982      ;
; 0.755 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blanking_hor_cond                                                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blank                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.021      ;
; 0.760 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.026      ;
; 0.776 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.042      ;
; 0.777 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.043      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.144 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb               ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.298      ;
; -1.144 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out               ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.298      ;
; 4.053  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.446      ;
; 4.053  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.446      ;
; 4.053  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 3.446      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.048     ; 3.118      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.048     ; 3.118      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.048     ; 3.118      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.048     ; 3.118      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.049     ; 3.117      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[0]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[1]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[3]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[4]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[4]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 3.113      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[6]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 3.105      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[9]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[10]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[11]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[12]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.047     ; 3.119      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[8]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 3.108      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[9]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[9]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 3.108      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[10]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 3.113      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[10]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 3.108      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 3.113      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[11]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 3.113      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[11]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 3.108      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 3.108      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[13]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[13]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[13]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 3.108      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[14]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[15]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[14] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[14]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[14]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 3.108      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[15]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 3.108      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[16]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[17]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 3.110      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[17] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[17]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[16] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[16]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 3.109      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[16]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 3.108      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[17]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 3.108      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.064     ; 3.102      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.064     ; 3.102      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.064     ; 3.102      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.062     ; 3.104      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.062     ; 3.104      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.064     ; 3.102      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.062     ; 3.104      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 3.111      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.062     ; 3.104      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.062     ; 3.104      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 3.113      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.062     ; 3.104      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.062     ; 3.104      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 3.111      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.062     ; 3.104      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.069     ; 3.097      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.069     ; 3.097      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[2]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.069     ; 3.097      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[3]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.069     ; 3.097      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[4]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.069     ; 3.097      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[5]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.069     ; 3.097      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[6]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.069     ; 3.097      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[7]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.069     ; 3.097      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.069     ; 3.097      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[0]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 3.123      ;
; 4.370  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[1]     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.043     ; 3.123      ;
+--------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.632 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.045     ; 3.123      ;
; 4.772  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_deb ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -2.400     ; 2.864      ;
; 4.772  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -2.400     ; 2.864      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[22]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[23]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[24]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[25]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.496  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[26]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 4.485      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[19]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[20]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[21]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[22]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[23]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[24]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[25]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[26]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.497  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[18]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 4.466      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[15]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[16]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[18]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[19]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[20]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[17]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[21]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[14]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[9]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[10]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[11]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[12]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c1[13]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.457      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[15]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[16]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[18]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[19]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[20]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[17]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[21]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[14]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[2]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[3]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[4]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[5]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[6]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[7]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[9]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[10]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[11]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[12]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.516  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|c2[13]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 4.452      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[14]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[15]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[16]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.684  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[17]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 4.296      ;
; 5.685  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 4.277      ;
; 5.685  ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 4.277      ;
+--------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.166 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.383     ; 1.487      ;
; 1.166 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.383     ; 1.487      ;
; 1.200 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 3.770      ;
; 1.206 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.019      ; 3.778      ;
; 1.207 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.775      ;
; 1.211 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 3.765      ;
; 1.221 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 3.758      ;
; 1.226 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.020      ; 3.759      ;
; 1.251 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.735      ;
; 1.395 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.023      ; 3.593      ;
; 1.430 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.562      ;
; 1.454 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.005      ; 3.516      ;
; 1.460 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.019      ; 3.524      ;
; 1.461 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.521      ;
; 1.465 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.011      ; 3.511      ;
; 1.475 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.014      ; 3.504      ;
; 1.480 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.020      ; 3.505      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.481      ;
; 1.644 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 3.384      ;
; 1.644 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 3.384      ;
; 1.649 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.023      ; 3.339      ;
; 1.684 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.308      ;
; 1.722 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.019      ; 3.262      ;
; 1.723 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 3.273      ;
; 1.724 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 3.274      ;
; 1.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.025      ; 3.245      ;
; 1.753 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 3.240      ;
; 1.755 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 3.245      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.857 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 3.166      ;
; 1.898 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 3.130      ;
; 1.898 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 3.130      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.914 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 3.110      ;
; 1.915 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 3.111      ;
; 1.915 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 3.111      ;
; 1.915 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 3.111      ;
; 1.915 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 3.111      ;
; 1.915 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 3.111      ;
; 1.915 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 3.111      ;
; 1.915 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 3.111      ;
; 1.915 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 3.111      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.923 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 3.102      ;
; 1.976 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.019      ; 3.008      ;
; 1.977 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 3.019      ;
; 1.978 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 3.020      ;
; 1.999 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.025      ; 2.991      ;
; 2.007 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 2.986      ;
; 2.009 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 2.991      ;
; 2.044 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 2.954      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.111 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.912      ;
; 2.168 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.856      ;
; 2.168 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.856      ;
; 2.168 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.856      ;
; 2.168 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.856      ;
; 2.168 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.856      ;
; 2.168 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.856      ;
; 2.168 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.856      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.602 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 2.436      ;
; 17.602 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 2.436      ;
; 17.916 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 2.122      ;
; 17.916 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 2.122      ;
; 18.025 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.011      ;
; 18.025 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 2.011      ;
; 18.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.697      ;
; 18.339 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.697      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.034 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.477 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.744      ;
; 1.477 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.744      ;
; 1.477 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.744      ;
; 1.477 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.744      ;
; 1.477 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.744      ;
; 1.477 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.744      ;
; 1.477 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.744      ;
; 1.477 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.744      ;
; 1.477 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.744      ;
; 1.481 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.749      ;
; 1.481 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.749      ;
; 1.481 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.749      ;
; 1.481 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.749      ;
; 1.481 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.749      ;
; 1.481 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.749      ;
; 1.481 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.749      ;
; 1.481 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.749      ;
; 1.481 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.749      ;
; 1.481 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.749      ;
; 2.433 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 2.700      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.593 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.848      ;
; 2.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.857      ;
; 2.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.857      ;
; 2.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.857      ;
; 2.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.857      ;
; 2.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.857      ;
; 2.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.857      ;
; 2.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.857      ;
; 2.601 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.857      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.602 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.856      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.659 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.912      ;
; 2.687 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 2.954      ;
; 2.722 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.035      ; 2.991      ;
; 2.724 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.028      ; 2.986      ;
; 2.732 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.025      ; 2.991      ;
; 2.753 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.033      ; 3.020      ;
; 2.754 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 3.019      ;
; 2.755 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.019      ; 3.008      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.847 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.102      ;
; 2.855 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.111      ;
; 2.855 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.111      ;
; 2.855 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.111      ;
; 2.855 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.111      ;
; 2.855 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.111      ;
; 2.855 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.111      ;
; 2.855 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.111      ;
; 2.855 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.111      ;
; 2.856 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.110      ;
; 2.856 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.110      ;
; 2.856 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.110      ;
; 2.856 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.110      ;
; 2.856 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.110      ;
; 2.856 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.110      ;
; 2.856 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.110      ;
; 2.856 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.110      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.248 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.514      ;
; 1.248 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[12]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.514      ;
; 1.248 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.514      ;
; 1.248 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.514      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|parity11                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.518      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[12]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[10]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[13]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[11]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.505 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.769      ;
; 1.509 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.777      ;
; 1.509 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.777      ;
; 1.509 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.777      ;
; 1.509 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.777      ;
; 1.509 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.777      ;
; 1.509 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.777      ;
; 1.509 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.777      ;
; 1.509 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.777      ;
; 1.509 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.777      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[6]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[4]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[5]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[1]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[3]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[2]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[0]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.050      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.784 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.051      ;
; 1.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.058      ;
; 1.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.058      ;
; 1.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.058      ;
; 1.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.058      ;
; 1.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.058      ;
; 1.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.058      ;
; 1.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.058      ;
; 1.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.058      ;
; 1.791 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 2.058      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[4]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.067 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.332      ;
; 2.083 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.345      ;
; 2.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.375      ;
; 2.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.375      ;
; 2.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[7]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.375      ;
; 2.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.375      ;
; 2.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.375      ;
; 2.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[9]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.375      ;
; 2.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.375      ;
; 2.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[8]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.375      ;
; 2.112 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.375      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'fpga_clk'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.431 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.697      ;
; 1.431 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.697      ;
; 1.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 2.011      ;
; 1.745 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 2.011      ;
; 1.854 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 2.122      ;
; 1.854 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 2.122      ;
; 2.168 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 2.436      ;
; 2.168 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 2.436      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|arbiter_req                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 3.096      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|we_i_r                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 3.096      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WRITE0_ST                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.104      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ0_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.104      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ1_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.104      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.104      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 3.096      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 3.096      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 3.094      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.053     ; 3.091      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[6]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.053     ; 3.091      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[7]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.053     ; 3.091      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 3.094      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[6]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.053     ; 3.091      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[7]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.053     ; 3.091      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[3]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[5]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[6]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[7]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[0]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[0]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 3.112      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[1]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 3.112      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[2]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 3.112      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[5]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 3.112      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[6]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 3.112      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 3.096      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 3.098      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 3.098      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 3.098      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[1]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WRITE1_ST                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.105      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 3.098      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|stb_err_r                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.105      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.047     ; 3.097      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.047     ; 3.097      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.047     ; 3.097      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.047     ; 3.097      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.047     ; 3.097      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.047     ; 3.097      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.047     ; 3.097      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_MODE_REG_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.047     ; 3.097      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.104      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_err_r                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.105      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 3.096      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|arbiter_req                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 3.096      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 3.094      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[0]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.053     ; 3.091      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[2]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[4]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WRITE_BST_STOP_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.105      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|neg_cyc_bool                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 3.094      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.105      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WAIT_ACT_ST                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 3.104      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_pipe_bool                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[4]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.045     ; 3.099      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_latch_1st_dat              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 3.094      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 3.094      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|neg_cyc_bool                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 3.094      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_cnt_zero_bool              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[4]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 3.103      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[21]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 3.098      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 3.098      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_cas_n_r                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.047     ; 3.097      ;
; 2.878 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[9]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.047     ; 3.097      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 3.103      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ3_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 3.103      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rx_data_r                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.036     ; 3.109      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.057     ; 3.088      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.057     ; 3.088      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[3]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.057     ; 3.088      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.057     ; 3.088      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[7]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 3.101      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[2]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 3.113      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[2]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.057     ; 3.088      ;
; 2.879 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[3]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.032     ; 3.113      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; fpga_clk ; Rise       ; fpga_clk                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; 4.985 ; 4.985 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; 6.281 ; 6.281 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; 5.798 ; 5.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; 5.839 ; 5.839 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; 5.793 ; 5.793 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; 5.986 ; 5.986 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; 5.900 ; 5.900 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; 6.028 ; 6.028 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; 5.877 ; 5.877 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; 6.097 ; 6.097 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; 5.824 ; 5.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; 6.097 ; 6.097 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; 5.925 ; 5.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; 5.947 ; 5.947 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; 6.083 ; 6.083 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; 5.931 ; 5.931 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; 5.896 ; 5.896 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; 6.281 ; 6.281 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 4.999 ; 4.999 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; 3.334 ; 3.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; 7.082 ; 7.082 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; 6.417 ; 6.417 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 4.082 ; 4.082 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; -4.755 ; -4.755 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; -5.563 ; -5.563 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; -5.568 ; -5.568 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; -5.609 ; -5.609 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; -5.563 ; -5.563 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; -5.756 ; -5.756 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; -5.670 ; -5.670 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; -5.798 ; -5.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; -5.647 ; -5.647 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; -5.867 ; -5.867 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; -5.594 ; -5.594 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; -5.867 ; -5.867 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; -5.695 ; -5.695 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; -5.717 ; -5.717 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; -5.853 ; -5.853 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; -5.701 ; -5.701 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; -5.666 ; -5.666 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; -6.051 ; -6.051 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -3.447 ; -3.447 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; -2.710 ; -2.710 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; -6.463 ; -6.463 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; -6.187 ; -6.187 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -3.852 ; -3.852 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 5.814 ; 5.814 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 5.395 ; 5.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.116 ; 5.116 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.419 ; 5.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 8.286 ; 8.286 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.419 ; 5.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 5.428 ; 5.428 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 5.048 ; 5.048 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 5.079 ; 5.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 4.787 ; 4.787 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 5.415 ; 5.415 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 4.673 ; 4.673 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 5.337 ; 5.337 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 5.086 ; 5.086 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 5.347 ; 5.347 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 5.368 ; 5.368 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 5.370 ; 5.370 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 5.428 ; 5.428 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 5.739 ; 5.739 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 5.399 ; 5.399 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 5.739 ; 5.739 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 5.681 ; 5.681 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 5.967 ; 5.967 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.958 ; 4.958 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 5.153 ; 5.153 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 5.036 ; 5.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 5.235 ; 5.235 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 5.909 ; 5.909 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 5.915 ; 5.915 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 5.285 ; 5.285 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 5.484 ; 5.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 5.558 ; 5.558 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 5.962 ; 5.962 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 5.083 ; 5.083 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 5.344 ; 5.344 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 5.967 ; 5.967 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 5.176 ; 5.176 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 4.709 ; 4.709 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 5.393 ; 5.393 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 5.103 ; 5.103 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 5.586 ; 5.586 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 5.063 ; 5.063 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 6.187 ; 6.187 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 7.049 ; 7.049 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.784 ; 6.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.766 ; 6.766 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 6.778 ; 6.778 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 6.796 ; 6.796 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 7.012 ; 7.012 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 6.992 ; 6.992 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 7.049 ; 7.049 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 8.784 ; 8.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 8.356 ; 8.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 8.366 ; 8.366 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 8.312 ; 8.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 8.292 ; 8.292 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 8.324 ; 8.324 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 8.784 ; 8.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 8.670 ; 8.670 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 7.482 ; 7.482 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 6.252 ; 6.252 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 7.482 ; 7.482 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 7.244 ; 7.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 6.705 ; 6.705 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 6.386 ; 6.386 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 6.476 ; 6.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 6.722 ; 6.722 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 8.257 ; 8.257 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 7.218 ; 7.218 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 8.257 ; 8.257 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 7.801 ; 7.801 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 7.598 ; 7.598 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 7.019 ; 7.019 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 5.996 ; 5.996 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 6.404 ; 6.404 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 7.403 ; 7.403 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 7.310 ; 7.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 7.403 ; 7.403 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 7.103 ; 7.103 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 7.276 ; 7.276 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 7.253 ; 7.253 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 7.100 ; 7.100 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 7.061 ; 7.061 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 7.586 ; 7.586 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 7.447 ; 7.447 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 7.418 ; 7.418 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 6.743 ; 6.743 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 7.453 ; 7.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 7.358 ; 7.358 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 7.586 ; 7.586 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 7.430 ; 7.430 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 7.185 ; 7.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 6.818 ; 6.818 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 6.862 ; 6.862 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 7.185 ; 7.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 6.438 ; 6.438 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 6.075 ; 6.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 6.065 ; 6.065 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 6.044 ; 6.044 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 7.420 ; 7.420 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 6.301 ; 6.301 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 7.420 ; 7.420 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 6.844 ; 6.844 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 6.283 ; 6.283 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 6.044 ; 6.044 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 7.268 ; 7.268 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 6.802 ; 6.802 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 7.294 ; 7.294 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 5.455 ; 5.455 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 5.467 ; 5.467 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 6.223 ; 6.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 8.100 ; 8.100 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 8.731 ; 8.731 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 4.638 ; 4.638 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 6.893 ; 6.893 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 6.453 ; 6.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.313 ; 4.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.026 ; 4.026 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.384 ; 4.384 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.410 ; 4.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.346 ; 4.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.281 ; 4.281 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.275 ; 4.275 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.872 ; 4.872 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.808 ; 4.808 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.582 ; 4.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.603 ; 4.603 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.872 ; 4.872 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.571 ; 4.571 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.302 ; 4.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.600 ; 4.600 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.302 ; 4.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.169 ; 5.169 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 5.122 ; 5.122 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 5.122 ; 5.122 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.764 ; 4.764 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 5.051 ; 5.051 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 5.051 ; 5.051 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 5.017 ; 5.017 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.792 ; 4.792 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.950 ; 4.950 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.384 ; 5.384 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.954 ; 5.954 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 5.620 ; 5.620 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 5.814 ; 5.814 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 5.395 ; 5.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.116 ; 5.116 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.419 ; 5.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 7.775 ; 7.775 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.419 ; 5.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 5.048 ; 5.048 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 5.079 ; 5.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 4.787 ; 4.787 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 5.415 ; 5.415 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 4.673 ; 4.673 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 5.337 ; 5.337 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 5.086 ; 5.086 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 5.347 ; 5.347 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 5.368 ; 5.368 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 5.370 ; 5.370 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 5.428 ; 5.428 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 5.399 ; 5.399 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 5.399 ; 5.399 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 5.739 ; 5.739 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 5.681 ; 5.681 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 4.709 ; 4.709 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.958 ; 4.958 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 5.153 ; 5.153 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 5.036 ; 5.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 5.235 ; 5.235 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 5.909 ; 5.909 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 5.915 ; 5.915 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 5.285 ; 5.285 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 5.484 ; 5.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 5.558 ; 5.558 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 5.962 ; 5.962 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 5.083 ; 5.083 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 5.344 ; 5.344 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 5.967 ; 5.967 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 5.176 ; 5.176 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 4.709 ; 4.709 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 5.393 ; 5.393 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 5.103 ; 5.103 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 5.586 ; 5.586 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 5.063 ; 5.063 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 6.187 ; 6.187 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 6.160 ; 6.160 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.202 ; 6.202 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.160 ; 6.160 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 6.162 ; 6.162 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 6.211 ; 6.211 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 6.431 ; 6.431 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 6.407 ; 6.407 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 6.442 ; 6.442 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 7.533 ; 7.533 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 7.600 ; 7.600 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 7.610 ; 7.610 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 7.556 ; 7.556 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 7.533 ; 7.533 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 7.563 ; 7.563 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 8.021 ; 8.021 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 7.905 ; 7.905 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 5.576 ; 5.576 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 5.576 ; 5.576 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 6.805 ; 6.805 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 6.737 ; 6.737 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 6.201 ; 6.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 5.908 ; 5.908 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 5.798 ; 5.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 6.044 ; 6.044 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 5.819 ; 5.819 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 6.677 ; 6.677 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 7.704 ; 7.704 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 7.260 ; 7.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 7.047 ; 7.047 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 6.496 ; 6.496 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 5.819 ; 5.819 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 6.225 ; 6.225 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 6.769 ; 6.769 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 6.982 ; 6.982 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 7.081 ; 7.081 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 6.784 ; 6.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 6.958 ; 6.958 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 6.938 ; 6.938 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 6.777 ; 6.777 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 6.769 ; 6.769 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 6.117 ; 6.117 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 6.833 ; 6.833 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 6.806 ; 6.806 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 6.117 ; 6.117 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 6.829 ; 6.829 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 6.770 ; 6.770 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 6.973 ; 6.973 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 6.818 ; 6.818 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 5.533 ; 5.533 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 6.298 ; 6.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 6.372 ; 6.372 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 6.675 ; 6.675 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 5.919 ; 5.919 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 5.584 ; 5.584 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 5.545 ; 5.545 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 5.533 ; 5.533 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 5.697 ; 5.697 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 5.959 ; 5.959 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 7.071 ; 7.071 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 6.196 ; 6.196 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 5.934 ; 5.934 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 5.697 ; 5.697 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 6.928 ; 6.928 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 6.462 ; 6.462 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 7.294 ; 7.294 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 5.455 ; 5.455 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 5.467 ; 5.467 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 6.223 ; 6.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 8.100 ; 8.100 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 8.378 ; 8.378 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 4.638 ; 4.638 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 6.757 ; 6.757 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 6.453 ; 6.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.026 ; 4.026 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.313 ; 4.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.026 ; 4.026 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.384 ; 4.384 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.410 ; 4.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.346 ; 4.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.281 ; 4.281 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.275 ; 4.275 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.302 ; 4.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.808 ; 4.808 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.582 ; 4.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.603 ; 4.603 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.872 ; 4.872 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.571 ; 4.571 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.302 ; 4.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.600 ; 4.600 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.302 ; 4.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.169 ; 5.169 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 5.122 ; 5.122 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.764 ; 4.764 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 5.051 ; 5.051 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 5.051 ; 5.051 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 5.017 ; 5.017 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.792 ; 4.792 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.950 ; 4.950 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.384 ; 5.384 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.954 ; 5.954 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 5.620 ; 5.620 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 7.573 ;       ;       ; 7.573 ;
; fpga_rst         ; LEDG0           ;       ; 9.871 ; 9.871 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 7.573 ;       ;       ; 7.573 ;
; fpga_rst         ; LEDG0           ;       ; 9.871 ; 9.871 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.342 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.664 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.664 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.648 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.618 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.648 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.648 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.342 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.342 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.352 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.352 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.604 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.342 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.664 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.664 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.648 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.618 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.648 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.648 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.342 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.342 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.352 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.352 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.604 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.342     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.664     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.664     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.648     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.618     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.648     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.648     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.342     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.342     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.352     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.352     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.604     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.342     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.664     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.664     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.648     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.618     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.648     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.648     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.342     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.342     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.352     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.352     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.604     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.541  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.742  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 3.695  ; 0.000         ;
; fpga_clk                                               ; 19.328 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                        ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; fpga_clk                                               ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                     ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.194  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.650  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.608  ; 0.000         ;
; fpga_clk                                               ; 18.816 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                     ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.583 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.682 ; 0.000         ;
; fpga_clk                                               ; 0.771 ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.709 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                               ; 9.000  ; 0.000         ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.541 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 0.975      ;
; 1.544 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 0.972      ;
; 1.546 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 0.970      ;
; 1.555 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 0.961      ;
; 1.635 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 0.881      ;
; 1.635 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 0.877      ;
; 1.640 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 0.872      ;
; 1.641 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 0.875      ;
; 1.686 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 0.823      ;
; 1.754 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 0.755      ;
; 1.774 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.760      ;
; 1.792 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.006     ; 0.734      ;
; 1.802 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                                                                                                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.010     ; 0.720      ;
; 1.806 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.013     ; 0.713      ;
; 1.807 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.013     ; 0.712      ;
; 1.819 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.713      ;
; 1.824 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 0.700      ;
; 1.833 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.699      ;
; 1.837 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 0.683      ;
; 1.882 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.017     ; 0.633      ;
; 1.890 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.019     ; 0.623      ;
; 1.890 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.017     ; 0.625      ;
; 1.897 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 0.619      ;
; 1.898 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 0.622      ;
; 1.904 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.013     ; 0.615      ;
; 1.907 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 0.613      ;
; 1.907 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 0.613      ;
; 1.908 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.013     ; 0.611      ;
; 1.909 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.010     ; 0.613      ;
; 1.910 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 0.614      ;
; 1.927 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.005     ; 0.600      ;
; 1.933 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.599      ;
; 1.979 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.005     ; 0.548      ;
; 2.010 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.522      ;
; 2.026 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.507      ;
; 2.040 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.492      ;
; 2.048 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.484      ;
; 2.051 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.482      ;
; 2.054 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.479      ;
; 2.056 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                                                                                                                                   ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 0.478      ;
; 2.057 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.057 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.058 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.475      ;
; 2.058 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.475      ;
; 2.058 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.475      ;
; 2.062 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd                                                                                                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.470      ;
; 2.138 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.395      ;
; 2.139 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.394      ;
; 2.139 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.394      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                                                                                                                       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.141 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                                                                                                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14]                                                                                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                                                                                                                                    ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.143 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.390      ;
; 2.143 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.390      ;
; 2.143 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]                                                                                                              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.390      ;
; 2.144 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 4.758 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[4]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.719      ;
; 4.758 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[4]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.719      ;
; 4.758 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[4]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.719      ;
; 4.758 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[4]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.719      ;
; 4.758 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[4]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.719      ;
; 4.758 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[4]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.719      ;
; 4.758 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[4]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.719      ;
; 4.758 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[4]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.719      ;
; 4.758 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[4]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.719      ;
; 4.821 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.656      ;
; 4.821 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.656      ;
; 4.821 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.656      ;
; 4.821 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.656      ;
; 4.821 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.656      ;
; 4.821 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.656      ;
; 4.821 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.656      ;
; 4.821 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.656      ;
; 4.821 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 2.656      ;
; 4.855 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.621      ;
; 4.855 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.621      ;
; 4.855 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.621      ;
; 4.855 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.621      ;
; 4.855 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.621      ;
; 4.855 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.621      ;
; 4.855 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.621      ;
; 4.855 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.621      ;
; 4.855 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[7]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.621      ;
; 4.873 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[14]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.603      ;
; 4.873 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[14]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.603      ;
; 4.873 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[14]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.603      ;
; 4.873 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_dq_r[14]                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.056     ; 2.603      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.742 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en           ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.000      ; 0.790      ;
; 1.827 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en           ; mds_top:inst2|img_man_top:img_man_top_inst|dbg_manipulation_trig                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.000      ; 0.705      ;
; 1.853 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wbm_busy_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.018      ; 0.697      ;
; 1.910 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_zero         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_cnt_zero_d1                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.026      ; 0.648      ;
; 1.929 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.017      ; 0.620      ;
; 2.060 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d1                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.003     ; 0.469      ;
; 3.152 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.058      ; 1.905      ;
; 3.161 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.058      ; 1.896      ;
; 3.264 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.768      ;
; 3.265 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.058      ; 1.792      ;
; 3.287 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.741      ;
; 3.309 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.721      ;
; 3.318 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.712      ;
; 3.328 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.701      ;
; 3.338 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.058      ; 1.719      ;
; 3.342 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.058      ; 1.715      ;
; 3.372 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.657      ;
; 3.386 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.058      ; 1.671      ;
; 3.388 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.061      ; 1.672      ;
; 3.391 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.637      ;
; 3.393 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.058      ; 1.664      ;
; 3.412 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.617      ;
; 3.416 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.061      ; 1.644      ;
; 3.426 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.058      ; 1.631      ;
; 3.437 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.058      ; 1.620      ;
; 3.460 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.572      ;
; 3.476 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.554      ;
; 3.485 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.545      ;
; 3.519 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.509      ;
; 3.563 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.465      ;
; 3.670 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.360      ;
; 3.688 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.342      ;
; 3.732 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.298      ;
; 3.746 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.059      ; 1.312      ;
; 3.747 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~22                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.285      ;
; 3.762 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                         ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.270      ;
; 3.772 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.258      ;
; 3.816 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.217      ;
; 3.818 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.212      ;
; 3.890 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.142      ;
; 3.934 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.098      ;
; 4.046 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_ln_trig                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_d1                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.016      ; 1.002      ;
; 4.150 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_d1                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.018      ; 0.900      ;
; 4.174 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                        ; mds_top:inst2|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.857      ;
; 4.863 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.213      ;
; 4.904 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.172      ;
; 4.909 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.079      ; 5.169      ;
; 4.911 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.165      ;
; 4.912 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 5.160      ;
; 4.975 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.101      ;
; 4.981 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 5.093      ;
; 5.005 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 5.069      ;
; 5.016 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.060      ;
; 5.021 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.079      ; 5.057      ;
; 5.022 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 5.052      ;
; 5.022 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 5.052      ;
; 5.023 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.053      ;
; 5.023 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.053      ;
; 5.024 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 5.048      ;
; 5.027 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.049      ;
; 5.027 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.049      ;
; 5.029 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 5.045      ;
; 5.030 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 5.040      ;
; 5.032 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 5.042      ;
; 5.035 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.083      ; 5.047      ;
; 5.059 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                     ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 5.016      ;
; 5.059 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[1]                                        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.078      ; 5.018      ;
; 5.063 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 5.011      ;
; 5.068 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.008      ;
; 5.068 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.008      ;
; 5.070 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 5.004      ;
; 5.071 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.999      ;
; 5.073 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.079      ; 5.005      ;
; 5.075 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 5.001      ;
; 5.076 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.996      ;
; 5.084 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                             ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.078      ; 4.993      ;
; 5.096 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.978      ;
; 5.111 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[2]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.083      ; 4.971      ;
; 5.117 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.957      ;
; 5.123 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.949      ;
; 5.135 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 4.941      ;
; 5.137 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_burst_st ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.937      ;
; 5.141 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.933      ;
; 5.142 ; mds_top:inst2|intercon:intercon_z_inst|wbm_gnt[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 4.934      ;
; 5.144 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.930      ;
; 5.144 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_write_proc                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.930      ;
; 5.145 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                   ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.925      ;
; 5.147 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.083      ; 4.935      ;
; 5.150 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.922      ;
; 5.152 ; mds_top:inst2|rx_path:rx_path_inst|wbm_adr_internal[1]                                                           ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.074      ; 4.921      ;
; 5.153 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[1]          ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.081      ; 4.927      ;
; 5.156 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[0]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.918      ;
; 5.164 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.908      ;
; 5.166 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.908      ;
; 5.168 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|type_reg[7]                                                    ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 4.908      ;
; 5.169 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[1]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.905      ;
; 5.171 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                     ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 4.904      ;
; 5.171 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[1]                                        ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.078      ; 4.906      ;
; 5.174 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[2]                ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.077      ; 4.902      ;
; 5.177 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                     ; mds_top:inst2|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.074      ; 4.896      ;
+-------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 3.695  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|manipulation_complete                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.339      ;
; 4.219  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.812      ;
; 21.679 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.022     ; 3.331      ;
; 21.818 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.221      ;
; 21.818 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.221      ;
; 21.818 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.221      ;
; 21.883 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.156      ;
; 21.884 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.155      ;
; 21.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.036      ; 3.159      ;
; 21.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.036      ; 3.159      ;
; 21.909 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.036      ; 3.159      ;
; 21.932 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.107      ;
; 21.932 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.107      ;
; 21.932 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.107      ;
; 21.935 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.015     ; 3.082      ;
; 21.935 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.015     ; 3.082      ;
; 21.935 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.015     ; 3.082      ;
; 21.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 3.078      ;
; 21.938 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 3.078      ;
; 21.948 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[4]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.022     ; 3.062      ;
; 21.951 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.022     ; 3.059      ;
; 21.954 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 3.080      ;
; 21.967 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.037      ; 3.102      ;
; 21.967 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.037      ; 3.102      ;
; 21.967 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.037      ; 3.102      ;
; 21.974 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.036      ; 3.094      ;
; 21.975 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.036      ; 3.093      ;
; 21.976 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.052      ;
; 21.976 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.052      ;
; 21.976 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.052      ;
; 21.979 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.092      ;
; 21.979 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.092      ;
; 21.979 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.092      ;
; 21.981 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.090      ;
; 21.981 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.090      ;
; 21.981 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.090      ;
; 21.990 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 3.044      ;
; 21.997 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[7]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.022     ; 3.013      ;
; 21.997 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.042      ;
; 21.998 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.041      ;
; 21.998 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.041      ;
; 22.001 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.038      ;
; 22.001 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 3.015      ;
; 22.001 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 3.015      ;
; 22.005 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.034      ;
; 22.007 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 3.009      ;
; 22.008 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 3.008      ;
; 22.026 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 3.020      ;
; 22.026 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 3.020      ;
; 22.026 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 3.020      ;
; 22.029 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 3.016      ;
; 22.029 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 3.016      ;
; 22.032 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.037      ; 3.037      ;
; 22.033 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.037      ; 3.036      ;
; 22.034 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.002      ; 3.000      ;
; 22.041 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 2.987      ;
; 22.042 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 2.986      ;
; 22.044 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.027      ;
; 22.045 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.026      ;
; 22.046 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.025      ;
; 22.047 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.024      ;
; 22.049 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.015     ; 2.968      ;
; 22.049 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.015     ; 2.968      ;
; 22.049 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.015     ; 2.968      ;
; 22.052 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 2.964      ;
; 22.052 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 2.964      ;
; 22.057 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.014      ;
; 22.057 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.014      ;
; 22.057 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.014      ;
; 22.058 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.013      ;
; 22.058 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.013      ;
; 22.058 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.013      ;
; 22.059 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.012      ;
; 22.059 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.012      ;
; 22.059 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.039      ; 3.012      ;
; 22.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 2.963      ;
; 22.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 2.963      ;
; 22.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 2.963      ;
; 22.087 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 2.959      ;
; 22.087 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 2.959      ;
; 22.089 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.036      ; 2.979      ;
; 22.092 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.036      ; 2.976      ;
; 22.092 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 2.953      ;
; 22.092 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 2.953      ;
; 22.093 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.026     ; 2.913      ;
; 22.093 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.026     ; 2.913      ;
; 22.093 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.026     ; 2.913      ;
; 22.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 2.909      ;
; 22.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 2.909      ;
; 22.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.037      ; 2.973      ;
; 22.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.037      ; 2.973      ;
; 22.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.037      ; 2.973      ;
; 22.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.036      ; 2.972      ;
; 22.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 2.953      ;
; 22.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 2.953      ;
; 22.096 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[3]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 2.953      ;
; 22.098 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[5]                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 2.947      ;
; 22.098 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 2.951      ;
; 22.098 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 2.951      ;
; 22.098 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 2.951      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fpga_clk'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.328 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 0.706      ;
; 19.459 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 0.575      ;
; 19.503 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.529      ;
; 19.505 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.527      ;
; 19.517 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.515      ;
; 19.520 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.512      ;
; 19.548 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.484      ;
; 19.553 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.479      ;
; 19.562 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.001     ; 0.469      ;
; 19.562 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.470      ;
; 19.632 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.400      ;
; 19.637 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.395      ;
; 19.637 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.395      ;
; 19.638 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.394      ;
; 19.638 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.394      ;
; 19.640 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.392      ;
; 19.665 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.367      ;
; 19.665 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fpga_clk'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.248 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.400      ;
; 0.318 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 0.469      ;
; 0.318 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.470      ;
; 0.327 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.479      ;
; 0.332 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.484      ;
; 0.360 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.515      ;
; 0.375 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.529      ;
; 0.421 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 0.575      ;
; 0.552 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 0.706      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[8]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                            ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                       ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                          ; mds_top:inst2|sdram_controller:sdr_ctrl|init_done                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|do_refresh                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                         ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|oor_r                                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                              ; mds_top:inst2|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                     ; mds_top:inst2|sdram_controller:sdr_ctrl|cyc_i_internal                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                               ; mds_top:inst2|sdram_controller:sdr_ctrl|oe_r                                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                         ; mds_top:inst2|mem_mng_top:mem_mng_inst|wr_bank_val                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[21]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[0]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.390      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.390      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.390      ;
; 0.237 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                            ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[11]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[11]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]              ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[13]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[13]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[14]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.394      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.394      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                                     ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[0]                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                          ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                  ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[16]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.395      ;
; 0.242 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                            ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                        ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[19]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[16]                                                                      ; mds_top:inst2|sdram_controller:sdr_ctrl|dram_addr_r[8]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[4]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; mds_top:inst2|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.IDLE_ST                                                                 ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]               ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                  ; mds_top:inst2|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]             ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.prep_st                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.wait_ack_2_st              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[9]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_address_calc_st                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_addr_calc_proc[0]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_trigger_unit                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|addr_enable                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[1]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[2]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[3]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|en_valid_count                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|enable_unit                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; mds_top:inst2|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; mds_top:inst2|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; mds_top:inst2|rx_path:rx_path_inst|sbit_err_status                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|crc_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; mds_top:inst2|rx_path:rx_path_inst|eof_err_status                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_type_reg_0x00_st    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state.write_wb_addr_lsb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tgc_o                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_1_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.write_type_reg_0x00_2_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[3]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; mds_top:inst2|rx_path:rx_path_inst|type_reg_offset[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; mds_top:inst2|rx_path:rx_path_inst|dat_1st_bool                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; mds_top:inst2|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[0]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_out_valid                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|en_bili_trig                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[1]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.fsm_bilinear_st                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_din_valid                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[4]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[4]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state.prepare_for_second_pair_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; mds_top:inst2|intercon:intercon_y_inst|wbm_gnt[1]                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_stb_o                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|err_i_status                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|err_i_status                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_idle_st                                           ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st.wbm_idle_st                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[1]                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[1]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[0]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[1]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[2]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; mds_top:inst2|img_man_top:img_man_top_inst|trig_cnt[3]                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; mds_top:inst2|img_man_top:img_man_top_inst|en_trig_proc                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; mds_top:inst2|img_man_top:img_man_top_inst|trigger                                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[0]                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b                                                   ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[1]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[1]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[2]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[2]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[3]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[3]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[4]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[4]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[5]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[5]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[6]                                                ; mds_top:inst2|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[6]                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                           ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.245 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                            ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.250 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[7]                                                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[7]                                                                                                                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_ln_trig                                                                                                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9]                                                                                                      ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|blanking_hor_cond                                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.267 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.419      ;
; 0.273 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[10]                                                                                                     ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hsync                                                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.425      ;
; 0.290 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[2]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.442      ;
; 0.292 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[0]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[1]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[2]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[4]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[4]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[0]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[4]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.451      ;
; 0.303 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|addr_store_a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|address_reg_a[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.455      ;
; 0.309 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.461      ;
; 0.311 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.463      ;
; 0.313 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.465      ;
; 0.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.472      ;
; 0.322 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[4]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[4]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.474      ;
; 0.324 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.475      ;
; 0.325 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[5]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[0]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[7]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[2]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                                                           ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.479      ;
; 0.330 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[9]                                                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[6]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[1]                                                                                         ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]                                                                                                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.332 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.485      ;
; 0.337 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                             ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.490      ;
; 0.346 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                   ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[8]                                                                                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.498      ;
; 0.354 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[8]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[8]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_cnt[13]                                                                                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[0]                                                                                          ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[0]                                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.194 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.734      ;
; 0.194 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.734      ;
; 5.501 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 1.995      ;
; 5.501 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 1.995      ;
; 5.501 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.036     ; 1.995      ;
; 5.649 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 1.826      ;
; 5.649 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_zero       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.057     ; 1.826      ;
; 5.649 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.051     ; 1.832      ;
; 5.649 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|address_r[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.051     ; 1.832      ;
; 5.649 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.049     ; 1.834      ;
; 5.649 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.049     ; 1.834      ;
; 5.649 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.051     ; 1.832      ;
; 5.649 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.051     ; 1.832      ;
; 5.649 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.051     ; 1.832      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 1.855      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.027     ; 1.855      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 1.837      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 1.837      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[0]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.845      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 1.837      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1]                      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.045     ; 1.837      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[1]    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.037     ; 1.845      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.046     ; 1.836      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[5]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.048     ; 1.834      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.048     ; 1.834      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[2]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.048     ; 1.834      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[3]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[4]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.048     ; 1.834      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[4]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.049     ; 1.833      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.048     ; 1.834      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.058     ; 1.824      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[10]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[12]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.044     ; 1.838      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.040     ; 1.842      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[8]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 1.827      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[9]       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 1.827      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[10]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.049     ; 1.833      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[10]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 1.827      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[11]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.049     ; 1.833      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.049     ; 1.833      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[11]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 1.827      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[12]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 1.827      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[13]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[13]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 1.827      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[14]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[15]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[15]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[14]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[14]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[14]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 1.827      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[15]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 1.827      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[16]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[17]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.053     ; 1.829      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[17]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[17]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[16]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[16]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[16]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 1.827      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[17]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.055     ; 1.827      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.049     ; 1.833      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 1.821      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.054     ; 1.828      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 1.821      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.061     ; 1.821      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.059     ; 1.823      ;
; 5.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.059     ; 1.823      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.650 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.041     ; 1.841      ;
; 6.903 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_deb    ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -1.619     ; 1.510      ;
; 6.903 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out    ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -1.619     ; 1.510      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.433      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.557 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.450      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[19]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[20]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[21]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[22]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[23]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[24]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[25]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[26]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[18]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.426      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[7]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[8]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[9]                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[10]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[11]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[12]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[13]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[14]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[15]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[16]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[17]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[18]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[19]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[20]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[21]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[22]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[23]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[24]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[25]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.564 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[26]                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.443      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tl_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_tr_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_bl_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.031      ; 2.431      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[3] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[4] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[5] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[6] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.575 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|bili_br_pixel[7] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 2.428      ;
; 7.576 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[0]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.424      ;
; 7.576 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[1]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.424      ;
; 7.576 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:inst2|img_man_top:img_man_top_inst|bilinear:bilinear_inst|I1[2]                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.025      ; 2.424      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.608 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.605     ; 0.819      ;
; 2.608 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                          ; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.605     ; 0.819      ;
; 2.989 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 2.031      ;
; 2.994 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 2.036      ;
; 2.997 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 2.035      ;
; 2.998 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.025      ; 2.026      ;
; 3.011 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 2.017      ;
; 3.012 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.034      ; 2.021      ;
; 3.035 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 1.999      ;
; 3.109 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a13 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 1.911      ;
; 3.114 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a3  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 1.916      ;
; 3.117 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a5  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 1.915      ;
; 3.118 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a14 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.025      ; 1.906      ;
; 3.120 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 1.915      ;
; 3.131 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a6  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 1.897      ;
; 3.132 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.034      ; 1.901      ;
; 3.146 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.040      ; 1.893      ;
; 3.155 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 1.879      ;
; 3.240 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a8  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.036      ; 1.795      ;
; 3.266 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.040      ; 1.773      ;
; 3.281 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 1.760      ;
; 3.281 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 1.750      ;
; 3.284 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 1.759      ;
; 3.296 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.037      ; 1.740      ;
; 3.307 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 1.733      ;
; 3.315 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.047      ; 1.731      ;
; 3.316 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.710      ;
; 3.316 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.710      ;
; 3.401 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a4  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 1.640      ;
; 3.401 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 1.630      ;
; 3.404 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a15 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 1.639      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.408 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.614      ;
; 3.416 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a9  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.037      ; 1.620      ;
; 3.427 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.041      ; 1.613      ;
; 3.435 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.047      ; 1.611      ;
; 3.436 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.590      ;
; 3.436 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.590      ;
; 3.437 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.587      ;
; 3.437 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.587      ;
; 3.437 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.587      ;
; 3.437 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.587      ;
; 3.437 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.587      ;
; 3.437 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.587      ;
; 3.437 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.587      ;
; 3.437 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.587      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.583      ;
; 3.443 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.045      ; 1.601      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.444 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.578      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.528 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.494      ;
; 3.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.467      ;
; 3.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.467      ;
; 3.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.467      ;
; 3.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.467      ;
; 3.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.467      ;
; 3.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.467      ;
; 3.557 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.467      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.816 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.218      ;
; 18.816 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.218      ;
; 18.927 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.107      ;
; 18.927 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.107      ;
; 18.998 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.034      ;
; 18.998 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.034      ;
; 19.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.923      ;
; 19.109 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.923      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.583 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.735      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.788 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.941      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.944      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.944      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.944      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.944      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.944      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.944      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.944      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.944      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.944      ;
; 0.790 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                            ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.944      ;
; 1.298 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 1.481      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.316 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.458      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.320 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.463      ;
; 1.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.467      ;
; 1.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.467      ;
; 1.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.467      ;
; 1.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.467      ;
; 1.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.467      ;
; 1.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.467      ;
; 1.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.467      ;
; 1.323 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.467      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[11]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[7]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[10]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.352 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[9]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.494      ;
; 1.418 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a2 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.045      ; 1.601      ;
; 1.426 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a7 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.047      ; 1.611      ;
; 1.434 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 1.613      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0]                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0]                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[8]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.436 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.578      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[1]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[5]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[2]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[4]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.440 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[6]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.583      ;
; 1.443 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.587      ;
; 1.443 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[13]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.587      ;
; 1.443 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.587      ;
; 1.443 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[12]        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.587      ;
; 1.443 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.587      ;
; 1.443 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[3]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.587      ;
; 1.443 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe23a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.587      ;
; 1.443 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                                    ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22|dffe24a[0]         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.587      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.682 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.834      ;
; 0.682 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[12]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.834      ;
; 0.682 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.834      ;
; 0.682 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.834      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[1]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[4]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[8]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a2                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a3                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a1                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a0                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|parity11                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[0]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[7]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[12] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[12]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[10] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[10]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[13] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[13]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[11] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[11]                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.795 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.945      ;
; 0.796 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[9]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.950      ;
; 0.796 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[10]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.950      ;
; 0.796 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[11]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.950      ;
; 0.796 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[12]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.950      ;
; 0.796 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.950      ;
; 0.796 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[11]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.950      ;
; 0.796 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[13]                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.950      ;
; 0.796 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.950      ;
; 0.796 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                                          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.950      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[6]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[6]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[4]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[4]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[5]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[5]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[1]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[1]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[3]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[3]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[2]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[2]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[0]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[0]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[0]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.927 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.080      ;
; 0.928 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[1]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.082      ;
; 0.928 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[3]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.082      ;
; 0.928 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[4]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.082      ;
; 0.928 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[6]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.082      ;
; 0.928 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[7]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.082      ;
; 0.928 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[9]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.082      ;
; 0.928 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.082      ;
; 0.928 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[10]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.082      ;
; 0.928 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[12]                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.082      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[6]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[2]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[5]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[2]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[3]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter13a[5]                     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[4]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.056 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.208      ;
; 1.068 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.217      ;
; 1.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.234      ;
; 1.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[7]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.234      ;
; 1.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[7]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.234      ;
; 1.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.234      ;
; 1.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[9]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.234      ;
; 1.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[9]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.234      ;
; 1.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28|dffe30a[8]  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.234      ;
; 1.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|ws_dgrp_reg[8]                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.234      ;
; 1.084 ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe26a[0] ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[8]                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.234      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'fpga_clk'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.771 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.923      ;
; 0.771 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.923      ;
; 0.882 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.034      ;
; 0.882 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.034      ;
; 0.953 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 1.107      ;
; 0.953 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 1.107      ;
; 1.064 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 1.218      ;
; 1.064 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 1.218      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.811      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[6]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.811      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[7]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.811      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[6]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.811      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[7]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.811      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.823      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[0]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.050     ; 1.811      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.823      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_latch_1st_dat              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.823      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.823      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.823      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_cnt_zero_bool              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.823      ;
; 1.709 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.823      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|arbiter_req                    ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 1.816      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|we_i_r                                                                              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 1.816      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WRITE0_ST                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.823      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ0_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.823      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ1_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.823      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 1.822      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ3_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 1.822      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ4_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.823      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|rx_data_r                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.034     ; 1.828      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 1.816      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st      ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 1.816      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 1.814      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[1]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 1.808      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 1.808      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[3]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 1.808      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 1.808      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5]               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 1.819      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 1.814      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[7]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.821      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[0]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.824      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[1]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.824      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[2]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.824      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[3]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.824      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[5]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.824      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[6]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.824      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[7]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.824      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]              ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.038     ; 1.824      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[2]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.833      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[2]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 1.808      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[3]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.833      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[3]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 1.808      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[4]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.833      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[4]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.052     ; 1.810      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[5]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.833      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[5]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.052     ; 1.810      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[6]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.833      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[7]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.833      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[8]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.821      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[3]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.821      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[3]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 1.819      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[5]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.821      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[5]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 1.819      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[6]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.821      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[6]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 1.819      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[7]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 1.819      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 1.819      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 1.822      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|stall_r                                                                             ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.034     ; 1.828      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.821      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[1]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.821      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[2]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.821      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|new_blen_n[4]                                                                       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.041     ; 1.821      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[0]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 1.819      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|data_valid_r                                                                        ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.040     ; 1.822      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[0]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 1.832      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[1]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 1.832      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[2]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 1.832      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[3]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.823      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[4]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.823      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[5]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 1.832      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[6]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.030     ; 1.832      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[7]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.823      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.823      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 1.816      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 1.819      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.818      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.818      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st     ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 1.823      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.818      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[1]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.029     ; 1.833      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[1]                   ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 1.808      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|blen_cnt[1]                                                                         ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 1.819      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|next_state.WRITE1_ST                                                                ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.037     ; 1.825      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.818      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|stb_err_r                                                                           ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.037     ; 1.825      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[0]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[1]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[2]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[3]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[4]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[5]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[6]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[7]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[8]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[9]                                                                  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[10]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
; 1.710 ; global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:inst2|sdram_controller:sdr_ctrl|wait_200us_cntr[11]                                                                 ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.831      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:inst2|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~portb_we_reg         ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~portb_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk|combout                                                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; fpga_clk ; Rise       ; fpga_clk                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:inst2|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; 2.739 ; 2.739 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; 3.724 ; 3.724 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; 3.461 ; 3.461 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; 3.499 ; 3.499 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; 3.472 ; 3.472 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; 3.574 ; 3.574 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; 3.524 ; 3.524 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; 3.617 ; 3.617 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; 3.509 ; 3.509 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; 3.662 ; 3.662 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; 3.492 ; 3.492 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; 3.662 ; 3.662 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; 3.554 ; 3.554 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; 3.569 ; 3.569 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; 3.668 ; 3.668 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; 3.560 ; 3.560 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; 3.538 ; 3.538 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; 3.724 ; 3.724 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 2.519 ; 2.519 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; 1.808 ; 1.808 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; 4.097 ; 4.097 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; 3.862 ; 3.862 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 2.128 ; 2.128 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; -2.619 ; -2.619 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; -3.341 ; -3.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; -3.341 ; -3.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; -3.379 ; -3.379 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; -3.352 ; -3.352 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; -3.454 ; -3.454 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; -3.404 ; -3.404 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; -3.497 ; -3.497 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; -3.389 ; -3.389 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; -3.542 ; -3.542 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; -3.372 ; -3.372 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; -3.542 ; -3.542 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; -3.434 ; -3.434 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; -3.449 ; -3.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; -3.548 ; -3.548 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; -3.440 ; -3.440 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; -3.418 ; -3.418 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; -3.604 ; -3.604 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -1.785 ; -1.785 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; -1.522 ; -1.522 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; -3.812 ; -3.812 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; -3.742 ; -3.742 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -2.008 ; -2.008 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 2.905 ; 2.905 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 2.716 ; 2.716 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.731 ; 2.731 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 3.991 ; 3.991 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.731 ; 2.731 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 2.660 ; 2.660 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 2.461 ; 2.461 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 2.484 ; 2.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 2.374 ; 2.374 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.660 ; 2.660 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 2.350 ; 2.350 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.599 ; 2.599 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.508 ; 2.508 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.607 ; 2.607 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.270 ; 2.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.626 ; 2.626 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.657 ; 2.657 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.824 ; 2.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.684 ; 2.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.824 ; 2.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.778 ; 2.778 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.925 ; 2.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.484 ; 2.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.527 ; 2.527 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.614 ; 2.614 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.882 ; 2.882 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.883 ; 2.883 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.623 ; 2.623 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.735 ; 2.735 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.774 ; 2.774 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.925 ; 2.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.559 ; 2.559 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.644 ; 2.644 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.923 ; 2.923 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.574 ; 2.574 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.379 ; 2.379 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.638 ; 2.638 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.747 ; 2.747 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.506 ; 2.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.155 ; 3.155 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 3.578 ; 3.578 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 3.450 ; 3.450 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 3.438 ; 3.438 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 3.449 ; 3.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 3.461 ; 3.461 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.552 ; 3.552 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.531 ; 3.531 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.578 ; 3.578 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 4.397 ; 4.397 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 4.159 ; 4.159 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 4.161 ; 4.161 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 4.130 ; 4.130 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 4.106 ; 4.106 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 4.131 ; 4.131 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 4.397 ; 4.397 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 4.339 ; 4.339 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 3.697 ; 3.697 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 3.084 ; 3.084 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.697 ; 3.697 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 3.588 ; 3.588 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 3.294 ; 3.294 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 3.180 ; 3.180 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 3.203 ; 3.203 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 3.302 ; 3.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 4.041 ; 4.041 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 3.520 ; 3.520 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 4.041 ; 4.041 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.823 ; 3.823 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 3.719 ; 3.719 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 3.458 ; 3.458 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 2.973 ; 2.973 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 3.132 ; 3.132 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 3.558 ; 3.558 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.531 ; 3.531 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.558 ; 3.558 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 3.421 ; 3.421 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.502 ; 3.502 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 3.524 ; 3.524 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 3.421 ; 3.421 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 3.412 ; 3.412 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 3.667 ; 3.667 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 3.587 ; 3.587 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 3.568 ; 3.568 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 3.304 ; 3.304 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 3.598 ; 3.598 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 3.544 ; 3.544 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 3.667 ; 3.667 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 3.588 ; 3.588 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 3.566 ; 3.566 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 3.298 ; 3.298 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 3.345 ; 3.345 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 3.566 ; 3.566 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 3.149 ; 3.149 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 2.991 ; 2.991 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 2.983 ; 2.983 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 2.979 ; 2.979 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 3.726 ; 3.726 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 3.109 ; 3.109 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 3.726 ; 3.726 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 3.310 ; 3.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 3.103 ; 3.103 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 2.983 ; 2.983 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 3.638 ; 3.638 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.306 ; 3.306 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.610 ; 3.610 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.742 ; 2.742 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 3.055 ; 3.055 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.989 ; 3.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 4.235 ; 4.235 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 2.338 ; 2.338 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 3.442 ; 3.442 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 3.214 ; 3.214 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.309 ; 2.309 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.192 ; 2.192 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.059 ; 2.059 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.256 ; 2.256 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.262 ; 2.262 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.223 ; 2.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.194 ; 2.194 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.309 ; 2.309 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.186 ; 2.186 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.476 ; 2.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.428 ; 2.428 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.342 ; 2.342 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.346 ; 2.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.476 ; 2.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.342 ; 2.342 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.205 ; 2.205 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.589 ; 2.589 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.589 ; 2.589 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.412 ; 2.412 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.567 ; 2.567 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.515 ; 2.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.413 ; 2.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.506 ; 2.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.750 ; 2.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.999 ; 2.999 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 2.846 ; 2.846 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 2.905 ; 2.905 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 2.716 ; 2.716 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.731 ; 2.731 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 3.788 ; 3.788 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.731 ; 2.731 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 2.270 ; 2.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 2.461 ; 2.461 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 2.484 ; 2.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 2.374 ; 2.374 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.660 ; 2.660 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 2.350 ; 2.350 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.599 ; 2.599 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.508 ; 2.508 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.607 ; 2.607 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.270 ; 2.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.626 ; 2.626 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.657 ; 2.657 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.684 ; 2.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.684 ; 2.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.824 ; 2.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.778 ; 2.778 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.379 ; 2.379 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.484 ; 2.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.527 ; 2.527 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.614 ; 2.614 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.882 ; 2.882 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.883 ; 2.883 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.623 ; 2.623 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.735 ; 2.735 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.774 ; 2.774 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.925 ; 2.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.559 ; 2.559 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.644 ; 2.644 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.923 ; 2.923 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.574 ; 2.574 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.379 ; 2.379 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.638 ; 2.638 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.747 ; 2.747 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.506 ; 2.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.155 ; 3.155 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 3.067 ; 3.067 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 3.079 ; 3.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 3.067 ; 3.067 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 3.073 ; 3.073 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 3.090 ; 3.090 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.186 ; 3.186 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.157 ; 3.157 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.208 ; 3.208 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 3.633 ; 3.633 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 3.687 ; 3.687 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 3.689 ; 3.689 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 3.655 ; 3.655 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.633 ; 3.633 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 3.655 ; 3.655 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 3.918 ; 3.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 3.855 ; 3.855 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 2.817 ; 2.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 2.817 ; 2.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.414 ; 3.414 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 3.354 ; 3.354 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 3.060 ; 3.060 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 2.939 ; 2.939 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 2.920 ; 2.920 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 3.018 ; 3.018 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 2.892 ; 2.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 3.296 ; 3.296 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 3.798 ; 3.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.591 ; 3.591 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 3.485 ; 3.485 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 3.223 ; 3.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 2.892 ; 2.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 3.044 ; 3.044 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 3.276 ; 3.276 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.391 ; 3.391 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.422 ; 3.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 3.288 ; 3.288 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.360 ; 3.360 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 3.385 ; 3.385 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 3.282 ; 3.282 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 3.276 ; 3.276 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 3.010 ; 3.010 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 3.307 ; 3.307 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 3.288 ; 3.288 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 3.010 ; 3.010 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 3.308 ; 3.308 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 3.260 ; 3.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 3.384 ; 3.384 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 3.303 ; 3.303 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 3.068 ; 3.068 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 3.118 ; 3.118 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 3.346 ; 3.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 2.920 ; 2.920 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 2.824 ; 2.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 3.567 ; 3.567 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 3.040 ; 3.040 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 2.947 ; 2.947 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 2.824 ; 2.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 3.490 ; 3.490 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.156 ; 3.156 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.610 ; 3.610 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.742 ; 2.742 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 3.055 ; 3.055 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.989 ; 3.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 4.063 ; 4.063 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 2.338 ; 2.338 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 3.415 ; 3.415 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 3.214 ; 3.214 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.059 ; 2.059 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.192 ; 2.192 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.059 ; 2.059 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.256 ; 2.256 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.262 ; 2.262 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.223 ; 2.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.194 ; 2.194 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.309 ; 2.309 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.186 ; 2.186 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.428 ; 2.428 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.342 ; 2.342 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.346 ; 2.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.476 ; 2.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.342 ; 2.342 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.205 ; 2.205 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.589 ; 2.589 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.412 ; 2.412 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.567 ; 2.567 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.515 ; 2.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.413 ; 2.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.506 ; 2.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.750 ; 2.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.999 ; 2.999 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 2.846 ; 2.846 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 3.878 ;       ;       ; 3.878 ;
; fpga_rst         ; LEDG0           ;       ; 5.695 ; 5.695 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 3.878 ;       ;       ; 3.878 ;
; fpga_rst         ; LEDG0           ;       ; 5.695 ; 5.695 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.624 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.747 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.777 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.777 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.748 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.748 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.748 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.748 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.765 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.735 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.765 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.765 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.624 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.624 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.727 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.624 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.747 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.777 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.777 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.748 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.748 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.748 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.748 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.765 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.735 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.765 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.765 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.624 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.624 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.634 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.727 ;      ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.624     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.747     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.777     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.777     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.748     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.748     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.748     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.748     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.765     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.735     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.765     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.765     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.624     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.624     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.727     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.624     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.747     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.777     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.777     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.748     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.748     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.748     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.748     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.765     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.735     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.765     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.765     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.624     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.624     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.634     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.727     ;           ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -1.487  ; 0.215 ; -1.144   ; 0.583   ; 1.623               ;
;  fpga_clk                                               ; 18.560  ; 0.215 ; 17.602   ; 0.771   ; 9.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.469   ; 0.215 ; -1.144   ; 1.709   ; 1.623               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -1.487  ; 0.215 ; -0.632   ; 0.682   ; 2.873               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.268   ; 0.215 ; 1.166    ; 0.583   ; 10.373              ;
; Design-wide TNS                                         ; -15.767 ; 0.0   ; -2.92    ; 0.0     ; 0.0                 ;
;  fpga_clk                                               ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000   ; 0.000 ; -2.288   ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -15.767 ; 0.000 ; -0.632   ; 0.000   ; 0.000               ;
;  inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; 4.985 ; 4.985 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; 6.281 ; 6.281 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; 5.798 ; 5.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; 5.839 ; 5.839 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; 5.793 ; 5.793 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; 5.986 ; 5.986 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; 5.900 ; 5.900 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; 6.028 ; 6.028 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; 5.877 ; 5.877 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; 6.097 ; 6.097 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; 5.824 ; 5.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; 6.097 ; 6.097 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; 5.925 ; 5.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; 5.947 ; 5.947 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; 6.083 ; 6.083 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; 5.931 ; 5.931 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; 5.896 ; 5.896 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; 6.281 ; 6.281 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 4.999 ; 4.999 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; 3.334 ; 3.334 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; 7.082 ; 7.082 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; 6.417 ; 6.417 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; 4.082 ; 4.082 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+
; fpga_rst         ; fpga_clk   ; -2.619 ; -2.619 ; Rise       ; fpga_clk                                               ;
; dram_dq[*]       ; fpga_clk   ; -3.341 ; -3.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]      ; fpga_clk   ; -3.341 ; -3.341 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]      ; fpga_clk   ; -3.379 ; -3.379 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]      ; fpga_clk   ; -3.352 ; -3.352 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]      ; fpga_clk   ; -3.454 ; -3.454 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]      ; fpga_clk   ; -3.404 ; -3.404 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]      ; fpga_clk   ; -3.497 ; -3.497 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]      ; fpga_clk   ; -3.389 ; -3.389 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]      ; fpga_clk   ; -3.542 ; -3.542 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]      ; fpga_clk   ; -3.372 ; -3.372 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]      ; fpga_clk   ; -3.542 ; -3.542 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]     ; fpga_clk   ; -3.434 ; -3.434 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]     ; fpga_clk   ; -3.449 ; -3.449 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]     ; fpga_clk   ; -3.548 ; -3.548 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]     ; fpga_clk   ; -3.440 ; -3.440 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]     ; fpga_clk   ; -3.418 ; -3.418 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]     ; fpga_clk   ; -3.604 ; -3.604 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -1.785 ; -1.785 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trig_sw      ; fpga_clk   ; -1.522 ; -1.522 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_trigger_in   ; fpga_clk   ; -3.812 ; -3.812 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_in   ; fpga_clk   ; -3.742 ; -3.742 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_img_tx_en_sw ; fpga_clk   ; -2.008 ; -2.008 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+------------------+------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.868 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 5.814 ; 5.814 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 5.395 ; 5.395 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 5.116 ; 5.116 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 5.419 ; 5.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 8.286 ; 8.286 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 5.419 ; 5.419 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 5.428 ; 5.428 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 5.048 ; 5.048 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 5.079 ; 5.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 4.787 ; 4.787 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 5.415 ; 5.415 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 4.673 ; 4.673 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 5.337 ; 5.337 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 5.086 ; 5.086 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 5.347 ; 5.347 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 5.368 ; 5.368 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 5.370 ; 5.370 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 5.428 ; 5.428 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 5.739 ; 5.739 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 5.399 ; 5.399 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 5.739 ; 5.739 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 5.681 ; 5.681 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 5.967 ; 5.967 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 4.958 ; 4.958 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 5.153 ; 5.153 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 5.036 ; 5.036 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 5.235 ; 5.235 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 5.909 ; 5.909 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 5.915 ; 5.915 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 5.285 ; 5.285 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 5.484 ; 5.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 5.558 ; 5.558 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 5.962 ; 5.962 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 5.083 ; 5.083 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 5.344 ; 5.344 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 5.967 ; 5.967 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 5.176 ; 5.176 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 4.709 ; 4.709 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 5.393 ; 5.393 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 5.103 ; 5.103 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 5.586 ; 5.586 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 5.063 ; 5.063 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.868 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 6.187 ; 6.187 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 7.049 ; 7.049 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 6.784 ; 6.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 6.766 ; 6.766 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 6.778 ; 6.778 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 6.796 ; 6.796 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 7.012 ; 7.012 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 6.992 ; 6.992 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 7.049 ; 7.049 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 8.784 ; 8.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 8.356 ; 8.356 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 8.366 ; 8.366 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 8.312 ; 8.312 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 8.292 ; 8.292 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 8.324 ; 8.324 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 8.784 ; 8.784 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 8.670 ; 8.670 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 7.482 ; 7.482 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 6.252 ; 6.252 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 7.482 ; 7.482 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 7.244 ; 7.244 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 6.705 ; 6.705 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 6.386 ; 6.386 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 6.476 ; 6.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 6.722 ; 6.722 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 8.257 ; 8.257 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 7.218 ; 7.218 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 8.257 ; 8.257 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 7.801 ; 7.801 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 7.598 ; 7.598 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 7.019 ; 7.019 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 5.996 ; 5.996 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 6.404 ; 6.404 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 7.403 ; 7.403 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 7.310 ; 7.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 7.403 ; 7.403 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 7.103 ; 7.103 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 7.276 ; 7.276 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 7.253 ; 7.253 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 7.100 ; 7.100 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 7.061 ; 7.061 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 7.586 ; 7.586 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 7.447 ; 7.447 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 7.418 ; 7.418 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 6.743 ; 6.743 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 7.453 ; 7.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 7.358 ; 7.358 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 7.586 ; 7.586 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 7.430 ; 7.430 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 7.185 ; 7.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 6.818 ; 6.818 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 6.862 ; 6.862 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 7.185 ; 7.185 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 6.438 ; 6.438 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 6.075 ; 6.075 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 6.065 ; 6.065 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 6.044 ; 6.044 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 7.420 ; 7.420 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 6.301 ; 6.301 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 7.420 ; 7.420 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 6.844 ; 6.844 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 6.283 ; 6.283 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 6.044 ; 6.044 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 7.268 ; 7.268 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 6.802 ; 6.802 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 7.294 ; 7.294 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 5.455 ; 5.455 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 5.467 ; 5.467 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 6.223 ; 6.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 8.100 ; 8.100 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 8.731 ; 8.731 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 4.638 ; 4.638 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 6.893 ; 6.893 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 6.453 ; 6.453 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 4.313 ; 4.313 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 4.026 ; 4.026 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 4.384 ; 4.384 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 4.410 ; 4.410 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 4.346 ; 4.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 4.281 ; 4.281 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 4.553 ; 4.553 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 4.275 ; 4.275 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 4.872 ; 4.872 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 4.808 ; 4.808 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 4.582 ; 4.582 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 4.603 ; 4.603 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 4.872 ; 4.872 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 4.571 ; 4.571 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 4.302 ; 4.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 4.600 ; 4.600 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 4.302 ; 4.302 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 5.169 ; 5.169 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 5.122 ; 5.122 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 5.122 ; 5.122 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 4.764 ; 4.764 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 5.051 ; 5.051 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 5.051 ; 5.051 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 5.017 ; 5.017 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 4.792 ; 4.792 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 4.950 ; 4.950 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 5.384 ; 5.384 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 2.939 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 5.954 ; 5.954 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 5.620 ; 5.620 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 2.939 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+
; DRAM_CLK                  ; fpga_clk   ; 0.154 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG1                     ; fpga_clk   ; 2.905 ; 2.905 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank        ; fpga_clk   ; 2.716 ; 2.716 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank        ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val           ; fpga_clk   ; 2.731 ; 2.731 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active          ; fpga_clk   ; 3.788 ; 3.788 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val           ; fpga_clk   ; 2.731 ; 2.731 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]              ; fpga_clk   ; 2.270 ; 2.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]             ; fpga_clk   ; 2.461 ; 2.461 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]             ; fpga_clk   ; 2.484 ; 2.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]             ; fpga_clk   ; 2.374 ; 2.374 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]             ; fpga_clk   ; 2.660 ; 2.660 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]             ; fpga_clk   ; 2.350 ; 2.350 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]             ; fpga_clk   ; 2.599 ; 2.599 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]             ; fpga_clk   ; 2.508 ; 2.508 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]             ; fpga_clk   ; 2.607 ; 2.607 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]             ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]             ; fpga_clk   ; 2.270 ; 2.270 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]            ; fpga_clk   ; 2.626 ; 2.626 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]            ; fpga_clk   ; 2.657 ; 2.657 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]              ; fpga_clk   ; 2.684 ; 2.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]             ; fpga_clk   ; 2.684 ; 2.684 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]             ; fpga_clk   ; 2.824 ; 2.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                ; fpga_clk   ; 2.778 ; 2.778 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                ; fpga_clk   ; 2.379 ; 2.379 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]               ; fpga_clk   ; 2.484 ; 2.484 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]               ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]               ; fpga_clk   ; 2.527 ; 2.527 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]               ; fpga_clk   ; 2.614 ; 2.614 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]               ; fpga_clk   ; 2.882 ; 2.882 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]               ; fpga_clk   ; 2.883 ; 2.883 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]               ; fpga_clk   ; 2.623 ; 2.623 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]               ; fpga_clk   ; 2.735 ; 2.735 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]               ; fpga_clk   ; 2.774 ; 2.774 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]               ; fpga_clk   ; 2.925 ; 2.925 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]              ; fpga_clk   ; 2.559 ; 2.559 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]              ; fpga_clk   ; 2.644 ; 2.644 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]              ; fpga_clk   ; 2.923 ; 2.923 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]              ; fpga_clk   ; 2.574 ; 2.574 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]              ; fpga_clk   ; 2.379 ; 2.379 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]              ; fpga_clk   ; 2.638 ; 2.638 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                 ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                ; fpga_clk   ; 2.747 ; 2.747 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                 ; fpga_clk   ; 2.506 ; 2.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                 ; fpga_clk   ; 2.310 ; 2.310 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; DRAM_CLK                  ; fpga_clk   ;       ; 0.154 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; LEDG2                     ; fpga_clk   ; 3.155 ; 3.155 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_0[*]                  ; fpga_clk   ; 3.067 ; 3.067 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[0]                 ; fpga_clk   ; 3.079 ; 3.079 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[1]                 ; fpga_clk   ; 3.067 ; 3.067 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[2]                 ; fpga_clk   ; 3.073 ; 3.073 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[3]                 ; fpga_clk   ; 3.090 ; 3.090 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[4]                 ; fpga_clk   ; 3.186 ; 3.186 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[5]                 ; fpga_clk   ; 3.157 ; 3.157 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_0[6]                 ; fpga_clk   ; 3.208 ; 3.208 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_1[*]                  ; fpga_clk   ; 3.633 ; 3.633 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[0]                 ; fpga_clk   ; 3.687 ; 3.687 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[1]                 ; fpga_clk   ; 3.689 ; 3.689 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[2]                 ; fpga_clk   ; 3.655 ; 3.655 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[3]                 ; fpga_clk   ; 3.633 ; 3.633 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[4]                 ; fpga_clk   ; 3.655 ; 3.655 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[5]                 ; fpga_clk   ; 3.918 ; 3.918 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_1[6]                 ; fpga_clk   ; 3.855 ; 3.855 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_2[*]                  ; fpga_clk   ; 2.817 ; 2.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[0]                 ; fpga_clk   ; 2.817 ; 2.817 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[1]                 ; fpga_clk   ; 3.414 ; 3.414 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[2]                 ; fpga_clk   ; 3.354 ; 3.354 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[3]                 ; fpga_clk   ; 3.060 ; 3.060 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[4]                 ; fpga_clk   ; 2.939 ; 2.939 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[5]                 ; fpga_clk   ; 2.920 ; 2.920 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_2[6]                 ; fpga_clk   ; 3.018 ; 3.018 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_3[*]                  ; fpga_clk   ; 2.892 ; 2.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[0]                 ; fpga_clk   ; 3.296 ; 3.296 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[1]                 ; fpga_clk   ; 3.798 ; 3.798 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[2]                 ; fpga_clk   ; 3.591 ; 3.591 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[3]                 ; fpga_clk   ; 3.485 ; 3.485 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[4]                 ; fpga_clk   ; 3.223 ; 3.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[5]                 ; fpga_clk   ; 2.892 ; 2.892 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_3[6]                 ; fpga_clk   ; 3.044 ; 3.044 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_4[*]                  ; fpga_clk   ; 3.276 ; 3.276 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[0]                 ; fpga_clk   ; 3.391 ; 3.391 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[1]                 ; fpga_clk   ; 3.422 ; 3.422 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[2]                 ; fpga_clk   ; 3.288 ; 3.288 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[3]                 ; fpga_clk   ; 3.360 ; 3.360 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[4]                 ; fpga_clk   ; 3.385 ; 3.385 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[5]                 ; fpga_clk   ; 3.282 ; 3.282 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_4[6]                 ; fpga_clk   ; 3.276 ; 3.276 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_5[*]                  ; fpga_clk   ; 3.010 ; 3.010 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[0]                 ; fpga_clk   ; 3.307 ; 3.307 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[1]                 ; fpga_clk   ; 3.288 ; 3.288 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[2]                 ; fpga_clk   ; 3.010 ; 3.010 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[3]                 ; fpga_clk   ; 3.308 ; 3.308 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[4]                 ; fpga_clk   ; 3.260 ; 3.260 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[5]                 ; fpga_clk   ; 3.384 ; 3.384 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_5[6]                 ; fpga_clk   ; 3.303 ; 3.303 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_6[*]                  ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[0]                 ; fpga_clk   ; 3.068 ; 3.068 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[1]                 ; fpga_clk   ; 3.118 ; 3.118 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[2]                 ; fpga_clk   ; 3.346 ; 3.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[3]                 ; fpga_clk   ; 2.920 ; 2.920 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[4]                 ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[5]                 ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_6[6]                 ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_7[*]                  ; fpga_clk   ; 2.824 ; 2.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[0]                 ; fpga_clk   ; 2.956 ; 2.956 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[1]                 ; fpga_clk   ; 3.567 ; 3.567 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[2]                 ; fpga_clk   ; 3.040 ; 3.040 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[3]                 ; fpga_clk   ; 2.947 ; 2.947 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[4]                 ; fpga_clk   ; 2.824 ; 2.824 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[5]                 ; fpga_clk   ; 3.490 ; 3.490 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  dbg_7[6]                 ; fpga_clk   ; 3.156 ; 3.156 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_disp_active           ; fpga_clk   ; 3.610 ; 3.610 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken         ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken         ; fpga_clk   ; 2.742 ; 2.742 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_image_tx_en           ; fpga_clk   ; 3.055 ; 3.055 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Y_active ; fpga_clk   ; 3.989 ; 3.989 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_Z_active ; fpga_clk   ; 4.063 ; 4.063 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_manipulation_trig     ; fpga_clk   ; 2.338 ; 2.338 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc           ; fpga_clk   ; 3.415 ; 3.415 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out           ; fpga_clk   ; 3.214 ; 3.214 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; BLUE[*]                   ; fpga_clk   ; 2.059 ; 2.059 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[2]                  ; fpga_clk   ; 2.192 ; 2.192 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[3]                  ; fpga_clk   ; 2.059 ; 2.059 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[4]                  ; fpga_clk   ; 2.256 ; 2.256 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[5]                  ; fpga_clk   ; 2.262 ; 2.262 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[6]                  ; fpga_clk   ; 2.223 ; 2.223 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[7]                  ; fpga_clk   ; 2.194 ; 2.194 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[8]                  ; fpga_clk   ; 2.309 ; 2.309 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  BLUE[9]                  ; fpga_clk   ; 2.186 ; 2.186 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; GREEN[*]                  ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[2]                 ; fpga_clk   ; 2.428 ; 2.428 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[3]                 ; fpga_clk   ; 2.342 ; 2.342 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[4]                 ; fpga_clk   ; 2.346 ; 2.346 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[5]                 ; fpga_clk   ; 2.476 ; 2.476 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[6]                 ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[7]                 ; fpga_clk   ; 2.201 ; 2.201 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[8]                 ; fpga_clk   ; 2.342 ; 2.342 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  GREEN[9]                 ; fpga_clk   ; 2.205 ; 2.205 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; LEDG3                     ; fpga_clk   ; 2.627 ; 2.627 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; RED[*]                    ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[2]                   ; fpga_clk   ; 2.589 ; 2.589 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[3]                   ; fpga_clk   ; 2.412 ; 2.412 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[4]                   ; fpga_clk   ; 2.567 ; 2.567 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[5]                   ; fpga_clk   ; 2.546 ; 2.546 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[6]                   ; fpga_clk   ; 2.515 ; 2.515 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[7]                   ; fpga_clk   ; 2.311 ; 2.311 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[8]                   ; fpga_clk   ; 2.413 ; 2.413 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  RED[9]                   ; fpga_clk   ; 2.506 ; 2.506 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                     ; fpga_clk   ; 2.750 ; 2.750 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ; 1.474 ;       ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                     ; fpga_clk   ; 2.999 ; 2.999 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                     ; fpga_clk   ; 2.846 ; 2.846 ; Rise       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_40                    ; fpga_clk   ;       ; 1.474 ; Fall       ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+---------------------------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 7.573 ;       ;       ; 7.573 ;
; fpga_rst         ; LEDG0           ;       ; 9.871 ; 9.871 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Minimum Progagation Delay                                          ;
+------------------+-----------------+-------+-------+-------+-------+
; Input Port       ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------------+-----------------+-------+-------+-------+-------+
; dbg_img_tx_en_sw ; dbg_image_tx_en ; 3.878 ;       ;       ; 3.878 ;
; fpga_rst         ; LEDG0           ;       ; 5.695 ; 5.695 ;       ;
+------------------+-----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 18       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 13038    ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 442699   ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 52       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 8978     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 18       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 13038    ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 69       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 442699   ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 52       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 16       ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 8978     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 552      ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2022     ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 193      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                               ; fpga_clk                                               ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 552      ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2022     ; 0        ; 0        ; 0        ;
; fpga_clk                                               ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 193      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 138   ; 138  ;
; Unconstrained Output Port Paths ; 330   ; 330  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Tue Jun 04 19:22:51 2013
Info: Command: quartus_sta img_man_MDS -c img_man_MDS
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_k3n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe28|dffe29a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe22|dffe23a* 
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]} {inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -15.767 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.469         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.268         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.560         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 fpga_clk 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.391         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is -1.144
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.144        -2.288 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.632        -0.632 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     1.166         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    17.602         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 1.034
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.034         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     1.248         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     1.431         0.000 fpga_clk 
    Info (332119):     2.878         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 fpga_clk 
    Info (332119):    10.373         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 1.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.541         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     1.742         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     3.695         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    19.328         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 fpga_clk 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 0.194
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.194         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.650         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     2.608         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.816         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 0.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.583         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     0.682         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.771         0.000 fpga_clk 
    Info (332119):     1.709         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 fpga_clk 
    Info (332119):    10.373         0.000 inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 521 megabytes
    Info: Processing ended: Tue Jun 04 19:23:00 2013
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


