// Seed: 445783755
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3
  );
endmodule
module module_2 (
    input  wand  id_0,
    output wand  id_1,
    input  uwire id_2,
    output tri   id_3,
    output tri0  id_4,
    input  wire  id_5,
    output wor   id_6,
    input  wor   id_7
);
  assign id_6 = 1;
endmodule
module module_3 (
    output logic id_0,
    output uwire id_1,
    input wand id_2,
    input wand id_3,
    input uwire id_4,
    input tri id_5,
    input tri1 id_6,
    input wand id_7,
    output tri1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri id_11,
    input uwire id_12
);
  always @(*) id_0 <= id_4 * 1'b0;
  or (id_1, id_5, id_2, id_3, id_4);
  module_2(
      id_7, id_11, id_6, id_11, id_11, id_12, id_8, id_12
  );
endmodule
