ila_U39.v,verilog,xil_defaultlib,../../../../EDiC-TTL.gen/sources_1/ip/ila_U39/sim/ila_U39.v,incdir="../../../../EDiC-TTL.gen/sources_1/ip/ila_U39/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
