# 0 "arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi" 1





/dts-v1/;

# 1 "arch/arm64/boot/dts/ti/k3-j7200.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 9 "arch/arm64/boot/dts/ti/k3-j7200.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 10 "arch/arm64/boot/dts/ti/k3-j7200.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/ti,sci_pm_domain.h" 1
# 11 "arch/arm64/boot/dts/ti/k3-j7200.dtsi" 2

# 1 "arch/arm64/boot/dts/ti/k3-pinctrl.h" 1
# 13 "arch/arm64/boot/dts/ti/k3-j7200.dtsi" 2

/ {
 model = "Texas Instruments K3 J7200 SoC";
 compatible = "ti,j7200";
 interrupt-parent = <&gic500>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &wkup_uart0;
  serial1 = &mcu_uart0;
  serial2 = &main_uart0;
  serial3 = &main_uart1;
  serial4 = &main_uart2;
  serial5 = &main_uart3;
  serial6 = &main_uart4;
  serial7 = &main_uart5;
  serial8 = &main_uart6;
  serial9 = &main_uart7;
  serial10 = &main_uart8;
  serial11 = &main_uart9;
  mmc0 = &main_sdhci0;
  mmc1 = &main_sdhci1;
 };

 chosen { };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0: cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };
   };

  };

  cpu0: cpu@0 {
   compatible = "arm,cortex-a72";
   reg = <0x000>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a72";
   reg = <0x001>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xc000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };
 };

 L2_0: l2-cache0 {
  compatible = "cache";
  cache-level = <2>;
  cache-unified;
  cache-size = <0x100000>;
  cache-line-size = <64>;
  cache-sets = <1024>;
  next-level-cache = <&msmc_l3>;
 };

 msmc_l3: l3-cache0 {
  compatible = "cache";
  cache-level = <3>;
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };

  psci: psci {
   compatible = "arm,psci-1.0";
   method = "smc";
  };
 };

 a72_timer0: timer-cl0-cpu0 {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 pmu: pmu {
  compatible = "arm,cortex-a72-pmu";
  interrupts = <1 7 4>;
 };

 cbass_main: bus@100000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>,
    <0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>,
    <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>,
    <0x00 0x01000000 0x00 0x01000000 0x00 0x0d000000>,
    <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>,
    <0x00 0x6f000000 0x00 0x6f000000 0x00 0x00310000>,
    <0x00 0x70000000 0x00 0x70000000 0x00 0x00800000>,
    <0x00 0x18000000 0x00 0x18000000 0x00 0x08000000>,
    <0x41 0x00000000 0x41 0x00000000 0x01 0x00000000>,


    <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
    <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
    <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
    <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
    <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
    <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
    <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
    <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
    <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
    <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
    <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
    <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
    <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;

  cbass_mcu_wakeup: bus@28380000 {
   compatible = "simple-bus";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
     <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
     <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
     <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
     <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
     <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
     <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
     <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
     <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
     <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
     <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
     <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
     <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;
  };
 };
};


# 1 "arch/arm64/boot/dts/ti/k3-j7200-main.dtsi" 1







/ {
 serdes_refclk: serdes-refclk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
 };
};

&cbass_main {
 msmc_ram: sram@70000000 {
  compatible = "mmio-sram";
  reg = <0x00 0x70000000 0x00 0x100000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00 0x00 0x70000000 0x100000>;

  atf-sram@0 {
   reg = <0x00 0x20000>;
  };
 };

 scm_conf: scm-conf@100000 {
  compatible = "ti,j721e-system-controller", "syscon", "simple-mfd";
  reg = <0x00 0x00100000 0x00 0x1c000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00 0x00 0x00100000 0x1c000>;

  serdes_ln_ctrl: mux-controller@4080 {
   compatible = "mmio-mux";
   #mux-control-cells = <1>;
   mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>,
     <0x4088 0x3>, <0x408c 0x3>;
  };

  cpsw0_phy_gmii_sel: phy@4044 {
   compatible = "ti,j7200-cpsw5g-phy-gmii-sel";
   ti,qsgmii-main-ports = <1>;
   reg = <0x4044 0x10>;
   #phy-cells = <1>;
  };

  usb_serdes_mux: mux-controller@4000 {
   compatible = "mmio-mux";
   #mux-control-cells = <1>;
   mux-reg-masks = <0x4000 0x8000000>;
  };
 };

 gic500: interrupt-controller@1800000 {
  compatible = "arm,gic-v3";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00 0x01800000 0x00 0x10000>,
        <0x00 0x01900000 0x00 0x100000>,
        <0x00 0x6f000000 0x00 0x2000>,
        <0x00 0x6f010000 0x00 0x1000>,
        <0x00 0x6f020000 0x00 0x2000>;


  interrupts = <1 9 4>;

  gic_its: msi-controller@1820000 {
   compatible = "arm,gic-v3-its";
   reg = <0x00 0x01820000 0x00 0x10000>;
   socionext,synquacer-pre-its = <0x1000000 0x400000>;
   msi-controller;
   #msi-cells = <1>;
  };
 };

 main_gpio_intr: interrupt-controller@a00000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x00a00000 0x00 0x800>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <131>;
  ti,interrupt-ranges = <8 392 56>;
 };

 main_navss: bus@30000000 {
  compatible = "simple-mfd";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>;
  ti,sci-dev-id = <199>;
  dma-coherent;
  dma-ranges;

  main_navss_intr: interrupt-controller@310e0000 {
   compatible = "ti,sci-intr";
   reg = <0x00 0x310e0000 0x00 0x4000>;
   ti,intr-trigger-type = <4>;
   interrupt-controller;
   interrupt-parent = <&gic500>;
   #interrupt-cells = <1>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <213>;
   ti,interrupt-ranges = <0 64 64>,
           <64 448 64>,
           <128 672 64>;
  };

  main_udmass_inta: msi-controller@33d00000 {
   compatible = "ti,sci-inta";
   reg = <0x00 0x33d00000 0x00 0x100000>;
   interrupt-controller;
   #interrupt-cells = <0>;
   interrupt-parent = <&main_navss_intr>;
   msi-controller;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <209>;
   ti,interrupt-ranges = <0 0 256>;
  };

  secure_proxy_main: mailbox@32c00000 {
   compatible = "ti,am654-secure-proxy";
   #mbox-cells = <1>;
   reg-names = "target_data", "rt", "scfg";
   reg = <0x00 0x32c00000 0x00 0x100000>,
         <0x00 0x32400000 0x00 0x100000>,
         <0x00 0x32800000 0x00 0x100000>;
   interrupt-names = "rx_011";
   interrupts = <0 37 4>;
  };

  hwspinlock: spinlock@30e00000 {
   compatible = "ti,am654-hwspinlock";
   reg = <0x00 0x30e00000 0x00 0x1000>;
   #hwlock-cells = <1>;
  };

  mailbox0_cluster0: mailbox@31f80000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f80000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster1: mailbox@31f81000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f81000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster2: mailbox@31f82000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f82000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster3: mailbox@31f83000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f83000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster4: mailbox@31f84000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f84000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster5: mailbox@31f85000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f85000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster6: mailbox@31f86000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f86000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster7: mailbox@31f87000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f87000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster8: mailbox@31f88000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f88000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster9: mailbox@31f89000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f89000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster10: mailbox@31f8a000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f8a000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster11: mailbox@31f8b000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f8b000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  main_ringacc: ringacc@3c000000 {
   compatible = "ti,am654-navss-ringacc";
   reg = <0x00 0x3c000000 0x00 0x400000>,
    <0x00 0x38000000 0x00 0x400000>,
    <0x00 0x31120000 0x00 0x100>,
    <0x00 0x33000000 0x00 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target";
   ti,num-rings = <1024>;
   ti,sci-rm-range-gp-rings = <0x1>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <211>;
   msi-parent = <&main_udmass_inta>;
  };

  main_udmap: dma-controller@31150000 {
   compatible = "ti,j721e-navss-main-udmap";
   reg = <0x00 0x31150000 0x00 0x100>,
    <0x00 0x34000000 0x00 0x100000>,
    <0x00 0x35000000 0x00 0x100000>;
   reg-names = "gcfg", "rchanrt", "tchanrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <1>;

   ti,sci = <&dmsc>;
   ti,sci-dev-id = <212>;
   ti,ringacc = <&main_ringacc>;

   ti,sci-rm-range-tchan = <0x0d>,
      <0x0f>,
      <0x10>;
   ti,sci-rm-range-rchan = <0x0a>,
      <0x0b>,
      <0x0c>;
   ti,sci-rm-range-rflow = <0x00>;
  };

  cpts@310d0000 {
   compatible = "ti,j721e-cpts";
   reg = <0x00 0x310d0000 0x00 0x400>;
   reg-names = "cpts";
   clocks = <&k3_clks 201 1>;
   clock-names = "cpts";
   interrupts-extended = <&main_navss_intr 391>;
   interrupt-names = "cpts";
   ti,cpts-periodic-outputs = <6>;
   ti,cpts-ext-ts-inputs = <8>;
  };
 };

 cpsw0: ethernet@c000000 {
  compatible = "ti,j7200-cpswxg-nuss";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0x00 0xc000000 0x00 0x200000>;
  reg-names = "cpsw_nuss";
  ranges = <0x00 0x00 0x00 0xc000000 0x00 0x200000>;
  clocks = <&k3_clks 19 33>;
  clock-names = "fck";
  power-domains = <&k3_pds 19 1>;

  dmas = <&main_udmap 0xca00>,
         <&main_udmap 0xca01>,
         <&main_udmap 0xca02>,
         <&main_udmap 0xca03>,
         <&main_udmap 0xca04>,
         <&main_udmap 0xca05>,
         <&main_udmap 0xca06>,
         <&main_udmap 0xca07>,
         <&main_udmap 0x4a00>;
  dma-names = "tx0", "tx1", "tx2", "tx3",
       "tx4", "tx5", "tx6", "tx7",
       "rx";

  status = "disabled";

  ethernet-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   cpsw0_port1: port@1 {
    reg = <1>;
    ti,mac-only;
    label = "port1";
    status = "disabled";
   };

   cpsw0_port2: port@2 {
    reg = <2>;
    ti,mac-only;
    label = "port2";
    status = "disabled";
   };

   cpsw0_port3: port@3 {
    reg = <3>;
    ti,mac-only;
    label = "port3";
    status = "disabled";
   };

   cpsw0_port4: port@4 {
    reg = <4>;
    ti,mac-only;
    label = "port4";
    status = "disabled";
   };
  };

  cpsw5g_mdio: mdio@f00 {
   compatible = "ti,cpsw-mdio","ti,davinci_mdio";
   reg = <0x00 0xf00 0x00 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&k3_clks 19 33>;
   clock-names = "fck";
   bus_freq = <1000000>;
   status = "disabled";
  };

  cpts@3d000 {
   compatible = "ti,j721e-cpts";
   reg = <0x00 0x3d000 0x00 0x400>;
   clocks = <&k3_clks 19 16>;
   clock-names = "cpts";
   interrupts-extended = <&gic500 0 16 4>;
   interrupt-names = "cpts";
   ti,cpts-ext-ts-inputs = <4>;
   ti,cpts-periodic-outputs = <2>;
  };
 };

 main_pmx0: pinctrl@11c000 {
  compatible = "pinctrl-single";

  reg = <0x00 0x11c000 0x00 0x10c>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 main_pmx1: pinctrl@11c11c {
  compatible = "pinctrl-single";

  reg = <0x00 0x11c11c 0x00 0xc>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 main_uart0: serial@2800000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02800000 0x00 0x100>;
  interrupts = <0 192 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 146 1>;
  clocks = <&k3_clks 146 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart1: serial@2810000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02810000 0x00 0x100>;
  interrupts = <0 193 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 278 1>;
  clocks = <&k3_clks 278 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart2: serial@2820000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02820000 0x00 0x100>;
  interrupts = <0 194 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 279 1>;
  clocks = <&k3_clks 279 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart3: serial@2830000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02830000 0x00 0x100>;
  interrupts = <0 195 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 280 1>;
  clocks = <&k3_clks 280 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart4: serial@2840000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02840000 0x00 0x100>;
  interrupts = <0 196 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 281 1>;
  clocks = <&k3_clks 281 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart5: serial@2850000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02850000 0x00 0x100>;
  interrupts = <0 197 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 282 1>;
  clocks = <&k3_clks 282 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart6: serial@2860000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02860000 0x00 0x100>;
  interrupts = <0 198 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 283 1>;
  clocks = <&k3_clks 283 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart7: serial@2870000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02870000 0x00 0x100>;
  interrupts = <0 199 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 284 1>;
  clocks = <&k3_clks 284 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart8: serial@2880000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02880000 0x00 0x100>;
  interrupts = <0 248 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 285 1>;
  clocks = <&k3_clks 285 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart9: serial@2890000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02890000 0x00 0x100>;
  interrupts = <0 249 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 286 1>;
  clocks = <&k3_clks 286 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_i2c0: i2c@2000000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x2000000 0x00 0x100>;
  interrupts = <0 200 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 187 1>;
  power-domains = <&k3_pds 187 0>;
  status = "disabled";
 };

 main_i2c1: i2c@2010000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x2010000 0x00 0x100>;
  interrupts = <0 201 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 188 1>;
  power-domains = <&k3_pds 188 1>;
  status = "disabled";
 };

 main_i2c2: i2c@2020000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x2020000 0x00 0x100>;
  interrupts = <0 202 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 189 1>;
  power-domains = <&k3_pds 189 1>;
  status = "disabled";
 };

 main_i2c3: i2c@2030000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x2030000 0x00 0x100>;
  interrupts = <0 203 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 190 1>;
  power-domains = <&k3_pds 190 1>;
  status = "disabled";
 };

 main_i2c4: i2c@2040000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x2040000 0x00 0x100>;
  interrupts = <0 204 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 191 1>;
  power-domains = <&k3_pds 191 1>;
  status = "disabled";
 };

 main_i2c5: i2c@2050000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x2050000 0x00 0x100>;
  interrupts = <0 205 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 192 1>;
  power-domains = <&k3_pds 192 1>;
  status = "disabled";
 };

 main_i2c6: i2c@2060000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x2060000 0x00 0x100>;
  interrupts = <0 206 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 193 1>;
  power-domains = <&k3_pds 193 1>;
  status = "disabled";
 };

 main_sdhci0: mmc@4f80000 {
  compatible = "ti,j7200-sdhci-8bit", "ti,j721e-sdhci-8bit";
  reg = <0x00 0x04f80000 0x00 0x260>, <0x00 0x4f88000 0x00 0x134>;
  interrupts = <0 3 4>;
  power-domains = <&k3_pds 91 1>;
  clock-names = "clk_ahb", "clk_xin";
  clocks = <&k3_clks 91 0>, <&k3_clks 91 3>;
  ti,otap-del-sel-legacy = <0x0>;
  ti,otap-del-sel-mmc-hs = <0x0>;
  ti,otap-del-sel-ddr52 = <0x6>;
  ti,otap-del-sel-hs200 = <0x8>;
  ti,otap-del-sel-hs400 = <0x5>;
  ti,itap-del-sel-legacy = <0x10>;
  ti,itap-del-sel-mmc-hs = <0xa>;
  ti,strobe-sel = <0x77>;
  ti,clkbuf-sel = <0x7>;
  ti,trm-icp = <0x8>;
  bus-width = <8>;
  mmc-ddr-1_8v;
  mmc-hs200-1_8v;
  mmc-hs400-1_8v;
  dma-coherent;
 };

 main_sdhci1: mmc@4fb0000 {
  compatible = "ti,j7200-sdhci-4bit", "ti,j721e-sdhci-4bit";
  reg = <0x00 0x04fb0000 0x00 0x260>, <0x00 0x4fb8000 0x00 0x134>;
  interrupts = <0 4 4>;
  power-domains = <&k3_pds 92 1>;
  clock-names = "clk_ahb", "clk_xin";
  clocks = <&k3_clks 92 1>, <&k3_clks 92 2>;
  ti,otap-del-sel-legacy = <0x0>;
  ti,otap-del-sel-sd-hs = <0x0>;
  ti,otap-del-sel-sdr12 = <0xf>;
  ti,otap-del-sel-sdr25 = <0xf>;
  ti,otap-del-sel-sdr50 = <0xc>;
  ti,otap-del-sel-sdr104 = <0x5>;
  ti,otap-del-sel-ddr50 = <0xc>;
  ti,itap-del-sel-legacy = <0x0>;
  ti,itap-del-sel-sd-hs = <0x0>;
  ti,itap-del-sel-sdr12 = <0x0>;
  ti,itap-del-sel-sdr25 = <0x0>;
  ti,clkbuf-sel = <0x7>;
  ti,trm-icp = <0x8>;
  dma-coherent;
 };

 serdes_wiz0: wiz@5060000 {
  compatible = "ti,j721e-wiz-10g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 292 1>;
  clocks = <&k3_clks 292 11>, <&k3_clks 292 85>, <&serdes_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  num-lanes = <4>;
  #reset-cells = <1>;
  ranges = <0x5060000 0x0 0x5060000 0x10000>;

  assigned-clocks = <&k3_clks 292 85>;
  assigned-clock-parents = <&k3_clks 292 89>;

  wiz0_pll0_refclk: pll0-refclk {
   clocks = <&k3_clks 292 85>, <&serdes_refclk>;
   clock-output-names = "wiz0_pll0_refclk";
   #clock-cells = <0>;
   assigned-clocks = <&wiz0_pll0_refclk>;
   assigned-clock-parents = <&k3_clks 292 85>;
  };

  wiz0_pll1_refclk: pll1-refclk {
   clocks = <&k3_clks 292 85>, <&serdes_refclk>;
   clock-output-names = "wiz0_pll1_refclk";
   #clock-cells = <0>;
   assigned-clocks = <&wiz0_pll1_refclk>;
   assigned-clock-parents = <&k3_clks 292 85>;
  };

  wiz0_refclk_dig: refclk-dig {
   clocks = <&k3_clks 292 85>, <&serdes_refclk>;
   clock-output-names = "wiz0_refclk_dig";
   #clock-cells = <0>;
   assigned-clocks = <&wiz0_refclk_dig>;
   assigned-clock-parents = <&k3_clks 292 85>;
  };

  wiz0_cmn_refclk_dig_div: cmn-refclk-dig-div {
   clocks = <&wiz0_refclk_dig>;
   #clock-cells = <0>;
  };

  serdes0: serdes@5060000 {
   compatible = "ti,j721e-serdes-10g";
   reg = <0x05060000 0x00010000>;
   reg-names = "torrent_phy";
   resets = <&serdes_wiz0 0>;
   reset-names = "torrent_reset";
   clocks = <&wiz0_pll0_refclk>;
   clock-names = "refclk";
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };

 pcie1_rc: pcie@2910000 {
  compatible = "ti,j7200-pcie-host", "ti,j721e-pcie-host";
  reg = <0x00 0x02910000 0x00 0x1000>,
        <0x00 0x02917000 0x00 0x400>,
        <0x00 0x0d800000 0x00 0x00800000>,
        <0x00 0x18000000 0x00 0x00001000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
  interrupt-names = "link_state";
  interrupts = <0 330 1>;
  device_type = "pci";
  ti,syscon-pcie-ctrl = <&scm_conf 0x4074>;
  max-link-speed = <3>;
  num-lanes = <4>;
  power-domains = <&k3_pds 240 1>;
  clocks = <&k3_clks 240 6>;
  clock-names = "fck";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xff>;
  cdns,no-bar-match-nbits = <64>;
  vendor-id = <0x104c>;
  device-id = <0xb00f>;
  msi-map = <0x0 &gic_its 0x0 0x10000>;
  dma-coherent;
  ranges = <0x01000000 0x0 0x18001000 0x00 0x18001000 0x0 0x0010000>,
    <0x02000000 0x0 0x18011000 0x00 0x18011000 0x0 0x7fef000>;
  dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>;
 };

 pcie1_ep: pcie-ep@2910000 {
  compatible = "ti,j7200-pcie-ep", "ti,j721e-pcie-ep";
  reg = <0x00 0x02910000 0x00 0x1000>,
        <0x00 0x02917000 0x00 0x400>,
        <0x00 0x0d800000 0x00 0x00800000>,
        <0x00 0x18000000 0x00 0x08000000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "mem";
  interrupt-names = "link_state";
  interrupts = <0 330 1>;
  ti,syscon-pcie-ctrl = <&scm_conf 0x4074>;
  max-link-speed = <3>;
  num-lanes = <4>;
  power-domains = <&k3_pds 240 1>;
  clocks = <&k3_clks 240 6>;
  clock-names = "fck";
  max-functions = /bits/ 8 <6>;
  max-virtual-functions = /bits/ 8 <4 4 4 4 0 0>;
  dma-coherent;
 };

 usbss0: cdns-usb@4104000 {
  compatible = "ti,j721e-usb";
  reg = <0x00 0x4104000 0x00 0x100>;
  dma-coherent;
  power-domains = <&k3_pds 288 1>;
  clocks = <&k3_clks 288 12>, <&k3_clks 288 3>;
  clock-names = "ref", "lpm";
  assigned-clocks = <&k3_clks 288 12>;
  assigned-clock-parents = <&k3_clks 288 13>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  usb0: usb@6000000 {
   compatible = "cdns,usb3";
   reg = <0x00 0x6000000 0x00 0x10000>,
         <0x00 0x6010000 0x00 0x10000>,
         <0x00 0x6020000 0x00 0x10000>;
   reg-names = "otg", "xhci", "dev";
   interrupts = <0 96 4>,
         <0 102 4>,
         <0 120 4>;
   interrupt-names = "host",
       "peripheral",
       "otg";
   maximum-speed = "super-speed";
   dr_mode = "otg";
   cdns,phyrst-a-enable;
  };
 };

 main_gpio0: gpio@600000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00600000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <145>, <146>, <147>, <148>,
        <149>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <69>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 105 1>;
  clocks = <&k3_clks 105 0>;
  clock-names = "gpio";
 };

 main_gpio2: gpio@610000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00610000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <154>, <155>, <156>, <157>,
        <158>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <69>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 107 1>;
  clocks = <&k3_clks 107 0>;
  clock-names = "gpio";
 };

 main_gpio4: gpio@620000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00620000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <163>, <164>, <165>, <166>,
        <167>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <69>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 109 1>;
  clocks = <&k3_clks 109 0>;
  clock-names = "gpio";
 };

 main_gpio6: gpio@630000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00630000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <172>, <173>, <174>, <175>,
        <176>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <69>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 111 1>;
  clocks = <&k3_clks 111 0>;
  clock-names = "gpio";
 };

 main_spi0: spi@2100000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02100000 0x00 0x400>;
  interrupts = <0 184 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 266 1>;
  clocks = <&k3_clks 266 1>;
  status = "disabled";
 };

 main_spi1: spi@2110000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02110000 0x00 0x400>;
  interrupts = <0 185 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 267 1>;
  clocks = <&k3_clks 267 1>;
  status = "disabled";
 };

 main_spi2: spi@2120000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02120000 0x00 0x400>;
  interrupts = <0 186 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 268 1>;
  clocks = <&k3_clks 268 1>;
  status = "disabled";
 };

 main_spi3: spi@2130000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02130000 0x00 0x400>;
  interrupts = <0 187 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 269 1>;
  clocks = <&k3_clks 269 1>;
  status = "disabled";
 };

 main_spi4: spi@2140000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02140000 0x00 0x400>;
  interrupts = <0 188 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 270 1>;
  clocks = <&k3_clks 270 1>;
  status = "disabled";
 };

 main_spi5: spi@2150000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02150000 0x00 0x400>;
  interrupts = <0 189 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 271 1>;
  clocks = <&k3_clks 271 1>;
  status = "disabled";
 };

 main_spi6: spi@2160000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02160000 0x00 0x400>;
  interrupts = <0 190 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 272 1>;
  clocks = <&k3_clks 272 1>;
  status = "disabled";
 };

 main_spi7: spi@2170000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02170000 0x00 0x400>;
  interrupts = <0 191 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 273 1>;
  clocks = <&k3_clks 273 1>;
  status = "disabled";
 };

 watchdog0: watchdog@2200000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x0 0x2200000 0x0 0x100>;
  clocks = <&k3_clks 252 1>;
  power-domains = <&k3_pds 252 1>;
  assigned-clocks = <&k3_clks 252 1>;
  assigned-clock-parents = <&k3_clks 252 5>;
 };

 watchdog1: watchdog@2210000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x0 0x2210000 0x0 0x100>;
  clocks = <&k3_clks 253 1>;
  power-domains = <&k3_pds 253 1>;
  assigned-clocks = <&k3_clks 253 1>;
  assigned-clock-parents = <&k3_clks 253 5>;
 };

 main_r5fss0: r5fss@5c00000 {
  compatible = "ti,j7200-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5c00000 0x00 0x5c00000 0x20000>,
    <0x5d00000 0x00 0x5d00000 0x20000>;
  power-domains = <&k3_pds 243 1>;

  main_r5fss0_core0: r5f@5c00000 {
   compatible = "ti,j7200-r5f";
   reg = <0x5c00000 0x00010000>,
         <0x5c10000 0x00010000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <245>;
   ti,sci-proc-ids = <0x06 0xff>;
   resets = <&k3_reset 245 1>;
   firmware-name = "j7200-main-r5f0_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  main_r5fss0_core1: r5f@5d00000 {
   compatible = "ti,j7200-r5f";
   reg = <0x5d00000 0x00008000>,
         <0x5d10000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <246>;
   ti,sci-proc-ids = <0x07 0xff>;
   resets = <&k3_reset 246 1>;
   firmware-name = "j7200-main-r5f0_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };
};
# 177 "arch/arm64/boot/dts/ti/k3-j7200.dtsi" 2
# 1 "arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi" 1







&cbass_mcu_wakeup {
 dmsc: system-controller@44083000 {
  compatible = "ti,k2g-sci";
  ti,host-id = <12>;

  mbox-names = "rx", "tx";

  mboxes = <&secure_proxy_main 11>,
    <&secure_proxy_main 13>;

  reg-names = "debug_messages";
  reg = <0x00 0x44083000 0x00 0x1000>;

  k3_pds: power-controller {
   compatible = "ti,sci-pm-domain";
   #power-domain-cells = <2>;
  };

  k3_clks: clock-controller {
   compatible = "ti,k2g-sci-clk";
   #clock-cells = <2>;
  };

  k3_reset: reset-controller {
   compatible = "ti,sci-reset";
   #reset-cells = <2>;
  };
 };

 mcu_conf: syscon@40f00000 {
  compatible = "syscon", "simple-mfd";
  reg = <0x00 0x40f00000 0x00 0x20000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00 0x00 0x40f00000 0x20000>;

  phy_gmii_sel: phy@4040 {
   compatible = "ti,am654-phy-gmii-sel";
   reg = <0x4040 0x4>;
   #phy-cells = <1>;
  };
 };

 chipid@43000014 {
  compatible = "ti,am654-chipid";
  reg = <0x00 0x43000014 0x00 0x4>;
 };

 wkup_pmx0: pinctrl@4301c000 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c000 0x00 0x34>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_pmx1: pinctrl@0x4301c038 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c038 0x00 0x8>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_pmx2: pinctrl@0x4301c068 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c068 0x00 0xec>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 wkup_pmx3: pinctrl@0x4301c174 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c174 0x00 0x20>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 mcu_ram: sram@41c00000 {
  compatible = "mmio-sram";
  reg = <0x00 0x41c00000 0x00 0x100000>;
  ranges = <0x00 0x00 0x41c00000 0x100000>;
  #address-cells = <1>;
  #size-cells = <1>;
 };

 wkup_uart0: serial@42300000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x42300000 0x00 0x100>;
  interrupts = <0 897 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 287 1>;
  clocks = <&k3_clks 287 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 mcu_uart0: serial@40a00000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x40a00000 0x00 0x100>;
  interrupts = <0 846 4>;
  clock-frequency = <96000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 149 1>;
  clocks = <&k3_clks 149 2>;
  clock-names = "fclk";
  status = "disabled";
 };

 wkup_gpio_intr: interrupt-controller@42200000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x42200000 0x00 0x400>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <137>;
  ti,interrupt-ranges = <16 960 16>;
 };

 wkup_gpio0: gpio@42110000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x42110000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <103>, <104>, <105>, <106>, <107>, <108>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <85>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 113 1>;
  clocks = <&k3_clks 113 0>;
  clock-names = "gpio";
 };

 wkup_gpio1: gpio@42100000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x00 0x42100000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <112>, <113>, <114>, <115>, <116>, <117>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <85>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 114 1>;
  clocks = <&k3_clks 114 0>;
  clock-names = "gpio";
 };

 mcu_navss: bus@28380000 {
  compatible = "simple-mfd";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>;
  dma-coherent;
  dma-ranges;
  ti,sci-dev-id = <232>;

  mcu_ringacc: ringacc@2b800000 {
   compatible = "ti,am654-navss-ringacc";
   reg = <0x00 0x2b800000 0x00 0x400000>,
    <0x00 0x2b000000 0x00 0x400000>,
    <0x00 0x28590000 0x00 0x100>,
    <0x00 0x2a500000 0x00 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target";
   ti,num-rings = <286>;
   ti,sci-rm-range-gp-rings = <0x1>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <235>;
   msi-parent = <&main_udmass_inta>;
  };

  mcu_udmap: dma-controller@285c0000 {
   compatible = "ti,j721e-navss-mcu-udmap";
   reg = <0x00 0x285c0000 0x00 0x100>,
    <0x00 0x2a800000 0x00 0x40000>,
    <0x00 0x2aa00000 0x00 0x40000>;
   reg-names = "gcfg", "rchanrt", "tchanrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <1>;

   ti,sci = <&dmsc>;
   ti,sci-dev-id = <236>;
   ti,ringacc = <&mcu_ringacc>;

   ti,sci-rm-range-tchan = <0x0d>,
      <0x0f>;
   ti,sci-rm-range-rchan = <0x0a>,
      <0x0b>;
   ti,sci-rm-range-rflow = <0x00>;
  };
 };

 mcu_cpsw: ethernet@46000000 {
  compatible = "ti,j721e-cpsw-nuss";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0x00 0x46000000 0x00 0x200000>;
  reg-names = "cpsw_nuss";
  ranges = <0x00 0x00 0x00 0x46000000 0x00 0x200000>;
  dma-coherent;
  clocks = <&k3_clks 18 21>;
  clock-names = "fck";
  power-domains = <&k3_pds 18 1>;

  dmas = <&mcu_udmap 0xf000>,
         <&mcu_udmap 0xf001>,
         <&mcu_udmap 0xf002>,
         <&mcu_udmap 0xf003>,
         <&mcu_udmap 0xf004>,
         <&mcu_udmap 0xf005>,
         <&mcu_udmap 0xf006>,
         <&mcu_udmap 0xf007>,
         <&mcu_udmap 0x7000>;
  dma-names = "tx0", "tx1", "tx2", "tx3",
       "tx4", "tx5", "tx6", "tx7",
       "rx";

  ethernet-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   cpsw_port1: port@1 {
    reg = <1>;
    ti,mac-only;
    label = "port1";
    ti,syscon-efuse = <&mcu_conf 0x200>;
    phys = <&phy_gmii_sel 1>;
   };
  };

  davinci_mdio: mdio@f00 {
   compatible = "ti,cpsw-mdio","ti,davinci_mdio";
   reg = <0x00 0xf00 0x00 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&k3_clks 18 21>;
   clock-names = "fck";
   bus_freq = <1000000>;
  };

  cpts@3d000 {
   compatible = "ti,am65-cpts";
   reg = <0x00 0x3d000 0x00 0x400>;
   clocks = <&k3_clks 18 2>;
   clock-names = "cpts";
   interrupts-extended = <&gic500 0 858 4>;
   interrupt-names = "cpts";
   ti,cpts-ext-ts-inputs = <4>;
   ti,cpts-periodic-outputs = <2>;
  };
 };

 mcu_i2c0: i2c@40b00000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x40b00000 0x00 0x100>;
  interrupts = <0 852 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 194 1>;
  power-domains = <&k3_pds 194 1>;
  status = "disabled";
 };

 mcu_i2c1: i2c@40b10000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x40b10000 0x00 0x100>;
  interrupts = <0 853 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 195 1>;
  power-domains = <&k3_pds 195 1>;
  status = "disabled";
 };

 wkup_i2c0: i2c@42120000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x00 0x42120000 0x00 0x100>;
  interrupts = <0 896 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 197 1>;
  power-domains = <&k3_pds 197 0>;
  status = "disabled";
 };

 mcu_spi0: spi@40300000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040300000 0x00 0x400>;
  interrupts = <0 848 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 274 1>;
  clocks = <&k3_clks 274 0>;
  status = "disabled";
 };

 mcu_spi1: spi@40310000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040310000 0x00 0x400>;
  interrupts = <0 849 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 275 1>;
  clocks = <&k3_clks 275 0>;
  status = "disabled";
 };

 mcu_spi2: spi@40320000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040320000 0x00 0x400>;
  interrupts = <0 850 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 276 1>;
  clocks = <&k3_clks 276 0>;
  status = "disabled";
 };

 fss: syscon@47000000 {
  compatible = "syscon", "simple-mfd";
  reg = <0x00 0x47000000 0x00 0x100>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hbmc_mux: hbmc-mux {
   compatible = "mmio-mux";
   #mux-control-cells = <1>;
   mux-reg-masks = <0x4 0x2>;
  };

  hbmc: hyperbus@47034000 {
   compatible = "ti,am654-hbmc";
   reg = <0x00 0x47034000 0x00 0x100>,
    <0x05 0x00000000 0x01 0x0000000>;
   power-domains = <&k3_pds 102 1>;
   clocks = <&k3_clks 102 0>;
   assigned-clocks = <&k3_clks 102 5>;
   assigned-clock-rates = <333333333>;
   #address-cells = <2>;
   #size-cells = <1>;
   mux-controls = <&hbmc_mux 0>;
  };

  ospi0: spi@47040000 {
   compatible = "ti,am654-ospi", "cdns,qspi-nor";
   reg = <0x0 0x47040000 0x0 0x100>,
         <0x5 0x00000000 0x1 0x0000000>;
   interrupts = <0 840 4>;
   cdns,fifo-depth = <256>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x0>;
   clocks = <&k3_clks 103 0>;
   assigned-clocks = <&k3_clks 103 0>;
   assigned-clock-parents = <&k3_clks 103 2>;
   assigned-clock-rates = <166666666>;
   power-domains = <&k3_pds 103 1>;
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };

 tscadc0: tscadc@40200000 {
  compatible = "ti,am3359-tscadc";
  reg = <0x00 0x40200000 0x00 0x1000>;
  interrupts = <0 860 4>;
  power-domains = <&k3_pds 0 1>;
  clocks = <&k3_clks 0 1>;
  assigned-clocks = <&k3_clks 0 3>;
  assigned-clock-rates = <60000000>;
  clock-names = "fck";
  dmas = <&main_udmap 0x7400>,
   <&main_udmap 0x7401>;
  dma-names = "fifo0", "fifo1";

  adc {
   #io-channel-cells = <1>;
   compatible = "ti,am3359-adc";
  };
 };

 mcu_r5fss0: r5fss@41000000 {
  compatible = "ti,j7200-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x41000000 0x00 0x41000000 0x20000>,
    <0x41400000 0x00 0x41400000 0x20000>;
  power-domains = <&k3_pds 249 1>;

  mcu_r5fss0_core0: r5f@41000000 {
   compatible = "ti,j7200-r5f";
   reg = <0x41000000 0x00010000>,
         <0x41010000 0x00010000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <250>;
   ti,sci-proc-ids = <0x01 0xff>;
   resets = <&k3_reset 250 1>;
   firmware-name = "j7200-mcu-r5f0_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  mcu_r5fss0_core1: r5f@41400000 {
   compatible = "ti,j7200-r5f";
   reg = <0x41400000 0x00008000>,
         <0x41410000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <251>;
   ti,sci-proc-ids = <0x02 0xff>;
   resets = <&k3_reset 251 1>;
   firmware-name = "j7200-mcu-r5f0_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };

 mcu_crypto: crypto@40900000 {
  compatible = "ti,j721e-sa2ul";
  reg = <0x00 0x40900000 0x00 0x1200>;
  power-domains = <&k3_pds 265 0>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x40900000 0x00 0x40900000 0x00 0x30000>;
  dmas = <&mcu_udmap 0xf501>, <&mcu_udmap 0x7502>,
         <&mcu_udmap 0x7503>;
  dma-names = "tx", "rx1", "rx2";

  rng: rng@40910000 {
   compatible = "inside-secure,safexcel-eip76";
   reg = <0x00 0x40910000 0x00 0x7d>;
   interrupts = <0 945 4>;
   status = "disabled";
  };
 };
};
# 178 "arch/arm64/boot/dts/ti/k3-j7200.dtsi" 2
# 9 "arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi" 2

/ {
 memory@80000000 {
  device_type = "memory";

  reg = <0x00 0x80000000 0x00 0x80000000>,
        <0x08 0x80000000 0x00 0x80000000>;
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  secure_ddr: optee@9e800000 {
   reg = <0x00 0x9e800000 0x00 0x01800000>;
   alignment = <0x1000>;
   no-map;
  };

  mcu_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa0000000 0x00 0x100000>;
   no-map;
  };

  mcu_r5fss0_core0_memory_region: r5f-memory@a0100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa0100000 0x00 0xf00000>;
   no-map;
  };

  mcu_r5fss0_core1_dma_memory_region: r5f-dma-memory@a1000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa1000000 0x00 0x100000>;
   no-map;
  };

  mcu_r5fss0_core1_memory_region: r5f-memory@a1100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa1100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss0_core0_dma_memory_region: r5f-dma-memory@a2000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa2000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss0_core0_memory_region: r5f-memory@a2100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa2100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss0_core1_dma_memory_region: r5f-dma-memory@a3000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa3000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss0_core1_memory_region: r5f-memory@a3100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa3100000 0x00 0xf00000>;
   no-map;
  };

  rtos_ipc_memory_region: ipc-memories@a4000000 {
   reg = <0x00 0xa4000000 0x00 0x00800000>;
   alignment = <0x1000>;
   no-map;
  };
 };
};

&wkup_pmx0 {
 mcu_fss0_hpb0_pins_default: mcu-fss0-hpb0-pins-default {
  pinctrl-single,pins = <
   (((0x0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x4) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x2c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x30) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (1))
   (((0x8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0xc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x10) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x14) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x18) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x1c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x20) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x24) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
   (((0x28) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (1))
  >;
 };

 mcu_fss0_ospi0_pins_default: mcu-fss0-ospi0-pins-default {
  pinctrl-single,pins = <
   (((0x0000) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x002c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x000c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0010) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0014) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0018) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x001c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0024) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0028) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0008) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&main_pmx0 {
 main_i2c0_pins_default: main-i2c0-pins-default {
  pinctrl-single,pins = <
   (((0xd4) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0xd8) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };
};

&hbmc {



 status = "disabled";
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_fss0_hpb0_pins_default>;
 ranges = <0x00 0x00 0x05 0x00000000 0x4000000>,
   <0x01 0x00 0x05 0x04000000 0x800000>;

 flash@0,0 {
  compatible = "cypress,hyperflash", "cfi-flash";
  reg = <0x00 0x00 0x4000000>;
 };
};

&mailbox0_cluster0 {
 status = "okay";
 interrupts = <436>;

 mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster1 {
 status = "okay";
 interrupts = <432>;

 mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_main_r5fss0_core1: mbox-main-r5fss0-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mcu_r5fss0_core0 {
 mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core0>;
 memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
   <&mcu_r5fss0_core0_memory_region>;
};

&mcu_r5fss0_core1 {
 mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core1>;
 memory-region = <&mcu_r5fss0_core1_dma_memory_region>,
   <&mcu_r5fss0_core1_memory_region>;
};

&main_r5fss0_core0 {
 mboxes = <&mailbox0_cluster1 &mbox_main_r5fss0_core0>;
 memory-region = <&main_r5fss0_core0_dma_memory_region>,
   <&main_r5fss0_core0_memory_region>;
};

&main_r5fss0_core1 {
 mboxes = <&mailbox0_cluster1 &mbox_main_r5fss0_core1>;
 memory-region = <&main_r5fss0_core1_dma_memory_region>,
   <&main_r5fss0_core1_memory_region>;
};

&main_i2c0 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c0_pins_default>;
 clock-frequency = <400000>;

 exp_som: gpio@21 {
  compatible = "ti,tca6408";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
  gpio-line-names = "USB2.0_MUX_SEL", "CANUART_MUX1_SEL0",
      "CANUART_MUX2_SEL0", "CANUART_MUX_SEL1",
      "UART/LIN_MUX_SEL", "TRC_D17/AUDIO_REFCLK_SEL",
      "GPIO_LIN_EN", "CAN_STB";
 };
};

&ospi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_fss0_ospi0_pins_default>;

 flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0x0>;
  spi-tx-bus-width = <8>;
  spi-rx-bus-width = <8>;
  spi-max-frequency = <25000000>;
  cdns,tshsl-ns = <60>;
  cdns,tsd2d-ns = <60>;
  cdns,tchsh-ns = <60>;
  cdns,tslch-ns = <60>;
  cdns,read-delay = <4>;
 };
};
# 9 "arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 11 "arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mux/ti-serdes.h" 1
# 12 "arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 13 "arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts" 2

/ {
 compatible = "ti,j7200-evm", "ti,j7200";
 model = "Texas Instruments J7200 EVM";

 chosen {
  stdout-path = "serial2:115200n8";
  bootargs = "console=ttyS2,115200n8 earlycon=ns16550a,mmio32,0x02800000";
 };

 evm_12v0: fixedregulator-evm12v0 {

  compatible = "regulator-fixed";
  regulator-name = "evm_12v0";
  regulator-min-microvolt = <12000000>;
  regulator-max-microvolt = <12000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vsys_3v3: fixedregulator-vsys3v3 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  vin-supply = <&evm_12v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vsys_5v0: fixedregulator-vsys5v0 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  vin-supply = <&evm_12v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_mmc1: fixedregulator-sd {

  compatible = "regulator-fixed";
  regulator-name = "vdd_mmc1";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  enable-active-high;
  vin-supply = <&vsys_3v3>;
  gpio = <&exp2 2 0>;
 };

 vdd_sd_dv: gpio-regulator-TLV71033 {

  compatible = "regulator-gpio";
  regulator-name = "tlv71033";
  pinctrl-names = "default";
  pinctrl-0 = <&vdd_sd_dv_pins_default>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  vin-supply = <&vsys_5v0>;
  gpios = <&main_gpio0 55 0>;
  states = <1800000 0x0>,
    <3300000 0x1>;
 };
};

&wkup_pmx2 {
 mcu_cpsw_pins_default: mcu-cpsw-pins-default {
  pinctrl-single,pins = <
   (((0x0000) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x0004) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0008) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x000c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x0010) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x0014) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x0020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0024) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0028) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x002c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0018) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x001c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_mdio_pins_default: mcu-mdio1-pins-default {
  pinctrl-single,pins = <
   (((0x0034) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x0030) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&main_pmx0 {
 main_i2c0_pins_default: main-i2c0-pins-default {
  pinctrl-single,pins = <
   (((0xd4) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0xd8) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };

 main_i2c1_pins_default: main-i2c1-pins-default {
  pinctrl-single,pins = <
   (((0xdc) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (3))
   (((0xe0) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (3))
  >;
 };

 main_mmc1_pins_default: main-mmc1-pins-default {
  pinctrl-single,pins = <
   (((0x104) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x100) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0xfc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0xf8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0xf4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0xf0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0xec) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0xe4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (8))
  >;
 };

 vdd_sd_dv_pins_default: vdd-sd-dv-pins-default {
  pinctrl-single,pins = <
   (((0xd0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (7))
  >;
 };
};

&main_pmx1 {
 main_usbss0_pins_default: main-usbss0-pins-default {
  pinctrl-single,pins = <
   (((0x04) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };
};

&wkup_uart0 {

 status = "reserved";
};

&mcu_uart0 {
 status = "okay";

};

&main_uart0 {
 status = "okay";

 power-domains = <&k3_pds 146 0>;
};

&main_uart1 {
 status = "okay";

};

&main_uart2 {

 status = "reserved";
};

&main_gpio2 {
 status = "disabled";
};

&main_gpio4 {
 status = "disabled";
};

&main_gpio6 {
 status = "disabled";
};

&wkup_gpio1 {
 status = "disabled";
};

&mcu_cpsw {
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_cpsw_pins_default &mcu_mdio_pins_default>;
};

&davinci_mdio {
 phy0: ethernet-phy@0 {
  reg = <0>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
 };
};

&cpsw_port1 {
 phy-mode = "rgmii-rxid";
 phy-handle = <&phy0>;
};

&main_i2c0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c0_pins_default>;
 clock-frequency = <400000>;

 exp1: gpio@20 {
  compatible = "ti,tca6416";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 exp2: gpio@22 {
  compatible = "ti,tca6424";
  reg = <0x22>;
  gpio-controller;
  #gpio-cells = <2>;
 };
};
# 240 "arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts"
&main_i2c1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c1_pins_default>;
 clock-frequency = <400000>;

 exp3: gpio@20 {
  compatible = "ti,tca6408";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
  gpio-line-names = "CODEC_RSTz", "CODEC_SPARE1", "UB926_RESETn",
      "UB926_LOCK", "UB926_PWR_SW_CNTRL",
      "UB926_TUNER_RESET", "UB926_GPIO_SPARE", "";
 };
};

&main_sdhci0 {

 non-removable;
 ti,driver-strength-ohm = <50>;
 disable-wp;
};

&main_sdhci1 {

 pinctrl-0 = <&main_mmc1_pins_default>;
 pinctrl-names = "default";
 vmmc-supply = <&vdd_mmc1>;
 vqmmc-supply = <&vdd_sd_dv>;
 ti,driver-strength-ohm = <50>;
 disable-wp;
};

&serdes_ln_ctrl {
 idle-states = <0x1>, <0x1>,
        <0x0>, <0x3>;
};

&usb_serdes_mux {
 idle-states = <1>;
};

&usbss0 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_usbss0_pins_default>;
 ti,vbus-divider;
 ti,usb2-only;
};

&usb0 {
 dr_mode = "otg";
 maximum-speed = "high-speed";
};

&tscadc0 {
 adc {
  ti,adc-channels = <0 1 2 3 4 5 6 7>;
 };
};

&serdes_refclk {
 clock-frequency = <100000000>;
};

&serdes0 {
 serdes0_pcie_link: phy@0 {
  reg = <0>;
  cdns,num-lanes = <2>;
  #phy-cells = <0>;
  cdns,phy-type = <2>;
  resets = <&serdes_wiz0 1>, <&serdes_wiz0 2>;
 };

 serdes0_qsgmii_link: phy@1 {
  reg = <2>;
  cdns,num-lanes = <1>;
  #phy-cells = <0>;
  cdns,phy-type = <9>;
  resets = <&serdes_wiz0 3>;
 };
};

&pcie1_rc {
 reset-gpios = <&exp1 2 0>;
 phys = <&serdes0_pcie_link>;
 phy-names = "pcie-phy";
 num-lanes = <2>;
};

&pcie1_ep {
 phys = <&serdes0_pcie_link>;
 phy-names = "pcie-phy";
 num-lanes = <2>;
 status = "disabled";
};
