#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 24 21:28:31 2020
# Process ID: 5644
# Current directory: C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/synth_1/top.vds
# Journal file: C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9108 
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_addr is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:68]
ERROR: [Synth 8-2531] port DDR_addr is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:68]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_ba is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:69]
ERROR: [Synth 8-2531] port DDR_ba is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_cas_n is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:70]
ERROR: [Synth 8-2531] port DDR_cas_n is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:70]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_ck_n is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:71]
ERROR: [Synth 8-2531] port DDR_ck_n is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:71]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_ck_p is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:72]
ERROR: [Synth 8-2531] port DDR_ck_p is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:72]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_cke is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:73]
ERROR: [Synth 8-2531] port DDR_cke is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:73]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_cs_n is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:74]
ERROR: [Synth 8-2531] port DDR_cs_n is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:74]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_dm is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:75]
ERROR: [Synth 8-2531] port DDR_dm is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:75]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_dq is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:76]
ERROR: [Synth 8-2531] port DDR_dq is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:76]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_dqs_n is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:77]
ERROR: [Synth 8-2531] port DDR_dqs_n is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_dqs_p is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:78]
ERROR: [Synth 8-2531] port DDR_dqs_p is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:78]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_odt is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:79]
ERROR: [Synth 8-2531] port DDR_odt is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:79]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_ras_n is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:80]
ERROR: [Synth 8-2531] port DDR_ras_n is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:80]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_reset_n is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:81]
ERROR: [Synth 8-2531] port DDR_reset_n is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:81]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_we_n is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:82]
ERROR: [Synth 8-2531] port DDR_we_n is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:82]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_ddr_vrn is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:83]
ERROR: [Synth 8-2531] port FIXED_IO_ddr_vrn is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:83]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_ddr_vrp is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:84]
ERROR: [Synth 8-2531] port FIXED_IO_ddr_vrp is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:84]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_mio is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:85]
ERROR: [Synth 8-2531] port FIXED_IO_mio is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:85]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_ps_clk is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:86]
ERROR: [Synth 8-2531] port FIXED_IO_ps_clk is already defined [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:86]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_ps_porb is not allowed [C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v:87]
Failed to read verilog 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/top.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 20 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 21:28:49 2020...
