// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2021 Laird Connectivity
 */

/ {
	reg_usb0: regulator-usb0 {
		compatible = "regulator-fixed";

		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usb0_power>;

		regulator-name = "USB1 Power";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;

		gpio = <&gpio4 20 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	reg_usb1: regulator-usb1 {
		compatible = "regulator-fixed";

		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usb1_power>;

		regulator-name = "USB2 Power";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;

		gpio = <&gpio2 20 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};
};

&reg_usdhc2_vmmc {
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_cd>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_cd>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_cd>;

	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
	assigned-clock-rates = <400000000>;

	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;

	vmmc-supply = <&reg_usdhc2_vmmc>;

	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	fsl,magic-packet;
	status = "okay";

	reset-gpios = <&gpio4 2 GPIO_ACTIVE_LOW>;
	reset-delay-us = <10>;
	reset-post-delay-us = <300>;

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;

			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_fec_phy>;

			interrupt-parent = <&gpio4>;
			interrupts = <3 IRQ_TYPE_EDGE_FALLING>;

			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
		};
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	clock-frequency = <100000>;
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	clock-frequency = <384000>;
};

&usb3_phy0 {
	vbus-supply = <&reg_usb0>;

	fsl,phy-tx-vref-tune = <0xe>;
	fsl,phy-tx-preemp-amp-tune = <3>;
	fsl,phy-tx-vboost-level = <5>;
	fsl,phy-comp-dis-tune = <7>;
	fsl,pcs-tx-deemph-3p5db = <0x21>;
	fsl,phy-pcs-tx-swing-full = <0x7f>;

	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&usb_dwc3_0 {
	dr_mode = "host";
	status = "okay";
};

&usb3_phy1 {
	vbus-supply = <&reg_usb1>;

	fsl,phy-tx-vref-tune = <0xe>;
	fsl,phy-tx-preemp-amp-tune = <3>;
	fsl,phy-tx-vboost-level = <5>;
	fsl,phy-comp-dis-tune = <7>;
	fsl,pcs-tx-deemph-3p5db = <0x21>;
	fsl,phy-pcs-tx-swing-full = <0x7f>;

	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&usb_dwc3_1 {
	dr_mode = "host";
	status = "okay";
};

&iomuxc {
	pinctrl_usdhc2_cd: usdhc2_cdgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12		0x000001c4
		>;
	};

	pinctrl_usb0_power: usb0_powergrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20		0x00000016
		>;
	};

	pinctrl_usb1_power: usb1_powergrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_WP__GPIO2_IO20			0x00000016
		>;
	};

	pinctrl_fec: fecgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_RXD2__ENET1_MDC		0x00000002
			MX8MP_IOMUXC_SAI1_RXD3__ENET1_MDIO		0x00000082
			MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0		0x00000090
			MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1		0x00000090
			MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2		0x00000090
			MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3		0x00000090
			MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC		0x00000090
			MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL	0x00000090
			MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0		0x00000016
			MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1		0x00000016
			MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2		0x00000016
			MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3		0x00000016
			MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL	0x00000016
			MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC		0x00000016
			MX8MP_IOMUXC_SAI1_RXD1__GPIO4_IO03		0x00000000
		>;
	};

	pinctrl_fec_phy: fecphygrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_RXD0__GPIO4_IO02		0x000001C0
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL			0x400001c2
			MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA			0x400001c2
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL			0x400001c2
			MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA			0x400001c2
		>;
	};
};
