

================================================================
== Vivado HLS Report for 'packetMask'
================================================================
* Date:           Fri Jun 30 19:11:14 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        packetMask
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_5 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetIn_V_data_V), !map !51

ST_1: StgValue_6 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetIn_V_last_V), !map !55

ST_1: StgValue_7 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetIn_V_keep_V), !map !59

ST_1: StgValue_8 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetOut_V_data_V), !map !63

ST_1: StgValue_9 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetOut_V_last_V), !map !67

ST_1: StgValue_10 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetOut_V_keep_V), !map !71

ST_1: StgValue_11 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %id_V), !map !75

ST_1: StgValue_12 (15)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @packetMask_str) nounwind

ST_1: StgValue_13 (16)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:29
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_14 (17)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:29
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %id_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_15 (18)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:29
:10  call void (...)* @_ssdm_op_SpecInterface(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_16 (19)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:29
:11  call void (...)* @_ssdm_op_SpecInterface(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_17 (20)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:35
:12  br label %1


 <State 2>: 0.00ns
ST_2: empty (22)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:0  %empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V)


 <State 3>: 0.00ns
ST_3: empty (22)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:0  %empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V)

ST_3: tmp_data_V_2 (23)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:1  %tmp_data_V_2 = extractvalue { i64, i1, i8 } %empty, 0

ST_3: tmp_last_V (24)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:2  %tmp_last_V = extractvalue { i64, i1, i8 } %empty, 1

ST_3: tmp (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:3  %tmp = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 24, i32 31)

ST_3: tmp_1 (26)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:4  %tmp_1 = trunc i64 %tmp_data_V_2 to i8

ST_3: r_V (27)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:50
:5  %r_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i16.i8(i8 %tmp, i16 0, i8 %tmp_1)

ST_3: tmp_data_V_1 (28)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:50
:6  %tmp_data_V_1 = zext i32 %r_V to i64

ST_3: StgValue_26 (29)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:55
:7  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_1, i1 %tmp_last_V, i8 undef)


 <State 4>: 0.00ns
ST_4: StgValue_27 (29)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:55
:7  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_1, i1 %tmp_last_V, i8 undef)

ST_4: StgValue_28 (30)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:57
:8  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
