<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p754" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_754{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_754{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_754{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_754{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t5_754{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t6_754{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_754{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t8_754{left:69px;bottom:1020px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#t9_754{left:69px;bottom:1004px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#ta_754{left:69px;bottom:979px;letter-spacing:-0.18px;word-spacing:-0.88px;}
#tb_754{left:547px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tc_754{left:69px;bottom:962px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#td_754{left:69px;bottom:716px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#te_754{left:69px;bottom:670px;letter-spacing:0.12px;}
#tf_754{left:155px;bottom:670px;letter-spacing:0.11px;word-spacing:0.03px;}
#tg_754{left:69px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_754{left:69px;bottom:629px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_754{left:69px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_754{left:69px;bottom:588px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tk_754{left:69px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_754{left:69px;bottom:547px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#tm_754{left:69px;bottom:530px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tn_754{left:69px;bottom:513px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#to_754{left:69px;bottom:496px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tp_754{left:69px;bottom:472px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tq_754{left:69px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#tr_754{left:69px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ts_754{left:69px;bottom:412px;}
#tt_754{left:95px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_754{left:69px;bottom:389px;}
#tv_754{left:95px;bottom:393px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tw_754{left:95px;bottom:376px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tx_754{left:69px;bottom:349px;}
#ty_754{left:95px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tz_754{left:95px;bottom:336px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#t10_754{left:69px;bottom:312px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#t11_754{left:811px;bottom:312px;letter-spacing:-0.11px;}
#t12_754{left:69px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_754{left:233px;bottom:918px;letter-spacing:0.14px;word-spacing:-0.09px;}
#t14_754{left:329px;bottom:918px;letter-spacing:0.13px;}
#t15_754{left:76px;bottom:895px;letter-spacing:-0.09px;}
#t16_754{left:180px;bottom:895px;letter-spacing:-0.1px;}
#t17_754{left:268px;bottom:895px;letter-spacing:-0.13px;}
#t18_754{left:76px;bottom:871px;letter-spacing:-0.11px;}
#t19_754{left:180px;bottom:871px;letter-spacing:-0.1px;}
#t1a_754{left:268px;bottom:871px;letter-spacing:-0.12px;}
#t1b_754{left:293px;bottom:871px;letter-spacing:-0.37px;word-spacing:0.46px;}
#t1c_754{left:76px;bottom:846px;letter-spacing:-0.13px;}
#t1d_754{left:180px;bottom:846px;}
#t1e_754{left:268px;bottom:846px;letter-spacing:-0.11px;}
#t1f_754{left:268px;bottom:825px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_754{left:76px;bottom:800px;letter-spacing:-0.14px;}
#t1h_754{left:180px;bottom:800px;}
#t1i_754{left:268px;bottom:800px;letter-spacing:-0.11px;}
#t1j_754{left:268px;bottom:779px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_754{left:76px;bottom:755px;letter-spacing:-0.13px;}
#t1l_754{left:180px;bottom:755px;letter-spacing:-0.13px;}
#t1m_754{left:268px;bottom:755px;letter-spacing:-0.14px;}

.s1_754{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_754{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_754{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_754{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_754{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_754{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_754{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts754" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg754Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg754" style="-webkit-user-select: none;"><object width="935" height="1210" data="754/754.svg" type="image/svg+xml" id="pdf754" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_754" class="t s1_754">20-40 </span><span id="t2_754" class="t s1_754">Vol. 3B </span>
<span id="t3_754" class="t s2_754">PERFORMANCE MONITORING </span>
<span id="t4_754" class="t s3_754">When a PEBS assist occurs, the last update of latency and data source information are captured by the assist and </span>
<span id="t5_754" class="t s3_754">written as part of the PEBS record. The PEBS sample after value (SAV), specified in PEBS CounterX Reset, operates </span>
<span id="t6_754" class="t s3_754">orthogonally to the tagging mechanism. Loads are randomly tagged to collect latency data. The SAV controls the </span>
<span id="t7_754" class="t s3_754">number of tagged loads with latency information that will be written into the PEBS record field by the PEBS assists. </span>
<span id="t8_754" class="t s3_754">The load latency data written to the PEBS record will be for the last tagged load operation which retired just before </span>
<span id="t9_754" class="t s3_754">the PEBS assist was invoked. </span>
<span id="ta_754" class="t s3_754">The physical layout of the PEBS records is the same as shown in Table </span><span id="tb_754" class="t s3_754">20-3. The specificity of Data Source entry at </span>
<span id="tc_754" class="t s3_754">offset A0H has been enhanced to report three pieces of information. </span>
<span id="td_754" class="t s3_754">The layout of MSR_PEBS_LD_LAT_THRESHOLD is the same as shown in Figure 20-17. </span>
<span id="te_754" class="t s4_754">20.3.4.4.3 </span><span id="tf_754" class="t s4_754">Precise Store Facility </span>
<span id="tg_754" class="t s3_754">Processors based on Sandy Bridge microarchitecture offer a precise store capability that complements the load </span>
<span id="th_754" class="t s3_754">latency facility. It provides a means to profile store memory references in the system. </span>
<span id="ti_754" class="t s3_754">Precise stores leverage the PEBS facility and provide additional information about sampled stores. Having precise </span>
<span id="tj_754" class="t s3_754">memory reference events with linear address information for both loads and stores can help programmers improve </span>
<span id="tk_754" class="t s3_754">data structure layout, eliminate remote node references, and identify cache-line conflicts in NUMA systems. </span>
<span id="tl_754" class="t s3_754">Only IA32_PMC3 can be used to capture precise store information. After enabling this facility, counter overflows will </span>
<span id="tm_754" class="t s3_754">initiate the generation of PEBS records as previously described in PEBS. Upon counter overflow hardware captures </span>
<span id="tn_754" class="t s3_754">the linear address and other status information of the next store that retires. This information is then written to the </span>
<span id="to_754" class="t s3_754">PEBS record. </span>
<span id="tp_754" class="t s3_754">To enable the precise store facility, software must complete the following steps. Please note that the precise store </span>
<span id="tq_754" class="t s3_754">facility relies on the PEBS facility, so the PEBS configuration requirements must be completed before attempting to </span>
<span id="tr_754" class="t s3_754">capture precise store information. </span>
<span id="ts_754" class="t s5_754">• </span><span id="tt_754" class="t s3_754">Complete the PEBS configuration steps. </span>
<span id="tu_754" class="t s5_754">• </span><span id="tv_754" class="t s3_754">Program the MEM_TRANS_RETIRED.PRECISE_STORE event in IA32_PERFEVTSEL3. Only counter 3 </span>
<span id="tw_754" class="t s3_754">(IA32_PMC3) supports collection of precise store information. </span>
<span id="tx_754" class="t s5_754">• </span><span id="ty_754" class="t s3_754">Set IA32_PEBS_ENABLE[3] and IA32_PEBS_ENABLE[63]. This enables IA32_PMC3 as a PEBS counter and </span>
<span id="tz_754" class="t s3_754">enables the precise store facility, respectively. </span>
<span id="t10_754" class="t s3_754">The precise store information written into a PEBS record affects entries at offsets 98H, A0H, and A8H of Table </span><span id="t11_754" class="t s3_754">20-3. </span>
<span id="t12_754" class="t s3_754">The specificity of Data Source entry at offset A0H has been enhanced to report three piece of information. </span>
<span id="t13_754" class="t s4_754">Table 20-13. </span><span id="t14_754" class="t s4_754">Layout of Data Source Field of Load Latency Record </span>
<span id="t15_754" class="t s6_754">Field </span><span id="t16_754" class="t s6_754">Position </span><span id="t17_754" class="t s6_754">Description </span>
<span id="t18_754" class="t s7_754">Source </span><span id="t19_754" class="t s7_754">3:0 </span><span id="t1a_754" class="t s7_754">See </span><span id="t1b_754" class="t s3_754">Table 20-4 </span>
<span id="t1c_754" class="t s7_754">STLB_MISS </span><span id="t1d_754" class="t s7_754">4 </span><span id="t1e_754" class="t s7_754">0: The load did not miss the STLB (hit the DTLB or STLB). </span>
<span id="t1f_754" class="t s7_754">1: The load missed the STLB. </span>
<span id="t1g_754" class="t s7_754">Lock </span><span id="t1h_754" class="t s7_754">5 </span><span id="t1i_754" class="t s7_754">0: The load was not part of a locked transaction. </span>
<span id="t1j_754" class="t s7_754">1: The load was part of a locked transaction. </span>
<span id="t1k_754" class="t s7_754">Reserved </span><span id="t1l_754" class="t s7_754">63:6 </span><span id="t1m_754" class="t s7_754">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
