LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY binaryadd_swornim IS
    PORT (
        A     : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
        B     : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
        Sum   : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
        Carry : OUT STD_LOGIC
    );
END binaryadd_swornim;

ARCHITECTURE Behavioral OF binaryadd_swornim IS
BEGIN
    PROCESS (A, B)
        VARIABLE Temp : STD_LOGIC_VECTOR (4 DOWNTO 0);
    BEGIN
        Temp := ('0' & A) + ('0' & B);
        Sum   <= Temp(3 DOWNTO 0);
        Carry <= Temp(4);
    END PROCESS;
END Behavioral;
