// Seed: 226641393
module module_0;
  always @(id_1[1]) begin : LABEL_0
    wait (1);
  end
  assign module_2.id_3 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wire id_2,
    output tri id_3
);
  assign id_3 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input wand id_5,
    output uwire id_6,
    input tri id_7,
    output wand id_8,
    output wire id_9,
    output tri0 id_10,
    input tri id_11,
    input wor id_12,
    output wire id_13
);
  assign id_13 = ~id_1 == 1 && id_2;
  module_0 modCall_1 ();
endmodule
