	component DE1_SOC_NIOS_2 is
		port (
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			i2c_rst                           : out   std_logic;                                        -- rst
			i2c_sda                           : inout std_logic                     := 'X';             -- sda
			i2c_sclk                          : inout std_logic                     := 'X';             -- sclk
			i2c_touch                         : in    std_logic                     := 'X';             -- touch
			lcd_lcd_cs                        : out   std_logic;                                        -- lcd_cs
			lcd_lcd_data                      : out   std_logic_vector(23 downto 0);                    -- lcd_data
			lcd_lcd_dc                        : out   std_logic;                                        -- lcd_dc
			lcd_lcd_rst                       : out   std_logic;                                        -- lcd_rst
			lcd_lcd_wr                        : out   std_logic;                                        -- lcd_wr
			new_sdram_controller_0_wire_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke   : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n  : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm   : out   std_logic_vector(1 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n  : out   std_logic;                                        -- we_n
			reset_reset_n                     : in    std_logic                     := 'X';             -- reset_n
			sd_sd_cs                          : out   std_logic;                                        -- sd_cs
			sd_sd_clk                         : out   std_logic;                                        -- sd_clk
			sd_sd_di                          : out   std_logic;                                        -- sd_di
			sd_sd_do                          : in    std_logic                     := 'X';             -- sd_do
			sdram_clk_clk                     : out   std_logic                                         -- clk
		);
	end component DE1_SOC_NIOS_2;

