{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 16:15:28 2017 " "Info: Processing started: Thu Sep 21 16:15:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file traffic.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Info: Found entity 1: traffic" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide F:/Qutuars9.0/traffic/divide.v " "Warning: Entity \"divide\" obtained from \"F:/Qutuars9.0/traffic/divide.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Info: Found entity 1: divide" {  } { { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg.v(275) " "Warning (10268): Verilog HDL information at seg.v(275): always construct contains both blocking and non-blocking assignments" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 275 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seg inst9 " "Warning: Block or symbol \"seg\" of instance \"inst9\" overlaps another block or symbol" {  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 192 928 1088 320 "inst9" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic traffic:inst " "Info: Elaborating entity \"traffic\" for hierarchy \"traffic:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 144 456 592 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m traffic.v(16) " "Warning (10036): Verilog HDL or VHDL warning at traffic.v(16): object \"m\" assigned a value but never read" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c traffic.v(17) " "Warning (10036): Verilog HDL or VHDL warning at traffic.v(17): object \"c\" assigned a value but never read" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:inst1 " "Info: Elaborating entity \"divide\" for hierarchy \"divide:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 144 64 192 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst9 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 192 928 1088 320 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg.v(23) " "Warning (10270): Verilog HDL Case Statement warning at seg.v(23): incomplete case statement has no default case item" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 seg.v(144) " "Warning (10230): Verilog HDL assignment warning at seg.v(144): truncated value with size 8 to match size of target (4)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_reg3 seg.v(19) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(19): inferring latch(es) for variable \"seg_reg3\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_reg4 seg.v(19) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(19): inferring latch(es) for variable \"seg_reg4\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg.v(151) " "Warning (10270): Verilog HDL Case Statement warning at seg.v(151): incomplete case statement has no default case item" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 seg.v(272) " "Warning (10230): Verilog HDL assignment warning at seg.v(272): truncated value with size 8 to match size of target (4)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_reg seg.v(147) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(147): inferring latch(es) for variable \"seg_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_reg2 seg.v(147) " "Warning (10240): Verilog HDL Always Construct warning at seg.v(147): inferring latch(es) for variable \"seg_reg2\", which holds its previous value in one or more paths through the always construct" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.1001 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.1001\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.1000 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.1000\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0111 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0111\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0110 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0110\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0101 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0101\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0100 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0100\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0011 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0011\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0010 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0010\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0001 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0001\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg2.0000 seg.v(147) " "Info (10041): Inferred latch for \"seg_reg2.0000\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg\[0\] seg.v(147) " "Info (10041): Inferred latch for \"seg_reg\[0\]\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg\[1\] seg.v(147) " "Info (10041): Inferred latch for \"seg_reg\[1\]\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg\[2\] seg.v(147) " "Info (10041): Inferred latch for \"seg_reg\[2\]\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg\[3\] seg.v(147) " "Info (10041): Inferred latch for \"seg_reg\[3\]\" at seg.v(147)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.1001 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.1001\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.1000 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.1000\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0111 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0111\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0110 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0110\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0101 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0101\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0100 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0100\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0011 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0011\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0010 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0010\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0001 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0001\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg4.0000 seg.v(19) " "Info (10041): Inferred latch for \"seg_reg4.0000\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg3\[0\] seg.v(19) " "Info (10041): Inferred latch for \"seg_reg3\[0\]\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg3\[1\] seg.v(19) " "Info (10041): Inferred latch for \"seg_reg3\[1\]\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg3\[2\] seg.v(19) " "Info (10041): Inferred latch for \"seg_reg3\[2\]\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_reg3\[3\] seg.v(19) " "Info (10041): Inferred latch for \"seg_reg3\[3\]\" at seg.v(19)" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7402 7402:inst10 " "Info: Elaborating entity \"7402\" for hierarchy \"7402:inst10\"" {  } { { "Block1.bdf" "inst10" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 392 536 600 432 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7402:inst10 " "Info: Elaborated megafunction instantiation \"7402:inst10\"" {  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 392 536 600 432 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg\[0\] " "Warning: Latch seg:inst9\|seg_reg\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count\[0\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg\[1\] " "Warning: Latch seg:inst9\|seg_reg\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count\[1\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg\[2\] " "Warning: Latch seg:inst9\|seg_reg\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count\[2\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg\[3\] " "Warning: Latch seg:inst9\|seg_reg\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count\[3\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg2.0001_625 " "Warning: Latch seg:inst9\|seg_reg2.0001_625 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR traffic:inst\|count\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal traffic:inst\|count\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg2.0010_618 " "Warning: Latch seg:inst9\|seg_reg2.0010_618 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR traffic:inst\|count\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal traffic:inst\|count\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg2.0011_611 " "Warning: Latch seg:inst9\|seg_reg2.0011_611 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR traffic:inst\|count\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal traffic:inst\|count\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg3\[0\] " "Warning: Latch seg:inst9\|seg_reg3\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count_c\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count_c\[0\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg3\[1\] " "Warning: Latch seg:inst9\|seg_reg3\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count_c\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count_c\[1\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg3\[2\] " "Warning: Latch seg:inst9\|seg_reg3\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count_c\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count_c\[2\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg3\[3\] " "Warning: Latch seg:inst9\|seg_reg3\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count_c\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count_c\[3\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg4.0001_729 " "Warning: Latch seg:inst9\|seg_reg4.0001_729 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count_c\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count_c\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR traffic:inst\|count_c\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal traffic:inst\|count_c\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg4.0010_722 " "Warning: Latch seg:inst9\|seg_reg4.0010_722 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count_c\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count_c\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR traffic:inst\|count_c\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal traffic:inst\|count_c\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst9\|seg_reg4.0011_715 " "Warning: Latch seg:inst9\|seg_reg4.0011_715 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA traffic:inst\|count_c\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal traffic:inst\|count_c\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR traffic:inst\|count_c\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal traffic:inst\|count_c\[7\]" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 31 " "Info: 31 registers lost all their fanouts during netlist optimizations. The first 31 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "traffic:inst\|state~31 " "Info: Register \"traffic:inst\|state~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "traffic:inst\|state~32 " "Info: Register \"traffic:inst\|state~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[3\] " "Info: Register \"divide:inst1\|cnt\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[4\] " "Info: Register \"divide:inst1\|cnt\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[5\] " "Info: Register \"divide:inst1\|cnt\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[6\] " "Info: Register \"divide:inst1\|cnt\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[7\] " "Info: Register \"divide:inst1\|cnt\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[8\] " "Info: Register \"divide:inst1\|cnt\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[9\] " "Info: Register \"divide:inst1\|cnt\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[10\] " "Info: Register \"divide:inst1\|cnt\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[11\] " "Info: Register \"divide:inst1\|cnt\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[12\] " "Info: Register \"divide:inst1\|cnt\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[13\] " "Info: Register \"divide:inst1\|cnt\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[14\] " "Info: Register \"divide:inst1\|cnt\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[15\] " "Info: Register \"divide:inst1\|cnt\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[16\] " "Info: Register \"divide:inst1\|cnt\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[17\] " "Info: Register \"divide:inst1\|cnt\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[18\] " "Info: Register \"divide:inst1\|cnt\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[19\] " "Info: Register \"divide:inst1\|cnt\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[20\] " "Info: Register \"divide:inst1\|cnt\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[21\] " "Info: Register \"divide:inst1\|cnt\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[22\] " "Info: Register \"divide:inst1\|cnt\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[23\] " "Info: Register \"divide:inst1\|cnt\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[24\] " "Info: Register \"divide:inst1\|cnt\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[25\] " "Info: Register \"divide:inst1\|cnt\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[26\] " "Info: Register \"divide:inst1\|cnt\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[27\] " "Info: Register \"divide:inst1\|cnt\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[28\] " "Info: Register \"divide:inst1\|cnt\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[29\] " "Info: Register \"divide:inst1\|cnt\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[30\] " "Info: Register \"divide:inst1\|cnt\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "divide:inst1\|cnt\[31\] " "Info: Register \"divide:inst1\|cnt\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Qutuars9.0/traffic/traffic.map.smsg " "Info: Generated suppressed messages file F:/Qutuars9.0/traffic/traffic.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Info: Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Info: Implemented 216 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 16:15:30 2017 " "Info: Processing ended: Thu Sep 21 16:15:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
