

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:4,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_QT4Msh
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_E2vIK5"
Running: cat _ptx_E2vIK5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Y7gltU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Y7gltU --output-file  /dev/null 2> _ptx_E2vIK5info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_E2vIK5 _ptx2_Y7gltU _ptx_E2vIK5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=92160 (inst/sec) elapsed = 0:0:00:01 / Sun Feb 28 21:43:03 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 248161 (ipc=248.2) sim_rate=124080 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:43:04 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=246736 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:43:05 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f355c0f3fa0 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=319890 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:43:06 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=329451 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:43:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7404  inst.: 1835108 (ipc=611.6) sim_rate=305851 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:43:08 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=306125

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 126, Miss_rate = 0.325, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1265
	L1D_total_cache_miss_rate = 0.2752
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 172
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f355c510fc0 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 306125 (inst/sec)
gpgpu_simulation_rate = 1962 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=313858 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:43:09 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (864,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(865,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (875,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(876,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(205,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2551272 (ipc=714.5) sim_rate=318909 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:43:10 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1128,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1129,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1185,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(246,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1217,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1223,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1253,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1275,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1278,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1281,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1282,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1300,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1302,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1320,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1352,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1380,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1389,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1394,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1399,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1430,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1433,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1456,11774), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13274  inst.: 2753520 (ipc=611.2) sim_rate=305946 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:43:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2661,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2727,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2750,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3083,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3206,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3277,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3295,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3505,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3625,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3630,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3753,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3840,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3904,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3922,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4068,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4096,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4174,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4331,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4400,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4402,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4579,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4658,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4684,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4738,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4748,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4765,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4835,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4949,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 16774  inst.: 2762352 (ipc=185.1) sim_rate=276235 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:43:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5059,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5204,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5460,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5892,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5894,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5920,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6003,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6016,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6020,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6132,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6704,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6705
gpu_sim_insn = 926846
gpu_ipc =     138.2321
gpu_tot_sim_cycle = 18479
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.5534
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 886
gpu_total_sim_rate=276359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 225, Miss_rate = 0.344, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 199, Miss_rate = 0.327, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 216, Miss_rate = 0.343, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 674, Miss = 236, Miss_rate = 0.350, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 287, Miss_rate = 0.383, Pending_hits = 295, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 232, Miss_rate = 0.355, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 708, Miss = 260, Miss_rate = 0.367, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[8]: Access = 570, Miss = 188, Miss_rate = 0.330, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 199, Miss_rate = 0.331, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 156, Miss_rate = 0.299, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 210, Miss_rate = 0.331, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 626, Miss = 212, Miss_rate = 0.339, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[14]: Access = 562, Miss = 175, Miss_rate = 0.311, Pending_hits = 288, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3121
	L1D_total_cache_miss_rate = 0.3357
	L1D_total_cache_pending_hits = 4445
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1069
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 264, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2052
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8952	W0_Idle:80264	W0_Scoreboard:129704	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416 {8:2052,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279072 {136:2052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18478 
mrq_lat_table:1232 	57 	81 	119 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2254 	980 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3273 	18 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1484 	543 	38 	2 	0 	0 	0 	2 	9 	38 	938 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2221      2769      1525      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2291      2724      1404      3507      4194      3022      2126      2706       928      3259      1692      2634      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3015      2577      2640      5116      2322      4281      2784       907      1738      2028      2147      3860 
dram[3]:      1959      3229      2296      5079      1841      4679      2554      3174      4435      4213      2157       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3101      1360      1046      5478      2804      1459      4500      2775      1250      4410      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1577      3449      3504      1164       916      1853      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 15.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        411       149       169       183       123       139       157       185       155       175       528       547       661       629       360       326
dram[1]:        112       126       157       126       162       138       126       184       187       123       510       595       600       592       328       498
dram[2]:        147       153       148       172       177       179       124       174       135       189       511       681       629       613       311       342
dram[3]:        188       142       176       174       190       186       141       184       181       132       557       638       597       545       361       332
dram[4]:        142       187       127       166       156       166       152       137       192       155      2432       512       556       618       478       347
dram[5]:        152       198       167       183       187       141       168       143       134       174       578       645       516       598       424       314
maximum mf latency per bank:
dram[0]:        282       281       289       278       252       259       271       283       268       283       294       284       321       301       268       277
dram[1]:        277       264       268       252       274       252       267       278       277       252       290       284       288       292       271       278
dram[2]:        268       251       288       279       272       278       252       301       257       282       277       282       313       288       268       268
dram[3]:        280       251       278       279       297       277       251       277       282       268       289       287       282       280       268       268
dram[4]:        257       280       260       277       278       278       251       269       277       265       281       285       317       319       277       294
dram[5]:        270       277       282       277       279       272       253       278       252       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23862 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03788
n_activity=3704 dram_eff=0.2495
bk0: 18a 24156i bk1: 14a 24207i bk2: 16a 24157i bk3: 10a 24252i bk4: 12a 24265i bk5: 10a 24278i bk6: 10a 24300i bk7: 10a 24260i bk8: 14a 24242i bk9: 12a 24240i bk10: 46a 24208i bk11: 56a 24062i bk12: 54a 24211i bk13: 48a 24207i bk14: 34a 24300i bk15: 40a 24232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0280443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23867 n_act=41 n_pre=25 n_req=256 n_rd=402 n_write=55 bw_util=0.03747
n_activity=3655 dram_eff=0.2501
bk0: 10a 24288i bk1: 6a 24314i bk2: 10a 24262i bk3: 2a 24366i bk4: 14a 24255i bk5: 10a 24309i bk6: 10a 24279i bk7: 32a 24011i bk8: 20a 24207i bk9: 14a 24271i bk10: 50a 24145i bk11: 50a 24107i bk12: 64a 24166i bk13: 56a 24114i bk14: 26a 24288i bk15: 28a 24264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0240262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23881 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.03616
n_activity=3656 dram_eff=0.2412
bk0: 8a 24307i bk1: 8a 24324i bk2: 14a 24239i bk3: 16a 24217i bk4: 4a 24337i bk5: 14a 24230i bk6: 6a 24324i bk7: 16a 24178i bk8: 12a 24256i bk9: 32a 24049i bk10: 44a 24199i bk11: 46a 24178i bk12: 56a 24162i bk13: 50a 24153i bk14: 28a 24302i bk15: 32a 24314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0224272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23884 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03526
n_activity=3747 dram_eff=0.2295
bk0: 16a 24180i bk1: 8a 24310i bk2: 10a 24261i bk3: 10a 24272i bk4: 6a 24275i bk5: 6a 24300i bk6: 8a 24323i bk7: 12a 24251i bk8: 20a 24185i bk9: 20a 24203i bk10: 50a 24173i bk11: 50a 24127i bk12: 54a 24250i bk13: 60a 24085i bk14: 30a 24307i bk15: 24a 24330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0224682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23825 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03944
n_activity=3930 dram_eff=0.2448
bk0: 14a 24265i bk1: 12a 24224i bk2: 4a 24333i bk3: 16a 24228i bk4: 18a 24180i bk5: 20a 24157i bk6: 10a 24303i bk7: 14a 24245i bk8: 12a 24237i bk9: 10a 24276i bk10: 52a 24159i bk11: 52a 24102i bk12: 58a 24101i bk13: 54a 24121i bk14: 40a 24228i bk15: 38a 24214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0330463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24390 n_nop=23850 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03854
n_activity=3678 dram_eff=0.2556
bk0: 12a 24284i bk1: 20a 24146i bk2: 20a 24189i bk3: 14a 24238i bk4: 16a 24211i bk5: 10a 24279i bk6: 10a 24302i bk7: 18a 24212i bk8: 14a 24256i bk9: 10a 24270i bk10: 50a 24184i bk11: 44a 24195i bk12: 52a 24214i bk13: 50a 24173i bk14: 34a 24233i bk15: 38a 24247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0259943

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 244, Miss = 100, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[3]: Access = 246, Miss = 99, Miss_rate = 0.402, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 86, Miss_rate = 0.417, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 258, Miss = 107, Miss_rate = 0.415, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 229, Miss = 97, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 607, Miss = 104, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 246, Miss = 108, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 239, Miss = 104, Miss_rate = 0.435, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 231, Miss = 102, Miss_rate = 0.442, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3294
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3661
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11772
icnt_total_pkts_simt_to_mem=4461
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.00485
	minimum = 6
	maximum = 26
Network latency average = 7.76379
	minimum = 6
	maximum = 22
Slowest packet = 2883
Flit latency average = 6.75945
	minimum = 6
	maximum = 18
Slowest flit = 10469
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Accepted packet rate average = 0.0216312
	minimum = 0.011484 (at node 10)
	maximum = 0.0663684 (at node 23)
Injected flit rate average = 0.048637
	minimum = 0.01566 (at node 10)
	maximum = 0.122446 (at node 23)
Accepted flit rate average= 0.048637
	minimum = 0.0252051 (at node 19)
	maximum = 0.118717 (at node 23)
Injected packet length average = 2.24847
Accepted packet length average = 2.24847
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.22199 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.73401 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Flit latency average = 7.6493 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Accepted packet rate average = 0.0128157 (3 samples)
	minimum = 0.00750763 (3 samples)
	maximum = 0.0324894 (3 samples)
Injected flit rate average = 0.0317928 (3 samples)
	minimum = 0.00889962 (3 samples)
	maximum = 0.0775572 (3 samples)
Accepted flit rate average = 0.0317928 (3 samples)
	minimum = 0.0135555 (3 samples)
	maximum = 0.0725355 (3 samples)
Injected packet size average = 2.48078 (3 samples)
Accepted packet size average = 2.48078 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 276359 (inst/sec)
gpgpu_simulation_rate = 1847 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18479)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18479)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18479)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18479)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18479)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18479)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18479)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(11,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(85,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (397,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(398,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (398,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(399,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(401,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (409,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(410,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (416,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(417,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (421,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(422,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (422,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(423,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (425,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(426,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (436,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(437,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (440,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(441,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (442,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(443,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (446,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(447,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (450,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(451,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (451,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (451,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(452,18479)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(452,18479)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(101,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (462,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(463,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(464,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (486,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(487,18479)
GPGPU-Sim uArch: cycles simulated: 18979  inst.: 3102060 (ipc=676.9) sim_rate=282005 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:43:13 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (508,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(509,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (513,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(514,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (516,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(517,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (524,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(525,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (528,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(529,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (533,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(534,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (534,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (534,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(535,18479)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(535,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (536,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(537,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (538,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (538,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(539,18479)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(539,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (547,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(548,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(593,18479)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (667,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(668,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (677,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(678,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (679,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(680,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (685,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(686,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (692,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(693,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (703,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(704,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (769,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(770,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (806,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(807,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (809,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(810,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (818,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(819,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (863,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(864,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (867,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(868,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (935,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(936,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (954,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(955,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1066,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1067,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1110,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1111,18479)
GPGPU-Sim uArch: cycles simulated: 20479  inst.: 3265535 (ipc=251.0) sim_rate=272127 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:43:14 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2441,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2442,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2462,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2463,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2740,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2741,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2842,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2843,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2861,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2862,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2975,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2976,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2997,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2998,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3021,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3022,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3030,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3031,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3056,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3057,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3077,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3078,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3117,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3118,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3156,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3157,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3185,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3186,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3319,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3320,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3355,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3356,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3364,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3365,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3401,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3402,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3419,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3420,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3443,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3444,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3528,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3529,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3564,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3565,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3574,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3575,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3754,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3755,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3758,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3759,18479)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(163,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3833,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3834,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3870,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(3871,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3890,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3891,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3977,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3978,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3980,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3981,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3986,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3987,18479)
GPGPU-Sim uArch: cycles simulated: 22479  inst.: 3377388 (ipc=153.4) sim_rate=259799 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:43:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4031,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4032,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4049,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4050,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4057,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4058,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4121,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4122,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4172,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4173,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4190,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4191,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4350,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4351,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4357,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4358,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4469,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4470,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4550,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4551,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4577,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4578,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4599,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4600,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4648,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4649,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4697,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4698,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4715,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4716,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4737,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4738,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4761,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4762,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4825,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4826,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4854,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4855,18479)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(182,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4898,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4899,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4926,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4927,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5019,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5020,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5027,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5028,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5057,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5058,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5121,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5122,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5148,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5149,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5209,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5210,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5289,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5290,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5299,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5300,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5334,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5335,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5376,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5377,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5382,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5383,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5408,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5409,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5499,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5500,18479)
GPGPU-Sim uArch: cycles simulated: 23979  inst.: 3511937 (ipc=136.1) sim_rate=250852 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:43:16 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5606,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5607,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5660,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5661,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5747,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5748,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5866,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5867,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5902,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5903,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5956,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5957,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5975,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5976,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6000,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6001,18479)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(211,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6047,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6048,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6061,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6062,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6103,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6104,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6358,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6359,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6407,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6408,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6534,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6535,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6550,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6551,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6599,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6600,18479)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6612,18479), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6613,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6681,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6682,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6772,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6773,18479)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6791,18479), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6792,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6794,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6795,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7064,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(7065,18479)
GPGPU-Sim uArch: cycles simulated: 25979  inst.: 3612203 (ipc=113.1) sim_rate=240813 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:43:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7665,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7666,18479)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8135,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8136,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8731,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8732,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (8751,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(8752,18479)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8806,18479), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8807,18479)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(226,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9435,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9436,18479)
GPGPU-Sim uArch: cycles simulated: 27979  inst.: 3646624 (ipc=93.0) sim_rate=227914 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:43:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9526,18479), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9527,18479)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9557,18479), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9558,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9581,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9582,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9615,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9616,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9696,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9697,18479)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9789,18479), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9790,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9841,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9842,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10027,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10028,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10045,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10046,18479)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10664,18479), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10665,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (10693,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(10694,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10708,18479), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10709,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10838,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10839,18479)
GPGPU-Sim uArch: cycles simulated: 29479  inst.: 3699587 (ipc=85.1) sim_rate=217622 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:43:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11422,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11423,18479)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11988,18479), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11989,18479)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12340,18479), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12341,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12478,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12479,18479)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12480,18479), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(12481,18479)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12668,18479), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12669,18479)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(245,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12694,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12695,18479)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12783,18479), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12784,18479)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12873,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12874,18479)
GPGPU-Sim uArch: cycles simulated: 31479  inst.: 3743628 (ipc=75.4) sim_rate=207979 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:43:20 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13235,18479), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13236,18479)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13267,18479), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13268,18479)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13615,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13717,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14061,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14351,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14433,18479), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 32979  inst.: 3772244 (ipc=69.6) sim_rate=198539 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:43:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14535,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14615,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14927,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15039,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15125,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15139,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15170,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15182,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15273,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15328,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15439,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15744,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15760,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15944,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15949,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16063,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16161,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16283,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16293,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16442,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16605,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16912,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16931,18479), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 35479  inst.: 3794411 (ipc=60.6) sim_rate=189720 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:43:22 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17099,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17136,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17199,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17282,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17294,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17379,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17388,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17389,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17652,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17660,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17775,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17811,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18047,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18234,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18295,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18353,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18485,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18867,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18969,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19105,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19167,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (19406,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19462,18479), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37979  inst.: 3814654 (ipc=53.9) sim_rate=181650 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:43:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (19726,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19745,18479), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (19940,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19954,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19993,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20025,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20063,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20122,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20187,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20244,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20272,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20922,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20936,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20938,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21120,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21297,18479), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21400,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21484,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21580,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (21635,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(247,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21971,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21977,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22112,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22241,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22427,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22682,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22917,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22994,18479), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 41479  inst.: 3835312 (ipc=46.6) sim_rate=174332 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:43:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23091,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23170,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23596,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23702,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24010,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (24403,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24653,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24769,18479), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25130,18479), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (25251,18479), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25928,18479), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25929
gpu_sim_insn = 1076158
gpu_ipc =      41.5040
gpu_tot_sim_cycle = 44408
gpu_tot_sim_insn = 3839756
gpu_tot_ipc =      86.4654
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6198
gpu_stall_icnt2sh    = 18823
gpu_total_sim_rate=174534

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148333
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3225, Miss = 1672, Miss_rate = 0.518, Pending_hits = 422, Reservation_fails = 8714
	L1D_cache_core[1]: Access = 3022, Miss = 1502, Miss_rate = 0.497, Pending_hits = 407, Reservation_fails = 7376
	L1D_cache_core[2]: Access = 3126, Miss = 1578, Miss_rate = 0.505, Pending_hits = 423, Reservation_fails = 6819
	L1D_cache_core[3]: Access = 4946, Miss = 2806, Miss_rate = 0.567, Pending_hits = 537, Reservation_fails = 9527
	L1D_cache_core[4]: Access = 4201, Miss = 2264, Miss_rate = 0.539, Pending_hits = 506, Reservation_fails = 9384
	L1D_cache_core[5]: Access = 3790, Miss = 2059, Miss_rate = 0.543, Pending_hits = 479, Reservation_fails = 8604
	L1D_cache_core[6]: Access = 2622, Miss = 1249, Miss_rate = 0.476, Pending_hits = 388, Reservation_fails = 5960
	L1D_cache_core[7]: Access = 3522, Miss = 1831, Miss_rate = 0.520, Pending_hits = 414, Reservation_fails = 8927
	L1D_cache_core[8]: Access = 4185, Miss = 2271, Miss_rate = 0.543, Pending_hits = 451, Reservation_fails = 11378
	L1D_cache_core[9]: Access = 3208, Miss = 1690, Miss_rate = 0.527, Pending_hits = 451, Reservation_fails = 9314
	L1D_cache_core[10]: Access = 3533, Miss = 1863, Miss_rate = 0.527, Pending_hits = 423, Reservation_fails = 10003
	L1D_cache_core[11]: Access = 3257, Miss = 1637, Miss_rate = 0.503, Pending_hits = 428, Reservation_fails = 7234
	L1D_cache_core[12]: Access = 2926, Miss = 1484, Miss_rate = 0.507, Pending_hits = 425, Reservation_fails = 8673
	L1D_cache_core[13]: Access = 3389, Miss = 1742, Miss_rate = 0.514, Pending_hits = 482, Reservation_fails = 5706
	L1D_cache_core[14]: Access = 3734, Miss = 2015, Miss_rate = 0.540, Pending_hits = 438, Reservation_fails = 11137
	L1D_total_cache_accesses = 52686
	L1D_total_cache_misses = 27663
	L1D_total_cache_miss_rate = 0.5251
	L1D_total_cache_pending_hits = 6674
	L1D_total_cache_reservation_fails = 128756
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 27139
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 83921
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26659
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147335
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
180, 593, 294, 180, 451, 180, 180, 350, 180, 350, 180, 180, 522, 434, 434, 350, 634, 165, 363, 165, 447, 419, 279, 335, 180, 406, 378, 406, 180, 180, 677, 180, 436, 180, 180, 180, 406, 490, 378, 389, 742, 469, 602, 544, 346, 120, 120, 475, 
gpgpu_n_tot_thrd_icount = 8468960
gpgpu_n_tot_w_icount = 264655
gpgpu_n_stall_shd_mem = 137487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11737
gpgpu_n_mem_write_global = 16471
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292687
gpgpu_n_store_insn = 17927
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537721
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 134330
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:208157	W0_Idle:107734	W0_Scoreboard:402544	W1:113325	W2:22335	W3:4887	W4:1103	W5:28	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 93896 {8:11737,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 658840 {40:16471,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1596232 {136:11737,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131768 {8:16471,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 81 
maxdqlatency = 0 
maxmflatency = 811 
averagemflatency = 314 
max_icnt2mem_latency = 556 
max_icnt2sh_latency = 44407 
mrq_lat_table:7200 	239 	329 	779 	701 	148 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9630 	16247 	2346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7553 	1127 	1590 	4274 	8775 	4951 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5463 	4619 	1598 	71 	1 	0 	0 	2 	9 	38 	938 	9503 	5981 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        15        21        27        17        19        25        24        27        20        22        27        24        17        20 
dram[1]:        18        16        24        12        22        20        22        15        20        21        20        22        25        23        17        11 
dram[2]:        16        23        19        26        23        14        23        12        21        19        20        22        24        22        14        16 
dram[3]:        24        20        16        18        28        19        26        20        28        18        20        22        27        20        15        13 
dram[4]:        18        30        15        22        17        24        10        24        25        27        22        22        22        23        13        14 
dram[5]:        26        10        12        24        18        22        21        18        18        18        22        22        25        21        19        14 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      3220      4449      3235      7390      4322      4156      6507      3141      4928      6362      3008      5419 
dram[1]:      2291      2724      3884      3507      4914      4367      3687      3439      5731      4450      3517      3853      4763      4963      6460      3946 
dram[2]:      3763      4838      4001      5624      4394      2577      4560      5116      3724      6899      4149      5441      7171      4973      3665      5416 
dram[3]:      2891      4689      3675      5079      7993      4679      3551      3357      4435      4213      3955      3475      3055      1986      3328      2580 
dram[4]:      4039      7325      3101      7268      3906      5853      3383      4612      4500      3728      3945      4410      6225      1754      3232      2721 
dram[5]:      3865      2397      2387      2947      4840      3950      4268      3531      4206      3504      2521      3806      2844      1785      9627      3309 
average row accesses per activate:
dram[0]: 11.000000  5.473684  5.684210  4.038462  5.086957  4.230769  3.592592  4.458333  3.962963  3.323529  3.772727  3.424242  7.875000  5.230769  4.307693  4.923077 
dram[1]:  6.571429  6.666667  6.687500  3.900000  5.545455  3.689655  5.833333  2.750000  3.545455  4.148148  3.592592  2.717949  5.181818  6.375000  4.230769  3.304348 
dram[2]:  6.866667 10.666667  4.730769  4.172414  3.821429  3.793103  3.851852  4.857143  3.162162  3.264706  3.333333  3.384615  5.200000  3.812500  3.045455  3.785714 
dram[3]:  3.965517  6.294117  3.179487  4.500000  6.125000  4.560000  4.791667  3.600000  3.580645  3.210526  2.621622  3.846154  9.125000  5.062500  6.100000  4.846154 
dram[4]:  6.117647  4.615385  7.400000  3.838710  4.769231  6.176471  3.250000  6.375000  3.205882  3.625000  3.090909  3.153846  4.105263  3.736842  6.000000  5.625000 
dram[5]:  4.291667  4.652174  3.903226  4.750000  4.200000  5.083333  4.851852  3.225000  3.250000  2.622222  2.825000  2.914286  6.083333  4.214286  5.545455  4.692307 
average row locality = 9401/2258 = 4.163419
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        53        61        62        66        68        59        67        68        66        51        72        53        56        51        56 
dram[1]:        48        43        58        65        71        64        60        78        74        70        64        70        47        44        51        63 
dram[2]:        55        47        68        70        60        64        58        61        71        71        59        59        58        54        59        51 
dram[3]:        61        55        69        69        51        66        69        74        72        78        66        64        51        58        54        55 
dram[4]:        53        69        57        67        73        58        73        54        70        73        69        55        62        55        51        40 
dram[5]:        57        61        69        65        59        69        80        79        76        75        72        66        54        51        53        55 
total reads: 5928
bank skew: 80/40 = 2.00
chip skew: 1041/961 = 1.08
number of total write accesses:
dram[0]:        47        51        47        43        51        42        38        40        39        47        32        41        10        12         5         8 
dram[1]:        44        37        49        52        51        43        45        43        43        42        33        36        10         7         4        13 
dram[2]:        48        49        55        51        47        46        46        41        46        40        31        29        20         7         8         2 
dram[3]:        54        52        55        57        47        48        46        52        39        44        31        36        22        23         7         8 
dram[4]:        51        51        54        52        51        47        44        48        39        43        33        27        16        16         9         5 
dram[5]:        46        46        52        49        46        53        51        50        41        43        41        36        19         8         8         6 
total reads: 3473
bank skew: 57/2 = 28.50
chip skew: 621/552 = 1.12
average mf latency per bank:
dram[0]:        332       291       342       399       392       468       461       442       564       550      1082      1035      2057      2000      2311      1948
dram[1]:        346       363       337       294       373       368       456       405       529       537      1054      1034      2472      2409      1975      1750
dram[2]:        397       340       353       349       359       373       515       405       529       560      1159      1123      1697      2520      1569      2478
dram[3]:        370       329       379       339       325       370       434       450       644       503      1010      1070      1737      1450      1998      1898
dram[4]:        485       344       422       379       483       368       547       414       736       523     17131      1203      2126      1928      2608      2756
dram[5]:        347       338       332       369       437       369       510       433       612       478       922      1015      1661      2388      2132      1876
maximum mf latency per bank:
dram[0]:        644       696       754       640       691       628       651       683       708       716       727       657       674       724       623       596
dram[1]:        592       560       691       680       623       654       679       662       737       709       714       700       637       627       676       624
dram[2]:        690       693       643       662       671       663       631       622       660       655       658       713       755       805       714       781
dram[3]:        792       694       662       714       651       640       722       715       672       698       622       677       614       705       688       698
dram[4]:        811       750       703       727       774       695       803       588       780       717       803       680       730       745       728       664
dram[5]:        768       679       662       666       721       658       623       752       718       673       688       703       687       639       688       649

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58615 n_nop=55395 n_act=336 n_pre=320 n_req=1514 n_rd=1922 n_write=642 bw_util=0.08749
n_activity=19249 dram_eff=0.2664
bk0: 104a 57323i bk1: 106a 57308i bk2: 122a 57115i bk3: 124a 56997i bk4: 132a 56938i bk5: 136a 56885i bk6: 118a 56994i bk7: 134a 56848i bk8: 136a 57053i bk9: 132a 56605i bk10: 102a 57345i bk11: 144a 56758i bk12: 106a 57874i bk13: 112a 57665i bk14: 102a 57903i bk15: 112a 57799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.107396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58615 n_nop=55301 n_act=366 n_pre=350 n_req=1522 n_rd=1940 n_write=658 bw_util=0.08865
n_activity=19830 dram_eff=0.262
bk0: 96a 57330i bk1: 86a 57441i bk2: 116a 57117i bk3: 130a 56727i bk4: 142a 56860i bk5: 128a 56960i bk6: 120a 57065i bk7: 156a 56209i bk8: 148a 56710i bk9: 140a 56984i bk10: 128a 57022i bk11: 140a 56653i bk12: 94a 57858i bk13: 88a 58006i bk14: 102a 57916i bk15: 126a 57530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.107498
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58615 n_nop=55280 n_act=375 n_pre=359 n_req=1531 n_rd=1930 n_write=671 bw_util=0.08875
n_activity=20050 dram_eff=0.2595
bk0: 110a 57213i bk1: 94a 57550i bk2: 136a 56716i bk3: 140a 56794i bk4: 120a 56758i bk5: 128a 56741i bk6: 116a 56721i bk7: 122a 57020i bk8: 142a 56667i bk9: 142a 56825i bk10: 118a 57061i bk11: 118a 57180i bk12: 116a 57659i bk13: 108a 57749i bk14: 118a 57549i bk15: 102a 57943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.101698
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58615 n_nop=55064 n_act=392 n_pre=376 n_req=1633 n_rd=2024 n_write=759 bw_util=0.09496
n_activity=20819 dram_eff=0.2674
bk0: 122a 56594i bk1: 110a 57036i bk2: 138a 56429i bk3: 138a 56558i bk4: 102a 56928i bk5: 132a 56832i bk6: 138a 56627i bk7: 148a 56238i bk8: 144a 56771i bk9: 156a 56419i bk10: 132a 56898i bk11: 128a 56954i bk12: 102a 57647i bk13: 116a 57506i bk14: 108a 57989i bk15: 110a 57894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.131792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x8024b680, atomic=0 1 entries : 0x7f355cb4e360 :  mf: uid=370213, sid03:w11, part=4, addr=0x8024b6a0, load , size=32, unknown  status = IN_PARTITION_DRAM (44405), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58615 n_nop=55242 n_act=365 n_pre=349 n_req=1565 n_rd=1958 n_write=701 bw_util=0.09073
n_activity=20830 dram_eff=0.2553
bk0: 106a 57241i bk1: 138a 56790i bk2: 114a 57121i bk3: 134a 56817i bk4: 146a 56731i bk5: 116a 56972i bk6: 146a 56601i bk7: 108a 56950i bk8: 140a 56648i bk9: 146a 56609i bk10: 138a 56986i bk11: 110a 57243i bk12: 124a 57514i bk13: 110a 57477i bk14: 102a 57973i bk15: 80a 58153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.133481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58615 n_nop=54986 n_act=424 n_pre=408 n_req=1636 n_rd=2082 n_write=715 bw_util=0.09544
n_activity=21165 dram_eff=0.2643
bk0: 114a 56871i bk1: 122a 57032i bk2: 138a 56657i bk3: 130a 56934i bk4: 118a 57010i bk5: 138a 56783i bk6: 160a 56700i bk7: 158a 56263i bk8: 152a 56574i bk9: 150a 56285i bk10: 144a 56503i bk11: 132a 56552i bk12: 108a 57588i bk13: 102a 57752i bk14: 106a 57880i bk15: 110a 57819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.142523

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1962, Miss = 461, Miss_rate = 0.235, Pending_hits = 16, Reservation_fails = 224
L2_cache_bank[1]: Access = 2053, Miss = 500, Miss_rate = 0.244, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[2]: Access = 1962, Miss = 473, Miss_rate = 0.241, Pending_hits = 11, Reservation_fails = 109
L2_cache_bank[3]: Access = 1937, Miss = 497, Miss_rate = 0.257, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[4]: Access = 1961, Miss = 488, Miss_rate = 0.249, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 2025, Miss = 477, Miss_rate = 0.236, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 1972, Miss = 493, Miss_rate = 0.250, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 1939, Miss = 519, Miss_rate = 0.268, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 6434, Miss = 508, Miss_rate = 0.079, Pending_hits = 12, Reservation_fails = 2
L2_cache_bank[9]: Access = 2006, Miss = 471, Miss_rate = 0.235, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 2046, Miss = 520, Miss_rate = 0.254, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 1986, Miss = 521, Miss_rate = 0.262, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 28283
L2_total_cache_misses = 5928
L2_total_cache_miss_rate = 0.2096
L2_total_cache_pending_hits = 125
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8498
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3204
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=75501
icnt_total_pkts_simt_to_mem=44754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.3875
	minimum = 6
	maximum = 447
Network latency average = 33.9698
	minimum = 6
	maximum = 346
Slowest packet = 9612
Flit latency average = 27.4567
	minimum = 6
	maximum = 346
Slowest flit = 52990
Fragmentation average = 0.0344151
	minimum = 0
	maximum = 203
Injected packet rate average = 0.0713887
	minimum = 0.0402638 (at node 6)
	maximum = 0.224729 (at node 23)
Accepted packet rate average = 0.0713887
	minimum = 0.0402638 (at node 6)
	maximum = 0.224729 (at node 23)
Injected flit rate average = 0.148585
	minimum = 0.0664507 (at node 6)
	maximum = 0.346755 (at node 23)
Accepted flit rate average= 0.148585
	minimum = 0.0965714 (at node 6)
	maximum = 0.418952 (at node 23)
Injected packet length average = 2.08136
Accepted packet length average = 2.08136
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.5134 (4 samples)
	minimum = 6 (4 samples)
	maximum = 141.75 (4 samples)
Network latency average = 15.0429 (4 samples)
	minimum = 6 (4 samples)
	maximum = 108.75 (4 samples)
Flit latency average = 12.6011 (4 samples)
	minimum = 6 (4 samples)
	maximum = 105.75 (4 samples)
Fragmentation average = 0.00860379 (4 samples)
	minimum = 0 (4 samples)
	maximum = 50.75 (4 samples)
Injected packet rate average = 0.0274589 (4 samples)
	minimum = 0.0156967 (4 samples)
	maximum = 0.0805493 (4 samples)
Accepted packet rate average = 0.0274589 (4 samples)
	minimum = 0.0156967 (4 samples)
	maximum = 0.0805493 (4 samples)
Injected flit rate average = 0.0609909 (4 samples)
	minimum = 0.0232874 (4 samples)
	maximum = 0.144857 (4 samples)
Accepted flit rate average = 0.0609909 (4 samples)
	minimum = 0.0343095 (4 samples)
	maximum = 0.15914 (4 samples)
Injected packet size average = 2.22117 (4 samples)
Accepted packet size average = 2.22117 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 174534 (inst/sec)
gpgpu_simulation_rate = 2018 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44408)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44408)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44408)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44408)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44408)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44408)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44408)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(20,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(22,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(25,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 44908  inst.: 4141770 (ipc=604.0) sim_rate=180076 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:43:25 2016
GPGPU-Sim uArch: cycles simulated: 46408  inst.: 4162786 (ipc=161.5) sim_rate=173449 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:43:26 2016
GPGPU-Sim uArch: cycles simulated: 47908  inst.: 4174744 (ipc=95.7) sim_rate=166989 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:43:27 2016
GPGPU-Sim uArch: cycles simulated: 49908  inst.: 4188095 (ipc=63.3) sim_rate=161080 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:43:28 2016
GPGPU-Sim uArch: cycles simulated: 51408  inst.: 4199052 (ipc=51.3) sim_rate=155520 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:43:29 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(19,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 52908  inst.: 4211748 (ipc=43.8) sim_rate=150419 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:43:30 2016
GPGPU-Sim uArch: cycles simulated: 54908  inst.: 4226898 (ipc=36.9) sim_rate=145755 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:43:31 2016
GPGPU-Sim uArch: cycles simulated: 56408  inst.: 4239374 (ipc=33.3) sim_rate=141312 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:43:32 2016
GPGPU-Sim uArch: cycles simulated: 57908  inst.: 4250642 (ipc=30.4) sim_rate=137117 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:43:33 2016
GPGPU-Sim uArch: cycles simulated: 59908  inst.: 4266109 (ipc=27.5) sim_rate=133315 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:43:34 2016
GPGPU-Sim uArch: cycles simulated: 61408  inst.: 4278019 (ipc=25.8) sim_rate=129636 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:43:35 2016
GPGPU-Sim uArch: cycles simulated: 62908  inst.: 4288988 (ipc=24.3) sim_rate=126146 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:43:36 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(85,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 64908  inst.: 4304762 (ipc=22.7) sim_rate=122993 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:43:37 2016
GPGPU-Sim uArch: cycles simulated: 66408  inst.: 4316046 (ipc=21.6) sim_rate=119890 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:43:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22355,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22356,44408)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23455,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23456,44408)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23520,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23521,44408)
GPGPU-Sim uArch: cycles simulated: 68408  inst.: 4338572 (ipc=20.8) sim_rate=117258 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:43:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24605,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24606,44408)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25274,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25275,44408)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25302,44408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25303,44408)
GPGPU-Sim uArch: cycles simulated: 69908  inst.: 4357805 (ipc=20.3) sim_rate=114679 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:43:40 2016
GPGPU-Sim uArch: cycles simulated: 71908  inst.: 4378437 (ipc=19.6) sim_rate=112267 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:43:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28836,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(28837,44408)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28914,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28915,44408)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(96,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 73408  inst.: 4393818 (ipc=19.1) sim_rate=109845 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:43:42 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29181,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29182,44408)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30038,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30039,44408)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30351,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30352,44408)
GPGPU-Sim uArch: cycles simulated: 75408  inst.: 4421035 (ipc=18.8) sim_rate=107830 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:43:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32445,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(32446,44408)
GPGPU-Sim uArch: cycles simulated: 76908  inst.: 4437524 (ipc=18.4) sim_rate=105655 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:43:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32609,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32610,44408)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33453,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(33454,44408)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33914,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33915,44408)
GPGPU-Sim uArch: cycles simulated: 78908  inst.: 4464885 (ipc=18.1) sim_rate=103834 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:43:45 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34687,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34688,44408)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34715,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34716,44408)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34744,44408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34745,44408)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35044,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35045,44408)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35137,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35138,44408)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35404,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35405,44408)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(106,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35750,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(35751,44408)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35755,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35756,44408)
GPGPU-Sim uArch: cycles simulated: 80408  inst.: 4496515 (ipc=18.2) sim_rate=102193 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:43:46 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36383,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36384,44408)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36716,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36717,44408)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36864,44408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36865,44408)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36967,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36968,44408)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37216,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37217,44408)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37855,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37856,44408)
GPGPU-Sim uArch: cycles simulated: 82408  inst.: 4537790 (ipc=18.4) sim_rate=100839 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:43:47 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38115,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38116,44408)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39018,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39019,44408)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39486,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(39487,44408)
GPGPU-Sim uArch: cycles simulated: 83908  inst.: 4559964 (ipc=18.2) sim_rate=99129 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:43:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39880,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39881,44408)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40895,44408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(40896,44408)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(99,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 85908  inst.: 4589255 (ipc=18.1) sim_rate=97643 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:43:49 2016
GPGPU-Sim uArch: cycles simulated: 87908  inst.: 4607299 (ipc=17.6) sim_rate=95985 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:43:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43708,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(43709,44408)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (44632,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(44633,44408)
GPGPU-Sim uArch: cycles simulated: 89408  inst.: 4624934 (ipc=17.4) sim_rate=94386 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:43:51 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (46561,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(46562,44408)
GPGPU-Sim uArch: cycles simulated: 91408  inst.: 4650889 (ipc=17.3) sim_rate=93017 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:43:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (47161,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(47162,44408)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (47466,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(47467,44408)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47530,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(47531,44408)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (48079,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(48080,44408)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (48218,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(48219,44408)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48297,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(48298,44408)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(101,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 93408  inst.: 4685267 (ipc=17.3) sim_rate=91867 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:43:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (49269,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(49270,44408)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (49730,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(49731,44408)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50226,44408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50227,44408)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (50991,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(50992,44408)
GPGPU-Sim uArch: cycles simulated: 95408  inst.: 4713643 (ipc=17.1) sim_rate=90646 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:43:54 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (51397,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(51398,44408)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (51705,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(51706,44408)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (51889,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(51890,44408)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (52038,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(52039,44408)
GPGPU-Sim uArch: cycles simulated: 96908  inst.: 4741213 (ipc=17.2) sim_rate=89456 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:43:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (53100,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(53101,44408)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (53207,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(53208,44408)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (53829,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(53830,44408)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (54213,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(54214,44408)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(143,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 98908  inst.: 4772286 (ipc=17.1) sim_rate=88375 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:43:56 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (55339,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(55340,44408)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (55792,44408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(55793,44408)
GPGPU-Sim uArch: cycles simulated: 100408  inst.: 4792103 (ipc=17.0) sim_rate=87129 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:43:57 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (56343,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(56344,44408)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (56513,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(56514,44408)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (56771,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(56772,44408)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (57768,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(57769,44408)
GPGPU-Sim uArch: cycles simulated: 102408  inst.: 4819803 (ipc=16.9) sim_rate=86067 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:43:58 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (59013,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(59014,44408)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (59928,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(59929,44408)
GPGPU-Sim uArch: cycles simulated: 104408  inst.: 4849209 (ipc=16.8) sim_rate=85073 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:43:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (60594,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(60595,44408)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(143,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 105908  inst.: 4868265 (ipc=16.7) sim_rate=83935 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:44:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (61820,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(61821,44408)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (61823,44408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(61824,44408)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (62124,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(62125,44408)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (62200,44408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(62201,44408)
GPGPU-Sim uArch: cycles simulated: 107908  inst.: 4899877 (ipc=16.7) sim_rate=83048 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:44:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (64100,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(64101,44408)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64950,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(64951,44408)
GPGPU-Sim uArch: cycles simulated: 109908  inst.: 4924749 (ipc=16.6) sim_rate=82079 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:44:02 2016
GPGPU-Sim uArch: cycles simulated: 111408  inst.: 4941795 (ipc=16.4) sim_rate=81013 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:44:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (67130,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(67131,44408)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(76,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (68848,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(68849,44408)
GPGPU-Sim uArch: cycles simulated: 113408  inst.: 4970331 (ipc=16.4) sim_rate=80166 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:44:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (69264,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(69265,44408)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (70823,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(70824,44408)
GPGPU-Sim uArch: cycles simulated: 115408  inst.: 5001782 (ipc=16.4) sim_rate=79393 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:44:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (71023,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(71024,44408)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (72245,44408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(72246,44408)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (72558,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(72559,44408)
GPGPU-Sim uArch: cycles simulated: 117408  inst.: 5028357 (ipc=16.3) sim_rate=78568 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:44:06 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (73385,44408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(73386,44408)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (73496,44408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(73497,44408)
GPGPU-Sim uArch: cycles simulated: 118908  inst.: 5051518 (ipc=16.3) sim_rate=77715 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:44:07 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(141,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (75285,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(75286,44408)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (75903,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(75904,44408)
GPGPU-Sim uArch: cycles simulated: 120908  inst.: 5083186 (ipc=16.3) sim_rate=77017 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:44:08 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (76697,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(76698,44408)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (77299,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(77300,44408)
GPGPU-Sim uArch: cycles simulated: 122908  inst.: 5108675 (ipc=16.2) sim_rate=76248 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:44:09 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (78859,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(78860,44408)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (79121,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(79122,44408)
GPGPU-Sim uArch: cycles simulated: 124408  inst.: 5129430 (ipc=16.1) sim_rate=75432 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:44:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (80113,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(80114,44408)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(150,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 126408  inst.: 5156938 (ipc=16.1) sim_rate=74738 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:44:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (82014,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(82015,44408)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (82540,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(82541,44408)
GPGPU-Sim uArch: cycles simulated: 128408  inst.: 5183776 (ipc=16.0) sim_rate=74053 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:44:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (85244,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(85245,44408)
GPGPU-Sim uArch: cycles simulated: 129908  inst.: 5200757 (ipc=15.9) sim_rate=73250 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:44:13 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85560,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(85561,44408)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (87056,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(87057,44408)
GPGPU-Sim uArch: cycles simulated: 131908  inst.: 5230587 (ipc=15.9) sim_rate=72647 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:44:14 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (88561,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(88562,44408)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(177,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 133908  inst.: 5256615 (ipc=15.8) sim_rate=72008 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:44:15 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (91329,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(91330,44408)
GPGPU-Sim uArch: cycles simulated: 135908  inst.: 5279984 (ipc=15.7) sim_rate=71351 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:44:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (91820,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(91821,44408)
GPGPU-Sim uArch: cycles simulated: 137408  inst.: 5300286 (ipc=15.7) sim_rate=70670 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:44:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (94828,44408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(94829,44408)
GPGPU-Sim uArch: cycles simulated: 139408  inst.: 5328271 (ipc=15.7) sim_rate=70108 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:44:18 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(105,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 141408  inst.: 5349507 (ipc=15.6) sim_rate=69474 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:44:19 2016
GPGPU-Sim uArch: cycles simulated: 143408  inst.: 5374760 (ipc=15.5) sim_rate=68907 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:44:20 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (100022,44408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(100023,44408)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (100272,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(100273,44408)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (100718,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(100719,44408)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (100752,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(100753,44408)
GPGPU-Sim uArch: cycles simulated: 145408  inst.: 5407080 (ipc=15.5) sim_rate=68444 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:44:21 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (101058,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(101059,44408)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (101579,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(101580,44408)
GPGPU-Sim uArch: cycles simulated: 146908  inst.: 5431155 (ipc=15.5) sim_rate=67889 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:44:22 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(134,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (103784,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(103785,44408)
GPGPU-Sim uArch: cycles simulated: 148908  inst.: 5460633 (ipc=15.5) sim_rate=67415 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:44:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (105633,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(105634,44408)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (106126,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(106127,44408)
GPGPU-Sim uArch: cycles simulated: 150908  inst.: 5485659 (ipc=15.5) sim_rate=66898 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:44:24 2016
GPGPU-Sim uArch: cycles simulated: 152908  inst.: 5509827 (ipc=15.4) sim_rate=66383 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:44:25 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109522,44408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(109523,44408)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(184,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 154908  inst.: 5537159 (ipc=15.4) sim_rate=65918 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:44:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (110697,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(110698,44408)
GPGPU-Sim uArch: cycles simulated: 156908  inst.: 5563957 (ipc=15.3) sim_rate=65458 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:44:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114282,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(114283,44408)
GPGPU-Sim uArch: cycles simulated: 158908  inst.: 5586529 (ipc=15.3) sim_rate=64959 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:44:28 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (116467,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(116468,44408)
GPGPU-Sim uArch: cycles simulated: 160908  inst.: 5612322 (ipc=15.2) sim_rate=64509 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:44:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117566,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(117567,44408)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(198,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 162908  inst.: 5636042 (ipc=15.2) sim_rate=64045 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:44:30 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (119300,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(119301,44408)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (119701,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(119702,44408)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (120062,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(120063,44408)
GPGPU-Sim uArch: cycles simulated: 164908  inst.: 5669122 (ipc=15.2) sim_rate=63698 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:44:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (121569,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(121570,44408)
GPGPU-Sim uArch: cycles simulated: 166408  inst.: 5690265 (ipc=15.2) sim_rate=63225 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:44:32 2016
GPGPU-Sim uArch: cycles simulated: 168408  inst.: 5714849 (ipc=15.1) sim_rate=62800 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:44:33 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(201,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (125750,44408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(125751,44408)
GPGPU-Sim uArch: cycles simulated: 170408  inst.: 5739741 (ipc=15.1) sim_rate=62388 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:44:34 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (127532,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(127533,44408)
GPGPU-Sim uArch: cycles simulated: 172408  inst.: 5766123 (ipc=15.0) sim_rate=62001 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:44:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (128708,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(128709,44408)
GPGPU-Sim uArch: cycles simulated: 174408  inst.: 5795400 (ipc=15.0) sim_rate=61653 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:44:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (130974,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(130975,44408)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (131551,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(131552,44408)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(207,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 176408  inst.: 5821636 (ipc=15.0) sim_rate=61280 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:44:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (132116,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(132117,44408)
GPGPU-Sim uArch: cycles simulated: 178408  inst.: 5847390 (ipc=15.0) sim_rate=60910 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:44:38 2016
GPGPU-Sim uArch: cycles simulated: 180408  inst.: 5874461 (ipc=15.0) sim_rate=60561 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:44:39 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (136961,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(136962,44408)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (137414,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(137415,44408)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (137486,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(137487,44408)
GPGPU-Sim uArch: cycles simulated: 181908  inst.: 5892591 (ipc=14.9) sim_rate=60128 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:44:40 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(208,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (139062,44408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(139063,44408)
GPGPU-Sim uArch: cycles simulated: 183908  inst.: 5928464 (ipc=15.0) sim_rate=59883 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:44:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (140619,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(140620,44408)
GPGPU-Sim uArch: cycles simulated: 185908  inst.: 5953988 (ipc=14.9) sim_rate=59539 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:44:42 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (143313,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(143314,44408)
GPGPU-Sim uArch: cycles simulated: 187908  inst.: 5980499 (ipc=14.9) sim_rate=59212 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:44:43 2016
GPGPU-Sim uArch: cycles simulated: 189408  inst.: 6002609 (ipc=14.9) sim_rate=58849 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:44:44 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(202,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 191408  inst.: 6026025 (ipc=14.9) sim_rate=58505 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:44:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (147581,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(147582,44408)
GPGPU-Sim uArch: cycles simulated: 193408  inst.: 6051932 (ipc=14.8) sim_rate=58191 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:44:46 2016
GPGPU-Sim uArch: cycles simulated: 195408  inst.: 6081081 (ipc=14.8) sim_rate=57915 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:44:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (151596,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(151597,44408)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(204,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 196908  inst.: 6102854 (ipc=14.8) sim_rate=57574 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:44:48 2016
GPGPU-Sim uArch: cycles simulated: 198908  inst.: 6129216 (ipc=14.8) sim_rate=57282 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:44:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (155543,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(155544,44408)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (155661,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(155662,44408)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (156157,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(156158,44408)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (156228,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(156229,44408)
GPGPU-Sim uArch: cycles simulated: 200908  inst.: 6160182 (ipc=14.8) sim_rate=57038 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:44:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (156681,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(156682,44408)
GPGPU-Sim uArch: cycles simulated: 202408  inst.: 6190087 (ipc=14.9) sim_rate=56789 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:44:51 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(211,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (159246,44408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(159247,44408)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (159263,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(159264,44408)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (159340,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(159341,44408)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (159539,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(159540,44408)
GPGPU-Sim uArch: cycles simulated: 204408  inst.: 6224910 (ipc=14.9) sim_rate=56590 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:44:52 2016
GPGPU-Sim uArch: cycles simulated: 205908  inst.: 6247959 (ipc=14.9) sim_rate=56287 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:44:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (161939,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(161940,44408)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (162162,44408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(162163,44408)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (162894,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(162895,44408)
GPGPU-Sim uArch: cycles simulated: 207908  inst.: 6284047 (ipc=14.9) sim_rate=56107 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:44:54 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(212,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (164227,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(164228,44408)
GPGPU-Sim uArch: cycles simulated: 209408  inst.: 6303668 (ipc=14.9) sim_rate=55784 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:44:55 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (165879,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(165880,44408)
GPGPU-Sim uArch: cycles simulated: 211408  inst.: 6334874 (ipc=14.9) sim_rate=55569 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:44:56 2016
GPGPU-Sim uArch: cycles simulated: 212908  inst.: 6353708 (ipc=14.9) sim_rate=55249 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:44:57 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (170049,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(170050,44408)
GPGPU-Sim uArch: cycles simulated: 214908  inst.: 6381905 (ipc=14.9) sim_rate=55016 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:44:58 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(211,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (171742,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(171743,44408)
GPGPU-Sim uArch: cycles simulated: 216908  inst.: 6409354 (ipc=14.9) sim_rate=54780 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:44:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (172675,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(172676,44408)
GPGPU-Sim uArch: cycles simulated: 218408  inst.: 6432555 (ipc=14.9) sim_rate=54513 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:45:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (175527,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(175528,44408)
GPGPU-Sim uArch: cycles simulated: 220408  inst.: 6462472 (ipc=14.9) sim_rate=54306 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:45:01 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (176720,44408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(176721,44408)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(223,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 222408  inst.: 6490153 (ipc=14.9) sim_rate=54084 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:45:02 2016
GPGPU-Sim uArch: cycles simulated: 223908  inst.: 6512578 (ipc=14.9) sim_rate=53822 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:45:03 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (180109,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(180110,44408)
GPGPU-Sim uArch: cycles simulated: 225908  inst.: 6541843 (ipc=14.9) sim_rate=53621 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:45:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (182228,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(182229,44408)
GPGPU-Sim uArch: cycles simulated: 227408  inst.: 6561633 (ipc=14.9) sim_rate=53346 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:45:05 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(222,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 229408  inst.: 6587307 (ipc=14.9) sim_rate=53123 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:45:06 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (185387,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(185388,44408)
GPGPU-Sim uArch: cycles simulated: 231408  inst.: 6617357 (ipc=14.9) sim_rate=52938 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:45:07 2016
GPGPU-Sim uArch: cycles simulated: 232908  inst.: 6640272 (ipc=14.9) sim_rate=52700 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:45:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (190263,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(190264,44408)
GPGPU-Sim uArch: cycles simulated: 234908  inst.: 6668369 (ipc=14.8) sim_rate=52506 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:45:09 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(238,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (192273,44408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(192274,44408)
GPGPU-Sim uArch: cycles simulated: 236908  inst.: 6697659 (ipc=14.8) sim_rate=52325 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:45:10 2016
GPGPU-Sim uArch: cycles simulated: 238408  inst.: 6717367 (ipc=14.8) sim_rate=52072 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:45:11 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (194233,44408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(194234,44408)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (194607,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(194608,44408)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (195302,44408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(195303,44408)
GPGPU-Sim uArch: cycles simulated: 240408  inst.: 6754075 (ipc=14.9) sim_rate=51954 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:45:12 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(232,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 241908  inst.: 6778680 (ipc=14.9) sim_rate=51745 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:45:13 2016
GPGPU-Sim uArch: cycles simulated: 243908  inst.: 6805669 (ipc=14.9) sim_rate=51558 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:45:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (199976,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(199977,44408)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (199984,44408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(199985,44408)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (201010,44408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(201011,44408)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (201128,44408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(201129,44408)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (201461,44408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(201462,44408)
GPGPU-Sim uArch: cycles simulated: 245908  inst.: 6847360 (ipc=14.9) sim_rate=51483 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:45:15 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(208,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 247408  inst.: 6873788 (ipc=14.9) sim_rate=51296 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:45:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (203030,44408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(203031,44408)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (203438,44408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(203439,44408)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (203769,44408), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(203770,44408)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (204871,44408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(204872,44408)
GPGPU-Sim uArch: cycles simulated: 249408  inst.: 6911549 (ipc=15.0) sim_rate=51196 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:45:17 2016
GPGPU-Sim uArch: cycles simulated: 250908  inst.: 6934040 (ipc=15.0) sim_rate=50985 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:45:18 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(196,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 252908  inst.: 6964174 (ipc=15.0) sim_rate=50833 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:45:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (209509,44408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(209510,44408)
GPGPU-Sim uArch: cycles simulated: 254908  inst.: 6994063 (ipc=15.0) sim_rate=50681 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:45:20 2016
GPGPU-Sim uArch: cycles simulated: 256408  inst.: 7015110 (ipc=15.0) sim_rate=50468 (inst/sec) elapsed = 0:0:02:19 / Sun Feb 28 21:45:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (212165,44408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(212166,44408)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (213274,44408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(213275,44408)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(246,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 258408  inst.: 7050716 (ipc=15.0) sim_rate=50362 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:45:22 2016
GPGPU-Sim uArch: cycles simulated: 259908  inst.: 7073467 (ipc=15.0) sim_rate=50166 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:45:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (216797,44408), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 261908  inst.: 7101402 (ipc=15.0) sim_rate=50009 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:45:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (218753,44408), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 263908  inst.: 7128578 (ipc=15.0) sim_rate=49850 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:45:25 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(243,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 265908  inst.: 7159216 (ipc=15.0) sim_rate=49716 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:45:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (221852,44408), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 267908  inst.: 7186535 (ipc=15.0) sim_rate=49562 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:45:27 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (224154,44408), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (225274,44408), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 269908  inst.: 7215363 (ipc=15.0) sim_rate=49420 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:45:28 2016
GPGPU-Sim uArch: cycles simulated: 271908  inst.: 7240243 (ipc=14.9) sim_rate=49253 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:45:29 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(248,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (228135,44408), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (228622,44408), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (229464,44408), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 273908  inst.: 7268511 (ipc=14.9) sim_rate=49111 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:45:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (230284,44408), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (230974,44408), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 275908  inst.: 7291411 (ipc=14.9) sim_rate=48935 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:45:31 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (232819,44408), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 277908  inst.: 7320870 (ipc=14.9) sim_rate=48805 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:45:32 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(203,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (235149,44408), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 279908  inst.: 7348831 (ipc=14.9) sim_rate=48667 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:45:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (235628,44408), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (236984,44408), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 281908  inst.: 7378068 (ipc=14.9) sim_rate=48539 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:45:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (237538,44408), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 283908  inst.: 7405292 (ipc=14.9) sim_rate=48400 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:45:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (240339,44408), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (240924,44408), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(198,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 285908  inst.: 7434998 (ipc=14.9) sim_rate=48279 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:45:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (243528,44408), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 288408  inst.: 7472651 (ipc=14.9) sim_rate=48210 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:45:37 2016
GPGPU-Sim uArch: cycles simulated: 290408  inst.: 7496691 (ipc=14.9) sim_rate=48055 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:45:38 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (246549,44408), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (246998,44408), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (247949,44408), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 292408  inst.: 7526439 (ipc=14.9) sim_rate=47939 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:45:39 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(229,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (248318,44408), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (248368,44408), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 294908  inst.: 7559618 (ipc=14.8) sim_rate=47845 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:45:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (250697,44408), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (251312,44408), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 296908  inst.: 7583293 (ipc=14.8) sim_rate=47693 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:45:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (253903,44408), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 298908  inst.: 7612198 (ipc=14.8) sim_rate=47576 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:45:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (255356,44408), 3 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(216,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (256668,44408), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 301408  inst.: 7644706 (ipc=14.8) sim_rate=47482 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:45:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (259255,44408), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 303908  inst.: 7675738 (ipc=14.8) sim_rate=47381 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:45:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (259603,44408), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (259631,44408), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (259770,44408), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (260093,44408), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (261005,44408), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (261377,44408), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 305908  inst.: 7702181 (ipc=14.8) sim_rate=47252 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:45:45 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(217,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 308408  inst.: 7730702 (ipc=14.7) sim_rate=47138 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:45:46 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (264134,44408), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 310908  inst.: 7762504 (ipc=14.7) sim_rate=47045 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:45:47 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (267406,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (268370,44408), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 312908  inst.: 7786533 (ipc=14.7) sim_rate=46906 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:45:48 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (268585,44408), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(240,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 315408  inst.: 7817094 (ipc=14.7) sim_rate=46808 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:45:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (271293,44408), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (271713,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (272324,44408), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (272665,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 317908  inst.: 7846628 (ipc=14.7) sim_rate=46706 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:45:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (273932,44408), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (274335,44408), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (274576,44408), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 320908  inst.: 7882000 (ipc=14.6) sim_rate=46639 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:45:51 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (276622,44408), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (276846,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (277135,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (277936,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (278415,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 323408  inst.: 7911900 (ipc=14.6) sim_rate=46540 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:45:52 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(243,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (279397,44408), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (279906,44408), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (280942,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (281022,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (281336,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 325908  inst.: 7940822 (ipc=14.6) sim_rate=46437 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:45:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (282333,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (282752,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (283372,44408), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (283540,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (283702,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (283780,44408), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 328408  inst.: 7966222 (ipc=14.5) sim_rate=46315 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:45:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (284043,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (285615,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (285697,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (285767,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (286181,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (286442,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (286959,44408), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 331408  inst.: 7996193 (ipc=14.5) sim_rate=46220 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:45:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (287194,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (287486,44408), 3 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(237,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (288796,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (288950,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (289499,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (289987,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (290009,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (290071,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (290101,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (290167,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (290439,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (291246,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (291899,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 336408  inst.: 8031386 (ipc=14.4) sim_rate=46157 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:45:56 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (292013,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (292162,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (292401,44408), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (292733,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (294284,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (294732,44408), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (294785,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (295292,44408), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 295293
gpu_sim_insn = 4196086
gpu_ipc =      14.2099
gpu_tot_sim_cycle = 339701
gpu_tot_sim_insn = 8035842
gpu_tot_ipc =      23.6556
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 503817
gpu_stall_icnt2sh    = 1560463
gpu_total_sim_rate=46183

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 478101
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 37740, Miss = 31177, Miss_rate = 0.826, Pending_hits = 2324, Reservation_fails = 258104
	L1D_cache_core[1]: Access = 37703, Miss = 31206, Miss_rate = 0.828, Pending_hits = 2310, Reservation_fails = 255793
	L1D_cache_core[2]: Access = 37486, Miss = 30825, Miss_rate = 0.822, Pending_hits = 2408, Reservation_fails = 249806
	L1D_cache_core[3]: Access = 40572, Miss = 33163, Miss_rate = 0.817, Pending_hits = 2462, Reservation_fails = 258525
	L1D_cache_core[4]: Access = 36259, Miss = 29608, Miss_rate = 0.817, Pending_hits = 2335, Reservation_fails = 245555
	L1D_cache_core[5]: Access = 37474, Miss = 30689, Miss_rate = 0.819, Pending_hits = 2356, Reservation_fails = 250357
	L1D_cache_core[6]: Access = 36738, Miss = 30189, Miss_rate = 0.822, Pending_hits = 2232, Reservation_fails = 249497
	L1D_cache_core[7]: Access = 37932, Miss = 31060, Miss_rate = 0.819, Pending_hits = 2329, Reservation_fails = 254135
	L1D_cache_core[8]: Access = 37343, Miss = 30353, Miss_rate = 0.813, Pending_hits = 2332, Reservation_fails = 247009
	L1D_cache_core[9]: Access = 37792, Miss = 31150, Miss_rate = 0.824, Pending_hits = 2428, Reservation_fails = 254283
	L1D_cache_core[10]: Access = 36401, Miss = 29687, Miss_rate = 0.816, Pending_hits = 2191, Reservation_fails = 244208
	L1D_cache_core[11]: Access = 37595, Miss = 30769, Miss_rate = 0.818, Pending_hits = 2365, Reservation_fails = 254717
	L1D_cache_core[12]: Access = 33762, Miss = 27697, Miss_rate = 0.820, Pending_hits = 2125, Reservation_fails = 238050
	L1D_cache_core[13]: Access = 39059, Miss = 32169, Miss_rate = 0.824, Pending_hits = 2418, Reservation_fails = 257488
	L1D_cache_core[14]: Access = 36286, Miss = 29549, Miss_rate = 0.814, Pending_hits = 2256, Reservation_fails = 251523
	L1D_total_cache_accesses = 560142
	L1D_total_cache_misses = 459291
	L1D_total_cache_miss_rate = 0.8200
	L1D_total_cache_pending_hits = 34871
	L1D_total_cache_reservation_fails = 3769050
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 75784
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 231434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2461109
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75304
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1307941
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 477103
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1060, 1596, 1099, 1172, 1292, 1060, 834, 1370, 1245, 1465, 1189, 1015, 1402, 1247, 1577, 1191, 1277, 1073, 1439, 1185, 1428, 1185, 1187, 1067, 1122, 1236, 1258, 1297, 1228, 1127, 1574, 1378, 1344, 1060, 1206, 959, 1342, 1426, 1499, 1177, 1241, 1069, 1015, 1082, 834, 714, 815, 1114, 
gpgpu_n_tot_thrd_icount = 28348352
gpgpu_n_tot_w_icount = 885886
gpgpu_n_stall_shd_mem = 4118581
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 231434
gpgpu_n_mem_write_global = 229541
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 945023
gpgpu_n_store_insn = 342643
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 918177
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4115424
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6595129	W0_Idle:665601	W0_Scoreboard:1462318	W1:252682	W2:109430	W3:66458	W4:46356	W5:34103	W6:28228	W7:24464	W8:23347	W9:19212	W10:17411	W11:16131	W12:15210	W13:13160	W14:11517	W15:9718	W16:8037	W17:6864	W18:5048	W19:5890	W20:4624	W21:3817	W22:3360	W23:2404	W24:1755	W25:1429	W26:895	W27:383	W28:230	W29:123	W30:0	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1851472 {8:231434,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9191336 {40:229420,72:30,136:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31475024 {136:231434,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1836328 {8:229541,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 581 
maxdqlatency = 0 
maxmflatency = 1339 
averagemflatency = 407 
max_icnt2mem_latency = 844 
max_icnt2sh_latency = 339690 
mrq_lat_table:123332 	5937 	6793 	15751 	31565 	25896 	13582 	3273 	237 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	73041 	282418 	105423 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28575 	12846 	36654 	168126 	99387 	114042 	1420 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	28400 	102361 	94113 	6541 	34 	0 	0 	2 	9 	38 	938 	9503 	18558 	44509 	100151 	55833 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	615 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       275       231        64        38        59        47        46        49       108        79        23        29        66        80        36        20 
dram[1]:       299       263        40        67        51        40        72        92       132       121        23        23       143       102        44        31 
dram[2]:        55        77       222       209        84        24       166        29        65        69        20        22       136        71        16        26 
dram[3]:        35        60        33        44       129        62       144       133        42        43        27        22        68        39        18        15 
dram[4]:        39        71        61        60        54        61        32        46        56        85        43        22        69        50        25        19 
dram[5]:        58        50        44        40        68        39       132       161        44        75        22        27       112        48        33        28 
maximum service time to same row:
dram[0]:     37028     27554      7814      4609      8252     10250     10083      7390     19469     14047      6507      4751     14773     14412     22790      8672 
dram[1]:     35800     30469      8606      7409      9796      7969     16988     20624     17791     14718      3517      5250     24612     17519     17087     14787 
dram[2]:      6834      9759     28309     21472     11272      4642     32013      5116     12419     11725      4746      5441     22961     17367      5447     11113 
dram[3]:      6828      7434      7285      7134     18423      8425     18969     18824      5866      6767      3955      3475     20872     14557      4800      5350 
dram[4]:      6461     10681      4756      9160      9225     10394      4372      6741     12149     17991     11744      7650     17314     21878      8818      5620 
dram[5]:      8008      7000      6084      6165     11567      6517     17417     21406      6240      9174      3063      3806     20316     10099     20080     20034 
average row accesses per activate:
dram[0]:  4.473684  4.483209  3.523694  3.551402  3.557664  3.477208  3.406015  3.492351  3.359265  3.365753  2.629668  2.731843  3.585812  3.328571  2.608315  2.543379 
dram[1]:  4.299832  4.172685  3.900000  3.789203  3.514955  3.429426  3.187431  3.290540  3.369509  3.646005  2.576812  2.711740  3.938462  3.741803  2.267559  2.270000 
dram[2]:  3.881789  3.990415  4.414676  4.675000  3.889431  3.781906  3.559441  3.740088  3.100242  3.140741  2.464747  2.526000  3.288425  3.323232  2.375000  2.366734 
dram[3]:  4.064084  4.102325  3.911376  3.829677  3.781250  3.597365  3.626415  3.691781  3.262893  3.382542  2.534545  2.546602  3.500952  3.256554  2.364821  2.290000 
dram[4]:  4.055092  4.481884  3.682927  3.725895  3.456432  3.411765  3.255172  3.429319  3.378453  3.462411  2.652340  2.650589  3.528112  3.657952  2.366319  2.329480 
dram[5]:  3.734748  4.022189  3.720988  3.570602  3.636242  3.425401  3.686486  3.642766  3.227102  3.317889  2.548792  2.681911  3.143328  3.097054  2.384892  2.486989 
average row locality = 226370/68105 = 3.323838
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1269      1303      1689      1536      1403      1464      1681      1535      1421      1487      1350      1282       917       966      1104      1018 
dram[1]:      1380      1458      1693      1676      1626      1734      1831      1815      1601      1615      1391      1341      1047      1072      1273      1269 
dram[2]:      1317      1360      1442      1448      1365      1354      1554      1542      1565      1570      1338      1348      1002       983      1092      1097 
dram[3]:      1525      1464      1655      1667      1452      1412      1756      1647      1590      1586      1484      1352      1084      1096      1369      1286 
dram[4]:      1323      1331      1633      1531      1450      1468      1731      1600      1479      1489      1451      1310      1038       995      1264      1118 
dram[5]:      1600      1497      1765      1809      1613      1662      1682      1750      1563      1558      1362      1346      1130      1126      1231      1250 
total reads: 136204
bank skew: 1831/917 = 2.00
chip skew: 23944/21377 = 1.12
number of total write accesses:
dram[0]:      1111      1100      1211      1124      1034       977      1037       976       954       970      1185      1163       650       665        88        96 
dram[1]:      1187      1200      1232      1272      1077      1133      1060      1107      1007      1032      1276      1246       745       754        83        93 
dram[2]:      1113      1138      1145      1170      1027       987       991      1005      1002       974      1144      1178       731       662        86        84 
dram[3]:      1202      1182      1302      1301      1089      1045      1127      1048      1004      1049      1304      1271       754       643        83        88 
dram[4]:      1106      1143      1236      1174      1049      1026      1101      1020       967       952      1326      1163       719       684        99        91 
dram[5]:      1216      1222      1249      1276      1096      1116      1046      1095      1009      1020      1276      1293       778       661        95        88 
total reads: 90166
bank skew: 1326/83 = 15.98
chip skew: 15536/14341 = 1.08
average mf latency per bank:
dram[0]:        467       478       457       467       496       498       463       473       499       503       890       952      1618      1609      2527      2712
dram[1]:        448       463       439       460       473       478       464       454       495       490       863       941      1443      1484      2282      2333
dram[2]:        487       477       471       455       496       503       478       477       500       500       930       948      1514      1594      2541      2570
dram[3]:        450       450       438       432       469       480       446       453       493       466       851       918      1443      1512      2160      2217
dram[4]:        632       482       567       450       646       500       588       460       649       497      5210       988      2029      1580      3134      2532
dram[5]:        462       452       443       434       472       467       456       453       489       487       913       913      1400      1519      2372      2264
maximum mf latency per bank:
dram[0]:        951       963      1089       984       999      1042       943      1029       939       870      1017       950      1016       969      1179      1046
dram[1]:        920      1096      1010       939       992       950      1063       990       971      1070      1020      1131       931      1000       868       918
dram[2]:       1073       894       964      1029      1001      1083      1035       989       941       994      1095       932      1010      1016       929      1339
dram[3]:       1073      1044       952       943       939      1055      1132       948      1185      1103       998       987      1131       921       906       907
dram[4]:       1118      1095      1118       965      1164       993      1132       957      1229       965      1103       984      1116      1087      1180       883
dram[5]:       1200       956      1131       919      1037       979      1237       988      1038       959       992       969       940       975       937       952

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448401 n_nop=364842 n_act=10662 n_pre=10646 n_req=35766 n_rd=42850 n_write=19401 bw_util=0.2777
n_activity=300599 dram_eff=0.4142
bk0: 2538a 389261i bk1: 2606a 390825i bk2: 3378a 374719i bk3: 3072a 377125i bk4: 2806a 383682i bk5: 2928a 383383i bk6: 3362a 374843i bk7: 3070a 379772i bk8: 2842a 388054i bk9: 2974a 386046i bk10: 2700a 372803i bk11: 2564a 377421i bk12: 1834a 404340i bk13: 1932a 401814i bk14: 2208a 418195i bk15: 2036a 418244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.74476
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448401 n_nop=356258 n_act=11792 n_pre=11776 n_req=39326 n_rd=47644 n_write=20931 bw_util=0.3059
n_activity=314977 dram_eff=0.4354
bk0: 2760a 381309i bk1: 2916a 378961i bk2: 3386a 371986i bk3: 3352a 366844i bk4: 3252a 374771i bk5: 3468a 366245i bk6: 3662a 365838i bk7: 3630a 362900i bk8: 3202a 378109i bk9: 3230a 380054i bk10: 2782a 367431i bk11: 2682a 370595i bk12: 2094a 399221i bk13: 2144a 397481i bk14: 2546a 411798i bk15: 2538a 412099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.14808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448401 n_nop=364693 n_act=10690 n_pre=10674 n_req=35814 n_rd=42754 n_write=19590 bw_util=0.2781
n_activity=299236 dram_eff=0.4167
bk0: 2634a 387340i bk1: 2720a 383605i bk2: 2884a 380055i bk3: 2896a 380318i bk4: 2730a 384207i bk5: 2708a 384579i bk6: 3108a 378843i bk7: 3084a 376540i bk8: 3130a 381503i bk9: 3140a 381590i bk10: 2676a 373024i bk11: 2696a 370749i bk12: 2004a 397878i bk13: 1966a 402766i bk14: 2184a 417073i bk15: 2194a 416586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.80712
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448401 n_nop=357150 n_act=11704 n_pre=11688 n_req=38917 n_rd=46850 n_write=21009 bw_util=0.3027
n_activity=317255 dram_eff=0.4278
bk0: 3050a 378321i bk1: 2928a 378769i bk2: 3310a 369128i bk3: 3334a 367153i bk4: 2904a 379956i bk5: 2824a 380022i bk6: 3512a 369368i bk7: 3294a 372426i bk8: 3180a 380496i bk9: 3172a 378020i bk10: 2968a 366474i bk11: 2704a 369124i bk12: 2168a 396948i bk13: 2192a 399326i bk14: 2738a 410259i bk15: 2572a 412201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.00699
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448401 n_nop=361465 n_act=11205 n_pre=11189 n_req=37067 n_rd=44422 n_write=20120 bw_util=0.2879
n_activity=331773 dram_eff=0.3891
bk0: 2646a 392916i bk1: 2662a 390639i bk2: 3266a 378687i bk3: 3062a 380417i bk4: 2900a 385682i bk5: 2936a 383564i bk6: 3462a 375376i bk7: 3200a 379796i bk8: 2958a 390575i bk9: 2978a 389464i bk10: 2902a 371845i bk11: 2620a 378875i bk12: 2076a 403530i bk13: 1990a 406056i bk14: 2528a 414935i bk15: 2236a 417596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.51538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=448401 n_nop=355301 n_act=12052 n_pre=12036 n_req=39480 n_rd=47888 n_write=21124 bw_util=0.3078
n_activity=321867 dram_eff=0.4288
bk0: 3200a 374398i bk1: 2994a 375000i bk2: 3530a 369071i bk3: 3618a 365619i bk4: 3226a 376272i bk5: 3324a 371714i bk6: 3364a 372938i bk7: 3500a 367738i bk8: 3126a 380324i bk9: 3116a 377437i bk10: 2724a 368619i bk11: 2692a 368092i bk12: 2260a 392055i bk13: 2252a 398458i bk14: 2462a 414250i bk15: 2500a 414002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.07722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36067, Miss = 10834, Miss_rate = 0.300, Pending_hits = 326, Reservation_fails = 497
L2_cache_bank[1]: Access = 36200, Miss = 10591, Miss_rate = 0.293, Pending_hits = 308, Reservation_fails = 126
L2_cache_bank[2]: Access = 36261, Miss = 11842, Miss_rate = 0.327, Pending_hits = 327, Reservation_fails = 328
L2_cache_bank[3]: Access = 36937, Miss = 11980, Miss_rate = 0.324, Pending_hits = 362, Reservation_fails = 174
L2_cache_bank[4]: Access = 35925, Miss = 10675, Miss_rate = 0.297, Pending_hits = 316, Reservation_fails = 90
L2_cache_bank[5]: Access = 36311, Miss = 10702, Miss_rate = 0.295, Pending_hits = 273, Reservation_fails = 226
L2_cache_bank[6]: Access = 36500, Miss = 11915, Miss_rate = 0.326, Pending_hits = 352, Reservation_fails = 230
L2_cache_bank[7]: Access = 36455, Miss = 11510, Miss_rate = 0.316, Pending_hits = 340, Reservation_fails = 105
L2_cache_bank[8]: Access = 59986, Miss = 11369, Miss_rate = 0.190, Pending_hits = 293, Reservation_fails = 241
L2_cache_bank[9]: Access = 36650, Miss = 10842, Miss_rate = 0.296, Pending_hits = 299, Reservation_fails = 180
L2_cache_bank[10]: Access = 37006, Miss = 11946, Miss_rate = 0.323, Pending_hits = 352, Reservation_fails = 114
L2_cache_bank[11]: Access = 36752, Miss = 11998, Miss_rate = 0.326, Pending_hits = 301, Reservation_fails = 122
L2_total_cache_accesses = 461050
L2_total_cache_misses = 136204
L2_total_cache_miss_rate = 0.2954
L2_total_cache_pending_hits = 3849
L2_total_cache_reservation_fails = 2433
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1189
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 632
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 171344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55546
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1468
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.134

icnt_total_pkts_mem_to_simt=1387056
icnt_total_pkts_simt_to_mem=690894
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.7817
	minimum = 6
	maximum = 784
Network latency average = 37.6144
	minimum = 6
	maximum = 529
Slowest packet = 60400
Flit latency average = 28.2739
	minimum = 6
	maximum = 528
Slowest flit = 989195
Fragmentation average = 0.0817449
	minimum = 0
	maximum = 392
Injected packet rate average = 0.108559
	minimum = 0.0890065 (at node 12)
	maximum = 0.181352 (at node 23)
Accepted packet rate average = 0.108559
	minimum = 0.0890065 (at node 12)
	maximum = 0.181352 (at node 23)
Injected flit rate average = 0.245543
	minimum = 0.132777 (at node 12)
	maximum = 0.42702 (at node 23)
Accepted flit rate average= 0.245543
	minimum = 0.16932 (at node 19)
	maximum = 0.313116 (at node 13)
Injected packet length average = 2.26183
Accepted packet length average = 2.26183
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.367 (5 samples)
	minimum = 6 (5 samples)
	maximum = 270.2 (5 samples)
Network latency average = 19.5572 (5 samples)
	minimum = 6 (5 samples)
	maximum = 192.8 (5 samples)
Flit latency average = 15.7357 (5 samples)
	minimum = 6 (5 samples)
	maximum = 190.2 (5 samples)
Fragmentation average = 0.023232 (5 samples)
	minimum = 0 (5 samples)
	maximum = 119 (5 samples)
Injected packet rate average = 0.043679 (5 samples)
	minimum = 0.0303586 (5 samples)
	maximum = 0.10071 (5 samples)
Accepted packet rate average = 0.043679 (5 samples)
	minimum = 0.0303586 (5 samples)
	maximum = 0.10071 (5 samples)
Injected flit rate average = 0.0979014 (5 samples)
	minimum = 0.0451852 (5 samples)
	maximum = 0.201289 (5 samples)
Accepted flit rate average = 0.0979014 (5 samples)
	minimum = 0.0613116 (5 samples)
	maximum = 0.189935 (5 samples)
Injected packet size average = 2.24138 (5 samples)
Accepted packet size average = 2.24138 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 54 sec (174 sec)
gpgpu_simulation_rate = 46183 (inst/sec)
gpgpu_simulation_rate = 1952 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,339701)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,339701)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,339701)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,339701)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,339701)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,339701)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,339701)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(11,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(88,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(27,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 340201  inst.: 8372705 (ipc=673.7) sim_rate=47844 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:45:57 2016
GPGPU-Sim uArch: cycles simulated: 341201  inst.: 8457142 (ipc=280.9) sim_rate=48051 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:45:58 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(42,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 342701  inst.: 8490252 (ipc=151.5) sim_rate=47967 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:45:59 2016
GPGPU-Sim uArch: cycles simulated: 344701  inst.: 8508608 (ipc=94.6) sim_rate=47801 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:46:00 2016
GPGPU-Sim uArch: cycles simulated: 346201  inst.: 8532035 (ipc=76.3) sim_rate=47665 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:46:01 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(19,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 348201  inst.: 8559068 (ipc=61.6) sim_rate=47550 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:46:02 2016
GPGPU-Sim uArch: cycles simulated: 349701  inst.: 8579753 (ipc=54.4) sim_rate=47401 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:46:03 2016
GPGPU-Sim uArch: cycles simulated: 351701  inst.: 8608327 (ipc=47.7) sim_rate=47298 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:46:04 2016
GPGPU-Sim uArch: cycles simulated: 353201  inst.: 8627968 (ipc=43.9) sim_rate=47147 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:46:05 2016
GPGPU-Sim uArch: cycles simulated: 355201  inst.: 8652831 (ipc=39.8) sim_rate=47026 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:46:06 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(13,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 357201  inst.: 8680922 (ipc=36.9) sim_rate=46923 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:46:07 2016
GPGPU-Sim uArch: cycles simulated: 358701  inst.: 8700009 (ipc=35.0) sim_rate=46774 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:46:08 2016
GPGPU-Sim uArch: cycles simulated: 360701  inst.: 8723168 (ipc=32.7) sim_rate=46647 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:46:09 2016
GPGPU-Sim uArch: cycles simulated: 362201  inst.: 8743397 (ipc=31.4) sim_rate=46507 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:46:10 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(20,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 364201  inst.: 8767958 (ipc=29.9) sim_rate=46391 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:46:11 2016
GPGPU-Sim uArch: cycles simulated: 365701  inst.: 8787130 (ipc=28.9) sim_rate=46248 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:46:12 2016
GPGPU-Sim uArch: cycles simulated: 367701  inst.: 8808218 (ipc=27.6) sim_rate=46116 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:46:13 2016
GPGPU-Sim uArch: cycles simulated: 369201  inst.: 8828672 (ipc=26.9) sim_rate=45982 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:46:14 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(29,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 370701  inst.: 8847162 (ipc=26.2) sim_rate=45840 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:46:15 2016
GPGPU-Sim uArch: cycles simulated: 372201  inst.: 8866945 (ipc=25.6) sim_rate=45705 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:46:16 2016
GPGPU-Sim uArch: cycles simulated: 373701  inst.: 8882265 (ipc=24.9) sim_rate=45550 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:46:17 2016
GPGPU-Sim uArch: cycles simulated: 374701  inst.: 8894221 (ipc=24.5) sim_rate=45378 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:46:18 2016
GPGPU-Sim uArch: cycles simulated: 376201  inst.: 8910058 (ipc=24.0) sim_rate=45228 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:46:19 2016
GPGPU-Sim uArch: cycles simulated: 378201  inst.: 8933583 (ipc=23.3) sim_rate=45119 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:46:20 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(6,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 379701  inst.: 8951282 (ipc=22.9) sim_rate=44981 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:46:21 2016
GPGPU-Sim uArch: cycles simulated: 381701  inst.: 8974046 (ipc=22.3) sim_rate=44870 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:46:22 2016
GPGPU-Sim uArch: cycles simulated: 383201  inst.: 8993609 (ipc=22.0) sim_rate=44744 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:46:23 2016
GPGPU-Sim uArch: cycles simulated: 384701  inst.: 9012425 (ipc=21.7) sim_rate=44615 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:46:24 2016
GPGPU-Sim uArch: cycles simulated: 386701  inst.: 9035163 (ipc=21.3) sim_rate=44508 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:46:25 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(26,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 388201  inst.: 9054599 (ipc=21.0) sim_rate=44385 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:46:26 2016
GPGPU-Sim uArch: cycles simulated: 389701  inst.: 9069655 (ipc=20.7) sim_rate=44242 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:46:27 2016
GPGPU-Sim uArch: cycles simulated: 391701  inst.: 9096205 (ipc=20.4) sim_rate=44156 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:46:28 2016
GPGPU-Sim uArch: cycles simulated: 393201  inst.: 9115492 (ipc=20.2) sim_rate=44036 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:46:29 2016
GPGPU-Sim uArch: cycles simulated: 394701  inst.: 9132883 (ipc=19.9) sim_rate=43908 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:46:30 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(5,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 396701  inst.: 9157473 (ipc=19.7) sim_rate=43815 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:46:31 2016
GPGPU-Sim uArch: cycles simulated: 398201  inst.: 9177035 (ipc=19.5) sim_rate=43700 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:46:32 2016
GPGPU-Sim uArch: cycles simulated: 399701  inst.: 9194547 (ipc=19.3) sim_rate=43576 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:46:33 2016
GPGPU-Sim uArch: cycles simulated: 401701  inst.: 9224664 (ipc=19.2) sim_rate=43512 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:46:34 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(4,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 403201  inst.: 9244868 (ipc=19.0) sim_rate=43403 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:46:35 2016
GPGPU-Sim uArch: cycles simulated: 405201  inst.: 9271472 (ipc=18.9) sim_rate=43324 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:46:36 2016
GPGPU-Sim uArch: cycles simulated: 406701  inst.: 9292426 (ipc=18.8) sim_rate=43220 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:46:37 2016
GPGPU-Sim uArch: cycles simulated: 408701  inst.: 9318706 (ipc=18.6) sim_rate=43142 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:46:38 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(62,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 410201  inst.: 9337627 (ipc=18.5) sim_rate=43030 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:46:39 2016
GPGPU-Sim uArch: cycles simulated: 412201  inst.: 9361033 (ipc=18.3) sim_rate=42940 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:46:40 2016
GPGPU-Sim uArch: cycles simulated: 413701  inst.: 9377958 (ipc=18.1) sim_rate=42821 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:46:41 2016
GPGPU-Sim uArch: cycles simulated: 415701  inst.: 9402001 (ipc=18.0) sim_rate=42736 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:46:42 2016
GPGPU-Sim uArch: cycles simulated: 417201  inst.: 9422617 (ipc=17.9) sim_rate=42636 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:46:43 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(60,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 419201  inst.: 9446400 (ipc=17.7) sim_rate=42551 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:46:44 2016
GPGPU-Sim uArch: cycles simulated: 420701  inst.: 9466943 (ipc=17.7) sim_rate=42452 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:46:45 2016
GPGPU-Sim uArch: cycles simulated: 422701  inst.: 9493983 (ipc=17.6) sim_rate=42383 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:46:46 2016
GPGPU-Sim uArch: cycles simulated: 424201  inst.: 9508896 (ipc=17.4) sim_rate=42261 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:46:47 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(17,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 426201  inst.: 9534753 (ipc=17.3) sim_rate=42189 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:46:48 2016
GPGPU-Sim uArch: cycles simulated: 427701  inst.: 9552650 (ipc=17.2) sim_rate=42082 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:46:49 2016
GPGPU-Sim uArch: cycles simulated: 429701  inst.: 9578796 (ipc=17.1) sim_rate=42012 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:46:50 2016
GPGPU-Sim uArch: cycles simulated: 431201  inst.: 9594991 (ipc=17.0) sim_rate=41899 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:46:51 2016
GPGPU-Sim uArch: cycles simulated: 433201  inst.: 9618524 (ipc=16.9) sim_rate=41819 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:46:52 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(80,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 434701  inst.: 9635800 (ipc=16.8) sim_rate=41713 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:46:53 2016
GPGPU-Sim uArch: cycles simulated: 436701  inst.: 9659686 (ipc=16.7) sim_rate=41636 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:46:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (98281,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(98282,339701)
GPGPU-Sim uArch: cycles simulated: 438201  inst.: 9679286 (ipc=16.7) sim_rate=41542 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:46:55 2016
GPGPU-Sim uArch: cycles simulated: 440201  inst.: 9707651 (ipc=16.6) sim_rate=41485 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:46:56 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(72,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 441701  inst.: 9725628 (ipc=16.6) sim_rate=41385 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:46:57 2016
GPGPU-Sim uArch: cycles simulated: 443201  inst.: 9750000 (ipc=16.6) sim_rate=41313 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:46:58 2016
GPGPU-Sim uArch: cycles simulated: 445201  inst.: 9776879 (ipc=16.5) sim_rate=41252 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 21:46:59 2016
GPGPU-Sim uArch: cycles simulated: 447201  inst.: 9805587 (ipc=16.5) sim_rate=41199 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:47:00 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(18,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 449201  inst.: 9831744 (ipc=16.4) sim_rate=41137 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:47:01 2016
GPGPU-Sim uArch: cycles simulated: 450701  inst.: 9851674 (ipc=16.4) sim_rate=41048 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:47:02 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (112144,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(112145,339701)
GPGPU-Sim uArch: cycles simulated: 452701  inst.: 9881699 (ipc=16.3) sim_rate=41002 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:47:03 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113410,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(113411,339701)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(49,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 454701  inst.: 9909255 (ipc=16.3) sim_rate=40947 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:47:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (116995,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(116996,339701)
GPGPU-Sim uArch: cycles simulated: 456701  inst.: 9935204 (ipc=16.2) sim_rate=40885 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:47:05 2016
GPGPU-Sim uArch: cycles simulated: 458201  inst.: 9956490 (ipc=16.2) sim_rate=40805 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:47:06 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (119668,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(119669,339701)
GPGPU-Sim uArch: cycles simulated: 460201  inst.: 9982202 (ipc=16.2) sim_rate=40743 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:47:07 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (120592,339701), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(120593,339701)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (120826,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(120827,339701)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(27,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 462201  inst.: 10017330 (ipc=16.2) sim_rate=40720 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:47:08 2016
GPGPU-Sim uArch: cycles simulated: 463701  inst.: 10036839 (ipc=16.1) sim_rate=40634 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:47:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (124081,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(124082,339701)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (124661,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(124662,339701)
GPGPU-Sim uArch: cycles simulated: 465701  inst.: 10066916 (ipc=16.1) sim_rate=40592 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:47:10 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (126055,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(126056,339701)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (126073,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(126074,339701)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (126872,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(126873,339701)
GPGPU-Sim uArch: cycles simulated: 467201  inst.: 10096602 (ipc=16.2) sim_rate=40548 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:47:11 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(94,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (127899,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(127900,339701)
GPGPU-Sim uArch: cycles simulated: 469201  inst.: 10128422 (ipc=16.2) sim_rate=40513 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:47:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (130368,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(130369,339701)
GPGPU-Sim uArch: cycles simulated: 470701  inst.: 10151986 (ipc=16.2) sim_rate=40446 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:47:13 2016
GPGPU-Sim uArch: cycles simulated: 472701  inst.: 10178588 (ipc=16.1) sim_rate=40391 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:47:14 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(98,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 474201  inst.: 10198223 (ipc=16.1) sim_rate=40309 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:47:15 2016
GPGPU-Sim uArch: cycles simulated: 476201  inst.: 10224710 (ipc=16.0) sim_rate=40254 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:47:16 2016
GPGPU-Sim uArch: cycles simulated: 478201  inst.: 10251102 (ipc=16.0) sim_rate=40200 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:47:17 2016
GPGPU-Sim uArch: cycles simulated: 480201  inst.: 10276165 (ipc=15.9) sim_rate=40141 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:47:18 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(24,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 482201  inst.: 10300654 (ipc=15.9) sim_rate=40080 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:47:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (143548,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(143549,339701)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (144136,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(144137,339701)
GPGPU-Sim uArch: cycles simulated: 484201  inst.: 10327239 (ipc=15.9) sim_rate=40028 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:47:20 2016
GPGPU-Sim uArch: cycles simulated: 486201  inst.: 10356366 (ipc=15.8) sim_rate=39985 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:47:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (148035,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(148036,339701)
GPGPU-Sim uArch: cycles simulated: 488201  inst.: 10387200 (ipc=15.8) sim_rate=39950 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:47:22 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(52,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 489701  inst.: 10407296 (ipc=15.8) sim_rate=39874 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:47:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (151329,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(151330,339701)
GPGPU-Sim uArch: cycles simulated: 491701  inst.: 10438559 (ipc=15.8) sim_rate=39841 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:47:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (152228,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(152229,339701)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (153592,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(153593,339701)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (153596,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(153597,339701)
GPGPU-Sim uArch: cycles simulated: 493701  inst.: 10470025 (ipc=15.8) sim_rate=39809 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:47:25 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(104,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 495701  inst.: 10497708 (ipc=15.8) sim_rate=39764 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:47:26 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (156895,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(156896,339701)
GPGPU-Sim uArch: cycles simulated: 497701  inst.: 10522909 (ipc=15.7) sim_rate=39709 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:47:27 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (158636,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(158637,339701)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (158768,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(158769,339701)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (158794,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(158795,339701)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (159273,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(159274,339701)
GPGPU-Sim uArch: cycles simulated: 499201  inst.: 10545181 (ipc=15.7) sim_rate=39643 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:47:28 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(115,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 501201  inst.: 10579348 (ipc=15.7) sim_rate=39623 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:47:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (161817,339701), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(161818,339701)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (162151,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(162152,339701)
GPGPU-Sim uArch: cycles simulated: 502701  inst.: 10601824 (ipc=15.7) sim_rate=39559 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:47:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (163245,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(163246,339701)
GPGPU-Sim uArch: cycles simulated: 504701  inst.: 10633321 (ipc=15.7) sim_rate=39529 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:47:31 2016
GPGPU-Sim uArch: cycles simulated: 506701  inst.: 10657929 (ipc=15.7) sim_rate=39473 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:47:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (167523,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(167524,339701)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(115,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 508701  inst.: 10686445 (ipc=15.7) sim_rate=39433 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:47:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (170550,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(170551,339701)
GPGPU-Sim uArch: cycles simulated: 510701  inst.: 10714037 (ipc=15.7) sim_rate=39389 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:47:34 2016
GPGPU-Sim uArch: cycles simulated: 512701  inst.: 10738946 (ipc=15.6) sim_rate=39336 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:47:35 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (173563,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(173564,339701)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (174929,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(174930,339701)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (174977,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(174978,339701)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(123,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 514701  inst.: 10770763 (ipc=15.6) sim_rate=39309 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:47:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (175182,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(175183,339701)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (175536,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(175537,339701)
GPGPU-Sim uArch: cycles simulated: 516201  inst.: 10794959 (ipc=15.6) sim_rate=39254 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:47:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (176802,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(176803,339701)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (177014,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(177015,339701)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (178105,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(178106,339701)
GPGPU-Sim uArch: cycles simulated: 518201  inst.: 10830058 (ipc=15.7) sim_rate=39239 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:47:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (178528,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(178529,339701)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (179306,339701), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(179307,339701)
GPGPU-Sim uArch: cycles simulated: 519701  inst.: 10855258 (ipc=15.7) sim_rate=39188 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:47:39 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(129,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (181472,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(181473,339701)
GPGPU-Sim uArch: cycles simulated: 521201  inst.: 10880786 (ipc=15.7) sim_rate=39139 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:47:40 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (181836,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(181837,339701)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (183090,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(183091,339701)
GPGPU-Sim uArch: cycles simulated: 523201  inst.: 10913485 (ipc=15.7) sim_rate=39116 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:47:41 2016
GPGPU-Sim uArch: cycles simulated: 525201  inst.: 10944022 (ipc=15.7) sim_rate=39085 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:47:42 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(125,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 526701  inst.: 10961325 (ipc=15.6) sim_rate=39008 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:47:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (187893,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(187894,339701)
GPGPU-Sim uArch: cycles simulated: 528701  inst.: 10985641 (ipc=15.6) sim_rate=38956 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:47:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (190929,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(190930,339701)
GPGPU-Sim uArch: cycles simulated: 530701  inst.: 11016294 (ipc=15.6) sim_rate=38926 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:47:45 2016
GPGPU-Sim uArch: cycles simulated: 532701  inst.: 11041412 (ipc=15.6) sim_rate=38878 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:47:46 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(130,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 534201  inst.: 11065004 (ipc=15.6) sim_rate=38824 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:47:47 2016
GPGPU-Sim uArch: cycles simulated: 536201  inst.: 11090455 (ipc=15.5) sim_rate=38777 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:47:48 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (197292,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(197293,339701)
GPGPU-Sim uArch: cycles simulated: 538201  inst.: 11120644 (ipc=15.5) sim_rate=38747 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:47:49 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (198644,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(198645,339701)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (198683,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(198684,339701)
GPGPU-Sim uArch: cycles simulated: 539701  inst.: 11144648 (ipc=15.5) sim_rate=38696 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:47:50 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(58,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (200463,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(200464,339701)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (201148,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(201149,339701)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (201894,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(201895,339701)
GPGPU-Sim uArch: cycles simulated: 541701  inst.: 11180981 (ipc=15.6) sim_rate=38688 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:47:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (203162,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(203163,339701)
GPGPU-Sim uArch: cycles simulated: 543201  inst.: 11211855 (ipc=15.6) sim_rate=38661 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:47:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (204632,339701), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(204633,339701)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(137,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 545201  inst.: 11246860 (ipc=15.6) sim_rate=38649 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:47:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (206465,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(206466,339701)
GPGPU-Sim uArch: cycles simulated: 546701  inst.: 11273408 (ipc=15.6) sim_rate=38607 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:47:54 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (208448,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(208449,339701)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (208650,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(208651,339701)
GPGPU-Sim uArch: cycles simulated: 548701  inst.: 11306990 (ipc=15.7) sim_rate=38590 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:47:55 2016
GPGPU-Sim uArch: cycles simulated: 550201  inst.: 11329276 (ipc=15.6) sim_rate=38534 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:47:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (210806,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(210807,339701)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(68,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (212395,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(212396,339701)
GPGPU-Sim uArch: cycles simulated: 552201  inst.: 11362034 (ipc=15.7) sim_rate=38515 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:47:57 2016
GPGPU-Sim uArch: cycles simulated: 554201  inst.: 11388834 (ipc=15.6) sim_rate=38475 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:47:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (215231,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(215232,339701)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (215553,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(215554,339701)
GPGPU-Sim uArch: cycles simulated: 555701  inst.: 11413565 (ipc=15.6) sim_rate=38429 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:47:59 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(134,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 557701  inst.: 11445853 (ipc=15.6) sim_rate=38408 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:48:00 2016
GPGPU-Sim uArch: cycles simulated: 559701  inst.: 11471147 (ipc=15.6) sim_rate=38365 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:48:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (221613,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(221614,339701)
GPGPU-Sim uArch: cycles simulated: 561701  inst.: 11497552 (ipc=15.6) sim_rate=38325 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:48:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (223567,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(223568,339701)
GPGPU-Sim uArch: cycles simulated: 563701  inst.: 11527493 (ipc=15.6) sim_rate=38297 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:48:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (224351,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(224352,339701)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(153,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 565201  inst.: 11550280 (ipc=15.6) sim_rate=38245 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 21:48:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (225566,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(225567,339701)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (225827,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(225828,339701)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (226561,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(226562,339701)
GPGPU-Sim uArch: cycles simulated: 567201  inst.: 11585718 (ipc=15.6) sim_rate=38236 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:48:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (228670,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(228671,339701)
GPGPU-Sim uArch: cycles simulated: 568701  inst.: 11613949 (ipc=15.6) sim_rate=38203 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:48:06 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (229615,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(229616,339701)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(94,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (230582,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(230583,339701)
GPGPU-Sim uArch: cycles simulated: 570701  inst.: 11649812 (ipc=15.6) sim_rate=38196 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:48:07 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (231185,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(231186,339701)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (231873,339701), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(231874,339701)
GPGPU-Sim uArch: cycles simulated: 572701  inst.: 11686522 (ipc=15.7) sim_rate=38191 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:48:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (233100,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(233101,339701)
GPGPU-Sim uArch: cycles simulated: 574201  inst.: 11708706 (ipc=15.7) sim_rate=38139 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:48:09 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(160,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 576201  inst.: 11732310 (ipc=15.6) sim_rate=38091 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:48:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (237387,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(237388,339701)
GPGPU-Sim uArch: cycles simulated: 578201  inst.: 11757824 (ipc=15.6) sim_rate=38051 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:48:11 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (239441,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(239442,339701)
GPGPU-Sim uArch: cycles simulated: 579701  inst.: 11783043 (ipc=15.6) sim_rate=38009 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:48:12 2016
GPGPU-Sim uArch: cycles simulated: 581701  inst.: 11809939 (ipc=15.6) sim_rate=37974 (inst/sec) elapsed = 0:0:05:11 / Sun Feb 28 21:48:13 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(93,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 583701  inst.: 11837055 (ipc=15.6) sim_rate=37939 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:48:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (244216,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(244217,339701)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (245868,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(245869,339701)
GPGPU-Sim uArch: cycles simulated: 585701  inst.: 11865172 (ipc=15.6) sim_rate=37907 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:48:15 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (247583,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(247584,339701)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (247679,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(247680,339701)
GPGPU-Sim uArch: cycles simulated: 587701  inst.: 11899004 (ipc=15.6) sim_rate=37894 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:48:16 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(97,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 589201  inst.: 11919901 (ipc=15.6) sim_rate=37840 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:48:17 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (251110,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(251111,339701)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (251198,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(251199,339701)
GPGPU-Sim uArch: cycles simulated: 591201  inst.: 11947389 (ipc=15.6) sim_rate=37808 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:48:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (251547,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(251548,339701)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (251955,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(251956,339701)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (252730,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(252731,339701)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (253371,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(253372,339701)
GPGPU-Sim uArch: cycles simulated: 593201  inst.: 11984406 (ipc=15.6) sim_rate=37805 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:48:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (253907,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(253908,339701)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (254895,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(254896,339701)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(132,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 594701  inst.: 12012616 (ipc=15.6) sim_rate=37775 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:48:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (255146,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(255147,339701)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (255955,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(255956,339701)
GPGPU-Sim uArch: cycles simulated: 596701  inst.: 12043318 (ipc=15.6) sim_rate=37753 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:48:21 2016
GPGPU-Sim uArch: cycles simulated: 598201  inst.: 12067105 (ipc=15.6) sim_rate=37709 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:48:22 2016
GPGPU-Sim uArch: cycles simulated: 600201  inst.: 12089168 (ipc=15.6) sim_rate=37660 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:48:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (261318,339701), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(261319,339701)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(154,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 602201  inst.: 12114546 (ipc=15.5) sim_rate=37622 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:48:24 2016
GPGPU-Sim uArch: cycles simulated: 603701  inst.: 12134298 (ipc=15.5) sim_rate=37567 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:48:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (265880,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(265881,339701)
GPGPU-Sim uArch: cycles simulated: 605701  inst.: 12167721 (ipc=15.5) sim_rate=37554 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:48:26 2016
GPGPU-Sim uArch: cycles simulated: 607701  inst.: 12191907 (ipc=15.5) sim_rate=37513 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 21:48:27 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(134,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (268813,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(268814,339701)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (269812,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(269813,339701)
GPGPU-Sim uArch: cycles simulated: 609701  inst.: 12223166 (ipc=15.5) sim_rate=37494 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:48:28 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (271392,339701), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(271393,339701)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (271486,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(271487,339701)
GPGPU-Sim uArch: cycles simulated: 611201  inst.: 12246607 (ipc=15.5) sim_rate=37451 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:48:29 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (272537,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(272538,339701)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (272839,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(272840,339701)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (273072,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(273073,339701)
GPGPU-Sim uArch: cycles simulated: 613201  inst.: 12278307 (ipc=15.5) sim_rate=37433 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 21:48:30 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (273546,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(273547,339701)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (273744,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(273745,339701)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (273926,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(273927,339701)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(186,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 614701  inst.: 12305903 (ipc=15.5) sim_rate=37403 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 21:48:31 2016
GPGPU-Sim uArch: cycles simulated: 616701  inst.: 12333829 (ipc=15.5) sim_rate=37375 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 21:48:32 2016
GPGPU-Sim uArch: cycles simulated: 618201  inst.: 12349454 (ipc=15.5) sim_rate=37309 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 21:48:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (278582,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(278583,339701)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (279306,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(279307,339701)
GPGPU-Sim uArch: cycles simulated: 619701  inst.: 12368672 (ipc=15.5) sim_rate=37255 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 21:48:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (281115,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(281116,339701)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (281803,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(281804,339701)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(194,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 621701  inst.: 12396905 (ipc=15.5) sim_rate=37227 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 21:48:35 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (282853,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(282854,339701)
GPGPU-Sim uArch: cycles simulated: 623201  inst.: 12416609 (ipc=15.5) sim_rate=37175 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 21:48:36 2016
GPGPU-Sim uArch: cycles simulated: 625201  inst.: 12438363 (ipc=15.4) sim_rate=37129 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 21:48:37 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (287211,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(287212,339701)
GPGPU-Sim uArch: cycles simulated: 627201  inst.: 12462694 (ipc=15.4) sim_rate=37091 (inst/sec) elapsed = 0:0:05:36 / Sun Feb 28 21:48:38 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (287962,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(287963,339701)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (288277,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(288278,339701)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (289067,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(289068,339701)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(182,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 629201  inst.: 12489658 (ipc=15.4) sim_rate=37061 (inst/sec) elapsed = 0:0:05:37 / Sun Feb 28 21:48:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (289501,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(289502,339701)
GPGPU-Sim uArch: cycles simulated: 630701  inst.: 12511976 (ipc=15.4) sim_rate=37017 (inst/sec) elapsed = 0:0:05:38 / Sun Feb 28 21:48:40 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (291731,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(291732,339701)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (292122,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(292123,339701)
GPGPU-Sim uArch: cycles simulated: 632701  inst.: 12540064 (ipc=15.4) sim_rate=36991 (inst/sec) elapsed = 0:0:05:39 / Sun Feb 28 21:48:41 2016
GPGPU-Sim uArch: cycles simulated: 634701  inst.: 12563781 (ipc=15.3) sim_rate=36952 (inst/sec) elapsed = 0:0:05:40 / Sun Feb 28 21:48:42 2016
GPGPU-Sim uArch: cycles simulated: 636201  inst.: 12580288 (ipc=15.3) sim_rate=36892 (inst/sec) elapsed = 0:0:05:41 / Sun Feb 28 21:48:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (296541,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(296542,339701)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(183,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (297564,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(297565,339701)
GPGPU-Sim uArch: cycles simulated: 638201  inst.: 12605999 (ipc=15.3) sim_rate=36859 (inst/sec) elapsed = 0:0:05:42 / Sun Feb 28 21:48:44 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (300476,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(300477,339701)
GPGPU-Sim uArch: cycles simulated: 640201  inst.: 12628819 (ipc=15.3) sim_rate=36818 (inst/sec) elapsed = 0:0:05:43 / Sun Feb 28 21:48:45 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (301035,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(301036,339701)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (301650,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(301651,339701)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (301914,339701), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(301915,339701)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (302321,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(302322,339701)
GPGPU-Sim uArch: cycles simulated: 642201  inst.: 12658547 (ipc=15.3) sim_rate=36798 (inst/sec) elapsed = 0:0:05:44 / Sun Feb 28 21:48:46 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(209,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (304246,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(304247,339701)
GPGPU-Sim uArch: cycles simulated: 644201  inst.: 12685838 (ipc=15.3) sim_rate=36770 (inst/sec) elapsed = 0:0:05:45 / Sun Feb 28 21:48:47 2016
GPGPU-Sim uArch: cycles simulated: 645701  inst.: 12706051 (ipc=15.3) sim_rate=36722 (inst/sec) elapsed = 0:0:05:46 / Sun Feb 28 21:48:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (306831,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(306832,339701)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (307294,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(307295,339701)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (307879,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(307880,339701)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (307944,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(307945,339701)
GPGPU-Sim uArch: cycles simulated: 647701  inst.: 12732687 (ipc=15.2) sim_rate=36693 (inst/sec) elapsed = 0:0:05:47 / Sun Feb 28 21:48:49 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (308471,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(308472,339701)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (308768,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(308769,339701)
GPGPU-Sim uArch: cycles simulated: 649201  inst.: 12757183 (ipc=15.3) sim_rate=36658 (inst/sec) elapsed = 0:0:05:48 / Sun Feb 28 21:48:50 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (309836,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(309837,339701)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (310645,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(310646,339701)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(218,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 651201  inst.: 12787375 (ipc=15.3) sim_rate=36640 (inst/sec) elapsed = 0:0:05:49 / Sun Feb 28 21:48:51 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (312276,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(312277,339701)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (312894,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(312895,339701)
GPGPU-Sim uArch: cycles simulated: 653201  inst.: 12815751 (ipc=15.2) sim_rate=36616 (inst/sec) elapsed = 0:0:05:50 / Sun Feb 28 21:48:52 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (314564,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(314565,339701)
GPGPU-Sim uArch: cycles simulated: 654701  inst.: 12833710 (ipc=15.2) sim_rate=36563 (inst/sec) elapsed = 0:0:05:51 / Sun Feb 28 21:48:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (316183,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(316184,339701)
GPGPU-Sim uArch: cycles simulated: 656201  inst.: 12857435 (ipc=15.2) sim_rate=36526 (inst/sec) elapsed = 0:0:05:52 / Sun Feb 28 21:48:54 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(161,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (317723,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(317724,339701)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (318294,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(318295,339701)
GPGPU-Sim uArch: cycles simulated: 658201  inst.: 12882179 (ipc=15.2) sim_rate=36493 (inst/sec) elapsed = 0:0:05:53 / Sun Feb 28 21:48:55 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (319386,339701), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(319387,339701)
GPGPU-Sim uArch: cycles simulated: 660201  inst.: 12908665 (ipc=15.2) sim_rate=36465 (inst/sec) elapsed = 0:0:05:54 / Sun Feb 28 21:48:56 2016
GPGPU-Sim uArch: cycles simulated: 661701  inst.: 12927298 (ipc=15.2) sim_rate=36414 (inst/sec) elapsed = 0:0:05:55 / Sun Feb 28 21:48:57 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (323477,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(323478,339701)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (323598,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(323599,339701)
GPGPU-Sim uArch: cycles simulated: 663701  inst.: 12952431 (ipc=15.2) sim_rate=36383 (inst/sec) elapsed = 0:0:05:56 / Sun Feb 28 21:48:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (324676,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(324677,339701)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(158,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (325533,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(325534,339701)
GPGPU-Sim uArch: cycles simulated: 665701  inst.: 12980229 (ipc=15.2) sim_rate=36359 (inst/sec) elapsed = 0:0:05:57 / Sun Feb 28 21:48:59 2016
GPGPU-Sim uArch: cycles simulated: 667201  inst.: 13004213 (ipc=15.2) sim_rate=36324 (inst/sec) elapsed = 0:0:05:58 / Sun Feb 28 21:49:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (329318,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(329319,339701)
GPGPU-Sim uArch: cycles simulated: 669201  inst.: 13032766 (ipc=15.2) sim_rate=36302 (inst/sec) elapsed = 0:0:05:59 / Sun Feb 28 21:49:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (329637,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(329638,339701)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (330101,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(330102,339701)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (330217,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(330218,339701)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(221,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (331225,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(331226,339701)
GPGPU-Sim uArch: cycles simulated: 671201  inst.: 13072612 (ipc=15.2) sim_rate=36312 (inst/sec) elapsed = 0:0:06:00 / Sun Feb 28 21:49:02 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (332498,339701), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(332499,339701)
GPGPU-Sim uArch: cycles simulated: 672701  inst.: 13096346 (ipc=15.2) sim_rate=36277 (inst/sec) elapsed = 0:0:06:01 / Sun Feb 28 21:49:03 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (333536,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(333537,339701)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (333594,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(333595,339701)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (334580,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(334581,339701)
GPGPU-Sim uArch: cycles simulated: 674701  inst.: 13127268 (ipc=15.2) sim_rate=36263 (inst/sec) elapsed = 0:0:06:02 / Sun Feb 28 21:49:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (335623,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(335624,339701)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (335991,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(335992,339701)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (336289,339701), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(336290,339701)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(237,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 676701  inst.: 13163540 (ipc=15.2) sim_rate=36263 (inst/sec) elapsed = 0:0:06:03 / Sun Feb 28 21:49:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (337943,339701), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(337944,339701)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (338130,339701), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(338131,339701)
GPGPU-Sim uArch: cycles simulated: 678201  inst.: 13186442 (ipc=15.2) sim_rate=36226 (inst/sec) elapsed = 0:0:06:04 / Sun Feb 28 21:49:06 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (339099,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(339100,339701)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (340027,339701), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(340028,339701)
GPGPU-Sim uArch: cycles simulated: 680201  inst.: 13217575 (ipc=15.2) sim_rate=36212 (inst/sec) elapsed = 0:0:06:05 / Sun Feb 28 21:49:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (340934,339701), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(340935,339701)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (341466,339701), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(341467,339701)
GPGPU-Sim uArch: cycles simulated: 681701  inst.: 13243488 (ipc=15.2) sim_rate=36184 (inst/sec) elapsed = 0:0:06:06 / Sun Feb 28 21:49:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (342131,339701), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(342132,339701)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (342223,339701), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(342224,339701)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(249,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (343321,339701), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(343322,339701)
GPGPU-Sim uArch: cycles simulated: 683701  inst.: 13276548 (ipc=15.2) sim_rate=36175 (inst/sec) elapsed = 0:0:06:07 / Sun Feb 28 21:49:09 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (344799,339701), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(344800,339701)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (345158,339701), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(345159,339701)
GPGPU-Sim uArch: cycles simulated: 685201  inst.: 13301077 (ipc=15.2) sim_rate=36144 (inst/sec) elapsed = 0:0:06:08 / Sun Feb 28 21:49:10 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (345783,339701), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(345784,339701)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (345903,339701), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(345904,339701)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (347169,339701), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(347170,339701)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (347241,339701), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (347294,339701), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 687201  inst.: 13332520 (ipc=15.2) sim_rate=36131 (inst/sec) elapsed = 0:0:06:09 / Sun Feb 28 21:49:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (348216,339701), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(224,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (348591,339701), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 688701  inst.: 13353382 (ipc=15.2) sim_rate=36090 (inst/sec) elapsed = 0:0:06:10 / Sun Feb 28 21:49:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (350164,339701), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 690201  inst.: 13371696 (ipc=15.2) sim_rate=36042 (inst/sec) elapsed = 0:0:06:11 / Sun Feb 28 21:49:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (351342,339701), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (351359,339701), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (351906,339701), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (352204,339701), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 692201  inst.: 13397879 (ipc=15.2) sim_rate=36015 (inst/sec) elapsed = 0:0:06:12 / Sun Feb 28 21:49:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (352734,339701), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (353720,339701), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (354214,339701), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 694201  inst.: 13423184 (ipc=15.2) sim_rate=35987 (inst/sec) elapsed = 0:0:06:13 / Sun Feb 28 21:49:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (354975,339701), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (355267,339701), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(230,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (356410,339701), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 696201  inst.: 13446398 (ipc=15.2) sim_rate=35952 (inst/sec) elapsed = 0:0:06:14 / Sun Feb 28 21:49:16 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (356723,339701), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (356742,339701), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (357871,339701), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 698201  inst.: 13467877 (ipc=15.2) sim_rate=35914 (inst/sec) elapsed = 0:0:06:15 / Sun Feb 28 21:49:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358665,339701), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (358972,339701), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (359045,339701), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (359074,339701), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (359807,339701), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 700701  inst.: 13495589 (ipc=15.1) sim_rate=35892 (inst/sec) elapsed = 0:0:06:16 / Sun Feb 28 21:49:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (361003,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (361124,339701), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (361272,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (361288,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (361307,339701), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (361389,339701), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (361990,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (362013,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (362301,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (362608,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (362638,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (362802,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (363344,339701), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 703201  inst.: 13522630 (ipc=15.1) sim_rate=35869 (inst/sec) elapsed = 0:0:06:17 / Sun Feb 28 21:49:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (363623,339701), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (363780,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (363824,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (363999,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (364068,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (364593,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (364994,339701), 4 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(211,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (365422,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (365580,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (365620,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (365921,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (365941,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (365970,339701), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 705701  inst.: 13546010 (ipc=15.1) sim_rate=35836 (inst/sec) elapsed = 0:0:06:18 / Sun Feb 28 21:49:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (366051,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (366129,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (366180,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (366208,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (366212,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (366454,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (366526,339701), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (366562,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (366774,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (366795,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (366828,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (366953,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (367168,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (367186,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (367204,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (367293,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (367295,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (367632,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (367677,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (367737,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (367753,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (367808,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (367811,339701), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (367839,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (367940,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (368035,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (368104,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (368195,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (368294,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (368421,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (368658,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (369266,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (369324,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (369373,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (369799,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (369808,339701), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (369929,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (369954,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (370226,339701), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (370570,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (370872,339701), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 370873
gpu_sim_insn = 5531638
gpu_ipc =      14.9152
gpu_tot_sim_cycle = 710574
gpu_tot_sim_insn = 13567480
gpu_tot_ipc =      19.0937
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1527953
gpu_stall_icnt2sh    = 4200922
gpu_total_sim_rate=35892

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789996
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 77272, Miss = 65698, Miss_rate = 0.850, Pending_hits = 4483, Reservation_fails = 575140
	L1D_cache_core[1]: Access = 77934, Miss = 66195, Miss_rate = 0.849, Pending_hits = 4490, Reservation_fails = 573585
	L1D_cache_core[2]: Access = 78423, Miss = 66441, Miss_rate = 0.847, Pending_hits = 4685, Reservation_fails = 572074
	L1D_cache_core[3]: Access = 80459, Miss = 67913, Miss_rate = 0.844, Pending_hits = 4623, Reservation_fails = 578006
	L1D_cache_core[4]: Access = 76412, Miss = 64672, Miss_rate = 0.846, Pending_hits = 4577, Reservation_fails = 569371
	L1D_cache_core[5]: Access = 77070, Miss = 65109, Miss_rate = 0.845, Pending_hits = 4547, Reservation_fails = 569598
	L1D_cache_core[6]: Access = 76176, Miss = 64567, Miss_rate = 0.848, Pending_hits = 4399, Reservation_fails = 566578
	L1D_cache_core[7]: Access = 77966, Miss = 65940, Miss_rate = 0.846, Pending_hits = 4516, Reservation_fails = 572749
	L1D_cache_core[8]: Access = 77041, Miss = 64974, Miss_rate = 0.843, Pending_hits = 4512, Reservation_fails = 567920
	L1D_cache_core[9]: Access = 78027, Miss = 66238, Miss_rate = 0.849, Pending_hits = 4642, Reservation_fails = 576637
	L1D_cache_core[10]: Access = 76798, Miss = 64923, Miss_rate = 0.845, Pending_hits = 4431, Reservation_fails = 562760
	L1D_cache_core[11]: Access = 77088, Miss = 65342, Miss_rate = 0.848, Pending_hits = 4535, Reservation_fails = 575212
	L1D_cache_core[12]: Access = 73446, Miss = 62327, Miss_rate = 0.849, Pending_hits = 4288, Reservation_fails = 557748
	L1D_cache_core[13]: Access = 79327, Miss = 67231, Miss_rate = 0.848, Pending_hits = 4622, Reservation_fails = 575344
	L1D_cache_core[14]: Access = 76692, Miss = 64708, Miss_rate = 0.844, Pending_hits = 4459, Reservation_fails = 574627
	L1D_total_cache_accesses = 1160131
	L1D_total_cache_misses = 982278
	L1D_total_cache_miss_rate = 0.8467
	L1D_total_cache_pending_hits = 67809
	L1D_total_cache_reservation_fails = 8567349
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 117558
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 67635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 577507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6324802
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117078
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 404771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2242547
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788998
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1945, 2575, 1889, 2007, 2160, 1911, 1764, 2305, 2096, 2304, 2102, 1849, 2281, 2025, 2501, 2059, 2134, 1890, 2279, 1907, 2235, 1940, 2038, 1810, 1971, 2164, 1975, 2130, 2039, 1883, 2509, 2110, 2139, 1776, 1956, 1825, 2281, 2209, 2400, 1948, 1835, 1651, 1553, 1673, 1495, 1280, 1459, 1657, 
gpgpu_n_tot_thrd_icount = 46839040
gpgpu_n_tot_w_icount = 1463720
gpgpu_n_stall_shd_mem = 9368361
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 577507
gpgpu_n_mem_write_global = 407374
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1818938
gpgpu_n_store_insn = 663242
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332195
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9365204
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15578810	W0_Idle:755490	W0_Scoreboard:2854384	W1:353146	W2:166049	W3:105787	W4:78678	W5:62289	W6:52802	W7:47707	W8:44631	W9:40156	W10:36790	W11:33507	W12:31125	W13:26859	W14:22623	W15:19826	W16:16841	W17:14713	W18:11822	W19:13538	W20:11841	W21:12257	W22:13751	W23:14592	W24:12148	W25:12623	W26:10096	W27:6739	W28:4088	W29:1922	W30:454	W31:0	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4620056 {8:577507,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16315248 {40:407112,72:76,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78540952 {136:577507,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3258992 {8:407374,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 979 
maxdqlatency = 0 
maxmflatency = 1488 
averagemflatency = 415 
max_icnt2mem_latency = 946 
max_icnt2sh_latency = 710370 
mrq_lat_table:248489 	11983 	13201 	31575 	63619 	46973 	22283 	4962 	288 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	140628 	602491 	241450 	327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83038 	32904 	84288 	326903 	226001 	228288 	3534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	46703 	271428 	243960 	15372 	59 	0 	0 	2 	9 	38 	938 	9503 	18558 	44509 	100151 	169343 	64323 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	1342 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       275       231       187        87        95        85        82       124       174       114        23        29        66        80        36        32 
dram[1]:       299       263       408       172       105        49        80        92       132       121        23        27       143       102        44        31 
dram[2]:        55        77       222       209       244       302       166       178        94       135        20        22       136        71        17        26 
dram[3]:        62        60       122       167       129        62       144       133        53        59        28        33       105        64        18        16 
dram[4]:        65        71       214       194       108       168        98       102        58        85        43        22        69        50        25        20 
dram[5]:       103        89       168       162        68        50       132       161       133       108        29        31       112        89        92       102 
maximum service time to same row:
dram[0]:     37028     27554     27796     20285     14825     16750     10083     18036     33020     22803      6507      4941     23528     15012     22790     17335 
dram[1]:     35800     30469     38324     26159     20872     25098     16988     20624     23359     33977      3517      5975     24612     22764     17087     14787 
dram[2]:     10246     10197     41659     32051     23523     13067     32013     26202     18870     24903      6703      5441     22961     17367      8541     12631 
dram[3]:     17027      7434     29299     30819     18423      8759     19575     18824     11598     15242      3955      5826     20872     14557      6634      9182 
dram[4]:     24856     15653     25191     29897     14000     23468     14727     25422     12445     17991     11744      7650     21149     21878     10338     14357 
dram[5]:     32793     21113     25272     29051     11567      8716     17417     21406     25150     21202      3270      4188     20316     13072     75744     73134 
average row accesses per activate:
dram[0]:  3.632328  3.661088  3.681159  3.642808  3.800501  3.686306  3.423264  3.474088  3.542990  3.423246  2.623772  2.769383  2.976451  2.990180  2.424474  2.390313 
dram[1]:  3.920934  3.790580  3.833333  3.723304  3.469083  3.440411  3.329526  3.412196  3.346667  3.574696  2.611989  2.729532  3.295690  3.238923  2.263636  2.340734 
dram[2]:  3.496784  3.515323  4.146322  4.051447  3.842857  3.776748  3.632450  3.847612  3.259452  3.338816  2.486742  2.570461  2.875644  2.994162  2.436082  2.419483 
dram[3]:  3.506415  3.577795  3.834916  3.738279  3.605100  3.455011  3.593902  3.498173  3.399863  3.522460  2.549622  2.575814  3.124894  3.068104  2.247381  2.272194 
dram[4]:  3.848376  4.240310  3.764623  3.859517  3.510266  3.567018  3.306674  3.537147  3.339261  3.448103  2.652960  2.691729  3.205443  3.200935  2.413732  2.430678 
dram[5]:  3.467836  3.635514  3.767932  3.650165  3.643388  3.518781  3.614418  3.707792  3.321524  3.469938  2.593324  2.642555  2.994497  2.870016  2.551655  2.681007 
average row locality = 443385/136687 = 3.243798
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2668      2712      3271      3181      2632      2757      3465      3352      2743      2856      3106      3094      2203      2260      2401      2380 
dram[1]:      2624      2737      3279      3345      2961      3061      3653      3744      3082      3047      3102      3106      2351      2309      2611      2599 
dram[2]:      2644      2685      3055      3036      2679      2675      3337      3330      3035      3107      3109      3195      2428      2291      2230      2303 
dram[3]:      2850      2802      3098      3172      2782      2818      3589      3510      3047      3085      3226      3079      2276      2307      2657      2581 
dram[4]:      2563      2601      3162      3009      2693      2794      3538      3299      2995      2948      3271      2983      2254      2172      2597      2341 
dram[5]:      2923      2819      3247      3369      2925      3011      3397      3531      3026      3055      3067      3085      2365      2316      2406      2428 
total reads: 276900
bank skew: 3744/2172 = 1.72
chip skew: 47611/45081 = 1.06
number of total write accesses:
dram[0]:      1669      1663      2063      2112      1921      1873      2156      2078      1831      1827      2501      2514      1336      1394       135       137 
dram[1]:      1740      1770      2172      2199      1920      1962      2177      2299      1938      1954      2519      2495      1472      1419       128       142 
dram[2]:      1706      1674      2074      2004      1894      1808      2148      2149      1965      1968      2424      2496      1480      1299       133       131 
dram[3]:      1796      1774      2152      2170      1883      1905      2305      2234      1910      2012      2503      2459      1402      1252       132       132 
dram[4]:      1701      1775      2180      2101      1923      1943      2209      2081      1887      1869      2600      2387      1397      1253       145       131 
dram[5]:      1821      1849      2111      2161      1979      1954      2068      2179      1943      1966      2449      2541      1444      1283       138       127 
total reads: 166485
bank skew: 2600/127 = 20.47
chip skew: 28306/27210 = 1.04
average mf latency per bank:
dram[0]:        499       506       473       478       540       539       487       482       513       515       765       781      1739      1726      3278      3354
dram[1]:        503       514       469       487       530       541       484       478       508       507       755       818      1619      1741      3092      3233
dram[2]:        507       508       479       486       549       569       492       493       507       513       784       811      1565      1812      3453      3543
dram[3]:        497       480       473       464       531       531       466       474       501       477       746       787      1676      1757      2992      3084
dram[4]:        662       506       601       484       717       549       624       496       666       506      4324       840      2307      1876      4192      3418
dram[5]:        488       487       461       470       511       522       469       476       480       498       791       801      1608      1774      3222      3299
maximum mf latency per bank:
dram[0]:        979      1046      1089      1015       999      1042      1014      1029       959      1140      1061      1081      1040      1046      1179      1046
dram[1]:       1061      1096      1488      1035      1011      1136      1063       999       971      1070      1058      1131       931      1010       984      1030
dram[2]:       1073      1023       964      1346      1001      1083      1035      1055      1055      1203      1095      1040      1012      1016      1049      1339
dram[3]:       1073      1128      1012       962      1108      1055      1132      1151      1185      1103      1011      1191      1131       990      1065      1030
dram[4]:       1118      1095      1146       988      1190      1100      1187      1181      1229      1130      1131      1004      1165      1087      1180       961
dram[5]:       1200       975      1131      1227      1037       979      1237       988      1038       959      1039      1074       955       975       937       983

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=937953 n_nop=766509 n_act=22281 n_pre=22265 n_req=72291 n_rd=90162 n_write=36736 bw_util=0.2706
n_activity=648609 dram_eff=0.3913
bk0: 5336a 833806i bk1: 5424a 834946i bk2: 6542a 807302i bk3: 6362a 804292i bk4: 5264a 821072i bk5: 5514a 817252i bk6: 6930a 794070i bk7: 6704a 795097i bk8: 5486a 826389i bk9: 5712a 823884i bk10: 6212a 785420i bk11: 6188a 784940i bk12: 4406a 841892i bk13: 4520a 838639i bk14: 4802a 875109i bk15: 4760a 874037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.55611
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=937953 n_nop=757656 n_act=23397 n_pre=23381 n_req=75917 n_rd=95222 n_write=38297 bw_util=0.2847
n_activity=661932 dram_eff=0.4034
bk0: 5248a 831051i bk1: 5474a 827788i bk2: 6558a 805869i bk3: 6690a 799028i bk4: 5922a 812451i bk5: 6122a 802317i bk6: 7306a 785499i bk7: 7488a 776868i bk8: 6164a 810486i bk9: 6094a 813434i bk10: 6204a 782798i bk11: 6212a 782429i bk12: 4702a 836678i bk13: 4618a 838785i bk14: 5222a 868039i bk15: 5198a 870357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.72401
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=937953 n_nop=766104 n_act=22303 n_pre=22287 n_req=72492 n_rd=90278 n_write=36981 bw_util=0.2714
n_activity=646713 dram_eff=0.3936
bk0: 5288a 834479i bk1: 5370a 830338i bk2: 6110a 810417i bk3: 6072a 811262i bk4: 5358a 820034i bk5: 5350a 821019i bk6: 6674a 797080i bk7: 6660a 792930i bk8: 6070a 813768i bk9: 6214a 811373i bk10: 6218a 781653i bk11: 6390a 777363i bk12: 4856a 829033i bk13: 4582a 840721i bk14: 4460a 878335i bk15: 4606a 877341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.61281
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=937953 n_nop=759456 n_act=23419 n_pre=23403 n_req=74900 n_rd=93758 n_write=37917 bw_util=0.2808
n_activity=665723 dram_eff=0.3956
bk0: 5700a 824073i bk1: 5604a 823656i bk2: 6196a 808436i bk3: 6344a 803011i bk4: 5564a 819660i bk5: 5636a 815430i bk6: 7178a 787921i bk7: 7020a 787202i bk8: 6094a 816491i bk9: 6170a 810490i bk10: 6452a 782143i bk11: 6158a 783445i bk12: 4552a 838993i bk13: 4614a 843588i bk14: 5314a 867047i bk15: 5162a 869150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.6016
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=937953 n_nop=765835 n_act=22214 n_pre=22198 n_req=72802 n_rd=90440 n_write=37266 bw_util=0.2723
n_activity=687599 dram_eff=0.3715
bk0: 5126a 843315i bk1: 5202a 839683i bk2: 6324a 815120i bk3: 6018a 816487i bk4: 5386a 824223i bk5: 5588a 819244i bk6: 7076a 797489i bk7: 6598a 805079i bk8: 5990a 824995i bk9: 5896a 825324i bk10: 6542a 786506i bk11: 5966a 796563i bk12: 4508a 844166i bk13: 4344a 850957i bk14: 5194a 873047i bk15: 4682a 877963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.34975
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=937953 n_nop=759924 n_act=23073 n_pre=23057 n_req=74983 n_rd=93940 n_write=37959 bw_util=0.2812
n_activity=669978 dram_eff=0.3937
bk0: 5846a 821469i bk1: 5638a 822017i bk2: 6494a 807306i bk3: 6738a 801404i bk4: 5850a 815985i bk5: 6022a 810265i bk6: 6794a 800386i bk7: 7062a 792026i bk8: 6052a 814585i bk9: 6110a 811996i bk10: 6134a 786610i bk11: 6170a 779408i bk12: 4730a 833536i bk13: 4632a 842127i bk14: 4812a 877793i bk15: 4856a 877574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.60294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78289, Miss = 22489, Miss_rate = 0.287, Pending_hits = 591, Reservation_fails = 677
L2_cache_bank[1]: Access = 78612, Miss = 22592, Miss_rate = 0.287, Pending_hits = 570, Reservation_fails = 429
L2_cache_bank[2]: Access = 78223, Miss = 23663, Miss_rate = 0.303, Pending_hits = 583, Reservation_fails = 475
L2_cache_bank[3]: Access = 79602, Miss = 23948, Miss_rate = 0.301, Pending_hits = 626, Reservation_fails = 283
L2_cache_bank[4]: Access = 77922, Miss = 22517, Miss_rate = 0.289, Pending_hits = 562, Reservation_fails = 418
L2_cache_bank[5]: Access = 79091, Miss = 22622, Miss_rate = 0.286, Pending_hits = 517, Reservation_fails = 663
L2_cache_bank[6]: Access = 78454, Miss = 23525, Miss_rate = 0.300, Pending_hits = 566, Reservation_fails = 317
L2_cache_bank[7]: Access = 79124, Miss = 23354, Miss_rate = 0.295, Pending_hits = 560, Reservation_fails = 198
L2_cache_bank[8]: Access = 117778, Miss = 23073, Miss_rate = 0.196, Pending_hits = 515, Reservation_fails = 512
L2_cache_bank[9]: Access = 79391, Miss = 22147, Miss_rate = 0.279, Pending_hits = 521, Reservation_fails = 361
L2_cache_bank[10]: Access = 78875, Miss = 23356, Miss_rate = 0.296, Pending_hits = 571, Reservation_fails = 171
L2_cache_bank[11]: Access = 79595, Miss = 23614, Miss_rate = 0.297, Pending_hits = 530, Reservation_fails = 192
L2_total_cache_accesses = 984956
L2_total_cache_misses = 276900
L2_total_cache_miss_rate = 0.2811
L2_total_cache_pending_hits = 6712
L2_total_cache_reservation_fails = 4696
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 173581
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1794
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 299484
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103314
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2569
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.242
L2_cache_fill_port_util = 0.130

icnt_total_pkts_mem_to_simt=3295254
icnt_total_pkts_simt_to_mem=1392964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.212
	minimum = 6
	maximum = 728
Network latency average = 39.0788
	minimum = 6
	maximum = 516
Slowest packet = 942739
Flit latency average = 26.9073
	minimum = 6
	maximum = 516
Slowest flit = 4607416
Fragmentation average = 0.0967015
	minimum = 0
	maximum = 405
Injected packet rate average = 0.104639
	minimum = 0.0928701 (at node 6)
	maximum = 0.155827 (at node 23)
Accepted packet rate average = 0.104639
	minimum = 0.0928701 (at node 6)
	maximum = 0.155827 (at node 23)
Injected flit rate average = 0.260673
	minimum = 0.124598 (at node 6)
	maximum = 0.460848 (at node 23)
Accepted flit rate average= 0.260673
	minimum = 0.149426 (at node 21)
	maximum = 0.351393 (at node 2)
Injected packet length average = 2.49116
Accepted packet length average = 2.49116
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.1745 (6 samples)
	minimum = 6 (6 samples)
	maximum = 346.5 (6 samples)
Network latency average = 22.8108 (6 samples)
	minimum = 6 (6 samples)
	maximum = 246.667 (6 samples)
Flit latency average = 17.5976 (6 samples)
	minimum = 6 (6 samples)
	maximum = 244.5 (6 samples)
Fragmentation average = 0.0354769 (6 samples)
	minimum = 0 (6 samples)
	maximum = 166.667 (6 samples)
Injected packet rate average = 0.053839 (6 samples)
	minimum = 0.0407772 (6 samples)
	maximum = 0.109896 (6 samples)
Accepted packet rate average = 0.053839 (6 samples)
	minimum = 0.0407772 (6 samples)
	maximum = 0.109896 (6 samples)
Injected flit rate average = 0.12503 (6 samples)
	minimum = 0.0584207 (6 samples)
	maximum = 0.244549 (6 samples)
Accepted flit rate average = 0.12503 (6 samples)
	minimum = 0.0759973 (6 samples)
	maximum = 0.216844 (6 samples)
Injected packet size average = 2.32229 (6 samples)
Accepted packet size average = 2.32229 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 18 sec (378 sec)
gpgpu_simulation_rate = 35892 (inst/sec)
gpgpu_simulation_rate = 1879 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,710574)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,710574)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,710574)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,710574)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,710574)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,710574)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,710574)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(13,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(9,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(81,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 711074  inst.: 13871003 (ipc=607.0) sim_rate=36502 (inst/sec) elapsed = 0:0:06:20 / Sun Feb 28 21:49:22 2016
GPGPU-Sim uArch: cycles simulated: 713074  inst.: 13908132 (ipc=136.3) sim_rate=36504 (inst/sec) elapsed = 0:0:06:21 / Sun Feb 28 21:49:23 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(58,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 714574  inst.: 13924526 (ipc=89.3) sim_rate=36451 (inst/sec) elapsed = 0:0:06:22 / Sun Feb 28 21:49:24 2016
GPGPU-Sim uArch: cycles simulated: 716574  inst.: 13946400 (ipc=63.2) sim_rate=36413 (inst/sec) elapsed = 0:0:06:23 / Sun Feb 28 21:49:25 2016
GPGPU-Sim uArch: cycles simulated: 718074  inst.: 13963776 (ipc=52.8) sim_rate=36364 (inst/sec) elapsed = 0:0:06:24 / Sun Feb 28 21:49:26 2016
GPGPU-Sim uArch: cycles simulated: 720074  inst.: 13988876 (ipc=44.4) sim_rate=36334 (inst/sec) elapsed = 0:0:06:25 / Sun Feb 28 21:49:27 2016
GPGPU-Sim uArch: cycles simulated: 721574  inst.: 14006467 (ipc=39.9) sim_rate=36286 (inst/sec) elapsed = 0:0:06:26 / Sun Feb 28 21:49:28 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(64,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11257,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11258,710574)
GPGPU-Sim uArch: cycles simulated: 723074  inst.: 14023911 (ipc=36.5) sim_rate=36237 (inst/sec) elapsed = 0:0:06:27 / Sun Feb 28 21:49:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13554,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13555,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13645,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13646,710574)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14172,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14173,710574)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14363,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14364,710574)
GPGPU-Sim uArch: cycles simulated: 725074  inst.: 14057049 (ipc=33.8) sim_rate=36229 (inst/sec) elapsed = 0:0:06:28 / Sun Feb 28 21:49:30 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15005,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15006,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15220,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15221,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15933,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15934,710574)
GPGPU-Sim uArch: cycles simulated: 726574  inst.: 14083405 (ipc=32.2) sim_rate=36204 (inst/sec) elapsed = 0:0:06:29 / Sun Feb 28 21:49:31 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16001,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16002,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16662,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16663,710574)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16905,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16906,710574)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17054,710574), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17055,710574)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(78,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17261,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17262,710574)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17730,710574), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17731,710574)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17742,710574), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17743,710574)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17955,710574), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17956,710574)
GPGPU-Sim uArch: cycles simulated: 728574  inst.: 14122835 (ipc=30.9) sim_rate=36212 (inst/sec) elapsed = 0:0:06:30 / Sun Feb 28 21:49:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19377,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19378,710574)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19485,710574), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19486,710574)
GPGPU-Sim uArch: cycles simulated: 730074  inst.: 14145729 (ipc=29.7) sim_rate=36178 (inst/sec) elapsed = 0:0:06:31 / Sun Feb 28 21:49:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19723,710574), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19724,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19979,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19980,710574)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20320,710574), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20321,710574)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20377,710574), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20378,710574)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20589,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20590,710574)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20914,710574), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(20915,710574)
GPGPU-Sim uArch: cycles simulated: 731574  inst.: 14179343 (ipc=29.1) sim_rate=36171 (inst/sec) elapsed = 0:0:06:32 / Sun Feb 28 21:49:34 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21615,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21616,710574)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(62,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22385,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22386,710574)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22727,710574), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22728,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22785,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22786,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22824,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22825,710574)
GPGPU-Sim uArch: cycles simulated: 733574  inst.: 14224277 (ipc=28.6) sim_rate=36194 (inst/sec) elapsed = 0:0:06:33 / Sun Feb 28 21:49:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24147,710574), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24148,710574)
GPGPU-Sim uArch: cycles simulated: 735074  inst.: 14258017 (ipc=28.2) sim_rate=36187 (inst/sec) elapsed = 0:0:06:34 / Sun Feb 28 21:49:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25441,710574), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25442,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26106,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26107,710574)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26152,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26153,710574)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(122,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (26390,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(26391,710574)
GPGPU-Sim uArch: cycles simulated: 737074  inst.: 14299446 (ipc=27.6) sim_rate=36201 (inst/sec) elapsed = 0:0:06:35 / Sun Feb 28 21:49:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26643,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(26644,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26921,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(26922,710574)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27056,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27057,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (27501,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(27502,710574)
GPGPU-Sim uArch: cycles simulated: 738574  inst.: 14338270 (ipc=27.5) sim_rate=36207 (inst/sec) elapsed = 0:0:06:36 / Sun Feb 28 21:49:38 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28066,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28067,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (28158,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(28159,710574)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (28225,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(28226,710574)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (28333,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(28334,710574)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (28467,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(28468,710574)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28949,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28950,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (28969,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28969,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(28970,710574)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(28970,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29118,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(29119,710574)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(81,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (29569,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(29570,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29673,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29674,710574)
GPGPU-Sim uArch: cycles simulated: 740574  inst.: 14404838 (ipc=27.9) sim_rate=36284 (inst/sec) elapsed = 0:0:06:37 / Sun Feb 28 21:49:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30004,710574), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30005,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30052,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30053,710574)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (30057,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(30058,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30083,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30084,710574)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30180,710574), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30181,710574)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30199,710574), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30200,710574)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30381,710574), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30382,710574)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30735,710574), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30736,710574)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31186,710574), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(31187,710574)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31248,710574), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(31249,710574)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31473,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31474,710574)
GPGPU-Sim uArch: cycles simulated: 742074  inst.: 14459928 (ipc=28.3) sim_rate=36331 (inst/sec) elapsed = 0:0:06:38 / Sun Feb 28 21:49:40 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31580,710574), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31581,710574)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31675,710574), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31676,710574)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32001,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(32002,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32202,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32203,710574)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(148,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32244,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32245,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32364,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32365,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32386,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(32387,710574)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32444,710574), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(32445,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (32471,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(32472,710574)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32547,710574), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32548,710574)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32824,710574), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(32825,710574)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32860,710574), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(32861,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32932,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(32933,710574)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32953,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32954,710574)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (32998,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(32999,710574)
GPGPU-Sim uArch: cycles simulated: 743574  inst.: 14528583 (ipc=29.1) sim_rate=36412 (inst/sec) elapsed = 0:0:06:39 / Sun Feb 28 21:49:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (33075,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(33076,710574)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (33164,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(33165,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33249,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33250,710574)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (33290,710574), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(33291,710574)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33372,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33373,710574)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (33616,710574), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(33617,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33625,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33626,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (33630,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(33631,710574)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33898,710574), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33899,710574)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(173,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (33966,710574), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(33967,710574)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34152,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34153,710574)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34348,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(34349,710574)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (34506,710574), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(34507,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34600,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34601,710574)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (34660,710574), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(34661,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (34706,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(34707,710574)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34889,710574), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34890,710574)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (34954,710574), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(34955,710574)
GPGPU-Sim uArch: cycles simulated: 745574  inst.: 14623379 (ipc=30.2) sim_rate=36558 (inst/sec) elapsed = 0:0:06:40 / Sun Feb 28 21:49:42 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35055,710574), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35056,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35144,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(35145,710574)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35296,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35297,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35363,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35364,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35379,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35380,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35451,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(35452,710574)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35472,710574), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35473,710574)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35481,710574), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35482,710574)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35582,710574), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35583,710574)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (35652,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(35653,710574)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (35775,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(35776,710574)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(155,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35945,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35946,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (35981,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(35982,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35982,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35983,710574)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35999,710574), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(36000,710574)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (36071,710574), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(36072,710574)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36125,710574), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36126,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (36128,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(36129,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36132,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36133,710574)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36192,710574), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(36193,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (36195,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(36196,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (36313,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(36314,710574)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (36336,710574), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(36337,710574)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36345,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36346,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36352,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36353,710574)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36452,710574), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36453,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36468,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36469,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36493,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36494,710574)
GPGPU-Sim uArch: cycles simulated: 747074  inst.: 14731276 (ipc=31.9) sim_rate=36736 (inst/sec) elapsed = 0:0:06:41 / Sun Feb 28 21:49:43 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (36539,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(36540,710574)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36677,710574), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36678,710574)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (36834,710574), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(36835,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (36899,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(36900,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36909,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36910,710574)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36929,710574), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36930,710574)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(214,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37042,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37043,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37068,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37069,710574)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37184,710574), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37185,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (37185,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(37186,710574)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (37273,710574), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(37274,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37301,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37302,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37368,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37369,710574)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37395,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37396,710574)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37439,710574), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37440,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37471,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37472,710574)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (37542,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(37543,710574)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37563,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37564,710574)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (37595,710574), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(37596,710574)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37596,710574), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37597,710574)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37689,710574), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37690,710574)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37692,710574), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37693,710574)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37714,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37715,710574)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37806,710574), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37807,710574)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37843,710574), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(37844,710574)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37848,710574), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37849,710574)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37859,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(37860,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (37861,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(37862,710574)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37934,710574), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37935,710574)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(239,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (37957,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(37958,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (37985,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(37986,710574)
GPGPU-Sim uArch: cycles simulated: 748574  inst.: 14863439 (ipc=34.1) sim_rate=36973 (inst/sec) elapsed = 0:0:06:42 / Sun Feb 28 21:49:44 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38001,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38002,710574)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38013,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38014,710574)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38025,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38026,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38062,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(38063,710574)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38155,710574), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38156,710574)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38188,710574), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38189,710574)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38296,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38297,710574)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38307,710574), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38308,710574)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38324,710574), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38325,710574)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38384,710574), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38385,710574)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38411,710574), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38412,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38413,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(38414,710574)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38452,710574), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(38453,710574)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38455,710574), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(38456,710574)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38457,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38487,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38516,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38518,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38536,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38565,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38574,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38608,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (38642,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38679,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38687,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38699,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (38705,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38738,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38751,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38807,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38856,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38912,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38932,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38974,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38983,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38984,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38993,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39024,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39040,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39042,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39060,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39083,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39158,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39180,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39197,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39234,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39256,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39268,710574), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39277,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39371,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39399,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39407,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39408,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39433,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39461,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (39469,710574), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 750074  inst.: 14946908 (ipc=34.9) sim_rate=37089 (inst/sec) elapsed = 0:0:06:43 / Sun Feb 28 21:49:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39504,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39591,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39598,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39655,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39684,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39708,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39749,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39792,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39804,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39826,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39852,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39870,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39879,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39920,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39926,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39939,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39962,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39989,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40032,710574), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40066,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40076,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40078,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40126,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40144,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40189,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40190,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40239,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40274,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (40281,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40336,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40346,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40362,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40379,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40401,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40411,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (40419,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (40426,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40470,710574), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40564,710574), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40614,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40700,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40706,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40727,710574), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40776,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40819,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40893,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41091,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (41174,710574), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41175
gpu_sim_insn = 1385650
gpu_ipc =      33.6527
gpu_tot_sim_cycle = 751749
gpu_tot_sim_insn = 14953130
gpu_tot_ipc =      19.8911
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1645111
gpu_stall_icnt2sh    = 4518726
gpu_total_sim_rate=37104

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 898664
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 81972, Miss = 69055, Miss_rate = 0.842, Pending_hits = 4671, Reservation_fails = 605197
	L1D_cache_core[1]: Access = 82616, Miss = 69618, Miss_rate = 0.843, Pending_hits = 4688, Reservation_fails = 601603
	L1D_cache_core[2]: Access = 83018, Miss = 69731, Miss_rate = 0.840, Pending_hits = 4889, Reservation_fails = 601248
	L1D_cache_core[3]: Access = 85152, Miss = 71265, Miss_rate = 0.837, Pending_hits = 4843, Reservation_fails = 607600
	L1D_cache_core[4]: Access = 81027, Miss = 67909, Miss_rate = 0.838, Pending_hits = 4775, Reservation_fails = 596922
	L1D_cache_core[5]: Access = 81641, Miss = 68371, Miss_rate = 0.837, Pending_hits = 4753, Reservation_fails = 596477
	L1D_cache_core[6]: Access = 80907, Miss = 67876, Miss_rate = 0.839, Pending_hits = 4605, Reservation_fails = 592155
	L1D_cache_core[7]: Access = 82517, Miss = 69191, Miss_rate = 0.839, Pending_hits = 4705, Reservation_fails = 600353
	L1D_cache_core[8]: Access = 81906, Miss = 68426, Miss_rate = 0.835, Pending_hits = 4729, Reservation_fails = 596663
	L1D_cache_core[9]: Access = 82415, Miss = 69489, Miss_rate = 0.843, Pending_hits = 4819, Reservation_fails = 607250
	L1D_cache_core[10]: Access = 81357, Miss = 68202, Miss_rate = 0.838, Pending_hits = 4651, Reservation_fails = 592028
	L1D_cache_core[11]: Access = 81558, Miss = 68465, Miss_rate = 0.839, Pending_hits = 4733, Reservation_fails = 602427
	L1D_cache_core[12]: Access = 78425, Miss = 65799, Miss_rate = 0.839, Pending_hits = 4520, Reservation_fails = 583239
	L1D_cache_core[13]: Access = 83803, Miss = 70322, Miss_rate = 0.839, Pending_hits = 4836, Reservation_fails = 600744
	L1D_cache_core[14]: Access = 81567, Miss = 68114, Miss_rate = 0.835, Pending_hits = 4671, Reservation_fails = 601955
	L1D_total_cache_accesses = 1229881
	L1D_total_cache_misses = 1031833
	L1D_total_cache_miss_rate = 0.8390
	L1D_total_cache_pending_hits = 70888
	L1D_total_cache_reservation_fails = 8985861
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 127201
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 623146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6738497
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126721
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2247364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897666
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2318, 2857, 2206, 2264, 2449, 2178, 2186, 2572, 2479, 2603, 2512, 2097, 2475, 2413, 2750, 2360, 2501, 2078, 2629, 2273, 2417, 2284, 2209, 2075, 2221, 2529, 2197, 2306, 2245, 2149, 2602, 2376, 2361, 2070, 2222, 2080, 2558, 2464, 2600, 2170, 2085, 1799, 1701, 1906, 1632, 1450, 1607, 1827, 
gpgpu_n_tot_thrd_icount = 52748672
gpgpu_n_tot_w_icount = 1648396
gpgpu_n_stall_shd_mem = 9824345
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 623146
gpgpu_n_mem_write_global = 411927
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1963884
gpgpu_n_store_insn = 677424
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1483270
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9821188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16282607	W0_Idle:762821	W0_Scoreboard:3174006	W1:416602	W2:193149	W3:123561	W4:90320	W5:71706	W6:59578	W7:52671	W8:48068	W9:42525	W10:38433	W11:34518	W12:31963	W13:27323	W14:23165	W15:20289	W16:17129	W17:15058	W18:12096	W19:13779	W20:12060	W21:12301	W22:13921	W23:14759	W24:12293	W25:12738	W26:10107	W27:6780	W28:4088	W29:1922	W30:454	W31:0	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4985168 {8:623146,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16497368 {40:411665,72:76,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84747856 {136:623146,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3295416 {8:411927,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 979 
maxdqlatency = 0 
maxmflatency = 1488 
averagemflatency = 413 
max_icnt2mem_latency = 946 
max_icnt2sh_latency = 749617 
mrq_lat_table:256140 	12486 	13493 	32187 	64590 	47351 	22552 	5039 	295 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	152962 	631732 	250062 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	101492 	36168 	88574 	335937 	236079 	233222 	3676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48906 	297643 	260713 	15840 	59 	0 	0 	2 	9 	38 	938 	9503 	18558 	44509 	100151 	169343 	68876 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	1414 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       275       231       187        87        95        85        82       124       174       114        23        29        66        80        36        32 
dram[1]:       299       263       408       172       105        49        80        92       132       121        23        27       143       102        44        31 
dram[2]:        55        77       222       209       244       302       166       178        94       135        20        22       136        71        17        26 
dram[3]:        62        60       122       167       129        62       144       133        53        59        28        33       105        64        18        16 
dram[4]:        65        71       214       194       108       168        98       102        58        85        43        22        69        50        25        21 
dram[5]:       103        89       168       162        68        50       132       161       133       108        29        31       112        89        92       102 
maximum service time to same row:
dram[0]:     37028     27554     27796     20285     14825     16750     10614     18036     33020     22803      6569      9781     23528     15012     22790     17335 
dram[1]:     35800     30469     38324     26159     20872     25098     16988     20624     23359     33977      3517      5975     24612     22764     17087     14787 
dram[2]:     10246     10197     41659     32051     23523     13067     32013     26202     18870     24903      6703      5441     22961     17367      8541     12631 
dram[3]:     17027      7434     29299     30819     18423     11681     19575     18824     11598     15242      3955      5826     20872     14557      6634      9182 
dram[4]:     24856     15653     25191     29897     14000     23468     14727     25422     12445     17991     11744      7650     21149     21878     10338     14357 
dram[5]:     32793     21113     25272     29051     11567      8716     17417     21406     25150     21202      4089      4188     20316     13072     75744     73134 
average row accesses per activate:
dram[0]:  3.611066  3.636881  3.661062  3.607333  3.783850  3.692006  3.452352  3.498106  3.577778  3.429188  2.598746  2.753210  2.982871  2.977147  2.408145  2.412466 
dram[1]:  3.916520  3.764898  3.810144  3.715879  3.468575  3.457685  3.339921  3.434005  3.354139  3.576761  2.598123  2.719587  3.293724  3.228188  2.284000  2.356847 
dram[2]:  3.494505  3.506319  4.103825  4.035294  3.837344  3.778512  3.644444  3.866251  3.276596  3.357375  2.471993  2.570614  2.878745  3.001626  2.451039  2.412774 
dram[3]:  3.502954  3.548632  3.804654  3.722563  3.590015  3.473002  3.597598  3.505988  3.409214  3.536569  2.539751  2.583786  3.123770  3.079565  2.262016  2.276083 
dram[4]:  3.853982  4.210724  3.736121  3.824216  3.496269  3.551800  3.313492  3.570404  3.356757  3.475177  2.648318  2.702874  3.206430  3.205059  2.458297  2.463158 
dram[5]:  3.483081  3.644546  3.727706  3.636072  3.630087  3.519217  3.612378  3.712827  3.334653  3.481583  2.590142  2.623982  2.973525  2.876352  2.592738  2.710977 
average row locality = 454145/140149 = 3.240444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2756      2797      3357      3272      2704      2830      3566      3454      2834      2935      3253      3225      2308      2368      2519      2485 
dram[1]:      2708      2831      3361      3429      3039      3142      3736      3839      3166      3123      3241      3235      2452      2415      2720      2694 
dram[2]:      2731      2757      3153      3118      2726      2756      3422      3426      3112      3191      3229      3314      2538      2387      2337      2394 
dram[3]:      2935      2886      3209      3269      2856      2909      3680      3616      3121      3159      3353      3195      2400      2417      2782      2697 
dram[4]:      2645      2691      3250      3116      2755      2881      3632      3395      3079      3029      3406      3110      2379      2287      2705      2433 
dram[5]:      3005      2916      3341      3467      3007      3077      3477      3636      3108      3136      3182      3216      2475      2424      2501      2553 
total reads: 286183
bank skew: 3839/2287 = 1.68
chip skew: 49131/46591 = 1.05
number of total write accesses:
dram[0]:      1682      1680      2087      2139      1935      1881      2158      2087      1835      1835      2550      2565      1349      1410       142       147 
dram[1]:      1749      1781      2198      2234      1928      1965      2179      2301      1939      1956      2571      2555      1484      1433       135       146 
dram[2]:      1721      1682      2104      2027      1898      1816      2154      2153      1970      1976      2464      2547      1498      1305       141       137 
dram[3]:      1808      1784      2186      2192      1890      1915      2310      2239      1911      2015      2557      2510      1411      1260       136       139 
dram[4]:      1710      1785      2201      2127      1930      1953      2213      2082      1889      1871      2656      2439      1411      1261       154       141 
dram[5]:      1833      1862      2135      2198      1988      1959      2068      2182      1944      1968      2493      2583      1456      1298       141       139 
total reads: 167962
bank skew: 2656/135 = 19.67
chip skew: 28554/27482 = 1.04
average mf latency per bank:
dram[0]:        505       512       479       481       543       541       491       486       519       520       766       779      1779      1752      3368      3427
dram[1]:        513       517       471       487       531       545       486       480       512       513       753       815      1649      1764      3202      3326
dram[2]:        511       512       481       487       550       572       495       496       512       516       784       809      1592      1853      3538      3642
dram[3]:        501       490       475       471       535       539       469       480       505       485       745       791      1700      1820      3075      3236
dram[4]:        670       511       608       489       722       555       629       501       672       513      4263       839      2346      1918      4318      3536
dram[5]:        492       496       464       476       513       525       471       482       488       508       790       802      1633      1823      3329      3403
maximum mf latency per bank:
dram[0]:        979      1046      1089      1015       999      1042      1014      1029       959      1140      1061      1081      1040      1046      1179      1046
dram[1]:       1061      1096      1488      1035      1011      1136      1063       999       971      1070      1058      1131       931      1010       984      1030
dram[2]:       1073      1023       964      1346      1001      1083      1035      1055      1055      1203      1095      1040      1012      1016      1049      1339
dram[3]:       1073      1128      1012       962      1108      1055      1132      1151      1185      1103      1021      1191      1131       990      1065      1062
dram[4]:       1118      1095      1146       988      1190      1100      1187      1181      1229      1130      1131      1004      1165      1087      1180       961
dram[5]:       1200       975      1131      1227      1037       979      1237       988      1038       959      1039      1074       955       975       937       983

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992303 n_nop=816001 n_act=22914 n_pre=22898 n_req=74145 n_rd=93326 n_write=37164 bw_util=0.263
n_activity=675306 dram_eff=0.3865
bk0: 5512a 886086i bk1: 5594a 886980i bk2: 6714a 858929i bk3: 6544a 855686i bk4: 5408a 873828i bk5: 5660a 870282i bk6: 7132a 847271i bk7: 6908a 848014i bk8: 5668a 879816i bk9: 5870a 876732i bk10: 6506a 835521i bk11: 6450a 835512i bk12: 4616a 894052i bk13: 4736a 890617i bk14: 5038a 926809i bk15: 4970a 926058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.50007
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992303 n_nop=807446 n_act=23964 n_pre=23948 n_req=77685 n_rd=98262 n_write=38683 bw_util=0.276
n_activity=688179 dram_eff=0.398
bk0: 5416a 884150i bk1: 5662a 880541i bk2: 6722a 858083i bk3: 6858a 851151i bk4: 6078a 865543i bk5: 6284a 855605i bk6: 7472a 838785i bk7: 7678a 829984i bk8: 6332a 863908i bk9: 6246a 866896i bk10: 6482a 833582i bk11: 6470a 833211i bk12: 4904a 889287i bk13: 4830a 890897i bk14: 5440a 920327i bk15: 5388a 922915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.64046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992303 n_nop=816083 n_act=22849 n_pre=22833 n_req=74184 n_rd=93182 n_write=37356 bw_util=0.2631
n_activity=671197 dram_eff=0.389
bk0: 5462a 887170i bk1: 5514a 883416i bk2: 6306a 862088i bk3: 6236a 863585i bk4: 5452a 873652i bk5: 5512a 874207i bk6: 6844a 850214i bk7: 6852a 845848i bk8: 6224a 866687i bk9: 6382a 864696i bk10: 6458a 832634i bk11: 6628a 828377i bk12: 5076a 881109i bk13: 4774a 893221i bk14: 4674a 930352i bk15: 4788a 929408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.54766
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992303 n_nop=809024 n_act=24025 n_pre=24009 n_req=76747 n_rd=96968 n_write=38277 bw_util=0.2726
n_activity=692945 dram_eff=0.3903
bk0: 5870a 876859i bk1: 5772a 876225i bk2: 6418a 859937i bk3: 6538a 855159i bk4: 5712a 872706i bk5: 5818a 868487i bk6: 7360a 841008i bk7: 7232a 840013i bk8: 6242a 869973i bk9: 6318a 864109i bk10: 6706a 832899i bk11: 6390a 834883i bk12: 4800a 891156i bk13: 4834a 896109i bk14: 5564a 919077i bk15: 5394a 921250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.52544
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992303 n_nop=815593 n_act=22751 n_pre=22735 n_req=74616 n_rd=93586 n_write=37638 bw_util=0.2645
n_activity=713680 dram_eff=0.3677
bk0: 5290a 895688i bk1: 5382a 892433i bk2: 6500a 867121i bk3: 6232a 868355i bk4: 5510a 877449i bk5: 5762a 872110i bk6: 7264a 850472i bk7: 6790a 858285i bk8: 6158a 878451i bk9: 6058a 878893i bk10: 6812a 836688i bk11: 6220a 847574i bk12: 4758a 895844i bk13: 4574a 903111i bk14: 5410a 924993i bk15: 4866a 930390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.30167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992303 n_nop=809665 n_act=23646 n_pre=23630 n_req=76768 n_rd=97042 n_write=38320 bw_util=0.2728
n_activity=695609 dram_eff=0.3892
bk0: 6010a 874139i bk1: 5832a 874538i bk2: 6682a 859047i bk3: 6934a 853195i bk4: 6014a 868913i bk5: 6154a 863578i bk6: 6954a 853643i bk7: 7272a 844881i bk8: 6216a 867973i bk9: 6272a 865482i bk10: 6364a 837827i bk11: 6432a 830331i bk12: 4950a 885684i bk13: 4848a 894265i bk14: 5002a 930815i bk15: 5106a 929468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.52702

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82360, Miss = 23297, Miss_rate = 0.283, Pending_hits = 596, Reservation_fails = 748
L2_cache_bank[1]: Access = 82720, Miss = 23366, Miss_rate = 0.282, Pending_hits = 578, Reservation_fails = 627
L2_cache_bank[2]: Access = 82341, Miss = 24423, Miss_rate = 0.297, Pending_hits = 587, Reservation_fails = 475
L2_cache_bank[3]: Access = 83647, Miss = 24708, Miss_rate = 0.295, Pending_hits = 637, Reservation_fails = 283
L2_cache_bank[4]: Access = 81957, Miss = 23248, Miss_rate = 0.284, Pending_hits = 567, Reservation_fails = 418
L2_cache_bank[5]: Access = 83121, Miss = 23343, Miss_rate = 0.281, Pending_hits = 525, Reservation_fails = 778
L2_cache_bank[6]: Access = 82572, Miss = 24336, Miss_rate = 0.295, Pending_hits = 570, Reservation_fails = 317
L2_cache_bank[7]: Access = 83473, Miss = 24148, Miss_rate = 0.289, Pending_hits = 564, Reservation_fails = 198
L2_cache_bank[8]: Access = 122459, Miss = 23851, Miss_rate = 0.195, Pending_hits = 523, Reservation_fails = 607
L2_cache_bank[9]: Access = 83678, Miss = 22942, Miss_rate = 0.274, Pending_hits = 525, Reservation_fails = 582
L2_cache_bank[10]: Access = 82961, Miss = 24096, Miss_rate = 0.290, Pending_hits = 578, Reservation_fails = 172
L2_cache_bank[11]: Access = 83859, Miss = 24425, Miss_rate = 0.291, Pending_hits = 537, Reservation_fails = 192
L2_total_cache_accesses = 1035148
L2_total_cache_misses = 286183
L2_total_cache_miss_rate = 0.2765
L2_total_cache_pending_hits = 6787
L2_total_cache_reservation_fails = 5397
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 438752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2493
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 303365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4611
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103951
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2571
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.127

icnt_total_pkts_mem_to_simt=3528002
icnt_total_pkts_simt_to_mem=1447709
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.3408
	minimum = 6
	maximum = 546
Network latency average = 31.7789
	minimum = 6
	maximum = 482
Slowest packet = 1994008
Flit latency average = 20.5148
	minimum = 6
	maximum = 481
Slowest flit = 4803671
Fragmentation average = 0.035683
	minimum = 0
	maximum = 379
Injected packet rate average = 0.0902957
	minimum = 0.0761627 (at node 13)
	maximum = 0.113685 (at node 23)
Accepted packet rate average = 0.0902957
	minimum = 0.0761627 (at node 13)
	maximum = 0.113685 (at node 23)
Injected flit rate average = 0.258601
	minimum = 0.0836187 (at node 13)
	maximum = 0.495082 (at node 22)
Accepted flit rate average= 0.258601
	minimum = 0.105962 (at node 19)
	maximum = 0.396163 (at node 12)
Injected packet length average = 2.86393
Accepted packet length average = 2.86393
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6269 (7 samples)
	minimum = 6 (7 samples)
	maximum = 375 (7 samples)
Network latency average = 24.092 (7 samples)
	minimum = 6 (7 samples)
	maximum = 280.286 (7 samples)
Flit latency average = 18.0144 (7 samples)
	minimum = 6 (7 samples)
	maximum = 278.286 (7 samples)
Fragmentation average = 0.0355064 (7 samples)
	minimum = 0 (7 samples)
	maximum = 197 (7 samples)
Injected packet rate average = 0.0590471 (7 samples)
	minimum = 0.0458323 (7 samples)
	maximum = 0.110437 (7 samples)
Accepted packet rate average = 0.0590471 (7 samples)
	minimum = 0.0458323 (7 samples)
	maximum = 0.110437 (7 samples)
Injected flit rate average = 0.144112 (7 samples)
	minimum = 0.0620204 (7 samples)
	maximum = 0.280339 (7 samples)
Accepted flit rate average = 0.144112 (7 samples)
	minimum = 0.080278 (7 samples)
	maximum = 0.242461 (7 samples)
Injected packet size average = 2.44062 (7 samples)
Accepted packet size average = 2.44062 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 43 sec (403 sec)
gpgpu_simulation_rate = 37104 (inst/sec)
gpgpu_simulation_rate = 1865 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,751749)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,751749)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,751749)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,751749)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,751749)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,751749)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,751749)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(14,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(62,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(69,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (490,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (490,751749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(491,751749)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(491,751749)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (499,751749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(500,751749)
GPGPU-Sim uArch: cycles simulated: 752249  inst.: 15203488 (ipc=500.7) sim_rate=37632 (inst/sec) elapsed = 0:0:06:44 / Sun Feb 28 21:49:46 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (500,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(501,751749)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (510,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (510,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(511,751749)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(511,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (512,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(513,751749)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (513,751749), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(514,751749)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(92,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (521,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(522,751749)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (522,751749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(523,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (531,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (531,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(532,751749)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(532,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (536,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(537,751749)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (546,751749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(547,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (549,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (549,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (549,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(550,751749)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(550,751749)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(551,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (553,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(554,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (558,751749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(559,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (567,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (567,751749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(568,751749)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(568,751749)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (569,751749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(570,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (570,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(571,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (573,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(574,751749)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (578,751749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(579,751749)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (593,751749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(594,751749)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (595,751749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(596,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (604,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(605,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (607,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(608,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (619,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(620,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (635,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (635,751749), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(636,751749)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(637,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (652,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (652,751749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(653,751749)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(653,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (656,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(657,751749)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (661,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(662,751749)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(99,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (671,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(672,751749)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (758,751749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(759,751749)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (808,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(809,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (834,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(835,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (906,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (906,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(907,751749)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(907,751749)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (911,751749), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(912,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (926,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(927,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (959,751749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(960,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (994,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(995,751749)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (998,751749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(999,751749)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1000,751749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1001,751749)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1008,751749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1009,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1016,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1017,751749)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(114,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1024,751749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1025,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1025,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1025,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1026,751749)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1026,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1053,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1054,751749)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1057,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1058,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1060,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1061,751749)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1068,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1069,751749)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1070,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1071,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1082,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1082,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1083,751749)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1083,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1083,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1084,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1114,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1115,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1118,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1119,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1127,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1127,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1128,751749)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1128,751749)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1134,751749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1135,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1148,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1149,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1149,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1150,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1156,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1157,751749)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1160,751749), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1161,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1162,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1163,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1163,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1164,751749)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1164,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1165,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1220,751749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1221,751749)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(141,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1257,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1258,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1288,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1289,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1290,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1291,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1294,751749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1295,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1347,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1348,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1357,751749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1358,751749)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1358,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1359,751749)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1361,751749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1362,751749)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1371,751749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1372,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1380,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1381,751749)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1391,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1392,751749)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1396,751749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1397,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1398,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1399,751749)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1407,751749), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1408,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1408,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1409,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1411,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1412,751749)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1416,751749), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1417,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1437,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1438,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1442,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1443,751749)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1448,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1448,751749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1449,751749)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1449,751749)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1452,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1453,751749)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1453,751749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1454,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1459,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1460,751749)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1470,751749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1471,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1479,751749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1480,751749)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1480,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1480,751749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1481,751749)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1481,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1486,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1487,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1488,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1489,751749)
GPGPU-Sim uArch: cycles simulated: 753249  inst.: 15590312 (ipc=424.8) sim_rate=38494 (inst/sec) elapsed = 0:0:06:45 / Sun Feb 28 21:49:47 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1510,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1511,751749)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1513,751749), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1514,751749)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(194,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1527,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1528,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1543,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1544,751749)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1547,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1548,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1550,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1551,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1560,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1561,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1562,751749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1563,751749)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1602,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1603,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1617,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1618,751749)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1620,751749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1621,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1625,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1626,751749)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1627,751749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1628,751749)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1643,751749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1644,751749)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1647,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1648,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1652,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1652,751749), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1653,751749)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1654,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1656,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1657,751749)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1659,751749), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1660,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1674,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1675,751749)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1700,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1701,751749)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1707,751749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1708,751749)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1709,751749), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1710,751749)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1713,751749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1714,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1727,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1728,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1728,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1729,751749)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1733,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1734,751749)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(178,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1738,751749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1739,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1741,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1742,751749)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1748,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1749,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1764,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1765,751749)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1768,751749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1769,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1769,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1770,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1791,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1792,751749)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1792,751749), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1793,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1806,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1807,751749)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1814,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1815,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1819,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1820,751749)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1830,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1831,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1843,751749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1844,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1850,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1851,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1851,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1852,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1853,751749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1854,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1856,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1857,751749)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1872,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1873,751749)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1873,751749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1874,751749)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1876,751749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1877,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1878,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1879,751749)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1881,751749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1882,751749)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1888,751749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1889,751749)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1890,751749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1891,751749)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1892,751749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1893,751749)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1902,751749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1903,751749)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,751749), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,751749)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1921,751749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1922,751749)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1922,751749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1923,751749)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1928,751749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1929,751749)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(233,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1961,751749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1962,751749)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1971,751749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1972,751749)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1975,751749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1976,751749)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1977,751749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1978,751749)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1982,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1982,751749), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1983,751749)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1991,751749), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 753749  inst.: 15824827 (ipc=435.8) sim_rate=38977 (inst/sec) elapsed = 0:0:06:46 / Sun Feb 28 21:49:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2004,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2005,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2020,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2024,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2030,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2031,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2042,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2043,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2050,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2051,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2058,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2059,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2070,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2088,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2094,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2110,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2110,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2119,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2122,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2133,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2137,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2144,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2146,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2148,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2155,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2160,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2164,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2164,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2168,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2169,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2171,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2173,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2174,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2176,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2178,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2182,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2223,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2227,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2228,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2235,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2236,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2241,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2252,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2257,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2263,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2267,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2304,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2342,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2347,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2348,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2349,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2379,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2394,751749), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2407,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2414,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2419,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2447,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2491,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2501,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2525,751749), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2535,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2581,751749), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2613,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2615,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2618,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2624,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2645,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2666,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2670,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2681,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2735,751749), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2738,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2760,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2773,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2785,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2816,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2818,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2904,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2919,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2943,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3010,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3011,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3017,751749), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3017,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3105,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3198,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3246,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3431,751749), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3432
gpu_sim_insn = 925505
gpu_ipc =     269.6693
gpu_tot_sim_cycle = 755181
gpu_tot_sim_insn = 15878635
gpu_tot_ipc =      21.0263
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1645111
gpu_stall_icnt2sh    = 4519120
gpu_total_sim_rate=39109

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 921268
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82200, Miss = 69129, Miss_rate = 0.841, Pending_hits = 4797, Reservation_fails = 605197
	L1D_cache_core[1]: Access = 82894, Miss = 69749, Miss_rate = 0.841, Pending_hits = 4748, Reservation_fails = 601603
	L1D_cache_core[2]: Access = 83247, Miss = 69829, Miss_rate = 0.839, Pending_hits = 4950, Reservation_fails = 601248
	L1D_cache_core[3]: Access = 85396, Miss = 71350, Miss_rate = 0.836, Pending_hits = 4963, Reservation_fails = 607600
	L1D_cache_core[4]: Access = 81251, Miss = 67978, Miss_rate = 0.837, Pending_hits = 4907, Reservation_fails = 596922
	L1D_cache_core[5]: Access = 81861, Miss = 68443, Miss_rate = 0.836, Pending_hits = 4874, Reservation_fails = 596477
	L1D_cache_core[6]: Access = 81189, Miss = 67996, Miss_rate = 0.838, Pending_hits = 4685, Reservation_fails = 592155
	L1D_cache_core[7]: Access = 82741, Miss = 69264, Miss_rate = 0.837, Pending_hits = 4831, Reservation_fails = 600353
	L1D_cache_core[8]: Access = 82162, Miss = 68523, Miss_rate = 0.834, Pending_hits = 4825, Reservation_fails = 596663
	L1D_cache_core[9]: Access = 82643, Miss = 69570, Miss_rate = 0.842, Pending_hits = 4933, Reservation_fails = 607250
	L1D_cache_core[10]: Access = 81579, Miss = 68292, Miss_rate = 0.837, Pending_hits = 4729, Reservation_fails = 592028
	L1D_cache_core[11]: Access = 81856, Miss = 68575, Miss_rate = 0.838, Pending_hits = 4872, Reservation_fails = 602427
	L1D_cache_core[12]: Access = 78675, Miss = 65894, Miss_rate = 0.838, Pending_hits = 4634, Reservation_fails = 583239
	L1D_cache_core[13]: Access = 83991, Miss = 70394, Miss_rate = 0.838, Pending_hits = 4914, Reservation_fails = 600744
	L1D_cache_core[14]: Access = 81771, Miss = 68186, Miss_rate = 0.834, Pending_hits = 4767, Reservation_fails = 601955
	L1D_total_cache_accesses = 1233456
	L1D_total_cache_misses = 1033172
	L1D_total_cache_miss_rate = 0.8376
	L1D_total_cache_pending_hits = 72429
	L1D_total_cache_reservation_fails = 8985861
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 131614
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 124733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 624365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6738497
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131134
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2247364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 920270
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2408, 2947, 2296, 2354, 2539, 2268, 2276, 2662, 2621, 2693, 2602, 2187, 2565, 2503, 2840, 2450, 2516, 2093, 2644, 2288, 2432, 2299, 2224, 2197, 2236, 2629, 2212, 2321, 2260, 2164, 2617, 2391, 2376, 2085, 2237, 2095, 2573, 2553, 2615, 2185, 2175, 1889, 1791, 1996, 1722, 1540, 1697, 1917, 
gpgpu_n_tot_thrd_icount = 53963296
gpgpu_n_tot_w_icount = 1686353
gpgpu_n_stall_shd_mem = 9824496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 624365
gpgpu_n_mem_write_global = 412140
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2030763
gpgpu_n_store_insn = 677673
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1614713
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9821339
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16283413	W0_Idle:767977	W0_Scoreboard:3217525	W1:422820	W2:194105	W3:123572	W4:90372	W5:71706	W6:59578	W7:52671	W8:48068	W9:42525	W10:38433	W11:34518	W12:31963	W13:27323	W14:23165	W15:20289	W16:17129	W17:15058	W18:12096	W19:13779	W20:12060	W21:12301	W22:13921	W23:14759	W24:12293	W25:12738	W26:10107	W27:6780	W28:4088	W29:1922	W30:454	W31:0	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4994920 {8:624365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16505888 {40:411878,72:76,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84913640 {136:624365,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3297120 {8:412140,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 979 
maxdqlatency = 0 
maxmflatency = 1488 
averagemflatency = 413 
max_icnt2mem_latency = 946 
max_icnt2sh_latency = 754079 
mrq_lat_table:256430 	12506 	13513 	32229 	64635 	47403 	22552 	5039 	295 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153933 	632193 	250062 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	102871 	36220 	88575 	335937 	236079 	233222 	3676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	49681 	298065 	260735 	15840 	59 	0 	0 	2 	9 	38 	938 	9503 	18558 	44509 	100151 	169343 	69089 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	1414 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       275       231       187        87        95        85        82       124       174       114        23        29        66        80        36        32 
dram[1]:       299       263       408       172       105        49        80        92       132       121        23        27       143       102        44        31 
dram[2]:        55        77       222       209       244       302       166       178        94       135        20        22       136        71        17        26 
dram[3]:        62        60       122       167       129        62       144       133        53        59        28        33       105        64        18        16 
dram[4]:        65        71       214       194       108       168        98       102        58        85        43        22        69        50        25        21 
dram[5]:       103        89       168       162        68        50       132       161       133       108        29        31       112        89        92       102 
maximum service time to same row:
dram[0]:     37028     27554     27796     20285     14825     16750     10614     18036     33020     22803      6569      9781     23528     15012     22790     17335 
dram[1]:     35800     30469     38324     26159     20872     25098     16988     20624     23359     33977      3517      5975     24612     22764     17087     14787 
dram[2]:     10246     10197     41659     32051     23523     13067     32013     26202     18870     24903      6703      5441     22961     17367      8541     12631 
dram[3]:     17027      7434     29299     30819     18423     11681     19575     18824     11598     15242      3955      5826     20872     14557      6634      9182 
dram[4]:     24856     15653     25191     29897     14000     23468     14727     25422     12445     17991     11744      7650     21149     21878     10338     14357 
dram[5]:     32793     21113     25272     29051     11567      8716     17417     21406     25150     21202      4089      4188     20316     13072     75744     73134 
average row accesses per activate:
dram[0]:  3.611066  3.635552  3.659274  3.606262  3.783850  3.689358  3.449398  3.493384  3.573833  3.427136  2.603309  2.759373  2.981270  2.977165  2.408680  2.411172 
dram[1]:  3.913960  3.764898  3.810144  3.714098  3.466853  3.457375  3.338600  3.432644  3.354331  3.576653  2.600981  2.722248  3.285000  3.223431  2.282748  2.356847 
dram[2]:  3.494505  3.504341  4.101404  4.032916  3.837344  3.776218  3.642717  3.862284  3.275773  3.358025  2.476376  2.575306  2.876157  2.996758  2.449161  2.411429 
dram[3]:  3.501107  3.548632  3.804654  3.720708  3.588058  3.472662  3.597598  3.504187  3.409614  3.534836  2.543702  2.587890  3.121014  3.079365  2.262016  2.274039 
dram[4]:  3.851459  4.209587  3.734931  3.824216  3.496269  3.551395  3.312748  3.570404  3.354926  3.475177  2.649107  2.710398  3.202532  3.198020  2.457045  2.463671 
dram[5]:  3.480230  3.644546  3.727891  3.636072  3.630087  3.519217  3.608979  3.712373  3.333773  3.483299  2.595628  2.628778  2.972054  2.874228  2.593137  2.705115 
average row locality = 454614/140319 = 3.239861
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2756      2799      3358      3274      2704      2834      3568      3457      2836      2938      3271      3249      2312      2371      2522      2486 
dram[1]:      2709      2831      3361      3430      3040      3145      3737      3840      3173      3130      3263      3257      2457      2419      2723      2694 
dram[2]:      2731      2758      3154      3119      2726      2757      3423      3428      3114      3192      3248      3335      2543      2393      2340      2395 
dram[3]:      2936      2886      3209      3270      2857      2912      3680      3620      3125      3160      3380      3217      2406      2424      2782      2699 
dram[4]:      2646      2694      3252      3116      2755      2884      3634      3395      3083      3029      3429      3138      2384      2291      2706      2436 
dram[5]:      3008      2916      3345      3467      3007      3077      3479      3639      3110      3142      3207      3245      2479      2427      2504      2557 
total reads: 286644
bank skew: 3840/2291 = 1.68
chip skew: 49209/46656 = 1.05
number of total write accesses:
dram[0]:      1682      1680      2087      2139      1935      1881      2158      2087      1835      1836      2550      2565      1349      1410       142       147 
dram[1]:      1749      1781      2198      2234      1928      1965      2179      2301      1939      1956      2571      2555      1485      1433       135       146 
dram[2]:      1721      1682      2104      2027      1898      1816      2154      2153      1970      1976      2465      2547      1498      1305       141       137 
dram[3]:      1808      1784      2186      2192      1890      1915      2310      2239      1911      2015      2557      2510      1411      1262       136       139 
dram[4]:      1710      1785      2201      2127      1930      1953      2213      2082      1889      1871      2656      2440      1411      1262       154       141 
dram[5]:      1833      1862      2135      2198      1988      1959      2068      2182      1944      1968      2493      2583      1456      1298       141       140 
total reads: 167970
bank skew: 2656/135 = 19.67
chip skew: 28555/27483 = 1.04
average mf latency per bank:
dram[0]:        505       512       479       480       543       541       490       486       519       519       765       777      1779      1752      3366      3428
dram[1]:        513       517       471       487       531       545       486       480       512       513       752       814      1649      1764      3201      3327
dram[2]:        511       512       481       487       550       572       495       496       512       516       782       807      1592      1852      3535      3643
dram[3]:        501       490       475       471       535       538       469       480       505       485       743       790      1699      1818      3077      3236
dram[4]:        670       511       607       489       722       554       629       501       672       513      4248       836      2345      1917      4318      3533
dram[5]:        492       496       464       476       513       525       471       482       488       507       788       799      1633      1823      3327      3399
maximum mf latency per bank:
dram[0]:        979      1046      1089      1015       999      1042      1014      1029       959      1140      1061      1081      1040      1046      1179      1046
dram[1]:       1061      1096      1488      1035      1011      1136      1063       999       971      1070      1058      1131       931      1010       984      1030
dram[2]:       1073      1023       964      1346      1001      1083      1035      1055      1055      1203      1095      1040      1012      1016      1049      1339
dram[3]:       1073      1128      1012       962      1108      1055      1132      1151      1185      1103      1021      1191      1131       990      1065      1062
dram[4]:       1118      1095      1146       988      1190      1100      1187      1181      1229      1130      1131      1004      1165      1087      1180       961
dram[5]:       1200       975      1131      1227      1037       979      1237       988      1038       959      1039      1074       955       975       937       983

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996832 n_nop=820333 n_act=22940 n_pre=22924 n_req=74218 n_rd=93470 n_write=37165 bw_util=0.2621
n_activity=676424 dram_eff=0.3863
bk0: 5512a 890612i bk1: 5598a 891479i bk2: 6716a 863432i bk3: 6548a 860180i bk4: 5408a 878360i bk5: 5668a 874748i bk6: 7136a 851747i bk7: 6914a 852461i bk8: 5672a 884289i bk9: 5876a 881194i bk10: 6542a 839864i bk11: 6498a 839721i bk12: 4624a 898501i bk13: 4742a 895094i bk14: 5044a 931296i bk15: 4972a 930554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.49399
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996832 n_nop=811753 n_act=23996 n_pre=23980 n_req=77764 n_rd=98418 n_write=38685 bw_util=0.2751
n_activity=689272 dram_eff=0.3978
bk0: 5418a 888651i bk1: 5662a 885071i bk2: 6722a 862615i bk3: 6860a 855656i bk4: 6080a 870048i bk5: 6290a 860101i bk6: 7474a 843288i bk7: 7680a 834490i bk8: 6346a 868360i bk9: 6260a 871351i bk10: 6526a 837817i bk11: 6514a 837375i bk12: 4914a 893619i bk13: 4838a 895322i bk14: 5446a 924777i bk15: 5388a 927438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.63387
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996832 n_nop=820428 n_act=22875 n_pre=22859 n_req=74250 n_rd=93312 n_write=37358 bw_util=0.2622
n_activity=672270 dram_eff=0.3887
bk0: 5462a 891697i bk1: 5516a 887919i bk2: 6308a 866588i bk3: 6238a 868086i bk4: 5452a 878183i bk5: 5514a 878711i bk6: 6846a 854716i bk7: 6856a 850322i bk8: 6228a 871182i bk9: 6384a 869225i bk10: 6496a 836942i bk11: 6670a 832630i bk12: 5086a 885537i bk13: 4786a 897604i bk14: 4680a 934806i bk15: 4790a 933905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.54137
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996832 n_nop=813335 n_act=24053 n_pre=24037 n_req=76828 n_rd=97126 n_write=38281 bw_util=0.2717
n_activity=694005 dram_eff=0.3902
bk0: 5872a 881354i bk1: 5772a 880750i bk2: 6418a 864466i bk3: 6540a 859662i bk4: 5714a 877204i bk5: 5824a 872981i bk6: 7360a 845540i bk7: 7240a 844480i bk8: 6250a 874463i bk9: 6320a 868616i bk10: 6760a 837082i bk11: 6434a 839067i bk12: 4812a 895560i bk13: 4848a 900487i bk14: 5564a 923596i bk15: 5398a 925716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.51958
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996832 n_nop=819902 n_act=22780 n_pre=22764 n_req=74697 n_rd=93744 n_write=37642 bw_util=0.2636
n_activity=714684 dram_eff=0.3677
bk0: 5292a 900187i bk1: 5388a 896916i bk2: 6504a 871614i bk3: 6232a 872883i bk4: 5510a 881978i bk5: 5768a 876602i bk6: 7268a 854969i bk7: 6790a 862815i bk8: 6166a 882922i bk9: 6058a 883432i bk10: 6858a 840872i bk11: 6276a 851711i bk12: 4768a 900252i bk13: 4582a 907479i bk14: 5412a 929483i bk15: 4872a 934878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.29684
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=996832 n_nop=813958 n_act=23675 n_pre=23659 n_req=76857 n_rd=97218 n_write=38322 bw_util=0.2719
n_activity=696678 dram_eff=0.3891
bk0: 6016a 878596i bk1: 5832a 879062i bk2: 6690a 863527i bk3: 6934a 857722i bk4: 6014a 873443i bk5: 6154a 868110i bk6: 6958a 858119i bk7: 7278a 849371i bk8: 6220a 872476i bk9: 6284a 869955i bk10: 6414a 842092i bk11: 6490a 834402i bk12: 4958a 890137i bk13: 4854a 898720i bk14: 5008a 935301i bk15: 5114a 933870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.521

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82476, Miss = 23327, Miss_rate = 0.283, Pending_hits = 596, Reservation_fails = 748
L2_cache_bank[1]: Access = 82843, Miss = 23408, Miss_rate = 0.283, Pending_hits = 578, Reservation_fails = 627
L2_cache_bank[2]: Access = 82466, Miss = 24463, Miss_rate = 0.297, Pending_hits = 587, Reservation_fails = 475
L2_cache_bank[3]: Access = 83770, Miss = 24746, Miss_rate = 0.295, Pending_hits = 637, Reservation_fails = 283
L2_cache_bank[4]: Access = 82062, Miss = 23279, Miss_rate = 0.284, Pending_hits = 567, Reservation_fails = 418
L2_cache_bank[5]: Access = 83235, Miss = 23377, Miss_rate = 0.281, Pending_hits = 525, Reservation_fails = 778
L2_cache_bank[6]: Access = 82697, Miss = 24375, Miss_rate = 0.295, Pending_hits = 570, Reservation_fails = 317
L2_cache_bank[7]: Access = 83603, Miss = 24188, Miss_rate = 0.289, Pending_hits = 564, Reservation_fails = 198
L2_cache_bank[8]: Access = 122580, Miss = 23889, Miss_rate = 0.195, Pending_hits = 523, Reservation_fails = 607
L2_cache_bank[9]: Access = 83791, Miss = 22983, Miss_rate = 0.274, Pending_hits = 525, Reservation_fails = 582
L2_cache_bank[10]: Access = 83075, Miss = 24139, Miss_rate = 0.291, Pending_hits = 578, Reservation_fails = 172
L2_cache_bank[11]: Access = 83982, Miss = 24470, Miss_rate = 0.291, Pending_hits = 537, Reservation_fails = 192
L2_total_cache_accesses = 1036580
L2_total_cache_misses = 286644
L2_total_cache_miss_rate = 0.2765
L2_total_cache_pending_hits = 6787
L2_total_cache_reservation_fails = 5397
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 439511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2493
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 303577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4611
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2571
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.127

icnt_total_pkts_mem_to_simt=3534310
icnt_total_pkts_simt_to_mem=1449354
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.86348
	minimum = 6
	maximum = 42
Network latency average = 9.37954
	minimum = 6
	maximum = 39
Slowest packet = 2070553
Flit latency average = 8.14586
	minimum = 6
	maximum = 35
Slowest flit = 4981896
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0309074
	minimum = 0.020979 (at node 4)
	maximum = 0.0413753 (at node 1)
Accepted packet rate average = 0.0309074
	minimum = 0.020979 (at node 4)
	maximum = 0.0413753 (at node 1)
Injected flit rate average = 0.0858262
	minimum = 0.0227273 (at node 4)
	maximum = 0.163753 (at node 22)
Accepted flit rate average= 0.0858262
	minimum = 0.0358392 (at node 19)
	maximum = 0.176573 (at node 1)
Injected packet length average = 2.77689
Accepted packet length average = 2.77689
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1564 (8 samples)
	minimum = 6 (8 samples)
	maximum = 333.375 (8 samples)
Network latency average = 22.2529 (8 samples)
	minimum = 6 (8 samples)
	maximum = 250.125 (8 samples)
Flit latency average = 16.7808 (8 samples)
	minimum = 6 (8 samples)
	maximum = 247.875 (8 samples)
Fragmentation average = 0.0310681 (8 samples)
	minimum = 0 (8 samples)
	maximum = 172.375 (8 samples)
Injected packet rate average = 0.0555297 (8 samples)
	minimum = 0.0427256 (8 samples)
	maximum = 0.101805 (8 samples)
Accepted packet rate average = 0.0555297 (8 samples)
	minimum = 0.0427256 (8 samples)
	maximum = 0.101805 (8 samples)
Injected flit rate average = 0.136826 (8 samples)
	minimum = 0.0571088 (8 samples)
	maximum = 0.265766 (8 samples)
Accepted flit rate average = 0.136826 (8 samples)
	minimum = 0.0747231 (8 samples)
	maximum = 0.234225 (8 samples)
Injected packet size average = 2.46401 (8 samples)
Accepted packet size average = 2.46401 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 46 sec (406 sec)
gpgpu_simulation_rate = 39109 (inst/sec)
gpgpu_simulation_rate = 1860 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,755181)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,755181)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,755181)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,755181)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,755181)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,755181)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,755181)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(26,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(29,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(87,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (336,755181), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(337,755181)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (338,755181), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(339,755181)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (339,755181), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(340,755181)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (343,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (343,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (343,755181), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(344,755181)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(344,755181)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(345,755181)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (346,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (346,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (346,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (346,755181), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(347,755181)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(347,755181)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(348,755181)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(348,755181)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (348,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (348,755181), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(349,755181)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (349,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (349,755181), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(350,755181)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(350,755181)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (350,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (350,755181), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(351,755181)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(351,755181)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (351,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (351,755181), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(352,755181)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(352,755181)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(353,755181)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(94,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (378,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (378,755181), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(379,755181)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(380,755181)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (391,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (391,755181), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(392,755181)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(393,755181)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (398,755181), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(399,755181)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (408,755181), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(409,755181)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (410,755181), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(411,755181)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (411,755181), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(412,755181)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (414,755181), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(415,755181)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (417,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (417,755181), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(418,755181)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (418,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(419,755181)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(419,755181)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (419,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (419,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (419,755181), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(420,755181)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(421,755181)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (421,755181), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(422,755181)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(422,755181)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (426,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(427,755181)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (428,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (428,755181), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(429,755181)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(429,755181)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (429,755181), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(430,755181)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (433,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (433,755181), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(434,755181)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(434,755181)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (434,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (434,755181), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(435,755181)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (435,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (435,755181), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(436,755181)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(436,755181)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(436,755181)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (438,755181), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(439,755181)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (439,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (439,755181), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(440,755181)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(441,755181)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (441,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (441,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (441,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (441,755181), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(442,755181)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(442,755181)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(443,755181)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(443,755181)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (445,755181), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(446,755181)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (451,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (451,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,755181), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(452,755181)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(452,755181)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(453,755181)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (453,755181), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(454,755181)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (457,755181), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(458,755181)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (462,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(463,755181)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,755181), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,755181)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (481,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (481,755181), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(482,755181)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(482,755181)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (492,755181), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(493,755181)
GPGPU-Sim uArch: cycles simulated: 755681  inst.: 16247723 (ipc=738.2) sim_rate=39822 (inst/sec) elapsed = 0:0:06:48 / Sun Feb 28 21:49:50 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(92,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (513,755181), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(514,755181)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (562,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(563,755181)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (570,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (570,755181), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(571,755181)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(572,755181)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (584,755181), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(585,755181)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (585,755181), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(586,755181)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (593,755181), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(594,755181)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (594,755181), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(595,755181)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (596,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (596,755181), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(597,755181)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(598,755181)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (598,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(599,755181)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (601,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (601,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (601,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (601,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (601,755181), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(602,755181)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(602,755181)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(602,755181)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(603,755181)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(603,755181)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (605,755181), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(606,755181)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (606,755181), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(607,755181)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (607,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (607,755181), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(608,755181)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(609,755181)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (613,755181), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(614,755181)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (619,755181), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(620,755181)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(159,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (633,755181), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(634,755181)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (634,755181), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(635,755181)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (641,755181), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(642,755181)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (646,755181), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(647,755181)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (657,755181), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(658,755181)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (659,755181), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(660,755181)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (717,755181), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(718,755181)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (719,755181), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(720,755181)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (722,755181), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(723,755181)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (740,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(741,755181)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(179,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (753,755181), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(754,755181)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (754,755181), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(755,755181)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (756,755181), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(757,755181)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (757,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (757,755181), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(758,755181)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (758,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (758,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (758,755181), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(759,755181)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(759,755181)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(759,755181)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (759,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (759,755181), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(760,755181)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(760,755181)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(761,755181)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (773,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (773,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (773,755181), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(774,755181)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(774,755181)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(775,755181)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (783,755181), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(784,755181)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (784,755181), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(785,755181)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (785,755181), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(786,755181)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (791,755181), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(792,755181)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (792,755181), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(793,755181)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (797,755181), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(798,755181)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (801,755181), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(802,755181)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (809,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (809,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (809,755181), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(810,755181)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(810,755181)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(811,755181)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (818,755181), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(819,755181)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (822,755181), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(823,755181)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (833,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(834,755181)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (841,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(842,755181)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (842,755181), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(843,755181)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (851,755181), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(852,755181)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (852,755181), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(853,755181)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (859,755181), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(860,755181)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (860,755181), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(861,755181)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (864,755181), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(865,755181)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (869,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (869,755181), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(870,755181)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(870,755181)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (870,755181), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(871,755181)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (876,755181), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(877,755181)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(203,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (892,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (892,755181), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(893,755181)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(894,755181)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (899,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (899,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (899,755181), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(900,755181)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(900,755181)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(900,755181)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (901,755181), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(902,755181)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (903,755181), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(904,755181)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (904,755181), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(905,755181)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (905,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (905,755181), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(906,755181)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(906,755181)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (908,755181), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(909,755181)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (909,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (909,755181), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(910,755181)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(911,755181)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (911,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (911,755181), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(912,755181)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (912,755181), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(913,755181)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(913,755181)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (918,755181), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(919,755181)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (922,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(923,755181)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (923,755181), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(924,755181)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (927,755181), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(928,755181)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (974,755181), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(975,755181)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (977,755181), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(978,755181)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (993,755181), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(994,755181)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(207,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (996,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(997,755181)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (998,755181), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(999,755181)
GPGPU-Sim uArch: cycles simulated: 756181  inst.: 16626571 (ipc=747.9) sim_rate=40651 (inst/sec) elapsed = 0:0:06:49 / Sun Feb 28 21:49:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1012,755181), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1013,755181)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,755181), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,755181)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1015,755181), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1016,755181)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,755181), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,755181)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1021,755181), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1022,755181)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1026,755181), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1027,755181)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1031,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1031,755181), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1032,755181)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1032,755181), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1033,755181)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1033,755181)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1036,755181), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1037,755181)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1039,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1039,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1044,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1044,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1049,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1049,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1053,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1059,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1060,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1065,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1067,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1088,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1092,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1097,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1100,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1103,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1113,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1116,755181), 3 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(255,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1142,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1143,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1145,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1151,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1152,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1153,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1154,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1155,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1155,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1160,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1160,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1161,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1163,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1164,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1168,755181), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1169,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1172,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1174,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1177,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1183,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1184,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1185,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1192,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1193,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1197,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1204,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1210,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1215,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1225,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1229,755181), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1233,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1234,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1235,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1240,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1241,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1243,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1251,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1255,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1256,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1256,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1257,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1258,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1263,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1264,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1265,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1266,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1267,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1274,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1274,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1281,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1286,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1289,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1296,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1296,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1298,755181), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1300,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1310,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1310,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1311,755181), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1314,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1330,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1334,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1340,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1347,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1348,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1348,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1367,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1374,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1380,755181), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1393,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1400,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1403,755181), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1404
gpu_sim_insn = 917504
gpu_ipc =     653.4929
gpu_tot_sim_cycle = 756585
gpu_tot_sim_insn = 16796139
gpu_tot_ipc =      22.1999
gpu_tot_issued_cta = 2304
gpu_stall_dramfull = 1645111
gpu_stall_icnt2sh    = 4519127
gpu_total_sim_rate=41066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 939700
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82344, Miss = 69158, Miss_rate = 0.840, Pending_hits = 4884, Reservation_fails = 605197
	L1D_cache_core[1]: Access = 83038, Miss = 69783, Miss_rate = 0.840, Pending_hits = 4850, Reservation_fails = 601603
	L1D_cache_core[2]: Access = 83383, Miss = 69856, Miss_rate = 0.838, Pending_hits = 5031, Reservation_fails = 601248
	L1D_cache_core[3]: Access = 85524, Miss = 71378, Miss_rate = 0.835, Pending_hits = 5047, Reservation_fails = 607600
	L1D_cache_core[4]: Access = 81387, Miss = 68001, Miss_rate = 0.836, Pending_hits = 4976, Reservation_fails = 596922
	L1D_cache_core[5]: Access = 81997, Miss = 68469, Miss_rate = 0.835, Pending_hits = 4952, Reservation_fails = 596477
	L1D_cache_core[6]: Access = 81317, Miss = 68022, Miss_rate = 0.837, Pending_hits = 4763, Reservation_fails = 592155
	L1D_cache_core[7]: Access = 82877, Miss = 69285, Miss_rate = 0.836, Pending_hits = 4894, Reservation_fails = 600353
	L1D_cache_core[8]: Access = 82298, Miss = 68553, Miss_rate = 0.833, Pending_hits = 4915, Reservation_fails = 596663
	L1D_cache_core[9]: Access = 82779, Miss = 69598, Miss_rate = 0.841, Pending_hits = 5017, Reservation_fails = 607250
	L1D_cache_core[10]: Access = 81715, Miss = 68318, Miss_rate = 0.836, Pending_hits = 4807, Reservation_fails = 592028
	L1D_cache_core[11]: Access = 81992, Miss = 68602, Miss_rate = 0.837, Pending_hits = 4953, Reservation_fails = 602427
	L1D_cache_core[12]: Access = 78811, Miss = 65923, Miss_rate = 0.836, Pending_hits = 4721, Reservation_fails = 583239
	L1D_cache_core[13]: Access = 84127, Miss = 70418, Miss_rate = 0.837, Pending_hits = 4986, Reservation_fails = 600744
	L1D_cache_core[14]: Access = 81915, Miss = 68215, Miss_rate = 0.833, Pending_hits = 4854, Reservation_fails = 601955
	L1D_total_cache_accesses = 1235504
	L1D_total_cache_misses = 1033579
	L1D_total_cache_miss_rate = 0.8366
	L1D_total_cache_pending_hits = 73650
	L1D_total_cache_reservation_fails = 8985861
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 135710
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 624772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6738497
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135230
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2247364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 938702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2453, 2992, 2341, 2399, 2584, 2313, 2321, 2707, 2666, 2738, 2647, 2232, 2610, 2548, 2885, 2495, 2561, 2138, 2689, 2333, 2477, 2344, 2269, 2242, 2281, 2674, 2257, 2366, 2305, 2209, 2662, 2436, 2421, 2130, 2282, 2140, 2618, 2598, 2660, 2230, 2220, 1934, 1836, 2041, 1767, 1585, 1742, 1962, 
gpgpu_n_tot_thrd_icount = 54946336
gpgpu_n_tot_w_icount = 1717073
gpgpu_n_stall_shd_mem = 9824496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 624772
gpgpu_n_mem_write_global = 412140
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2096299
gpgpu_n_store_insn = 677673
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1745785
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9821339
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16284183	W0_Idle:768446	W0_Scoreboard:3225430	W1:422820	W2:194105	W3:123572	W4:90372	W5:71706	W6:59578	W7:52671	W8:48068	W9:42525	W10:38433	W11:34518	W12:31963	W13:27323	W14:23165	W15:20289	W16:17129	W17:15058	W18:12096	W19:13779	W20:12060	W21:12301	W22:13921	W23:14759	W24:12293	W25:12738	W26:10107	W27:6780	W28:4088	W29:1922	W30:454	W31:0	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4998176 {8:624772,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16505888 {40:411878,72:76,136:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84968992 {136:624772,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3297120 {8:412140,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 979 
maxdqlatency = 0 
maxmflatency = 1488 
averagemflatency = 412 
max_icnt2mem_latency = 946 
max_icnt2sh_latency = 754079 
mrq_lat_table:256430 	12506 	13513 	32229 	64635 	47403 	22552 	5039 	295 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	154340 	632193 	250062 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	103278 	36220 	88575 	335937 	236079 	233222 	3676 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	50015 	298138 	260735 	15840 	59 	0 	0 	2 	9 	38 	938 	9503 	18558 	44509 	100151 	169343 	69089 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	1414 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       275       231       187        87        95        85        82       124       174       114        23        29        66        80        36        32 
dram[1]:       299       263       408       172       105        49        80        92       132       121        23        27       143       102        44        31 
dram[2]:        55        77       222       209       244       302       166       178        94       135        20        22       136        71        17        26 
dram[3]:        62        60       122       167       129        62       144       133        53        59        28        33       105        64        18        16 
dram[4]:        65        71       214       194       108       168        98       102        58        85        43        22        69        50        25        21 
dram[5]:       103        89       168       162        68        50       132       161       133       108        29        31       112        89        92       102 
maximum service time to same row:
dram[0]:     37028     27554     27796     20285     14825     16750     10614     18036     33020     22803      6569      9781     23528     15012     22790     17335 
dram[1]:     35800     30469     38324     26159     20872     25098     16988     20624     23359     33977      3517      5975     24612     22764     17087     14787 
dram[2]:     10246     10197     41659     32051     23523     13067     32013     26202     18870     24903      6703      5441     22961     17367      8541     12631 
dram[3]:     17027      7434     29299     30819     18423     11681     19575     18824     11598     15242      3955      5826     20872     14557      6634      9182 
dram[4]:     24856     15653     25191     29897     14000     23468     14727     25422     12445     17991     11744      7650     21149     21878     10338     14357 
dram[5]:     32793     21113     25272     29051     11567      8716     17417     21406     25150     21202      4089      4188     20316     13072     75744     73134 
average row accesses per activate:
dram[0]:  3.611066  3.635552  3.659274  3.606262  3.783850  3.689358  3.449398  3.493384  3.573833  3.427136  2.603309  2.759373  2.981270  2.977165  2.408680  2.411172 
dram[1]:  3.913960  3.764898  3.810144  3.714098  3.466853  3.457375  3.338600  3.432644  3.354331  3.576653  2.600981  2.722248  3.285000  3.223431  2.282748  2.356847 
dram[2]:  3.494505  3.504341  4.101404  4.032916  3.837344  3.776218  3.642717  3.862284  3.275773  3.358025  2.476376  2.575306  2.876157  2.996758  2.449161  2.411429 
dram[3]:  3.501107  3.548632  3.804654  3.720708  3.588058  3.472662  3.597598  3.504187  3.409614  3.534836  2.543702  2.587890  3.121014  3.079365  2.262016  2.274039 
dram[4]:  3.851459  4.209587  3.734931  3.824216  3.496269  3.551395  3.312748  3.570404  3.354926  3.475177  2.649107  2.710398  3.202532  3.198020  2.457045  2.463671 
dram[5]:  3.480230  3.644546  3.727891  3.636072  3.630087  3.519217  3.608979  3.712373  3.333773  3.483299  2.595628  2.628778  2.972054  2.874228  2.593137  2.705115 
average row locality = 454614/140319 = 3.239861
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2756      2799      3358      3274      2704      2834      3568      3457      2836      2938      3271      3249      2312      2371      2522      2486 
dram[1]:      2709      2831      3361      3430      3040      3145      3737      3840      3173      3130      3263      3257      2457      2419      2723      2694 
dram[2]:      2731      2758      3154      3119      2726      2757      3423      3428      3114      3192      3248      3335      2543      2393      2340      2395 
dram[3]:      2936      2886      3209      3270      2857      2912      3680      3620      3125      3160      3380      3217      2406      2424      2782      2699 
dram[4]:      2646      2694      3252      3116      2755      2884      3634      3395      3083      3029      3429      3138      2384      2291      2706      2436 
dram[5]:      3008      2916      3345      3467      3007      3077      3479      3639      3110      3142      3207      3245      2479      2427      2504      2557 
total reads: 286644
bank skew: 3840/2291 = 1.68
chip skew: 49209/46656 = 1.05
number of total write accesses:
dram[0]:      1682      1680      2087      2139      1935      1881      2158      2087      1835      1836      2550      2565      1349      1410       142       147 
dram[1]:      1749      1781      2198      2234      1928      1965      2179      2301      1939      1956      2571      2555      1485      1433       135       146 
dram[2]:      1721      1682      2104      2027      1898      1816      2154      2153      1970      1976      2465      2547      1498      1305       141       137 
dram[3]:      1808      1784      2186      2192      1890      1915      2310      2239      1911      2015      2557      2510      1411      1262       136       139 
dram[4]:      1710      1785      2201      2127      1930      1953      2213      2082      1889      1871      2656      2440      1411      1262       154       141 
dram[5]:      1833      1862      2135      2198      1988      1959      2068      2182      1944      1968      2493      2583      1456      1298       141       140 
total reads: 167970
bank skew: 2656/135 = 19.67
chip skew: 28555/27483 = 1.04
average mf latency per bank:
dram[0]:        505       512       479       480       543       541       490       486       519       519       765       777      1780      1753      3366      3428
dram[1]:        513       517       471       487       531       545       486       480       512       513       752       814      1650      1765      3201      3327
dram[2]:        511       512       481       487       550       572       495       496       512       516       783       808      1592      1853      3535      3643
dram[3]:        501       490       475       471       535       538       469       480       505       485       743       790      1700      1818      3077      3236
dram[4]:        670       511       607       489       722       554       629       501       672       513      4248       836      2346      1918      4318      3533
dram[5]:        492       496       464       476       513       525       471       482       488       507       788       800      1634      1824      3327      3399
maximum mf latency per bank:
dram[0]:        979      1046      1089      1015       999      1042      1014      1029       959      1140      1061      1081      1040      1046      1179      1046
dram[1]:       1061      1096      1488      1035      1011      1136      1063       999       971      1070      1058      1131       931      1010       984      1030
dram[2]:       1073      1023       964      1346      1001      1083      1035      1055      1055      1203      1095      1040      1012      1016      1049      1339
dram[3]:       1073      1128      1012       962      1108      1055      1132      1151      1185      1103      1021      1191      1131       990      1065      1062
dram[4]:       1118      1095      1146       988      1190      1100      1187      1181      1229      1130      1131      1004      1165      1087      1180       961
dram[5]:       1200       975      1131      1227      1037       979      1237       988      1038       959      1039      1074       955       975       937       983

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998684 n_nop=822185 n_act=22940 n_pre=22924 n_req=74218 n_rd=93470 n_write=37165 bw_util=0.2616
n_activity=676424 dram_eff=0.3863
bk0: 5512a 892464i bk1: 5598a 893331i bk2: 6716a 865284i bk3: 6548a 862032i bk4: 5408a 880212i bk5: 5668a 876600i bk6: 7136a 853599i bk7: 6914a 854313i bk8: 5672a 886141i bk9: 5876a 883046i bk10: 6542a 841716i bk11: 6498a 841573i bk12: 4624a 900353i bk13: 4742a 896946i bk14: 5044a 933148i bk15: 4972a 932406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.49122
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998684 n_nop=813605 n_act=23996 n_pre=23980 n_req=77764 n_rd=98418 n_write=38685 bw_util=0.2746
n_activity=689272 dram_eff=0.3978
bk0: 5418a 890503i bk1: 5662a 886923i bk2: 6722a 864467i bk3: 6860a 857508i bk4: 6080a 871900i bk5: 6290a 861953i bk6: 7474a 845140i bk7: 7680a 836342i bk8: 6346a 870212i bk9: 6260a 873203i bk10: 6526a 839669i bk11: 6514a 839227i bk12: 4914a 895471i bk13: 4838a 897174i bk14: 5446a 926629i bk15: 5388a 929290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.63084
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998684 n_nop=822280 n_act=22875 n_pre=22859 n_req=74250 n_rd=93312 n_write=37358 bw_util=0.2617
n_activity=672270 dram_eff=0.3887
bk0: 5462a 893549i bk1: 5516a 889771i bk2: 6308a 868440i bk3: 6238a 869938i bk4: 5452a 880035i bk5: 5514a 880563i bk6: 6846a 856568i bk7: 6856a 852174i bk8: 6228a 873034i bk9: 6384a 871077i bk10: 6496a 838794i bk11: 6670a 834482i bk12: 5086a 887389i bk13: 4786a 899456i bk14: 4680a 936658i bk15: 4790a 935757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.53851
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998684 n_nop=815187 n_act=24053 n_pre=24037 n_req=76828 n_rd=97126 n_write=38281 bw_util=0.2712
n_activity=694005 dram_eff=0.3902
bk0: 5872a 883206i bk1: 5772a 882602i bk2: 6418a 866318i bk3: 6540a 861514i bk4: 5714a 879056i bk5: 5824a 874833i bk6: 7360a 847392i bk7: 7240a 846332i bk8: 6250a 876315i bk9: 6320a 870468i bk10: 6760a 838934i bk11: 6434a 840919i bk12: 4812a 897412i bk13: 4848a 902339i bk14: 5564a 925448i bk15: 5398a 927568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.51676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998684 n_nop=821754 n_act=22780 n_pre=22764 n_req=74697 n_rd=93744 n_write=37642 bw_util=0.2631
n_activity=714684 dram_eff=0.3677
bk0: 5292a 902039i bk1: 5388a 898768i bk2: 6504a 873466i bk3: 6232a 874735i bk4: 5510a 883830i bk5: 5768a 878454i bk6: 7268a 856821i bk7: 6790a 864667i bk8: 6166a 884774i bk9: 6058a 885284i bk10: 6858a 842724i bk11: 6276a 853563i bk12: 4768a 902104i bk13: 4582a 909331i bk14: 5412a 931335i bk15: 4872a 936730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.29443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=998684 n_nop=815810 n_act=23675 n_pre=23659 n_req=76857 n_rd=97218 n_write=38322 bw_util=0.2714
n_activity=696678 dram_eff=0.3891
bk0: 6016a 880448i bk1: 5832a 880914i bk2: 6690a 865379i bk3: 6934a 859574i bk4: 6014a 875295i bk5: 6154a 869962i bk6: 6958a 859971i bk7: 7278a 851223i bk8: 6220a 874328i bk9: 6284a 871807i bk10: 6414a 843944i bk11: 6490a 836254i bk12: 4958a 891989i bk13: 4854a 900572i bk14: 5008a 937153i bk15: 5114a 935722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.51818

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82510, Miss = 23327, Miss_rate = 0.283, Pending_hits = 596, Reservation_fails = 748
L2_cache_bank[1]: Access = 82878, Miss = 23408, Miss_rate = 0.282, Pending_hits = 578, Reservation_fails = 627
L2_cache_bank[2]: Access = 82497, Miss = 24463, Miss_rate = 0.297, Pending_hits = 587, Reservation_fails = 475
L2_cache_bank[3]: Access = 83806, Miss = 24746, Miss_rate = 0.295, Pending_hits = 637, Reservation_fails = 283
L2_cache_bank[4]: Access = 82097, Miss = 23279, Miss_rate = 0.284, Pending_hits = 567, Reservation_fails = 418
L2_cache_bank[5]: Access = 83267, Miss = 23377, Miss_rate = 0.281, Pending_hits = 525, Reservation_fails = 778
L2_cache_bank[6]: Access = 82733, Miss = 24375, Miss_rate = 0.295, Pending_hits = 570, Reservation_fails = 317
L2_cache_bank[7]: Access = 83635, Miss = 24188, Miss_rate = 0.289, Pending_hits = 564, Reservation_fails = 198
L2_cache_bank[8]: Access = 122616, Miss = 23889, Miss_rate = 0.195, Pending_hits = 523, Reservation_fails = 607
L2_cache_bank[9]: Access = 83825, Miss = 22983, Miss_rate = 0.274, Pending_hits = 525, Reservation_fails = 582
L2_cache_bank[10]: Access = 83109, Miss = 24139, Miss_rate = 0.290, Pending_hits = 578, Reservation_fails = 172
L2_cache_bank[11]: Access = 84014, Miss = 24470, Miss_rate = 0.291, Pending_hits = 537, Reservation_fails = 192
L2_total_cache_accesses = 1036987
L2_total_cache_misses = 286644
L2_total_cache_miss_rate = 0.2764
L2_total_cache_pending_hits = 6787
L2_total_cache_reservation_fails = 5397
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 439918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 182687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2493
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 303577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4611
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 103952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2571
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.245
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=3536345
icnt_total_pkts_simt_to_mem=1449761
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.83538
	minimum = 6
	maximum = 23
Network latency average = 8.60197
	minimum = 6
	maximum = 21
Slowest packet = 2073239
Flit latency average = 6.93202
	minimum = 6
	maximum = 17
Slowest flit = 4983807
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.021473
	minimum = 0.0149573 (at node 7)
	maximum = 0.025641 (at node 18)
Accepted packet rate average = 0.021473
	minimum = 0.0149573 (at node 7)
	maximum = 0.025641 (at node 18)
Injected flit rate average = 0.0644191
	minimum = 0.0149573 (at node 7)
	maximum = 0.128205 (at node 18)
Accepted flit rate average= 0.0644191
	minimum = 0.0220798 (at node 17)
	maximum = 0.121083 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.343 (9 samples)
	minimum = 6 (9 samples)
	maximum = 298.889 (9 samples)
Network latency average = 20.7362 (9 samples)
	minimum = 6 (9 samples)
	maximum = 224.667 (9 samples)
Flit latency average = 15.6865 (9 samples)
	minimum = 6 (9 samples)
	maximum = 222.222 (9 samples)
Fragmentation average = 0.0276161 (9 samples)
	minimum = 0 (9 samples)
	maximum = 153.222 (9 samples)
Injected packet rate average = 0.0517456 (9 samples)
	minimum = 0.0396403 (9 samples)
	maximum = 0.093342 (9 samples)
Accepted packet rate average = 0.0517456 (9 samples)
	minimum = 0.0396403 (9 samples)
	maximum = 0.093342 (9 samples)
Injected flit rate average = 0.128781 (9 samples)
	minimum = 0.0524253 (9 samples)
	maximum = 0.250482 (9 samples)
Accepted flit rate average = 0.128781 (9 samples)
	minimum = 0.0688739 (9 samples)
	maximum = 0.221654 (9 samples)
Injected packet size average = 2.48873 (9 samples)
Accepted packet size average = 2.48873 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 49 sec (409 sec)
gpgpu_simulation_rate = 41066 (inst/sec)
gpgpu_simulation_rate = 1849 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 408344.375000 (ms)
Result stored in result.txt
