Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Apr 30 16:19:54 2025
| Host         : sodir-HP-Laptop running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.413        0.000                      0                 8038        0.028        0.000                      0                 8038        3.500        0.000                       0                  3233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.413        0.000                      0                 8038        0.028        0.000                      0                 8038        3.500        0.000                       0                  3233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[213]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.456ns (10.229%)  route 4.002ns (89.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3215, routed)        4.002    10.588    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[213]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        1.473    13.237    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[213]/C
                         clock pessimism              0.323    13.560    
                         clock uncertainty           -0.035    13.525    
    SLICE_X46Y86         FDRE (Setup_fdre_C_R)       -0.524    13.001    design_1_i/uart_top_0/inst/rResult_reg[213]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[221]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.456ns (10.229%)  route 4.002ns (89.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3215, routed)        4.002    10.588    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[221]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        1.473    13.237    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[221]/C
                         clock pessimism              0.323    13.560    
                         clock uncertainty           -0.035    13.525    
    SLICE_X46Y86         FDRE (Setup_fdre_C_R)       -0.524    13.001    design_1_i/uart_top_0/inst/rResult_reg[221]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[229]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.456ns (10.229%)  route 4.002ns (89.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3215, routed)        4.002    10.588    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[229]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        1.473    13.237    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[229]/C
                         clock pessimism              0.323    13.560    
                         clock uncertainty           -0.035    13.525    
    SLICE_X46Y86         FDRE (Setup_fdre_C_R)       -0.524    13.001    design_1_i/uart_top_0/inst/rResult_reg[229]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[237]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.456ns (10.229%)  route 4.002ns (89.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3215, routed)        4.002    10.588    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[237]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        1.473    13.237    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[237]/C
                         clock pessimism              0.323    13.560    
                         clock uncertainty           -0.035    13.525    
    SLICE_X46Y86         FDRE (Setup_fdre_C_R)       -0.524    13.001    design_1_i/uart_top_0/inst/rResult_reg[237]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[278]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.456ns (10.221%)  route 4.006ns (89.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3215, routed)        4.006    10.591    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X42Y94         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[278]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        1.479    13.243    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X42Y94         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[278]/C
                         clock pessimism              0.323    13.566    
                         clock uncertainty           -0.035    13.531    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.524    13.007    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[278]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[294]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.456ns (10.221%)  route 4.006ns (89.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 13.243 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3215, routed)        4.006    10.591    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X42Y94         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[294]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        1.479    13.243    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X42Y94         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[294]/C
                         clock pessimism              0.323    13.566    
                         clock uncertainty           -0.035    13.531    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.524    13.007    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[294]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[287]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.456ns (10.259%)  route 3.989ns (89.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3215, routed)        3.989    10.575    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[287]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        1.476    13.240    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[287]/C
                         clock pessimism              0.323    13.563    
                         clock uncertainty           -0.035    13.528    
    SLICE_X46Y90         FDRE (Setup_fdre_C_R)       -0.524    13.004    design_1_i/uart_top_0/inst/rResult_reg[287]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[295]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.456ns (10.259%)  route 3.989ns (89.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3215, routed)        3.989    10.575    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[295]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        1.476    13.240    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[295]/C
                         clock pessimism              0.323    13.563    
                         clock uncertainty           -0.035    13.528    
    SLICE_X46Y90         FDRE (Setup_fdre_C_R)       -0.524    13.004    design_1_i/uart_top_0/inst/rResult_reg[295]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[303]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.456ns (10.259%)  route 3.989ns (89.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3215, routed)        3.989    10.575    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[303]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        1.476    13.240    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[303]/C
                         clock pessimism              0.323    13.563    
                         clock uncertainty           -0.035    13.528    
    SLICE_X46Y90         FDRE (Setup_fdre_C_R)       -0.524    13.004    design_1_i/uart_top_0/inst/rResult_reg[303]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[311]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.456ns (10.259%)  route 3.989ns (89.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3215, routed)        3.989    10.575    design_1_i/uart_top_0/inst/iRst
    SLICE_X46Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[311]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        1.476    13.240    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[311]/C
                         clock pessimism              0.323    13.563    
                         clock uncertainty           -0.035    13.528    
    SLICE_X46Y90         FDRE (Setup_fdre_C_R)       -0.524    13.004    design_1_i/uart_top_0/inst/rResult_reg[311]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  2.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[272]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.802%)  route 0.179ns (46.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.633     1.720    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y107        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.164     1.884 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[288]/Q
                         net (fo=1, routed)           0.179     2.063    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[288]
    SLICE_X49Y105        LUT5 (Prop_lut5_I4_O)        0.045     2.108 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[272]_i_1/O
                         net (fo=1, routed)           0.000     2.108    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[272]
    SLICE_X49Y105        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[272]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.910     2.252    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y105        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[272]/C
                         clock pessimism             -0.264     1.988    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.092     2.080    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[272]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[341]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[341]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.119%)  route 0.184ns (46.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.549     1.635    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y87         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[341]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[341]/Q
                         net (fo=2, routed)           0.184     1.984    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[341]
    SLICE_X49Y86         LUT4 (Prop_lut4_I3_O)        0.045     2.029 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[341]_i_1/O
                         net (fo=1, routed)           0.000     2.029    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_173
    SLICE_X49Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[341]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.819     2.161    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y86         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[341]/C
                         clock pessimism             -0.261     1.900    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091     1.991    design_1_i/uart_top_0/inst/rResult_reg[341]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[341]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[325]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.004%)  route 0.226ns (57.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.549     1.635    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y87         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[341]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[341]/Q
                         net (fo=2, routed)           0.226     2.026    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[341]
    SLICE_X47Y87         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[325]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.820     2.162    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X47Y87         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[325]/C
                         clock pessimism             -0.261     1.901    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.078     1.979    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[325]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[285]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[285]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.681%)  route 0.212ns (53.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.636     1.723    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y108        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[285]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  design_1_i/uart_top_0/inst/rB_reg[285]/Q
                         net (fo=2, routed)           0.212     2.076    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[285]
    SLICE_X52Y109        LUT5 (Prop_lut5_I3_O)        0.045     2.121 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[285]_i_1/O
                         net (fo=1, routed)           0.000     2.121    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[285]
    SLICE_X52Y109        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[285]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.905     2.247    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y109        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[285]/C
                         clock pessimism             -0.264     1.983    
    SLICE_X52Y109        FDRE (Hold_fdre_C_D)         0.091     2.074    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[285]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.662     1.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[208]/Q
                         net (fo=1, routed)           0.144     2.033    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[208]
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.045     2.078 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[192]_i_1/O
                         net (fo=1, routed)           0.000     2.078    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[192]
    SLICE_X63Y98         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y98         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[192]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.091     2.021    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[192]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.793%)  route 0.153ns (42.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.639     1.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X36Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.890 r  design_1_i/uart_top_0/inst/rB_reg[60]/Q
                         net (fo=2, routed)           0.153     2.042    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[60]
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.087 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[60]_i_1/O
                         net (fo=1, routed)           0.000     2.087    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[60]
    SLICE_X36Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.825     2.167    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.121     2.027    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[343]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[351]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.226ns (51.720%)  route 0.211ns (48.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.637     1.724    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y106        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[343]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.128     1.852 r  design_1_i/uart_top_0/inst/rB_reg[343]/Q
                         net (fo=2, routed)           0.211     2.063    design_1_i/uart_top_0/inst/rB_reg_n_0_[343]
    SLICE_X51Y106        LUT2 (Prop_lut2_I1_O)        0.098     2.161 r  design_1_i/uart_top_0/inst/rB[351]_i_1/O
                         net (fo=1, routed)           0.000     2.161    design_1_i/uart_top_0/inst/rB[351]_i_1_n_0
    SLICE_X51Y106        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.906     2.248    design_1_i/uart_top_0/inst/iClk
    SLICE_X51Y106        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[351]/C
                         clock pessimism             -0.264     1.984    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.107     2.091    design_1_i/uart_top_0/inst/rB_reg[351]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[327]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.227ns (52.272%)  route 0.207ns (47.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.551     1.637    design_1_i/uart_top_0/inst/iClk
    SLICE_X52Y90         FDRE                                         r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[1]_rep__4/Q
                         net (fo=123, routed)         0.207     1.972    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[119]
    SLICE_X48Y90         LUT4 (Prop_lut4_I0_O)        0.099     2.071 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[327]_i_1/O
                         net (fo=1, routed)           0.000     2.071    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_187
    SLICE_X48Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.823     2.165    design_1_i/uart_top_0/inst/iClk
    SLICE_X48Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[327]/C
                         clock pessimism             -0.261     1.904    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.092     1.996    design_1_i/uart_top_0/inst/rResult_reg[327]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[343]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.227ns (52.033%)  route 0.209ns (47.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.551     1.637    design_1_i/uart_top_0/inst/iClk
    SLICE_X52Y90         FDRE                                         r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.128     1.765 f  design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[1]_rep__4/Q
                         net (fo=123, routed)         0.209     1.974    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[119]
    SLICE_X48Y90         LUT4 (Prop_lut4_I0_O)        0.099     2.073 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[343]_i_1/O
                         net (fo=1, routed)           0.000     2.073    design_1_i/uart_top_0/inst/MP_ADDER_INST_n_171
    SLICE_X48Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[343]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.823     2.165    design_1_i/uart_top_0/inst/iClk
    SLICE_X48Y90         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[343]/C
                         clock pessimism             -0.261     1.904    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.092     1.996    design_1_i/uart_top_0/inst/rResult_reg[343]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.424%)  route 0.242ns (56.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.638     1.725    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y102        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.866 r  design_1_i/uart_top_0/inst/rA_reg[190]/Q
                         net (fo=2, routed)           0.242     2.108    design_1_i/uart_top_0/inst/rA_reg_n_0_[190]
    SLICE_X51Y102        LUT2 (Prop_lut2_I1_O)        0.045     2.153 r  design_1_i/uart_top_0/inst/rA[198]_i_1/O
                         net (fo=1, routed)           0.000     2.153    design_1_i/uart_top_0/inst/rA[198]_i_1_n_0
    SLICE_X51Y102        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3232, routed)        0.907     2.249    design_1_i/uart_top_0/inst/iClk
    SLICE_X51Y102        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[198]/C
                         clock pessimism             -0.264     1.985    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.091     2.076    design_1_i/uart_top_0/inst/rA_reg[198]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X59Y95    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[178]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[49]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[64]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[65]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y81    design_1_i/uart_top_0/inst/rResult_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[80]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X63Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X61Y81    design_1_i/uart_top_0/inst/rResult_reg[41]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    design_1_i/uart_top_0/inst/rResult_reg[185]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    design_1_i/uart_top_0/inst/rResult_reg[193]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y81    design_1_i/uart_top_0/inst/rResult_reg[201]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



