// Seed: 4235341374
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_7;
  ;
  wire  id_8;
  logic id_9;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    inout tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input tri1 id_6,
    output supply0 id_7
);
  assign id_7 = 1'b0;
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
