
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104239                       # Number of seconds simulated
sim_ticks                                104238798129                       # Number of ticks simulated
final_tick                               633876515439                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120839                       # Simulator instruction rate (inst/s)
host_op_rate                                   158724                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5988399                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895584                       # Number of bytes of host memory used
host_seconds                                 17406.79                       # Real time elapsed on the host
sim_insts                                  2103418949                       # Number of instructions simulated
sim_ops                                    2762879050                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2404736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1591808                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3999744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       794880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            794880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18787                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12436                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31248                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6210                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6210                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23069491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15270782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38370972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18419                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7625568                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7625568                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7625568                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23069491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15270782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45996540                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               249973138                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21409815                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17433395                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919299                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8831484                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136143                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236851                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87207                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193694885                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120511470                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21409815                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10372994                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25472266                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5742148                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8453329                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11851890                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231412105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.998392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205939839     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725674      1.18%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139830      0.92%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310398      1.00%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951355      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1109546      0.48%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758173      0.33%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930014      0.83%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12547276      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231412105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085648                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.482098                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191362087                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10824926                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25331388                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108607                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3785093                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650441                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6532                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145448656                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51705                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3785093                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191617626                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7161221                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2515623                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25185369                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1147161                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145234350                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1777                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        421071                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       566850                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        35699                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203227069                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676882306                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676882306                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34776363                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33954                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17874                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3596036                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13982917                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851130                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295925                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693851                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144721411                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137412621                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        84040                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20216749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41358807                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1794                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231412105                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.593800                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298787                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173385928     74.93%     74.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24488047     10.58%     85.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12375624      5.35%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7985854      3.45%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571961      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583886      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3189412      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779126      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52267      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231412105                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962145     75.36%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145709     11.41%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168921     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113925342     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015139      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13651219      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804841      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137412621                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.549710                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276775                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009292                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507598162                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164972806                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133593746                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138689396                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153368                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1831317                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          693                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141564                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          554                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3785093                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6421497                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       282883                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144755365                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13982917                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851130                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17874                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        219224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12555                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          693                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149556                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2216195                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134821740                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13517003                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2590881                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321257                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19241937                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804254                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.539345                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133595891                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133593746                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79381647                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213704685                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.534432                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371455                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22298600                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943439                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227627012                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538013                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390928                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177832406     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23335547     10.25%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10835669      4.76%     93.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819179      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656643      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1546900      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534370      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095735      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2970563      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227627012                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2970563                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369421412                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293315069                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18561033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.499731                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.499731                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400043                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400043                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609592089                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184081423                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138151101                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               249973138                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18763579                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16656037                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1617018                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9828439                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9587699                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1195704                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46874                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201985378                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106205914                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18763579                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10783403                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21485145                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4946632                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2085604                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12354580                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1611629                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228877275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207392130     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          977206      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1816593      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1575500      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3175333      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3828077      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          921223      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          504607      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8686606      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228877275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075062                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.424869                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200474797                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3611584                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21451611                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22477                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3316805                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1843318                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4343                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119662521                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1328                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3316805                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200718018                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1743814                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1131665                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21221579                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       745386                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119559719                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77931                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       462096                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    157949006                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    540705920                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    540705920                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130613503                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27335483                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16510                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8262                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2311146                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20744422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3698526                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        67342                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       831766                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119109254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113121031                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        72122                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17956387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37715240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228877275                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180468621     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20305501      8.87%     87.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10396016      4.54%     92.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5992697      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6666937      2.91%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3337871      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1338697      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311358      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59577      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228877275                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209807     48.05%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        159859     36.61%     84.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67005     15.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88854991     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       899070      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8248      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19678790     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3679932      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113121031                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.452533                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             436671                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003860                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    455628130                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137082412                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110513518                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113557702                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       201992                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3440211                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        99013                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3316805                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1207358                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58531                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119125764                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5139                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20744422                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3698526                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8262                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          510                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          261                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       729404                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       974006                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1703410                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112120322                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19432819                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1000709                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23112714                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17318164                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3679895                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.448529                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110542759                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110513518                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63222923                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146184847                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.442102                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432486                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88907928                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100224716                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18903554                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16496                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1620938                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225560470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444336                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294369                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187981917     83.34%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14260703      6.32%     89.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11114178      4.93%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2199841      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2782406      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       942391      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4024277      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       889163      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1365594      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225560470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88907928                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100224716                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20903721                       # Number of memory references committed
system.switch_cpus1.commit.loads             17304208                       # Number of loads committed
system.switch_cpus1.commit.membars               8248                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15803122                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87199446                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1270526                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1365594                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           343323146                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          241573422                       # The number of ROB writes
system.switch_cpus1.timesIdled                5326958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21095863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88907928                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100224716                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88907928                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.811596                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.811596                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.355670                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.355670                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       519094190                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144238582                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126454029                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16496                       # number of misc regfile writes
system.l20.replacements                         18797                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          692538                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26989                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.660010                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            6.987482                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.382418                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5449.265409                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2732.364691                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000853                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000413                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665194                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.333541                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77990                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77990                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18776                       # number of Writeback hits
system.l20.Writeback_hits::total                18776                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77990                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77990                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77990                       # number of overall hits
system.l20.overall_hits::total                  77990                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18787                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18797                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18787                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18797                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18787                       # number of overall misses
system.l20.overall_misses::total                18797                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1832156                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3877306215                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3879138371                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1832156                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3877306215                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3879138371                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1832156                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3877306215                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3879138371                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96777                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96787                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18776                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18776                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96777                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96787                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96777                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96787                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.194127                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.194210                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.194127                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.194210                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.194127                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.194210                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 183215.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206382.403524                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206370.078789                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 183215.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206382.403524                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206370.078789                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 183215.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206382.403524                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206370.078789                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4285                       # number of writebacks
system.l20.writebacks::total                     4285                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18787                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18797                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18787                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18797                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18787                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18797                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1233762                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2751024932                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2752258694                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1233762                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2751024932                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2752258694                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1233762                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2751024932                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2752258694                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.194127                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.194210                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.194127                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.194210                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.194127                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.194210                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 123376.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146432.369830                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146420.103953                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 123376.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146432.369830                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146420.103953                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 123376.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146432.369830                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146420.103953                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12451                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          181089                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20643                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.772417                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          226.753515                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.661960                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4860.897272                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3096.687253                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027680                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000935                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.593371                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.378014                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32755                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32755                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8126                       # number of Writeback hits
system.l21.Writeback_hits::total                 8126                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32755                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32755                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32755                       # number of overall hits
system.l21.overall_hits::total                  32755                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12436                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12451                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12436                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12451                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12436                       # number of overall misses
system.l21.overall_misses::total                12451                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2835686                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2514731286                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2517566972                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2835686                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2514731286                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2517566972                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2835686                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2514731286                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2517566972                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45191                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45206                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8126                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8126                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45191                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45206                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45191                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45206                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275188                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275428                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275188                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275428                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275188                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275428                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 189045.733333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 202213.837729                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202197.973817                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 189045.733333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202213.837729                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202197.973817                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 189045.733333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202213.837729                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202197.973817                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1925                       # number of writebacks
system.l21.writebacks::total                     1925                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12436                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12451                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12436                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12451                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12436                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12451                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1931063                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1766248606                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1768179669                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1931063                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1766248606                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1768179669                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1931063                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1766248606                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1768179669                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275188                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275428                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275188                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275428                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275188                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275428                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128737.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142027.067063                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142011.056863                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128737.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142027.067063                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142011.056863                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128737.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142027.067063                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142011.056863                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.757047                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011859529                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849834.605119                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.757047                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015636                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876213                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11851879                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11851879                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11851879                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11851879                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11851879                       # number of overall hits
system.cpu0.icache.overall_hits::total       11851879                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2110570                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2110570                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2110570                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2110570                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2110570                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2110570                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11851890                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11851890                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11851890                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11851890                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11851890                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11851890                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       191870                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       191870                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       191870                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       191870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       191870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       191870                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1915156                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1915156                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1915156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1915156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1915156                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1915156                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 191515.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 191515.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 191515.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 191515.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 191515.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 191515.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96777                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190995971                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97033                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1968.360980                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589739                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410261                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916366                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083634                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10410771                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10410771                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677242                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17385                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17385                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088013                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088013                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088013                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088013                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400334                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400334                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400404                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400404                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400404                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400404                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  40711216653                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40711216653                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9272639                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9272639                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  40720489292                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  40720489292                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  40720489292                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  40720489292                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10811105                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10811105                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18488417                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18488417                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18488417                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18488417                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037030                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037030                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021657                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021657                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021657                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021657                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 101693.127871                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 101693.127871                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 132466.271429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 132466.271429                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 101698.507737                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101698.507737                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 101698.507737                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101698.507737                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18776                       # number of writebacks
system.cpu0.dcache.writebacks::total            18776                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303557                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303557                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303627                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303627                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303627                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303627                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96777                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96777                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96777                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96777                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96777                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9213354801                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9213354801                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9213354801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9213354801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9213354801                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9213354801                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008952                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005234                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005234                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005234                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005234                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95201.905422                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95201.905422                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95201.905422                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95201.905422                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95201.905422                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95201.905422                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.882457                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926897696                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1710143.350554                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.882457                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023850                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868401                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12354562                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12354562                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12354562                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12354562                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12354562                       # number of overall hits
system.cpu1.icache.overall_hits::total       12354562                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3518679                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3518679                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3518679                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3518679                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3518679                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3518679                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12354580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12354580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12354580                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12354580                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12354580                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12354580                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 195482.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 195482.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 195482.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 195482.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 195482.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 195482.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2960186                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2960186                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2960186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2960186                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2960186                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2960186                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197345.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 197345.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 197345.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 197345.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 197345.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 197345.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45191                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227655832                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45447                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5009.259841                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.422930                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.577070                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.814152                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.185848                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17727586                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17727586                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3582968                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3582968                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8262                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8262                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8248                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8248                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21310554                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21310554                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21310554                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21310554                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166722                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166722                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       166722                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        166722                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       166722                       # number of overall misses
system.cpu1.dcache.overall_misses::total       166722                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20170524010                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20170524010                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20170524010                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20170524010                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20170524010                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20170524010                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17894308                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17894308                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3582968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3582968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8248                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8248                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21477276                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21477276                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21477276                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21477276                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009317                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009317                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007763                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007763                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007763                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007763                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120982.977711                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120982.977711                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120982.977711                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120982.977711                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120982.977711                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120982.977711                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8126                       # number of writebacks
system.cpu1.dcache.writebacks::total             8126                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       121531                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       121531                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       121531                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       121531                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       121531                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       121531                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45191                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45191                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45191                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45191                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45191                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4751674836                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4751674836                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4751674836                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4751674836                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4751674836                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4751674836                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105146.485716                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105146.485716                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 105146.485716                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105146.485716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 105146.485716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105146.485716                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
