Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec  2 13:34:51 2023
| Host         : xjh-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.069        0.000                      0                   80        0.132        0.000                      0                   80        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.069        0.000                      0                   80        0.132        0.000                      0                   80        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.069ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.773ns (40.632%)  route 1.129ns (59.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.889     5.487    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X6Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.478     5.965 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[48]/Q
                         net (fo=1, routed)           1.129     7.095    craft_encrypt_inst/craft_key_register_inst/key_registers[48]
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.295     7.390 r  craft_encrypt_inst/craft_key_register_inst/key_registers[4]_i_1/O
                         net (fo=1, routed)           0.000     7.390    craft_encrypt_inst/craft_key_register_inst/key_registers[4]_i_1_n_0
    SLICE_X7Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.761    15.178    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[4]/C
                         clock pessimism              0.286    15.463    
                         clock uncertainty           -0.035    15.428    
    SLICE_X7Y2           FDRE (Setup_fdre_C_D)        0.031    15.459    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[4]
  -------------------------------------------------------------------
                         required time                         15.459    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  8.069    

Slack (MET) :             8.176ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.718ns (40.957%)  route 1.035ns (59.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.890     5.488    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.419     5.907 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[50]/Q
                         net (fo=1, routed)           1.035     6.942    craft_encrypt_inst/craft_key_register_inst/key_registers[50]
    SLICE_X10Y2          LUT3 (Prop_lut3_I2_O)        0.299     7.241 r  craft_encrypt_inst/craft_key_register_inst/key_registers[6]_i_1/O
                         net (fo=1, routed)           0.000     7.241    craft_encrypt_inst/craft_key_register_inst/key_registers[6]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.685    15.102    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X10Y2          FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[6]/C
                         clock pessimism              0.270    15.371    
                         clock uncertainty           -0.035    15.336    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.081    15.417    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[6]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  8.176    

Slack (MET) :             8.221ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.773ns (44.223%)  route 0.975ns (55.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.889     5.487    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X6Y5           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.478     5.965 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[58]/Q
                         net (fo=1, routed)           0.975     6.940    craft_encrypt_inst/craft_key_register_inst/key_registers[58]
    SLICE_X4Y3           LUT3 (Prop_lut3_I2_O)        0.295     7.235 r  craft_encrypt_inst/craft_key_register_inst/key_registers[14]_i_1/O
                         net (fo=1, routed)           0.000     7.235    craft_encrypt_inst/craft_key_register_inst/key_registers[14]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.760    15.177    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X4Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[14]/C
                         clock pessimism              0.286    15.462    
                         clock uncertainty           -0.035    15.427    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.029    15.456    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[14]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  8.221    

Slack (MET) :             8.238ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.718ns (41.467%)  route 1.014ns (58.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.889     5.487    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X5Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     5.906 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[60]/Q
                         net (fo=2, routed)           1.014     6.920    craft_encrypt_inst/craft_key_register_inst/out[0]
    SLICE_X5Y2           LUT3 (Prop_lut3_I2_O)        0.299     7.219 r  craft_encrypt_inst/craft_key_register_inst/key_registers[0]_i_1/O
                         net (fo=1, routed)           0.000     7.219    craft_encrypt_inst/craft_key_register_inst/key_registers[0]_i_1_n_0
    SLICE_X5Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.761    15.178    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X5Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
                         clock pessimism              0.286    15.463    
                         clock uncertainty           -0.035    15.428    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)        0.029    15.457    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]
  -------------------------------------------------------------------
                         required time                         15.457    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  8.238    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.773ns (42.126%)  route 1.062ns (57.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.813     5.411    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.478     5.889 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[56]/Q
                         net (fo=1, routed)           1.062     6.951    craft_encrypt_inst/craft_key_register_inst/key_registers[56]
    SLICE_X6Y6           LUT3 (Prop_lut3_I2_O)        0.295     7.246 r  craft_encrypt_inst/craft_key_register_inst/key_registers[12]_i_1/O
                         net (fo=1, routed)           0.000     7.246    craft_encrypt_inst/craft_key_register_inst/key_registers[12]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.760    15.177    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X6Y6           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
                         clock pessimism              0.270    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)        0.077    15.488    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.243ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.773ns (47.346%)  route 0.860ns (52.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.890     5.488    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X6Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478     5.966 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[35]/Q
                         net (fo=1, routed)           0.860     6.826    craft_encrypt_inst/craft_key_register_inst/key_registers[35]
    SLICE_X9Y1           LUT3 (Prop_lut3_I2_O)        0.295     7.121 r  craft_encrypt_inst/craft_key_register_inst/key_registers[51]_i_1/O
                         net (fo=1, routed)           0.000     7.121    craft_encrypt_inst/craft_key_register_inst/key_registers[51]_i_1_n_0
    SLICE_X9Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.684    15.101    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]/C
                         clock pessimism              0.270    15.370    
                         clock uncertainty           -0.035    15.335    
    SLICE_X9Y1           FDRE (Setup_fdre_C_D)        0.029    15.364    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  8.243    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.773ns (43.717%)  route 0.995ns (56.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.813     5.411    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     5.889 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[54]/Q
                         net (fo=1, routed)           0.995     6.884    craft_encrypt_inst/craft_key_register_inst/key_registers[54]
    SLICE_X8Y1           LUT3 (Prop_lut3_I2_O)        0.295     7.179 r  craft_encrypt_inst/craft_key_register_inst/key_registers[10]_i_1/O
                         net (fo=1, routed)           0.000     7.179    craft_encrypt_inst/craft_key_register_inst/key_registers[10]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.684    15.101    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
                         clock pessimism              0.287    15.387    
                         clock uncertainty           -0.035    15.352    
    SLICE_X8Y1           FDRE (Setup_fdre_C_D)        0.077    15.429    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.253ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.773ns (44.272%)  route 0.973ns (55.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.814     5.412    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X10Y3          FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.478     5.890 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[39]/Q
                         net (fo=1, routed)           0.973     6.863    craft_encrypt_inst/craft_key_register_inst/key_registers[39]
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.295     7.158 r  craft_encrypt_inst/craft_key_register_inst/key_registers[55]_i_1/O
                         net (fo=1, routed)           0.000     7.158    craft_encrypt_inst/craft_key_register_inst/key_registers[55]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.683    15.100    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[55]/C
                         clock pessimism              0.270    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X8Y4           FDRE (Setup_fdre_C_D)        0.077    15.411    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[55]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  8.253    

Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.779ns (45.421%)  route 0.936ns (54.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.889     5.487    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X6Y6           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     5.965 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[29]/Q
                         net (fo=1, routed)           0.936     6.901    craft_encrypt_inst/craft_key_register_inst/key_registers[29]
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.301     7.202 r  craft_encrypt_inst/craft_key_register_inst/key_registers[45]_i_1/O
                         net (fo=1, routed)           0.000     7.202    craft_encrypt_inst/craft_key_register_inst/key_registers[45]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.760    15.177    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X4Y6           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[45]/C
                         clock pessimism              0.286    15.462    
                         clock uncertainty           -0.035    15.427    
    SLICE_X4Y6           FDRE (Setup_fdre_C_D)        0.029    15.456    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[45]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  8.254    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.715ns (42.267%)  route 0.977ns (57.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.890     5.488    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X4Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.419     5.907 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[62]/Q
                         net (fo=2, routed)           0.977     6.884    craft_encrypt_inst/craft_key_register_inst/out[2]
    SLICE_X4Y1           LUT3 (Prop_lut3_I2_O)        0.296     7.180 r  craft_encrypt_inst/craft_key_register_inst/key_registers[2]_i_1/O
                         net (fo=1, routed)           0.000     7.180    craft_encrypt_inst/craft_key_register_inst/key_registers[2]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.761    15.178    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X4Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[2]/C
                         clock pessimism              0.286    15.463    
                         clock uncertainty           -0.035    15.428    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)        0.029    15.457    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[2]
  -------------------------------------------------------------------
                         required time                         15.457    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                  8.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.665     1.587    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X7Y5           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.728 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[42]/Q
                         net (fo=1, routed)           0.087     1.815    craft_encrypt_inst/craft_key_register_inst/key_registers[42]
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.048     1.863 r  craft_encrypt_inst/craft_key_register_inst/key_registers[58]_i_1/O
                         net (fo=1, routed)           0.000     1.863    craft_encrypt_inst/craft_key_register_inst/key_registers[58]_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.941     2.108    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X6Y5           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[58]/C
                         clock pessimism             -0.508     1.600    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.131     1.731    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.665     1.587    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X5Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     1.728 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[59]/Q
                         net (fo=1, routed)           0.097     1.825    craft_encrypt_inst/craft_key_register_inst/key_registers[59]
    SLICE_X4Y3           LUT3 (Prop_lut3_I2_O)        0.048     1.873 r  craft_encrypt_inst/craft_key_register_inst/key_registers[15]_i_1/O
                         net (fo=1, routed)           0.000     1.873    craft_encrypt_inst/craft_key_register_inst/key_registers[15]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.941     2.108    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X4Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[15]/C
                         clock pessimism             -0.508     1.600    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.107     1.707    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.666     1.588    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X4Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     1.729 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[2]/Q
                         net (fo=1, routed)           0.086     1.815    craft_encrypt_inst/craft_key_register_inst/key_registers[2]
    SLICE_X5Y1           LUT3 (Prop_lut3_I2_O)        0.045     1.860 r  craft_encrypt_inst/craft_key_register_inst/key_registers[18]_i_1/O
                         net (fo=1, routed)           0.000     1.860    craft_encrypt_inst/craft_key_register_inst/key_registers[18]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.942     2.109    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X5Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[18]/C
                         clock pessimism             -0.508     1.601    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.091     1.692    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.840%)  route 0.149ns (44.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.638     1.560    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y1           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.701 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[51]/Q
                         net (fo=1, routed)           0.149     1.851    craft_encrypt_inst/craft_key_register_inst/key_registers[51]
    SLICE_X10Y2          LUT3 (Prop_lut3_I2_O)        0.048     1.899 r  craft_encrypt_inst/craft_key_register_inst/key_registers[7]_i_1/O
                         net (fo=1, routed)           0.000     1.899    craft_encrypt_inst/craft_key_register_inst/key_registers[7]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.914     2.081    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X10Y2          FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[7]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.131     1.729    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.637     1.559    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.723 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[53]/Q
                         net (fo=1, routed)           0.082     1.805    craft_encrypt_inst/craft_key_register_inst/key_registers[53]
    SLICE_X9Y3           LUT3 (Prop_lut3_I2_O)        0.048     1.853 r  craft_encrypt_inst/craft_key_register_inst/key_registers[9]_i_1/O
                         net (fo=1, routed)           0.000     1.853    craft_encrypt_inst/craft_key_register_inst/key_registers[9]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.913     2.080    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y3           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[9]/C
                         clock pessimism             -0.508     1.572    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.107     1.679    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_state_register_inst/state_registers_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_mix_columns_inst/r0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.667     1.589    craft_encrypt_inst/craft_state_register_inst/clk
    SLICE_X1Y2           FDRE                                         r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.730 r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[62]/Q
                         net (fo=2, routed)           0.111     1.841    craft_encrypt_inst/craft_mix_columns_inst/in[2]
    SLICE_X2Y2           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.943     2.110    craft_encrypt_inst/craft_mix_columns_inst/clk
    SLICE_X2Y2           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[2]/C
                         clock pessimism             -0.505     1.605    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.052     1.657    craft_encrypt_inst/craft_mix_columns_inst/r0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.638     1.560    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X8Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.724 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[20]/Q
                         net (fo=1, routed)           0.082     1.806    craft_encrypt_inst/craft_key_register_inst/key_registers[20]
    SLICE_X9Y2           LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  craft_encrypt_inst/craft_key_register_inst/key_registers[36]_i_1/O
                         net (fo=1, routed)           0.000     1.851    craft_encrypt_inst/craft_key_register_inst/key_registers[36]_i_1_n_0
    SLICE_X9Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.914     2.081    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y2           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[36]/C
                         clock pessimism             -0.508     1.573    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.091     1.664    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_state_register_inst/state_registers_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_mix_columns_inst/r0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.534%)  route 0.169ns (54.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.667     1.589    craft_encrypt_inst/craft_state_register_inst/clk
    SLICE_X1Y1           FDRE                                         r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     1.730 r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[60]/Q
                         net (fo=2, routed)           0.169     1.899    craft_encrypt_inst/craft_mix_columns_inst/in[0]
    SLICE_X5Y1           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.942     2.109    craft_encrypt_inst/craft_mix_columns_inst/clk
    SLICE_X5Y1           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[0]/C
                         clock pessimism             -0.483     1.626    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.066     1.692    craft_encrypt_inst/craft_mix_columns_inst/r0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_key_register_inst/key_registers_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_key_register_inst/key_registers_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.203%)  route 0.111ns (32.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.637     1.559    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y4           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.128     1.687 r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[25]/Q
                         net (fo=1, routed)           0.111     1.798    craft_encrypt_inst/craft_key_register_inst/key_registers[25]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.099     1.897 r  craft_encrypt_inst/craft_key_register_inst/key_registers[41]_i_1/O
                         net (fo=1, routed)           0.000     1.897    craft_encrypt_inst/craft_key_register_inst/key_registers[41]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.913     2.080    craft_encrypt_inst/craft_key_register_inst/clk
    SLICE_X9Y5           FDRE                                         r  craft_encrypt_inst/craft_key_register_inst/key_registers_reg[41]/C
                         clock pessimism             -0.505     1.575    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.091     1.666    craft_encrypt_inst/craft_key_register_inst/key_registers_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_state_register_inst/state_registers_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_mix_columns_inst/r0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.929%)  route 0.173ns (55.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.666     1.588    craft_encrypt_inst/craft_state_register_inst/clk
    SLICE_X0Y4           FDRE                                         r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.729 r  craft_encrypt_inst/craft_state_register_inst/state_registers_reg[61]/Q
                         net (fo=2, routed)           0.173     1.902    craft_encrypt_inst/craft_mix_columns_inst/in[1]
    SLICE_X3Y2           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.943     2.110    craft_encrypt_inst/craft_mix_columns_inst/clk
    SLICE_X3Y2           FDRE                                         r  craft_encrypt_inst/craft_mix_columns_inst/r0_reg[1]/C
                         clock pessimism             -0.505     1.605    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.066     1.671    craft_encrypt_inst/craft_mix_columns_inst/r0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y2     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y1     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y1     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y3     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y3     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y2     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y2     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y1     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y1     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y1     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y1     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y2     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y1     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y1     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y1     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y1     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     craft_encrypt_inst/craft_key_register_inst/key_registers_reg[13]/C



