initSidebarItems({"mod":[["ahbenr","AHB Peripheral Clock enable register (RCC_AHBENR)"],["apb1enr","APB1 peripheral clock enable register (RCC_APB1ENR)"],["apb1rstr","APB1 peripheral reset register (RCC_APB1RSTR)"],["apb2enr","APB2 peripheral clock enable register (RCC_APB2ENR)"],["apb2rstr","APB2 peripheral reset register (RCC_APB2RSTR)"],["bdcr","Backup domain control register (RCC_BDCR)"],["cfgr","Clock configuration register (RCC_CFGR)"],["cir","Clock interrupt register (RCC_CIR)"],["cr","Clock control register"],["csr","Control/status register (RCC_CSR)"]],"struct":[["RegisterBlock","Register block"]],"type":[["AHBENR","AHB Peripheral Clock enable register (RCC_AHBENR)"],["APB1ENR","APB1 peripheral clock enable register (RCC_APB1ENR)"],["APB1RSTR","APB1 peripheral reset register (RCC_APB1RSTR)"],["APB2ENR","APB2 peripheral clock enable register (RCC_APB2ENR)"],["APB2RSTR","APB2 peripheral reset register (RCC_APB2RSTR)"],["BDCR","Backup domain control register (RCC_BDCR)"],["CFGR","Clock configuration register (RCC_CFGR)"],["CIR","Clock interrupt register (RCC_CIR)"],["CR","Clock control register"],["CSR","Control/status register (RCC_CSR)"]]});