*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/student/ksawosz/VDIC
INFO: Auto-config - VLOG: /home/student/ksawosz/VDIC
INFO: Auto-config - VHDL: /home/student/ksawosz/VDIC
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/ksawosz/VDIC/.dvt/default.build
    -f /home/student/ksawosz/VDIC/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/ksawosz/VDIC/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [456 ms] ***
*** Start VHDL build ***
Total number of lines [0]
Performing post full build step 1 (VHDL - RU) [5 ms] ...
*** Done VHDL build [586 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/ksawosz/VDIC/lab01example/tb/tinyalu_tb.sv ...
Done /home/student/ksawosz/VDIC/lab01example/tb/tinyalu_tb.sv [269 ms, 274 lines, SystemVerilog_2012] ...
Loading (2) /home/student/ksawosz/VDIC/lab02example/tb/tinyalu_tb.sv ...
Done /home/student/ksawosz/VDIC/lab02example/tb/tinyalu_tb.sv [43 ms, 412 lines, SystemVerilog_2012] ...
Loading (3) /home/student/ksawosz/VDIC/common/simple_uart_switch.sv ...
Done /home/student/ksawosz/VDIC/common/simple_uart_switch.sv [3 ms, 175 lines, SystemVerilog_2012] ...
Loading (4) /home/student/ksawosz/VDIC/common/tinyalu/three_cycle.sv ...
Done /home/student/ksawosz/VDIC/common/tinyalu/three_cycle.sv [4 ms, 49 lines, SystemVerilog_2012] ...
Loading (5) /home/student/ksawosz/VDIC/lab01/tb/simple_uart_switch_tb.sv ...
Done /home/student/ksawosz/VDIC/lab01/tb/simple_uart_switch_tb.sv [29 ms, 327 lines, SystemVerilog_2012] ...
Loading (6) /home/student/ksawosz/VDIC/lab02/tb/simple_uart_switch_tb.sv ...
Done /home/student/ksawosz/VDIC/lab02/tb/simple_uart_switch_tb.sv [36 ms, 477 lines, SystemVerilog_2012] ...
Loading (7) /home/student/ksawosz/VDIC/common/tinyalu/tinyalu_pkg.sv ...
Done /home/student/ksawosz/VDIC/common/tinyalu/tinyalu_pkg.sv [2 ms, 29 lines, SystemVerilog_2012] ...
Loading (8) /home/student/ksawosz/VDIC/common/tinyalu/tinyalu.sv ...
Done /home/student/ksawosz/VDIC/common/tinyalu/tinyalu.sv [4 ms, 70 lines, SystemVerilog_2012] ...
Loading (9) /home/student/ksawosz/VDIC/common/tinyalu/single_cycle.sv ...
Done /home/student/ksawosz/VDIC/common/tinyalu/single_cycle.sv [3 ms, 58 lines, SystemVerilog_2012] ...
*** Done invocation #1 [193 ms] ***
*** Total number of lines [1 871] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [2 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [474 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [5 ms] ...
Performing mixed post full build step (VHDL - RT) [101 ms] ...
Performing mixed post full build step (VHDL - RD) [4 ms] ...
Performing mixed post full build step (VHDL - FSC) [101 ms] ...
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [313 ms] ...
Performing mixed post full build step (MIXED - UNEL) [202 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.top' is not elaborated
    at line 21 in /home/student/ksawosz/VDIC/lab02example/tb/tinyalu_tb.sv [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'start_prev' in sequential logic (use non-blocking assignment)
    at line 380 in /home/student/ksawosz/VDIC/lab02example/tb/tinyalu_tb.sv [compile index 2]
*** Warning: ASSIGNMENT_BLOCKING: Blocking assignment of 'test_result' in sequential logic (use non-blocking assignment)
    at line 403 in /home/student/ksawosz/VDIC/lab02example/tb/tinyalu_tb.sv [compile index 2]
*** Warning: UNELABORATED_MODULE: Module 'work.top' is not elaborated
    at line 21 in /home/student/ksawosz/VDIC/lab01/tb/simple_uart_switch_tb.sv [compile index 5]
*** Warning: UNELABORATED_MODULE: Module 'work.top' is not elaborated
    at line 21 in /home/student/ksawosz/VDIC/lab02/tb/simple_uart_switch_tb.sv [compile index 6]
*** Warning: UNELABORATED_MODULE: Module 'work.simple_switch_uart' is not elaborated
    at line 25 in /home/student/ksawosz/VDIC/common/simple_uart_switch.sv [compile index 3]
Performing mixed post full build step (VHDL - ELPC) [0 ms] ...
Performing mixed post full build step (VHDL - US) [0 ms] ...
Performing mixed post full build step (VHDL - USBD) [51 ms] ...
Performing mixed post full build step (VLOG - RD) [11 ms] ...
Performing mixed post full build step (VLOG - FSC) [51 ms] ...
Performing mixed post full build step (VLOG - EV) [51 ms] ...
Performing mixed post full build step (VLOG - ELPC) [2 ms] ...
Performing mixed post full build step (VLOG - US) [50 ms] ...
*** Warning: DUPLICATE_MODULE: Duplicate module 'top', already declared
    at line 21 in /home/student/ksawosz/VDIC/lab01example/tb/tinyalu_tb.sv
    at line 21 in /home/student/ksawosz/VDIC/lab02example/tb/tinyalu_tb.sv [compile index 2]
*** Warning: DUPLICATE_MODULE: Duplicate module 'top', already declared
    at line 21 in /home/student/ksawosz/VDIC/lab01example/tb/tinyalu_tb.sv
    at line 21 in /home/student/ksawosz/VDIC/lab01/tb/simple_uart_switch_tb.sv [compile index 5]
*** Warning: DUPLICATE_MODULE: Duplicate module 'top', already declared
    at line 21 in /home/student/ksawosz/VDIC/lab01example/tb/tinyalu_tb.sv
    at line 21 in /home/student/ksawosz/VDIC/lab02/tb/simple_uart_switch_tb.sv [compile index 6]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 370 in /home/student/ksawosz/VDIC/lab02example/tb/tinyalu_tb.sv [compile index 2]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 387 in /home/student/ksawosz/VDIC/lab02example/tb/tinyalu_tb.sv [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'err_packet' is never read
    at line 56 in /home/student/ksawosz/VDIC/lab02/tb/simple_uart_switch_tb.sv [compile index 6]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 26 in /home/student/ksawosz/VDIC/common/simple_uart_switch.sv [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst_n' is never used
    at line 27 in /home/student/ksawosz/VDIC/common/simple_uart_switch.sv [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'prog' is never used
    at line 28 in /home/student/ksawosz/VDIC/common/simple_uart_switch.sv [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'sin' is never used
    at line 29 in /home/student/ksawosz/VDIC/common/simple_uart_switch.sv [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'sout0' is never used
    at line 30 in /home/student/ksawosz/VDIC/common/simple_uart_switch.sv [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'sout1' is never used
    at line 31 in /home/student/ksawosz/VDIC/common/simple_uart_switch.sv [compile index 3]
*** Warning: PARAMETER_NEVER_USED: Parameter 'CLKS_PER_BIT' is never used
    at line 34 in /home/student/ksawosz/VDIC/common/simple_uart_switch.sv [compile index 3]
*** Done mixed mode extension build [956 ms] ***
*** Total build time [2s.480ms] ***
