// Seed: 1784795852
module module_0 #(
    parameter id_10 = 32'd66
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  inout wire _id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_11;
  ;
  wire [id_10 : 1] id_12;
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    id_1,
    id_2
);
  inout wire id_2;
  output logic [7:0] id_1;
  parameter id_3 = 1;
  assign id_1[(id_3)] = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
