vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/sim/bd_6e42_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_2/sim/design_1_axi_smc_2.vhd" \
"../../../bd/design_1/ipshared/56bd/hdl/my_axi_stream_master_v3_0_M00_AXIS.vhd" \
"../../../bd/design_1/ipshared/56bd/hdl/my_debounce.vhd" \
"../../../bd/design_1/ipshared/56bd/hdl/my_axi_stream_master_v3_0.vhd" \
"../../../bd/design_1/ip/design_1_my_axi_stream_master_0_4/sim/design_1_my_axi_stream_master_0_4.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
