// Seed: 3000330316
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6
);
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    output wire id_5,
    output tri id_6,
    input wor id_7,
    output tri1 id_8,
    output supply1 id_9,
    input uwire id_10,
    output wor id_11
    , id_13
);
  wor id_14;
  assign id_1 = id_7;
  wand id_15;
  module_0(
      id_8, id_3, id_11, id_4, id_4, id_2, id_7
  );
  assign id_8  = 1;
  assign id_2  = ~id_10;
  assign id_13 = (id_14);
  or (id_2, id_15, id_4, id_14, id_13, id_3, id_10);
  wire id_16;
  tri0 id_17 = id_13 - id_14;
  assign id_15 = 1'b0;
endmodule
