#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13e019d30 .scope module, "L1_cache" "L1_cache" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 32 "cpu_data_in";
    .port_info 4 /OUTPUT 32 "cpu_data_out";
    .port_info 5 /INPUT 1 "cpu_read";
    .port_info 6 /INPUT 1 "cpu_write";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 1 "cpu_hit";
    .port_info 9 /OUTPUT 32 "l2_cache_addr";
    .port_info 10 /OUTPUT 32 "l2_cache_data_out";
    .port_info 11 /INPUT 32 "l2_cache_data_in";
    .port_info 12 /OUTPUT 1 "l2_cache_read";
    .port_info 13 /OUTPUT 1 "l2_cache_write";
    .port_info 14 /INPUT 1 "l2_cache_ready";
    .port_info 15 /INPUT 1 "l2_cache_hit";
P_0x13e01fbe0 .param/l "ADDR_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0x13e01fc20 .param/l "ALLOCATE" 1 2 45, C4<11>;
P_0x13e01fc60 .param/l "BLOCK_SIZE" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x13e01fca0 .param/l "BYTE_OFFSET_WIDTH" 1 2 32, +C4<00000000000000000000000000000100>;
P_0x13e01fce0 .param/l "CACHE_SIZE" 0 2 4, +C4<00000000000000000000010000000000>;
P_0x13e01fd20 .param/l "COMPARE_TAG" 1 2 43, C4<01>;
P_0x13e01fd60 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
P_0x13e01fda0 .param/l "IDLE" 1 2 42, C4<00>;
P_0x13e01fde0 .param/l "INDEX_WIDTH" 1 2 31, +C4<00000000000000000000000000000100>;
P_0x13e01fe20 .param/l "NUM_BLOCKS" 1 2 29, +C4<00000000000000000000000001000000>;
P_0x13e01fe60 .param/l "NUM_SETS" 1 2 30, +C4<00000000000000000000000000010000>;
P_0x13e01fea0 .param/l "NUM_WAYS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x13e01fee0 .param/l "TAG_WIDTH" 1 2 33, +C4<0000000000000000000000000000011000>;
P_0x13e01ff20 .param/l "WRITE_BACK" 1 2 44, C4<10>;
v0x13e01a320_0 .net "byte_offset", 3 0, L_0x13e030a70;  1 drivers
o0x130008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e02f670_0 .net "clk", 0 0, o0x130008040;  0 drivers
o0x130008070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e02f710_0 .net "cpu_addr", 31 0, o0x130008070;  0 drivers
o0x1300080a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e02f7b0_0 .net "cpu_data_in", 31 0, o0x1300080a0;  0 drivers
v0x13e02f860_0 .var "cpu_data_out", 31 0;
v0x13e02f950_0 .var "cpu_hit", 0 0;
o0x130008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e02f9f0_0 .net "cpu_read", 0 0, o0x130008130;  0 drivers
v0x13e02fa90_0 .var "cpu_ready", 0 0;
o0x130008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e02fb30_0 .net "cpu_write", 0 0, o0x130008190;  0 drivers
v0x13e02fc40 .array "data", 63 0, 31 0;
v0x13e02fcd0_0 .var "hit", 0 0;
v0x13e02fd70_0 .var/i "i", 31 0;
v0x13e02fe20_0 .net "index", 3 0, L_0x13e0309b0;  1 drivers
v0x13e02fed0_0 .var "l2_cache_addr", 31 0;
o0x130008280 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e02ff80_0 .net "l2_cache_data_in", 31 0, o0x130008280;  0 drivers
v0x13e030030_0 .var "l2_cache_data_out", 31 0;
o0x1300082e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e0300e0_0 .net "l2_cache_hit", 0 0, o0x1300082e0;  0 drivers
v0x13e030270_0 .var "l2_cache_read", 0 0;
o0x130008340 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e030300_0 .net "l2_cache_ready", 0 0, o0x130008340;  0 drivers
v0x13e030390_0 .var "l2_cache_write", 0 0;
v0x13e030420_0 .var "next_state", 1 0;
o0x1300083d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e0304d0_0 .net "rst_n", 0 0, o0x1300083d0;  0 drivers
v0x13e030570_0 .var "state", 1 0;
v0x13e030620_0 .net "tag", 23 0, L_0x13e030b10;  1 drivers
v0x13e0306d0 .array "tags", 63 0, 23 0;
v0x13e030770_0 .var "updated", 0 0;
v0x13e030810 .array "valid", 0 15, 3 0;
E_0x13e0066a0/0 .event negedge, v0x13e0304d0_0;
E_0x13e0066a0/1 .event posedge, v0x13e02f670_0;
E_0x13e0066a0 .event/or E_0x13e0066a0/0, E_0x13e0066a0/1;
E_0x13e009500/0 .event anyedge, v0x13e030570_0, v0x13e02f9f0_0, v0x13e02fb30_0, v0x13e02fcd0_0;
E_0x13e009500/1 .event anyedge, v0x13e0300e0_0, v0x13e030300_0;
E_0x13e009500 .event/or E_0x13e009500/0, E_0x13e009500/1;
L_0x13e0309b0 .part o0x130008070, 4, 4;
L_0x13e030a70 .part o0x130008070, 0, 4;
L_0x13e030b10 .part o0x130008070, 8, 24;
    .scope S_0x13e019d30;
T_0 ;
    %wait E_0x13e0066a0;
    %load/vec4 v0x13e0304d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13e030570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13e030420_0;
    %assign/vec4 v0x13e030570_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13e019d30;
T_1 ;
    %wait E_0x13e009500;
    %load/vec4 v0x13e030570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13e030420_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x13e02f9f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.7, 8;
    %load/vec4 v0x13e02fb30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.7;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13e030420_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13e030420_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x13e02fcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13e030420_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x13e0300e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13e030420_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13e030420_0, 0, 2;
T_1.11 ;
T_1.9 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x13e030300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13e030420_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13e030420_0, 0, 2;
T_1.13 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13e019d30;
T_2 ;
    %wait E_0x13e0066a0;
    %load/vec4 v0x13e0304d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e02fa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e02f950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e030270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e030390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e02fed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e030030_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13e030570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e02fa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e02f950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e030270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e030390_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e02fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e02fd70_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x13e02fd70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x13e02fe20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13e030810, 4;
    %load/vec4 v0x13e02fd70_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x13e02fe20_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x13e02fd70_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13e0306d0, 4;
    %load/vec4 v0x13e030620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e02fcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e02f950_0, 0;
    %load/vec4 v0x13e02fe20_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x13e02fd70_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13e02fc40, 4;
    %assign/vec4 v0x13e02f860_0, 0;
T_2.8 ;
    %load/vec4 v0x13e02fd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e02fd70_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %load/vec4 v0x13e02fcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e02fa90_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x13e02f710_0;
    %assign/vec4 v0x13e02fed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e030270_0, 0;
T_2.12 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e030770_0, 0, 1;
    %load/vec4 v0x13e030300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e02fd70_0, 0, 32;
T_2.15 ;
    %load/vec4 v0x13e02fd70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.16, 5;
    %load/vec4 v0x13e02fe20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13e030810, 4;
    %load/vec4 v0x13e02fd70_0;
    %part/s 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x13e030770_0;
    %nor/r;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x13e030620_0;
    %load/vec4 v0x13e02fe20_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x13e02fd70_0;
    %pad/s 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e0306d0, 0, 4;
    %load/vec4 v0x13e02ff80_0;
    %load/vec4 v0x13e02fe20_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x13e02fd70_0;
    %pad/s 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e02fc40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13e02fe20_0;
    %pad/u 6;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/getv/s 5, v0x13e02fd70_0;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x13e030810, 5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e030770_0, 0, 1;
T_2.17 ;
    %load/vec4 v0x13e02fd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e02fd70_0, 0, 32;
    %jmp T_2.15;
T_2.16 ;
    %load/vec4 v0x13e030770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x13e030620_0;
    %load/vec4 v0x13e02fe20_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e0306d0, 0, 4;
    %load/vec4 v0x13e02ff80_0;
    %load/vec4 v0x13e02fe20_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e02fc40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13e02fe20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e030810, 0, 4;
T_2.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e02fa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e02f950_0, 0;
T_2.13 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "l1_cache.v";
