Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Sep 30 21:08:11 2025
| Host         : Emanuel running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         64          
LUTAR-1    Warning           LUT drives async reset alert                                      3           
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-10  Warning           Missing property on synchronizer                                  1           
TIMING-16  Warning           Large setup violation                                             32          
TIMING-18  Warning           Missing input or output delay                                     3           
TIMING-23  Warning           Combinational loop found                                          8           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (2280)
8. checking generated_clocks (0)
9. checking loops (8)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2280)
---------------------------------
 There are 2280 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (8)
---------------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.805      -73.605                     32                 6913        0.037        0.000                      0                 6913        3.000        0.000                       0                  2672  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                              ------------       ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                            {0.000 16.666}     33.333          30.000          
  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {0.000 33.333}     66.666          15.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                         {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                                                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0_1                                                                  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0_1                                                                  {0.000 5.000}      10.000          100.000         
sys_clock                                                                                          {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                                                                    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0                                                                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                                  9.213        0.000                      0                  436        0.122        0.000                      0                  436       15.686        0.000                       0                   287  
  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O       58.168        0.000                      0                   88        0.263        0.000                      0                   88       32.833        0.000                       0                    99  
sys_clk_pin                                                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1                                                                       -2.804      -73.577                     32                 6148        0.111        0.000                      0                 6148        3.750        0.000                       0                  2282  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                         -2.805      -73.605                     32                 6148        0.111        0.000                      0                 6148        3.750        0.000                       0                  2282  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       -2.805      -73.605                     32                 6148        0.037        0.000                      0                 6148  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         -2.805      -73.605                     32                 6148        0.037        0.000                      0                 6148  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0          1.947        0.000                      0                  241        1.022        0.000                      0                  241  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          1.947        0.000                      0                  241        0.947        0.000                      0                  241  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        1.947        0.000                      0                  241        0.947        0.000                      0                  241  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1        1.948        0.000                      0                  241        1.022        0.000                      0                  241  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                       From Clock                                                                                       To Clock                                                                                       
----------                                                                                       ----------                                                                                       --------                                                                                       
(none)                                                                                                                                                                                            clk_out1_design_1_clk_wiz_0_0                                                                    
(none)                                                                                           clk_out1_design_1_clk_wiz_0_0                                                                    clk_out1_design_1_clk_wiz_0_0                                                                    
(none)                                                                                           clk_out1_design_1_clk_wiz_0_0_1                                                                  clk_out1_design_1_clk_wiz_0_0                                                                    
(none)                                                                                           design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  clk_out1_design_1_clk_wiz_0_0                                                                    
(none)                                                                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          clk_out1_design_1_clk_wiz_0_0                                                                    
(none)                                                                                                                                                                                            clk_out1_design_1_clk_wiz_0_0_1                                                                  
(none)                                                                                           clk_out1_design_1_clk_wiz_0_0                                                                    clk_out1_design_1_clk_wiz_0_0_1                                                                  
(none)                                                                                           clk_out1_design_1_clk_wiz_0_0_1                                                                  clk_out1_design_1_clk_wiz_0_0_1                                                                  
(none)                                                                                           design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  clk_out1_design_1_clk_wiz_0_0_1                                                                  
(none)                                                                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          clk_out1_design_1_clk_wiz_0_0_1                                                                  
(none)                                                                                           clk_out1_design_1_clk_wiz_0_0                                                                    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                           clk_out1_design_1_clk_wiz_0_0_1                                                                  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                                                                                                                            design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                           clk_out1_design_1_clk_wiz_0_0                                                                    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                           clk_out1_design_1_clk_wiz_0_0_1                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                           design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                           design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                               From Clock                                               To Clock                                               
----------                                               ----------                                               --------                                               
(none)                                                   clk_out1_design_1_clk_wiz_0_0                                                                                     
(none)                                                   clk_out1_design_1_clk_wiz_0_0_1                                                                                   
(none)                                                                                                            clk_out1_design_1_clk_wiz_0_0                            
(none)                                                                                                            clk_out1_design_1_clk_wiz_0_0_1                          
(none)                                                                                                            design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.213ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        7.554ns  (logic 2.047ns (27.100%)  route 5.507ns (72.900%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.451 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.019    21.392    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.152    21.544 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.678    22.222    <hidden>
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.360    22.582 f  <hidden>
                         net (fo=1, routed)           0.266    22.848    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.332    23.180 f  <hidden>
                         net (fo=1, routed)           0.442    23.622    <hidden>
    SLICE_X35Y38         LUT4 (Prop_lut4_I2_O)        0.124    23.746 r  <hidden>
                         net (fo=1, routed)           0.360    24.105    <hidden>
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.229 r  <hidden>
                         net (fo=1, routed)           0.869    25.099    <hidden>
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    25.223 r  <hidden>
                         net (fo=2, routed)           0.645    25.868    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    25.992 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3/O
                         net (fo=2, routed)           0.607    26.599    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    26.723 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=1, routed)           0.620    27.343    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I0_O)        0.124    27.467 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    27.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    34.692    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.783 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.916    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.443    36.451    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C
                         clock pessimism              0.233    36.684    
                         clock uncertainty           -0.035    36.649    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)        0.031    36.680    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]
  -------------------------------------------------------------------
                         required time                         36.680    
                         arrival time                         -27.467    
  -------------------------------------------------------------------
                         slack                                  9.213    

Slack (MET) :             10.143ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        6.525ns  (logic 1.923ns (29.470%)  route 4.602ns (70.530%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 36.227 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.019    21.392    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.152    21.544 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.678    22.222    <hidden>
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.360    22.582 f  <hidden>
                         net (fo=1, routed)           0.266    22.848    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.332    23.180 f  <hidden>
                         net (fo=1, routed)           0.442    23.622    <hidden>
    SLICE_X35Y38         LUT4 (Prop_lut4_I2_O)        0.124    23.746 r  <hidden>
                         net (fo=1, routed)           0.360    24.105    <hidden>
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.229 r  <hidden>
                         net (fo=1, routed)           0.869    25.099    <hidden>
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    25.223 r  <hidden>
                         net (fo=2, routed)           0.645    25.868    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    25.992 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3/O
                         net (fo=2, routed)           0.323    26.315    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.124    26.439 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=1, routed)           0.000    26.439    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X42Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    34.692    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.783 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    36.227    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C
                         clock pessimism              0.313    36.540    
                         clock uncertainty           -0.035    36.505    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.077    36.582    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg
  -------------------------------------------------------------------
                         required time                         36.582    
                         arrival time                         -26.439    
  -------------------------------------------------------------------
                         slack                                 10.143    

Slack (MET) :             10.541ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        6.227ns  (logic 1.799ns (28.892%)  route 4.428ns (71.108%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.453 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.019    21.392    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I1_O)        0.152    21.544 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.678    22.222    <hidden>
    SLICE_X39Y38         LUT3 (Prop_lut3_I2_O)        0.360    22.582 f  <hidden>
                         net (fo=1, routed)           0.266    22.848    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.332    23.180 f  <hidden>
                         net (fo=1, routed)           0.442    23.622    <hidden>
    SLICE_X35Y38         LUT4 (Prop_lut4_I2_O)        0.124    23.746 r  <hidden>
                         net (fo=1, routed)           0.360    24.105    <hidden>
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124    24.229 r  <hidden>
                         net (fo=1, routed)           0.869    25.099    <hidden>
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    25.223 r  <hidden>
                         net (fo=2, routed)           0.794    26.016    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I0_O)        0.124    26.140 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1/O
                         net (fo=1, routed)           0.000    26.140    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    34.692    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.783 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.916    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445    36.453    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C
                         clock pessimism              0.233    36.686    
                         clock uncertainty           -0.035    36.651    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.031    36.682    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                         -26.140    
  -------------------------------------------------------------------
                         slack                                 10.541    

Slack (MET) :             12.613ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.716ns  (logic 0.579ns (15.582%)  route 3.137ns (84.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.453 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=146, routed)         1.879    22.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.120    22.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=40, routed)          1.258    23.629    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    34.692    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.783 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.916    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445    36.453    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[30]/C
                         clock pessimism              0.233    36.686    
                         clock uncertainty           -0.035    36.651    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.408    36.243    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[30]
  -------------------------------------------------------------------
                         required time                         36.243    
                         arrival time                         -23.629    
  -------------------------------------------------------------------
                         slack                                 12.613    

Slack (MET) :             12.613ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.716ns  (logic 0.579ns (15.582%)  route 3.137ns (84.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.453 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=146, routed)         1.879    22.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.120    22.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=40, routed)          1.258    23.629    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    34.692    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.783 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.916    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445    36.453    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C
                         clock pessimism              0.233    36.686    
                         clock uncertainty           -0.035    36.651    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.408    36.243    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]
  -------------------------------------------------------------------
                         required time                         36.243    
                         arrival time                         -23.629    
  -------------------------------------------------------------------
                         slack                                 12.613    

Slack (MET) :             12.613ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.716ns  (logic 0.579ns (15.582%)  route 3.137ns (84.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.453 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=146, routed)         1.879    22.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.120    22.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=40, routed)          1.258    23.629    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    34.692    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.783 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.916    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445    36.453    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[0]/C
                         clock pessimism              0.233    36.686    
                         clock uncertainty           -0.035    36.651    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.408    36.243    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[0]
  -------------------------------------------------------------------
                         required time                         36.243    
                         arrival time                         -23.629    
  -------------------------------------------------------------------
                         slack                                 12.613    

Slack (MET) :             12.613ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.716ns  (logic 0.579ns (15.582%)  route 3.137ns (84.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.453 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=146, routed)         1.879    22.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.120    22.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=40, routed)          1.258    23.629    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    34.692    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.783 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.916    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445    36.453    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[1]/C
                         clock pessimism              0.233    36.686    
                         clock uncertainty           -0.035    36.651    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.408    36.243    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[1]
  -------------------------------------------------------------------
                         required time                         36.243    
                         arrival time                         -23.629    
  -------------------------------------------------------------------
                         slack                                 12.613    

Slack (MET) :             12.613ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.716ns  (logic 0.579ns (15.582%)  route 3.137ns (84.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.453 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=146, routed)         1.879    22.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.120    22.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=40, routed)          1.258    23.629    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    34.692    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.783 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.916    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445    36.453    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[2]/C
                         clock pessimism              0.233    36.686    
                         clock uncertainty           -0.035    36.651    
    SLICE_X47Y38         FDRE (Setup_fdre_C_CE)      -0.408    36.243    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read_reg[2]
  -------------------------------------------------------------------
                         required time                         36.243    
                         arrival time                         -23.629    
  -------------------------------------------------------------------
                         slack                                 12.613    

Slack (MET) :             12.644ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_tck_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/CE0
                            (falling edge-triggered cell BUFGCTRL clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.773ns (32.243%)  route 1.624ns (67.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X38Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_tck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.478     3.725 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_tck_reg/Q
                         net (fo=4, routed)           0.815     4.540    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_2
    SLICE_X37Y39         LUT2 (Prop_lut2_I1_O)        0.295     4.835 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.809     5.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Test_Access_Port.drck_ena
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/CE0
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    18.026    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.117 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    18.250    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
                         clock pessimism              0.233    18.483    
                         clock uncertainty           -0.035    18.448    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    18.289    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                 12.644    

Slack (MET) :             12.723ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.605ns  (logic 0.579ns (16.063%)  route 3.026ns (83.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 36.451 - 33.333 ) 
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=146, routed)         1.879    22.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.120    22.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_read[2]_i_1/O
                         net (fo=40, routed)          1.146    23.518    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2
    SLICE_X44Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    34.692    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.783 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.916    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.007 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.443    36.451    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[14]/C
                         clock pessimism              0.233    36.684    
                         clock uncertainty           -0.035    36.649    
    SLICE_X44Y36         FDRE (Setup_fdre_C_CE)      -0.408    36.241    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[14]
  -------------------------------------------------------------------
                         required time                         36.241    
                         arrival time                         -23.518    
  -------------------------------------------------------------------
                         slack                                 12.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.599     0.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.187    design_1_i/mdm_1/U0/tck
    SLICE_X51Y35         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/Q
                         net (fo=1, routed)           0.056     1.384    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[11]
    SLICE_X51Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X51Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C
                         clock pessimism             -0.374     1.187    
    SLICE_X51Y35         FDSE (Hold_fdse_C_D)         0.075     1.262    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.267%)  route 0.316ns (57.733%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X40Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[0]/Q
                         net (fo=6, routed)           0.118     1.444    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_ir
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.489 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3/O
                         net (fo=1, routed)           0.198     1.687    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.732 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000     1.732    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.829     1.617    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C
                         clock pessimism             -0.103     1.514    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092     1.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.599     0.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.187    design_1_i/mdm_1/U0/tck
    SLICE_X50Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDSE (Prop_fdse_C_Q)         0.164     1.351 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/Q
                         net (fo=1, routed)           0.052     1.403    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[23]
    SLICE_X51Y35         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X51Y35         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C
                         clock pessimism             -0.361     1.200    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.047     1.247    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.599     0.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.187    design_1_i/mdm_1/U0/tck
    SLICE_X49Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/Q
                         net (fo=1, routed)           0.119     1.447    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3_n_0
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/C
                         clock pessimism             -0.338     1.223    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.052     1.275    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.561     1.240    <hidden>
    SLICE_X33Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.381 f  <hidden>
                         net (fo=1, routed)           0.095     1.476    <hidden>
    SLICE_X31Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.521 r  <hidden>
                         net (fo=1, routed)           0.000     1.521    <hidden>
    SLICE_X31Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.830     1.618    <hidden>
    SLICE_X31Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.362     1.256    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.091     1.347    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.599     0.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.187    design_1_i/mdm_1/U0/tck
    SLICE_X51Y36         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDSE (Prop_fdse_C_Q)         0.141     1.328 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/Q
                         net (fo=1, routed)           0.116     1.444    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[26]
    SLICE_X50Y35         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X50Y35         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/C
                         clock pessimism             -0.359     1.202    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.063     1.265    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.599     0.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.187    design_1_i/mdm_1/U0/tck
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/Q
                         net (fo=1, routed)           0.112     1.440    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1_n_0
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/C
                         clock pessimism             -0.361     1.200    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.060     1.260    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.559     1.238    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.379 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[6]/Q
                         net (fo=1, routed)           0.138     1.517    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[6]
    SLICE_X42Y36         LUT2 (Prop_lut2_I0_O)        0.049     1.566 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[5]_i_1/O
                         net (fo=1, routed)           0.000     1.566    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[5]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.828     1.616    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X42Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[5]/C
                         clock pessimism             -0.365     1.251    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.131     1.382    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.599     0.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.187    design_1_i/mdm_1/U0/tck
    SLICE_X51Y35         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/Q
                         net (fo=1, routed)           0.116     1.444    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[1]
    SLICE_X50Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X50Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C
                         clock pessimism             -0.361     1.200    
    SLICE_X50Y35         FDSE (Hold_fdse_C_D)         0.059     1.259    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.624%)  route 0.111ns (37.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.599     0.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.187    design_1_i/mdm_1/U0/tck
    SLICE_X40Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/Q
                         net (fo=8, routed)           0.111     1.439    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]
    SLICE_X41Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.484 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.484    design_1_i/mdm_1/U0/plusOp[4]
    SLICE_X41Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X41Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C
                         clock pessimism             -0.361     1.200    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.092     1.292    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X38Y35   design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X38Y35   design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y42   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y42   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y42   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X40Y42   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y42   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X42Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X52Y35   design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X42Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         16.667      15.687     SLICE_X46Y38   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       58.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 1.200ns (14.749%)  route 6.936ns (85.251%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 72.146 - 66.666 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X40Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     6.602 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=6, routed)           0.735     7.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.460 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.837     8.297    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  <hidden>
                         net (fo=4, routed)           0.502     8.923    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  <hidden>
                         net (fo=6, routed)           0.756     9.804    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.928 f  <hidden>
                         net (fo=5, routed)           0.970    10.898    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.022 f  <hidden>
                         net (fo=1, routed)           0.433    11.455    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  <hidden>
                         net (fo=32, routed)          2.703    14.282    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    68.025    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.116 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    69.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370    69.930 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690    70.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.711 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434    72.146    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.545    72.691    
                         clock uncertainty           -0.035    72.655    
    SLICE_X32Y19         FDRE (Setup_fdre_C_CE)      -0.205    72.450    <hidden>
  -------------------------------------------------------------------
                         required time                         72.450    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 1.200ns (14.749%)  route 6.936ns (85.251%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 72.146 - 66.666 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X40Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     6.602 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=6, routed)           0.735     7.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.460 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.837     8.297    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  <hidden>
                         net (fo=4, routed)           0.502     8.923    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  <hidden>
                         net (fo=6, routed)           0.756     9.804    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.928 f  <hidden>
                         net (fo=5, routed)           0.970    10.898    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.022 f  <hidden>
                         net (fo=1, routed)           0.433    11.455    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  <hidden>
                         net (fo=32, routed)          2.703    14.282    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    68.025    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.116 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    69.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370    69.930 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690    70.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.711 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434    72.146    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.545    72.691    
                         clock uncertainty           -0.035    72.655    
    SLICE_X32Y19         FDRE (Setup_fdre_C_CE)      -0.205    72.450    <hidden>
  -------------------------------------------------------------------
                         required time                         72.450    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 1.200ns (14.749%)  route 6.936ns (85.251%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 72.146 - 66.666 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X40Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     6.602 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=6, routed)           0.735     7.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.460 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.837     8.297    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  <hidden>
                         net (fo=4, routed)           0.502     8.923    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  <hidden>
                         net (fo=6, routed)           0.756     9.804    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.928 f  <hidden>
                         net (fo=5, routed)           0.970    10.898    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.022 f  <hidden>
                         net (fo=1, routed)           0.433    11.455    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  <hidden>
                         net (fo=32, routed)          2.703    14.282    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    68.025    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.116 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    69.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370    69.930 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690    70.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.711 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434    72.146    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.545    72.691    
                         clock uncertainty           -0.035    72.655    
    SLICE_X32Y19         FDRE (Setup_fdre_C_CE)      -0.205    72.450    <hidden>
  -------------------------------------------------------------------
                         required time                         72.450    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 1.200ns (14.749%)  route 6.936ns (85.251%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 72.146 - 66.666 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X40Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     6.602 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=6, routed)           0.735     7.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.460 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.837     8.297    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  <hidden>
                         net (fo=4, routed)           0.502     8.923    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  <hidden>
                         net (fo=6, routed)           0.756     9.804    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.928 f  <hidden>
                         net (fo=5, routed)           0.970    10.898    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.022 f  <hidden>
                         net (fo=1, routed)           0.433    11.455    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  <hidden>
                         net (fo=32, routed)          2.703    14.282    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    68.025    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.116 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    69.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370    69.930 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690    70.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.711 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434    72.146    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.545    72.691    
                         clock uncertainty           -0.035    72.655    
    SLICE_X32Y19         FDRE (Setup_fdre_C_CE)      -0.205    72.450    <hidden>
  -------------------------------------------------------------------
                         required time                         72.450    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.351ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 1.200ns (15.087%)  route 6.754ns (84.913%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 72.146 - 66.666 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X40Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     6.602 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=6, routed)           0.735     7.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.460 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.837     8.297    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  <hidden>
                         net (fo=4, routed)           0.502     8.923    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  <hidden>
                         net (fo=6, routed)           0.756     9.804    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.928 f  <hidden>
                         net (fo=5, routed)           0.970    10.898    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.022 f  <hidden>
                         net (fo=1, routed)           0.433    11.455    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  <hidden>
                         net (fo=32, routed)          2.520    14.099    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    68.025    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.116 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    69.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370    69.930 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690    70.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.711 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434    72.146    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>
                         clock pessimism              0.545    72.691    
                         clock uncertainty           -0.035    72.655    
    SLICE_X33Y19         FDRE (Setup_fdre_C_CE)      -0.205    72.450    <hidden>
  -------------------------------------------------------------------
                         required time                         72.450    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                 58.351    

Slack (MET) :             58.502ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 1.200ns (15.376%)  route 6.604ns (84.624%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 72.147 - 66.666 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X40Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     6.602 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=6, routed)           0.735     7.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.460 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.837     8.297    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  <hidden>
                         net (fo=4, routed)           0.502     8.923    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  <hidden>
                         net (fo=6, routed)           0.756     9.804    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.928 f  <hidden>
                         net (fo=5, routed)           0.970    10.898    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.022 f  <hidden>
                         net (fo=1, routed)           0.433    11.455    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  <hidden>
                         net (fo=32, routed)          2.371    13.950    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    68.025    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.116 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    69.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370    69.930 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690    70.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.711 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    72.147    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.545    72.692    
                         clock uncertainty           -0.035    72.656    
    SLICE_X33Y18         FDRE (Setup_fdre_C_CE)      -0.205    72.451    <hidden>
  -------------------------------------------------------------------
                         required time                         72.451    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                 58.502    

Slack (MET) :             58.502ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 1.200ns (15.376%)  route 6.604ns (84.624%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 72.147 - 66.666 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X40Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     6.602 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=6, routed)           0.735     7.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.460 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.837     8.297    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  <hidden>
                         net (fo=4, routed)           0.502     8.923    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  <hidden>
                         net (fo=6, routed)           0.756     9.804    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.928 f  <hidden>
                         net (fo=5, routed)           0.970    10.898    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.022 f  <hidden>
                         net (fo=1, routed)           0.433    11.455    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  <hidden>
                         net (fo=32, routed)          2.371    13.950    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    68.025    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.116 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    69.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370    69.930 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690    70.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.711 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    72.147    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.545    72.692    
                         clock uncertainty           -0.035    72.656    
    SLICE_X33Y18         FDRE (Setup_fdre_C_CE)      -0.205    72.451    <hidden>
  -------------------------------------------------------------------
                         required time                         72.451    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                 58.502    

Slack (MET) :             58.502ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 1.200ns (15.376%)  route 6.604ns (84.624%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 72.147 - 66.666 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X40Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     6.602 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=6, routed)           0.735     7.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.460 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.837     8.297    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  <hidden>
                         net (fo=4, routed)           0.502     8.923    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  <hidden>
                         net (fo=6, routed)           0.756     9.804    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.928 f  <hidden>
                         net (fo=5, routed)           0.970    10.898    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.022 f  <hidden>
                         net (fo=1, routed)           0.433    11.455    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  <hidden>
                         net (fo=32, routed)          2.371    13.950    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    68.025    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.116 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    69.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370    69.930 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690    70.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.711 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    72.147    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.545    72.692    
                         clock uncertainty           -0.035    72.656    
    SLICE_X33Y18         FDRE (Setup_fdre_C_CE)      -0.205    72.451    <hidden>
  -------------------------------------------------------------------
                         required time                         72.451    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                 58.502    

Slack (MET) :             58.502ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 1.200ns (15.376%)  route 6.604ns (84.624%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 72.147 - 66.666 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X40Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     6.602 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=6, routed)           0.735     7.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.460 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.837     8.297    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  <hidden>
                         net (fo=4, routed)           0.502     8.923    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  <hidden>
                         net (fo=6, routed)           0.756     9.804    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.928 f  <hidden>
                         net (fo=5, routed)           0.970    10.898    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.022 f  <hidden>
                         net (fo=1, routed)           0.433    11.455    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  <hidden>
                         net (fo=32, routed)          2.371    13.950    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    68.025    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.116 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    69.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370    69.930 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690    70.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.711 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    72.147    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.545    72.692    
                         clock uncertainty           -0.035    72.656    
    SLICE_X33Y18         FDRE (Setup_fdre_C_CE)      -0.205    72.451    <hidden>
  -------------------------------------------------------------------
                         required time                         72.451    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                 58.502    

Slack (MET) :             58.502ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 1.200ns (15.376%)  route 6.604ns (84.624%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 72.147 - 66.666 ) 
    Source Clock Delay      (SCD):    6.146ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.563     6.146    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X40Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     6.602 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=6, routed)           0.735     7.336    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.460 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.837     8.297    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.421 f  <hidden>
                         net (fo=4, routed)           0.502     8.923    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124     9.047 r  <hidden>
                         net (fo=6, routed)           0.756     9.804    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.928 f  <hidden>
                         net (fo=5, routed)           0.970    10.898    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.022 f  <hidden>
                         net (fo=1, routed)           0.433    11.455    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.579 r  <hidden>
                         net (fo=32, routed)          2.371    13.950    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359    68.025    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.116 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443    69.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370    69.930 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690    70.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.711 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435    72.147    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
                         clock pessimism              0.545    72.692    
                         clock uncertainty           -0.035    72.656    
    SLICE_X33Y18         FDRE (Setup_fdre_C_CE)      -0.205    72.451    <hidden>
  -------------------------------------------------------------------
                         required time                         72.451    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                 58.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.214    <hidden>
    SLICE_X31Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.141     2.355 r  <hidden>
                         net (fo=8, routed)           0.168     2.523    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.045     2.568 r  <hidden>
                         net (fo=1, routed)           0.000     2.568    <hidden>
    SLICE_X31Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.825     2.930    <hidden>
    SLICE_X31Y33         FDCE                                         r  <hidden>
                         clock pessimism             -0.716     2.214    
    SLICE_X31Y33         FDCE (Hold_fdce_C_D)         0.091     2.305    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X31Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=2, routed)           0.168     2.524    <hidden>
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.045     2.569 r  <hidden>
                         net (fo=1, routed)           0.000     2.569    <hidden>
    SLICE_X31Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.932    <hidden>
    SLICE_X31Y35         FDRE                                         r  <hidden>
                         clock pessimism             -0.717     2.215    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.091     2.306    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X33Y36         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDPE (Prop_fdpe_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=2, routed)           0.168     2.524    <hidden>
    SLICE_X33Y36         LUT5 (Prop_lut5_I2_O)        0.045     2.569 r  <hidden>
                         net (fo=1, routed)           0.000     2.569    <hidden>
    SLICE_X33Y36         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.932    <hidden>
    SLICE_X33Y36         FDPE                                         r  <hidden>
                         clock pessimism             -0.717     2.215    
    SLICE_X33Y36         FDPE (Hold_fdpe_C_D)         0.091     2.306    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.216    <hidden>
    SLICE_X30Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     2.380 r  <hidden>
                         net (fo=4, routed)           0.175     2.555    <hidden>
    SLICE_X30Y37         LUT4 (Prop_lut4_I3_O)        0.045     2.600 r  <hidden>
                         net (fo=1, routed)           0.000     2.600    <hidden>
    SLICE_X30Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     2.933    <hidden>
    SLICE_X30Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.717     2.216    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.120     2.336    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X36Y36         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=2, routed)           0.185     2.541    <hidden>
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     2.586 r  <hidden>
                         net (fo=1, routed)           0.000     2.586    <hidden>
    SLICE_X36Y36         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.932    <hidden>
    SLICE_X36Y36         FDCE                                         r  <hidden>
                         clock pessimism             -0.717     2.215    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.091     2.306    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.717ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.216    <hidden>
    SLICE_X31Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     2.357 r  <hidden>
                         net (fo=4, routed)           0.190     2.547    <hidden>
    SLICE_X31Y37         LUT5 (Prop_lut5_I4_O)        0.045     2.592 r  <hidden>
                         net (fo=1, routed)           0.000     2.592    <hidden>
    SLICE_X31Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     2.933    <hidden>
    SLICE_X31Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.717     2.216    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.091     2.307    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X30Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     2.379 r  <hidden>
                         net (fo=10, routed)          0.223     2.602    <hidden>
    SLICE_X30Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.647 r  <hidden>
                         net (fo=1, routed)           0.000     2.647    <hidden>
    SLICE_X30Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.826     2.931    <hidden>
    SLICE_X30Y34         FDRE                                         r  <hidden>
                         clock pessimism             -0.716     2.215    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.121     2.336    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X30Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     2.379 r  <hidden>
                         net (fo=10, routed)          0.223     2.602    <hidden>
    SLICE_X30Y34         LUT3 (Prop_lut3_I2_O)        0.045     2.647 r  <hidden>
                         net (fo=1, routed)           0.000     2.647    <hidden>
    SLICE_X30Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.826     2.931    <hidden>
    SLICE_X30Y34         FDRE                                         r  <hidden>
                         clock pessimism             -0.716     2.215    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.120     2.335    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.190ns (43.787%)  route 0.244ns (56.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.218    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     2.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.244     2.603    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X44Y38         LUT4 (Prop_lut4_I0_O)        0.049     2.652 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1/O
                         net (fo=1, routed)           0.000     2.652    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     2.937    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                         clock pessimism             -0.719     2.218    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.107     2.325    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.218    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     2.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.242     2.601    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.646 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1/O
                         net (fo=1, routed)           0.000     2.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1_n_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     2.937    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                         clock pessimism             -0.719     2.218    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.092     2.310    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X43Y40  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X41Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X41Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y39  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y40  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y40  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X41Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X41Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y40  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y40  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X40Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X41Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X41Y38  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -2.804ns,  Total Violation      -73.577ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.751ns  (logic 10.182ns (79.855%)  route 2.569ns (20.145%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.809 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.809    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_6
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.809    
  -------------------------------------------------------------------
                         slack                                 -2.804    

Slack (VIOLATED) :        -2.783ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.730ns  (logic 10.161ns (79.822%)  route 2.569ns (20.178%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.788 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.788    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_4
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 -2.783    

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 10.087ns (79.704%)  route 2.569ns (20.296%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.714    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_5
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 -2.709    

Slack (VIOLATED) :        -2.693ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.640ns  (logic 10.071ns (79.678%)  route 2.569ns (20.322%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.698 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.698    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_7
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                 -2.693    

Slack (VIOLATED) :        -2.689ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.637ns  (logic 10.068ns (79.673%)  route 2.569ns (20.327%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.695 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.695    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_6
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.006    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                 -2.689    

Slack (VIOLATED) :        -2.668ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 10.047ns (79.640%)  route 2.569ns (20.360%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.674 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.674    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_4
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.006    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 -2.668    

Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.542ns  (logic 9.973ns (79.519%)  route 2.569ns (20.481%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.600 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.600    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_5
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.006    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.578ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.526ns  (logic 9.957ns (79.493%)  route 2.569ns (20.507%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.584 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.584    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_7
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.006    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 -2.578    

Slack (VIOLATED) :        -2.575ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.523ns  (logic 9.954ns (79.488%)  route 2.569ns (20.512%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.581 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.581    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_6
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X11Y9          FDCE (Setup_fdce_C_D)        0.062     9.006    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                 -2.575    

Slack (VIOLATED) :        -2.554ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 9.933ns (79.454%)  route 2.569ns (20.546%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.560 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.560    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_4
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.944    
    SLICE_X11Y9          FDCE (Setup_fdce_C_D)        0.062     9.006    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                 -2.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.520%)  route 0.130ns (50.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X39Y7          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.130    -0.361    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/in[7]
    SLICE_X38Y6          SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.832    -0.858    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/s_axi_aclk
    SLICE_X38Y6          SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.602    
    SLICE_X38Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.472    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X57Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.067    -0.409    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X56Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.364 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.364    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.832    -0.858    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.253    -0.604    
    SLICE_X56Y35         FDRE (Hold_fdre_C_D)         0.120    -0.484    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
    SLICE_X53Y12         FDCE (Hold_fdce_C_D)         0.075    -0.543    <hidden>
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.557    -0.624    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  <hidden>
                         net (fo=1, routed)           0.056    -0.427    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.825    -0.865    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.240    -0.624    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.075    -0.549    <hidden>
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.566    -0.615    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.418    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff[0]
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.075    -0.540    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  <hidden>
                         net (fo=1, routed)           0.056    -0.420    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.617    
    SLICE_X47Y5          FDCE (Hold_fdce_C_D)         0.075    -0.542    <hidden>
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.561    -0.620    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  <hidden>
                         net (fo=1, routed)           0.056    -0.423    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.831    -0.859    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.620    
    SLICE_X43Y10         FDCE (Hold_fdce_C_D)         0.075    -0.545    <hidden>
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
    SLICE_X47Y7          FDCE (Hold_fdce_C_D)         0.075    -0.543    <hidden>
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  <hidden>
                         net (fo=1, routed)           0.056    -0.420    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.617    
    SLICE_X47Y6          FDCE (Hold_fdce_C_D)         0.075    -0.542    <hidden>
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
    SLICE_X45Y7          FDCE (Hold_fdce_C_D)         0.075    -0.543    <hidden>
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -2.805ns,  Total Violation      -73.605ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.751ns  (logic 10.182ns (79.855%)  route 2.569ns (20.145%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.809 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.809    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_6
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.809    
  -------------------------------------------------------------------
                         slack                                 -2.805    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.730ns  (logic 10.161ns (79.822%)  route 2.569ns (20.178%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.788 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.788    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_4
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 10.087ns (79.704%)  route 2.569ns (20.296%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.714    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_5
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 -2.710    

Slack (VIOLATED) :        -2.694ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.640ns  (logic 10.071ns (79.678%)  route 2.569ns (20.322%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.698 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.698    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_7
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                 -2.694    

Slack (VIOLATED) :        -2.690ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.637ns  (logic 10.068ns (79.673%)  route 2.569ns (20.327%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.695 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.695    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_6
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                 -2.690    

Slack (VIOLATED) :        -2.669ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 10.047ns (79.640%)  route 2.569ns (20.360%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.674 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.674    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_4
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 -2.669    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.542ns  (logic 9.973ns (79.519%)  route 2.569ns (20.481%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.600 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.600    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_5
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.579ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.526ns  (logic 9.957ns (79.493%)  route 2.569ns (20.507%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.584 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.584    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_7
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 -2.579    

Slack (VIOLATED) :        -2.576ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.523ns  (logic 9.954ns (79.488%)  route 2.569ns (20.512%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.581 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.581    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_6
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y9          FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                 -2.576    

Slack (VIOLATED) :        -2.555ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 9.933ns (79.454%)  route 2.569ns (20.546%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.560 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.560    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_4
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y9          FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                 -2.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.520%)  route 0.130ns (50.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X39Y7          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.130    -0.361    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/in[7]
    SLICE_X38Y6          SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.832    -0.858    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/s_axi_aclk
    SLICE_X38Y6          SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.602    
    SLICE_X38Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.472    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X57Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.067    -0.409    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X56Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.364 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.364    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.832    -0.858    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.253    -0.604    
    SLICE_X56Y35         FDRE (Hold_fdre_C_D)         0.120    -0.484    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
    SLICE_X53Y12         FDCE (Hold_fdce_C_D)         0.075    -0.543    <hidden>
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.557    -0.624    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  <hidden>
                         net (fo=1, routed)           0.056    -0.427    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.825    -0.865    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.240    -0.624    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.075    -0.549    <hidden>
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.566    -0.615    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.418    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff[0]
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.075    -0.540    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  <hidden>
                         net (fo=1, routed)           0.056    -0.420    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.617    
    SLICE_X47Y5          FDCE (Hold_fdce_C_D)         0.075    -0.542    <hidden>
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.561    -0.620    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  <hidden>
                         net (fo=1, routed)           0.056    -0.423    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.831    -0.859    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.620    
    SLICE_X43Y10         FDCE (Hold_fdce_C_D)         0.075    -0.545    <hidden>
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
    SLICE_X47Y7          FDCE (Hold_fdce_C_D)         0.075    -0.543    <hidden>
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  <hidden>
                         net (fo=1, routed)           0.056    -0.420    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.617    
    SLICE_X47Y6          FDCE (Hold_fdce_C_D)         0.075    -0.542    <hidden>
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
    SLICE_X45Y7          FDCE (Hold_fdce_C_D)         0.075    -0.543    <hidden>
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -2.805ns,  Total Violation      -73.605ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.751ns  (logic 10.182ns (79.855%)  route 2.569ns (20.145%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.809 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.809    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_6
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.809    
  -------------------------------------------------------------------
                         slack                                 -2.805    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.730ns  (logic 10.161ns (79.822%)  route 2.569ns (20.178%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.788 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.788    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_4
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 10.087ns (79.704%)  route 2.569ns (20.296%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.714    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_5
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 -2.710    

Slack (VIOLATED) :        -2.694ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.640ns  (logic 10.071ns (79.678%)  route 2.569ns (20.322%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.698 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.698    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_7
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                 -2.694    

Slack (VIOLATED) :        -2.690ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.637ns  (logic 10.068ns (79.673%)  route 2.569ns (20.327%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.695 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.695    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_6
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                 -2.690    

Slack (VIOLATED) :        -2.669ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 10.047ns (79.640%)  route 2.569ns (20.360%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.674 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.674    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_4
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 -2.669    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.542ns  (logic 9.973ns (79.519%)  route 2.569ns (20.481%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.600 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.600    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_5
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.579ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.526ns  (logic 9.957ns (79.493%)  route 2.569ns (20.507%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.584 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.584    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_7
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 -2.579    

Slack (VIOLATED) :        -2.576ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.523ns  (logic 9.954ns (79.488%)  route 2.569ns (20.512%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.581 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.581    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_6
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y9          FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                 -2.576    

Slack (VIOLATED) :        -2.555ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 9.933ns (79.454%)  route 2.569ns (20.546%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.560 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.560    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_4
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y9          FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                 -2.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.520%)  route 0.130ns (50.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X39Y7          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.130    -0.361    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/in[7]
    SLICE_X38Y6          SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.832    -0.858    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/s_axi_aclk
    SLICE_X38Y6          SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.074    -0.528    
    SLICE_X38Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.398    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X57Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.067    -0.409    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X56Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.364 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.364    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.832    -0.858    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X56Y35         FDRE (Hold_fdre_C_D)         0.120    -0.410    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X53Y12         FDCE (Hold_fdce_C_D)         0.075    -0.469    <hidden>
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.557    -0.624    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  <hidden>
                         net (fo=1, routed)           0.056    -0.427    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.825    -0.865    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.074    -0.550    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.075    -0.475    <hidden>
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.566    -0.615    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.418    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff[0]
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.075    -0.466    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  <hidden>
                         net (fo=1, routed)           0.056    -0.420    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X47Y5          FDCE (Hold_fdce_C_D)         0.075    -0.468    <hidden>
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.561    -0.620    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  <hidden>
                         net (fo=1, routed)           0.056    -0.423    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.831    -0.859    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X43Y10         FDCE (Hold_fdce_C_D)         0.075    -0.471    <hidden>
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X47Y7          FDCE (Hold_fdce_C_D)         0.075    -0.469    <hidden>
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  <hidden>
                         net (fo=1, routed)           0.056    -0.420    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X47Y6          FDCE (Hold_fdce_C_D)         0.075    -0.468    <hidden>
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X45Y7          FDCE (Hold_fdce_C_D)         0.075    -0.469    <hidden>
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -2.805ns,  Total Violation      -73.605ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.751ns  (logic 10.182ns (79.855%)  route 2.569ns (20.145%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.809 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.809    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_6
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[29]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.809    
  -------------------------------------------------------------------
                         slack                                 -2.805    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.730ns  (logic 10.161ns (79.822%)  route 2.569ns (20.178%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.788 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.788    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_4
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.788    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 10.087ns (79.704%)  route 2.569ns (20.296%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.714 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.714    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_5
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[30]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                 -2.710    

Slack (VIOLATED) :        -2.694ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.640ns  (logic 10.071ns (79.678%)  route 2.569ns (20.322%))
  Logic Levels:           21  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.475    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.698 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.698    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[31]_i_1_n_7
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y11         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]/C
                         clock pessimism              0.564     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.062     9.004    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[28]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                 -2.694    

Slack (VIOLATED) :        -2.690ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.637ns  (logic 10.068ns (79.673%)  route 2.569ns (20.327%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.695 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.695    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_6
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[25]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                 -2.690    

Slack (VIOLATED) :        -2.669ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 10.047ns (79.640%)  route 2.569ns (20.360%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.674 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.674    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_4
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 -2.669    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.542ns  (logic 9.973ns (79.519%)  route 2.569ns (20.481%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.600 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.600    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_5
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[26]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.579ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.526ns  (logic 9.957ns (79.493%)  route 2.569ns (20.507%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.584 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.584    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[27]_i_1_n_7
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y10         FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[24]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 -2.579    

Slack (VIOLATED) :        -2.576ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.523ns  (logic 9.954ns (79.488%)  route 2.569ns (20.512%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.581 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.581    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_6
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y9          FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[21]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                 -2.576    

Slack (VIOLATED) :        -2.555ns  (required time - arrival time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 9.933ns (79.454%)  route 2.569ns (20.546%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y0          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[1]/Q
                         net (fo=3, routed)           0.592     0.107    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg[1]
    SLICE_X12Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.231 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3/O
                         net (fo=1, routed)           0.000     0.231    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_i_3_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.764 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry/CO[3]
                         net (fo=1, routed)           0.000     0.764    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.881 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.881    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__0_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.998 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.998    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__1_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.321 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span_carry__2/O[1]
                         net (fo=2, routed)           0.615     1.935    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/span0_out[13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     5.968 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.970    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.488 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2/P[4]
                         net (fo=2, routed)           0.773     8.261    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/prod__2_n_101
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.124     8.385 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25/O
                         net (fo=1, routed)           0.000     8.385    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[3]_i_25_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.918 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.918    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_17_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.035 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.035    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_12_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.152 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.152    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_7_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.269    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[3]_i_6_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.386    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[7]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_6/O[0]
                         net (fo=1, routed)           0.587    10.192    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/p_0_in[8]
    SLICE_X11Y6          LUT3 (Prop_lut3_I1_O)        0.295    10.487 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5/O
                         net (fo=1, routed)           0.000    10.487    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range[11]_i_5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.019 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.019    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[11]_i_1_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.133 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.133    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[15]_i_1_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.247    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.560 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.560    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]_i_1_n_4
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.449     8.454    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]/C
                         clock pessimism              0.564     9.017    
                         clock uncertainty           -0.074     8.943    
    SLICE_X11Y9          FDCE (Setup_fdce_C_D)        0.062     9.005    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[23]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                 -2.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.520%)  route 0.130ns (50.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X39Y7          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.130    -0.361    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/in[7]
    SLICE_X38Y6          SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.832    -0.858    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/s_axi_aclk
    SLICE_X38Y6          SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.074    -0.528    
    SLICE_X38Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.398    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X57Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.067    -0.409    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr
    SLICE_X56Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.364 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.364    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.832    -0.858    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.253    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X56Y35         FDRE (Hold_fdre_C_D)         0.120    -0.410    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X53Y12         FDCE (Hold_fdce_C_D)         0.075    -0.469    <hidden>
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.557    -0.624    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  <hidden>
                         net (fo=1, routed)           0.056    -0.427    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.825    -0.865    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.074    -0.550    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.075    -0.475    <hidden>
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.566    -0.615    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.418    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff[0]
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.075    -0.466    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  <hidden>
                         net (fo=1, routed)           0.056    -0.420    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X47Y5          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X47Y5          FDCE (Hold_fdce_C_D)         0.075    -0.468    <hidden>
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.561    -0.620    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  <hidden>
                         net (fo=1, routed)           0.056    -0.423    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.831    -0.859    <hidden>
    SLICE_X43Y10         FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.074    -0.546    
    SLICE_X43Y10         FDCE (Hold_fdce_C_D)         0.075    -0.471    <hidden>
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X47Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X47Y7          FDCE (Hold_fdce_C_D)         0.075    -0.469    <hidden>
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  <hidden>
                         net (fo=1, routed)           0.056    -0.420    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X47Y6          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X47Y6          FDCE (Hold_fdce_C_D)         0.075    -0.468    <hidden>
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.563    -0.618    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  <hidden>
                         net (fo=1, routed)           0.056    -0.421    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    <hidden>
    SLICE_X45Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X45Y7          FDCE (Hold_fdce_C_D)         0.075    -0.469    <hidden>
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X10Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X10Y8          FDCE (Recov_fdce_C_CLR)     -0.521     8.351    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X10Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X10Y8          FDCE (Recov_fdce_C_CLR)     -0.521     8.351    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 0.606ns (8.698%)  route 6.361ns (91.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.717     6.022    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X13Y10         FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X13Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X13Y10         FDCE (Recov_fdce_C_CLR)     -0.607     8.263    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  2.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.507    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.507    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.507    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.507    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.187ns (12.386%)  route 1.323ns (87.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.193     0.890    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.187ns (12.386%)  route 1.323ns (87.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.193     0.890    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.689    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X10Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X10Y8          FDCE (Recov_fdce_C_CLR)     -0.521     8.351    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X10Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X10Y8          FDCE (Recov_fdce_C_CLR)     -0.521     8.351    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 0.606ns (8.698%)  route 6.361ns (91.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.717     6.022    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X13Y10         FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X13Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X13Y10         FDCE (Recov_fdce_C_CLR)     -0.607     8.263    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  2.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/C
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.074    -0.279    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.433    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/C
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.074    -0.279    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.433    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/C
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.074    -0.279    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.433    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/C
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.074    -0.279    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.433    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.187ns (12.386%)  route 1.323ns (87.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.193     0.890    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.187ns (12.386%)  route 1.323ns (87.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.193     0.890    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.265    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X10Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X10Y8          FDCE (Recov_fdce_C_CLR)     -0.521     8.351    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X10Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.872    
    SLICE_X10Y8          FDCE (Recov_fdce_C_CLR)     -0.521     8.351    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 0.606ns (8.698%)  route 6.361ns (91.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.717     6.022    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X13Y10         FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X13Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X13Y10         FDCE (Recov_fdce_C_CLR)     -0.607     8.263    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  2.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/C
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.074    -0.279    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.433    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/C
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.074    -0.279    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.433    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/C
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.074    -0.279    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.433    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/C
                         clock pessimism              0.503    -0.353    
                         clock uncertainty            0.074    -0.279    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.433    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.187ns (12.386%)  route 1.323ns (87.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.193     0.890    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.187ns (12.386%)  route 1.323ns (87.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.193     0.890    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.661    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.873    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[16]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.873    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[17]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.873    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[18]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X11Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X11Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.873    
    SLICE_X11Y8          FDCE (Recov_fdce_C_CLR)     -0.607     8.266    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_in_range_reg[19]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X10Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.873    
    SLICE_X10Y8          FDCE (Recov_fdce_C_CLR)     -0.521     8.352    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.606ns (8.343%)  route 6.658ns (91.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         4.013     6.318    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.450     8.455    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X10Y8          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]/C
                         clock pessimism              0.492     8.946    
                         clock uncertainty           -0.074     8.873    
    SLICE_X10Y8          FDCE (Recov_fdce_C_CLR)     -0.521     8.352    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/acc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.874    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.267    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.874    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.267    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/high_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.606ns (8.680%)  route 6.375ns (91.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.731     6.036    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X15Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451     8.456    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X15Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.874    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.607     8.267    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/low_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 0.606ns (8.698%)  route 6.361ns (91.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.644     2.155    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.150     2.305 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         3.717     6.022    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X13Y10         FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448     8.453    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X13Y10         FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]/C
                         clock pessimism              0.492     8.944    
                         clock uncertainty           -0.074     8.871    
    SLICE_X13Y10         FDCE (Recov_fdce_C_CLR)     -0.607     8.264    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/random_raw_reg[24]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  2.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.507    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/first_bit_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.507    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/have_first_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.507    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_bit_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.187ns (16.523%)  route 0.945ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.564    -0.617    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          0.689     0.213    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/apt_ones_reg[15][0]
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.046     0.259 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2/O
                         net (fo=4, routed)           0.255     0.514    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0
    SLICE_X36Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.833    -0.857    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/s00_axi_aclk
    SLICE_X36Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.507    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.187ns (12.386%)  route 1.323ns (87.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.193     0.890    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[6]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.187ns (12.386%)  route 1.323ns (87.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.193     0.890    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y1          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y1          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[7]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[10]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[11]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[8]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.689ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.187ns (11.888%)  route 1.386ns (88.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.562    -0.619    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.130     0.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aresetn
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.046     0.698 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/axi_awready_i_1/O
                         net (fo=445, routed)         0.256     0.954    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]
    SLICE_X41Y2          FDCE                                         f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X41Y2          FDCE (Remov_fdce_C_CLR)     -0.154    -0.735    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/run_len_reg[9]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  1.689    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.456ns (25.294%)  route 4.301ns (74.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.301     5.757    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/src_in
    SLICE_X38Y8          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.444    -1.551    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X38Y8          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.565ns (30.732%)  route 3.528ns (69.268%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.528     4.969    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.093 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     5.093    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.255ns (13.702%)  route 1.603ns (86.298%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.603     1.813    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.858 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.858    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.831    -0.859    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.224ns (11.037%)  route 1.808ns (88.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.808     2.032    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/src_in
    SLICE_X38Y8          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.831    -0.859    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X38Y8          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.858ns  (logic 1.956ns (24.890%)  route 5.902ns (75.110%))
  Logic Levels:           7  (LUT1=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          1.777     1.287    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_4__5_0[0]
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.124     1.411 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_5__5/O
                         net (fo=1, routed)           0.670     2.082    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[0]
    SLICE_X44Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.206 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_4__5/O
                         net (fo=1, routed)           1.014     3.219    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[1]
    SLICE_X49Y1          LUT1 (Prop_lut1_I0_O)        0.154     3.373 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_3__5/O
                         net (fo=1, routed)           0.268     3.642    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[2]
    SLICE_X49Y1          LUT1 (Prop_lut1_I0_O)        0.322     3.964 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_2__5/O
                         net (fo=1, routed)           0.872     4.836    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[3]
    SLICE_X44Y1          LUT1 (Prop_lut1_I0_O)        0.332     5.168 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_1__5/O
                         net (fo=2, routed)           0.484     5.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[1].u_ro/ro_sync_0_reg[1]
    SLICE_X44Y1          LUT4 (Prop_lut4_I3_O)        0.118     5.770 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[1].u_ro/ro_sync_0_i_2/O
                         net (fo=1, routed)           0.817     6.587    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[2].u_ro/ro_sync_0_reg_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.326     6.913 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[2].u_ro/ro_sync_0_i_1/O
                         net (fo=1, routed)           0.000     6.913    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_mix
    SLICE_X43Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X43Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.608ns (15.571%)  route 3.297ns (84.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.392     1.903    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.152     2.055 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.904     2.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451    -1.544    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 0.609ns (18.306%)  route 2.718ns (81.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.153     1.844 f  <hidden>
                         net (fo=3, routed)           0.542     2.386    <hidden>
    SLICE_X49Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    <hidden>
    SLICE_X49Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 0.609ns (18.306%)  route 2.718ns (81.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.153     1.844 f  <hidden>
                         net (fo=3, routed)           0.542     2.386    <hidden>
    SLICE_X49Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    <hidden>
    SLICE_X49Y13         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.551%)  route 0.527ns (50.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.443    -1.552    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X46Y36         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.134 r  design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.527    -0.607    <hidden>
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.100    -0.507 r  <hidden>
                         net (fo=1, routed)           0.000    -0.507    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.562    -0.950    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.858ns  (logic 1.956ns (24.890%)  route 5.902ns (75.110%))
  Logic Levels:           7  (LUT1=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          1.777     1.287    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_4__5_0[0]
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.124     1.411 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_5__5/O
                         net (fo=1, routed)           0.670     2.082    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[0]
    SLICE_X44Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.206 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_4__5/O
                         net (fo=1, routed)           1.014     3.219    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[1]
    SLICE_X49Y1          LUT1 (Prop_lut1_I0_O)        0.154     3.373 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_3__5/O
                         net (fo=1, routed)           0.268     3.642    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[2]
    SLICE_X49Y1          LUT1 (Prop_lut1_I0_O)        0.322     3.964 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_2__5/O
                         net (fo=1, routed)           0.872     4.836    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[3]
    SLICE_X44Y1          LUT1 (Prop_lut1_I0_O)        0.332     5.168 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_1__5/O
                         net (fo=2, routed)           0.484     5.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[1].u_ro/ro_sync_0_reg[1]
    SLICE_X44Y1          LUT4 (Prop_lut4_I3_O)        0.118     5.770 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[1].u_ro/ro_sync_0_i_2/O
                         net (fo=1, routed)           0.817     6.587    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[2].u_ro/ro_sync_0_reg_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.326     6.913 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[2].u_ro/ro_sync_0_i_1/O
                         net (fo=1, routed)           0.000     6.913    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_mix
    SLICE_X43Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X43Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.608ns (15.571%)  route 3.297ns (84.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.392     1.903    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.152     2.055 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.904     2.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451    -1.544    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 0.609ns (18.306%)  route 2.718ns (81.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.153     1.844 f  <hidden>
                         net (fo=3, routed)           0.542     2.386    <hidden>
    SLICE_X49Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    <hidden>
    SLICE_X49Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 0.609ns (18.306%)  route 2.718ns (81.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.153     1.844 f  <hidden>
                         net (fo=3, routed)           0.542     2.386    <hidden>
    SLICE_X49Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    <hidden>
    SLICE_X49Y13         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.551%)  route 0.527ns (50.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.443    -1.552    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X46Y36         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.134 r  design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.527    -0.607    <hidden>
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.100    -0.507 r  <hidden>
                         net (fo=1, routed)           0.000    -0.507    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.562    -0.950    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay           940 Endpoints
Min Delay           940 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.702ns  (logic 0.715ns (42.018%)  route 0.987ns (57.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.147    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.419     6.566 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=5, routed)           0.987     7.552    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/mb_debug_sys_rst
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.296     7.848 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     7.848    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.652ns  (logic 1.291ns (27.749%)  route 3.361ns (72.251%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.546     6.129    <hidden>
    SLICE_X28Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  <hidden>
                         net (fo=2, routed)           1.737     8.321    <hidden>
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.152     8.473 r  <hidden>
                         net (fo=2, routed)           0.801     9.274    <hidden>
    SLICE_X29Y19         LUT5 (Prop_lut5_I1_O)        0.356     9.630 r  <hidden>
                         net (fo=2, routed)           0.824    10.454    <hidden>
    SLICE_X31Y19         LUT4 (Prop_lut4_I0_O)        0.327    10.781 r  <hidden>
                         net (fo=1, routed)           0.000    10.781    <hidden>
    SLICE_X31Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.434    -1.561    <hidden>
    SLICE_X31Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.462ns  (logic 1.282ns (28.730%)  route 3.180ns (71.270%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.557     6.140    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     6.596 r  <hidden>
                         net (fo=2, routed)           1.009     7.604    <hidden>
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.150     7.754 r  <hidden>
                         net (fo=2, routed)           1.430     9.185    <hidden>
    SLICE_X34Y17         LUT5 (Prop_lut5_I1_O)        0.348     9.533 r  <hidden>
                         net (fo=2, routed)           0.741    10.274    <hidden>
    SLICE_X31Y18         LUT4 (Prop_lut4_I0_O)        0.328    10.602 r  <hidden>
                         net (fo=1, routed)           0.000    10.602    <hidden>
    SLICE_X31Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.435    -1.560    <hidden>
    SLICE_X31Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.450ns  (logic 1.284ns (28.856%)  route 3.166ns (71.144%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.546     6.129    <hidden>
    SLICE_X28Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  <hidden>
                         net (fo=2, routed)           1.536     8.121    <hidden>
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.152     8.273 r  <hidden>
                         net (fo=2, routed)           1.016     9.289    <hidden>
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.348     9.637 r  <hidden>
                         net (fo=2, routed)           0.614    10.250    <hidden>
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.328    10.578 r  <hidden>
                         net (fo=1, routed)           0.000    10.578    <hidden>
    SLICE_X32Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.437    -1.558    <hidden>
    SLICE_X32Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.300ns  (logic 0.956ns (22.234%)  route 3.344ns (77.766%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.546     6.129    <hidden>
    SLICE_X28Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  <hidden>
                         net (fo=2, routed)           1.536     8.121    <hidden>
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.152     8.273 r  <hidden>
                         net (fo=2, routed)           1.016     9.289    <hidden>
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.348     9.637 r  <hidden>
                         net (fo=2, routed)           0.792    10.428    <hidden>
    SLICE_X30Y18         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.435    -1.560    <hidden>
    SLICE_X30Y18         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 0.733ns (17.945%)  route 3.352ns (82.055%))
  Logic Levels:           2  (LUT2=1 RAMD32=1)
  Clock Path Skew:        -7.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     6.135    <hidden>
    SLICE_X31Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  <hidden>
                         net (fo=2, routed)           0.656     7.247    <hidden>
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.371 r  <hidden>
                         net (fo=32, routed)          2.696    10.066    <hidden>
    SLICE_X34Y19         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153    10.219 r  <hidden>
                         net (fo=1, routed)           0.000    10.219    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 0.704ns (17.358%)  route 3.352ns (82.642%))
  Logic Levels:           2  (LUT2=1 RAMD32=1)
  Clock Path Skew:        -7.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     6.135    <hidden>
    SLICE_X31Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  <hidden>
                         net (fo=2, routed)           0.656     7.247    <hidden>
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.371 r  <hidden>
                         net (fo=32, routed)          2.696    10.066    <hidden>
    SLICE_X34Y19         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    10.190 r  <hidden>
                         net (fo=1, routed)           0.000    10.190    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.054ns  (logic 1.291ns (31.846%)  route 2.763ns (68.154%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     6.136    <hidden>
    SLICE_X29Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  <hidden>
                         net (fo=2, routed)           0.867     7.458    <hidden>
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.152     7.610 r  <hidden>
                         net (fo=2, routed)           1.096     8.706    <hidden>
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.356     9.062 r  <hidden>
                         net (fo=2, routed)           0.800     9.862    <hidden>
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.327    10.189 r  <hidden>
                         net (fo=1, routed)           0.000    10.189    <hidden>
    SLICE_X32Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.438    -1.557    <hidden>
    SLICE_X32Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.294ns (31.963%)  route 2.754ns (68.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.137    <hidden>
    SLICE_X28Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     6.593 r  <hidden>
                         net (fo=2, routed)           0.859     7.452    <hidden>
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.152     7.604 r  <hidden>
                         net (fo=2, routed)           1.303     8.907    <hidden>
    SLICE_X28Y16         LUT5 (Prop_lut5_I1_O)        0.354     9.261 r  <hidden>
                         net (fo=2, routed)           0.592     9.853    <hidden>
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.332    10.185 r  <hidden>
                         net (fo=1, routed)           0.000    10.185    <hidden>
    SLICE_X32Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.438    -1.557    <hidden>
    SLICE_X32Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 1.064ns (26.406%)  route 2.965ns (73.594%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.548     6.131    <hidden>
    SLICE_X28Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     6.587 r  <hidden>
                         net (fo=2, routed)           1.447     8.034    <hidden>
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.158 r  <hidden>
                         net (fo=2, routed)           0.940     9.098    <hidden>
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.152     9.250 r  <hidden>
                         net (fo=2, routed)           0.578     9.828    <hidden>
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.332    10.160 r  <hidden>
                         net (fo=1, routed)           0.000    10.160    <hidden>
    SLICE_X31Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.438    -1.557    <hidden>
    SLICE_X31Y16         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.597%)  route 0.447ns (66.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.218    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.128     2.346 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=5, routed)           0.447     2.793    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/mb_debug_sys_rst
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.098     2.891 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.831    -0.859    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.128%)  route 0.120ns (44.872%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.557     2.213    <hidden>
    SLICE_X30Y32         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.148     2.361 r  <hidden>
                         net (fo=1, routed)           0.120     2.481    <hidden>
    SLICE_X28Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.825    -0.865    <hidden>
    SLICE_X28Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.826%)  route 0.167ns (54.174%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.557     2.213    <hidden>
    SLICE_X31Y32         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.141     2.354 r  <hidden>
                         net (fo=1, routed)           0.167     2.521    <hidden>
    SLICE_X28Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.825    -0.865    <hidden>
    SLICE_X28Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.868%)  route 0.146ns (47.132%))
  Logic Levels:           0  
  Clock Path Skew:        -3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X30Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     2.379 r  <hidden>
                         net (fo=2, routed)           0.146     2.525    <hidden>
    SLICE_X31Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.826    -0.864    <hidden>
    SLICE_X31Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.329%)  route 0.170ns (54.671%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X36Y35         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=1, routed)           0.170     2.526    <hidden>
    SLICE_X37Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.827    -0.863    <hidden>
    SLICE_X37Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.913%)  route 0.165ns (50.087%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.556     2.212    <hidden>
    SLICE_X30Y31         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.164     2.376 r  <hidden>
                         net (fo=1, routed)           0.165     2.541    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.824    -0.866    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.913%)  route 0.165ns (50.087%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.557     2.213    <hidden>
    SLICE_X30Y32         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164     2.377 r  <hidden>
                         net (fo=1, routed)           0.165     2.542    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.825    -0.865    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.913%)  route 0.165ns (50.087%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.214    <hidden>
    SLICE_X30Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164     2.378 r  <hidden>
                         net (fo=1, routed)           0.165     2.543    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.826    -0.864    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.497%)  route 0.216ns (60.503%))
  Logic Levels:           0  
  Clock Path Skew:        -3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X36Y34         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=1, routed)           0.216     2.572    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.826    -0.864    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.257%)  route 0.218ns (60.743%))
  Logic Levels:           0  
  Clock Path Skew:        -3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X36Y36         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=2, routed)           0.218     2.574    <hidden>
    SLICE_X35Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.826    -0.864    <hidden>
    SLICE_X35Y36         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.805ns  (logic 0.456ns (56.678%)  route 0.349ns (43.322%))
  Logic Levels:           0  
  Clock Path Skew:        -5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.562     3.482    <hidden>
    SLICE_X33Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     3.938 f  <hidden>
                         net (fo=1, routed)           0.349     4.286    <hidden>
    SLICE_X33Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.441    -1.554    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.748%)  route 0.117ns (45.252%))
  Logic Levels:           0  
  Clock Path Skew:        -2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.561     1.240    <hidden>
    SLICE_X33Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.381 f  <hidden>
                         net (fo=1, routed)           0.117     1.498    <hidden>
    SLICE_X33Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.828    -0.862    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.456ns (25.294%)  route 4.301ns (74.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.301     5.757    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/src_in
    SLICE_X38Y8          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.444    -1.551    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X38Y8          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.565ns (30.732%)  route 3.528ns (69.268%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.528     4.969    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.093 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     5.093    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.255ns (13.702%)  route 1.603ns (86.298%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.603     1.813    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X48Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.858 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.858    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.831    -0.859    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.224ns (11.037%)  route 1.808ns (88.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.808     2.032    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/src_in
    SLICE_X38Y8          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.831    -0.859    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X38Y8          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.858ns  (logic 1.956ns (24.890%)  route 5.902ns (75.110%))
  Logic Levels:           7  (LUT1=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          1.777     1.287    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_4__5_0[0]
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.124     1.411 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_5__5/O
                         net (fo=1, routed)           0.670     2.082    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[0]
    SLICE_X44Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.206 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_4__5/O
                         net (fo=1, routed)           1.014     3.219    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[1]
    SLICE_X49Y1          LUT1 (Prop_lut1_I0_O)        0.154     3.373 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_3__5/O
                         net (fo=1, routed)           0.268     3.642    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[2]
    SLICE_X49Y1          LUT1 (Prop_lut1_I0_O)        0.322     3.964 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_2__5/O
                         net (fo=1, routed)           0.872     4.836    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[3]
    SLICE_X44Y1          LUT1 (Prop_lut1_I0_O)        0.332     5.168 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_1__5/O
                         net (fo=2, routed)           0.484     5.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[1].u_ro/ro_sync_0_reg[1]
    SLICE_X44Y1          LUT4 (Prop_lut4_I3_O)        0.118     5.770 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[1].u_ro/ro_sync_0_i_2/O
                         net (fo=1, routed)           0.817     6.587    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[2].u_ro/ro_sync_0_reg_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.326     6.913 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[2].u_ro/ro_sync_0_i_1/O
                         net (fo=1, routed)           0.000     6.913    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_mix
    SLICE_X43Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X43Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.608ns (15.571%)  route 3.297ns (84.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.392     1.903    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.152     2.055 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.904     2.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451    -1.544    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 0.609ns (18.306%)  route 2.718ns (81.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.153     1.844 f  <hidden>
                         net (fo=3, routed)           0.542     2.386    <hidden>
    SLICE_X49Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    <hidden>
    SLICE_X49Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 0.609ns (18.306%)  route 2.718ns (81.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.153     1.844 f  <hidden>
                         net (fo=3, routed)           0.542     2.386    <hidden>
    SLICE_X49Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    <hidden>
    SLICE_X49Y13         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.551%)  route 0.527ns (50.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.443    -1.552    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X46Y36         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.134 r  design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.527    -0.607    <hidden>
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.100    -0.507 r  <hidden>
                         net (fo=1, routed)           0.000    -0.507    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.562    -0.950    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.858ns  (logic 1.956ns (24.890%)  route 5.902ns (75.110%))
  Logic Levels:           7  (LUT1=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y2          FDRE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=37, routed)          1.777     1.287    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_4__5_0[0]
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.124     1.411 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_5__5/O
                         net (fo=1, routed)           0.670     2.082    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[0]
    SLICE_X44Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.206 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_4__5/O
                         net (fo=1, routed)           1.014     3.219    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[1]
    SLICE_X49Y1          LUT1 (Prop_lut1_I0_O)        0.154     3.373 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_3__5/O
                         net (fo=1, routed)           0.268     3.642    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[2]
    SLICE_X49Y1          LUT1 (Prop_lut1_I0_O)        0.322     3.964 f  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_2__5/O
                         net (fo=1, routed)           0.872     4.836    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n[3]
    SLICE_X44Y1          LUT1 (Prop_lut1_I0_O)        0.332     5.168 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[6].u_ro/n_inferred_i_1__5/O
                         net (fo=2, routed)           0.484     5.652    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[1].u_ro/ro_sync_0_reg[1]
    SLICE_X44Y1          LUT4 (Prop_lut4_I3_O)        0.118     5.770 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[1].u_ro/ro_sync_0_i_2/O
                         net (fo=1, routed)           0.817     6.587    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[2].u_ro/ro_sync_0_reg_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.326     6.913 r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ros[2].u_ro/ro_sync_0_i_1/O
                         net (fo=1, routed)           0.000     6.913    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_mix
    SLICE_X43Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/s00_axi_aclk
    SLICE_X43Y1          FDCE                                         r  design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/ro_sync_0_reg/C

Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.608ns (15.571%)  route 3.297ns (84.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.566    -0.946    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X53Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.392     1.903    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.152     2.055 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.904     2.959    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.451    -1.544    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 0.580ns (16.973%)  route 2.837ns (83.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.032     1.548    <hidden>
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  <hidden>
                         net (fo=3, routed)           0.805     2.477    <hidden>
    SLICE_X53Y12         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    <hidden>
    SLICE_X53Y12         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.332ns  (logic 0.580ns (17.409%)  route 2.752ns (82.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.124     1.815 f  <hidden>
                         net (fo=3, routed)           0.576     2.391    <hidden>
    SLICE_X50Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.447    -1.548    <hidden>
    SLICE_X50Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 0.609ns (18.306%)  route 2.718ns (81.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.153     1.844 f  <hidden>
                         net (fo=3, routed)           0.542     2.386    <hidden>
    SLICE_X49Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    <hidden>
    SLICE_X49Y13         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.327ns  (logic 0.609ns (18.306%)  route 2.718ns (81.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.571    -0.941    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.175     1.691    <hidden>
    SLICE_X50Y13         LUT1 (Prop_lut1_I0_O)        0.153     1.844 f  <hidden>
                         net (fo=3, routed)           0.542     2.386    <hidden>
    SLICE_X49Y13         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    <hidden>
    SLICE_X49Y13         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.551%)  route 0.527ns (50.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.443    -1.552    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X46Y36         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.134 r  design_1_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.527    -0.607    <hidden>
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.100    -0.507 r  <hidden>
                         net (fo=1, routed)           0.000    -0.507    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.562    -0.950    <hidden>
    SLICE_X46Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.467ns (29.876%)  route 1.096ns (70.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.452    -1.543    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.176 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.808    -0.368    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.100    -0.268 f  <hidden>
                         net (fo=3, routed)           0.288     0.020    <hidden>
    SLICE_X48Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.570    -0.942    <hidden>
    SLICE_X48Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.185ns (25.130%)  route 0.551ns (74.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.370    -0.103    <hidden>
    SLICE_X48Y5          LUT1 (Prop_lut1_I0_O)        0.044    -0.059 f  <hidden>
                         net (fo=3, routed)           0.181     0.122    <hidden>
    SLICE_X48Y5          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.836    -0.854    <hidden>
    SLICE_X48Y5          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.459%)  route 0.677ns (78.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.567    -0.614    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y1          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.431    -0.042    <hidden>
    SLICE_X49Y6          LUT1 (Prop_lut1_I0_O)        0.044     0.002 f  <hidden>
                         net (fo=3, routed)           0.246     0.248    <hidden>
    SLICE_X46Y6          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.834    -0.856    <hidden>
    SLICE_X46Y6          FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay           940 Endpoints
Min Delay           940 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.702ns  (logic 0.715ns (42.018%)  route 0.987ns (57.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.147    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.419     6.566 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=5, routed)           0.987     7.552    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/mb_debug_sys_rst
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.296     7.848 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     7.848    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.446    -1.549    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.652ns  (logic 1.291ns (27.749%)  route 3.361ns (72.251%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.546     6.129    <hidden>
    SLICE_X28Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  <hidden>
                         net (fo=2, routed)           1.737     8.321    <hidden>
    SLICE_X29Y20         LUT2 (Prop_lut2_I0_O)        0.152     8.473 r  <hidden>
                         net (fo=2, routed)           0.801     9.274    <hidden>
    SLICE_X29Y19         LUT5 (Prop_lut5_I1_O)        0.356     9.630 r  <hidden>
                         net (fo=2, routed)           0.824    10.454    <hidden>
    SLICE_X31Y19         LUT4 (Prop_lut4_I0_O)        0.327    10.781 r  <hidden>
                         net (fo=1, routed)           0.000    10.781    <hidden>
    SLICE_X31Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.434    -1.561    <hidden>
    SLICE_X31Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.462ns  (logic 1.282ns (28.730%)  route 3.180ns (71.270%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.557     6.140    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     6.596 r  <hidden>
                         net (fo=2, routed)           1.009     7.604    <hidden>
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.150     7.754 r  <hidden>
                         net (fo=2, routed)           1.430     9.185    <hidden>
    SLICE_X34Y17         LUT5 (Prop_lut5_I1_O)        0.348     9.533 r  <hidden>
                         net (fo=2, routed)           0.741    10.274    <hidden>
    SLICE_X31Y18         LUT4 (Prop_lut4_I0_O)        0.328    10.602 r  <hidden>
                         net (fo=1, routed)           0.000    10.602    <hidden>
    SLICE_X31Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.435    -1.560    <hidden>
    SLICE_X31Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.450ns  (logic 1.284ns (28.856%)  route 3.166ns (71.144%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.546     6.129    <hidden>
    SLICE_X28Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  <hidden>
                         net (fo=2, routed)           1.536     8.121    <hidden>
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.152     8.273 r  <hidden>
                         net (fo=2, routed)           1.016     9.289    <hidden>
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.348     9.637 r  <hidden>
                         net (fo=2, routed)           0.614    10.250    <hidden>
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.328    10.578 r  <hidden>
                         net (fo=1, routed)           0.000    10.578    <hidden>
    SLICE_X32Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.437    -1.558    <hidden>
    SLICE_X32Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.300ns  (logic 0.956ns (22.234%)  route 3.344ns (77.766%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -7.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.546     6.129    <hidden>
    SLICE_X28Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.456     6.585 r  <hidden>
                         net (fo=2, routed)           1.536     8.121    <hidden>
    SLICE_X33Y17         LUT2 (Prop_lut2_I0_O)        0.152     8.273 r  <hidden>
                         net (fo=2, routed)           1.016     9.289    <hidden>
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.348     9.637 r  <hidden>
                         net (fo=2, routed)           0.792    10.428    <hidden>
    SLICE_X30Y18         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.435    -1.560    <hidden>
    SLICE_X30Y18         SRL16E                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.085ns  (logic 0.733ns (17.945%)  route 3.352ns (82.055%))
  Logic Levels:           2  (LUT2=1 RAMD32=1)
  Clock Path Skew:        -7.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     6.135    <hidden>
    SLICE_X31Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  <hidden>
                         net (fo=2, routed)           0.656     7.247    <hidden>
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.371 r  <hidden>
                         net (fo=32, routed)          2.696    10.066    <hidden>
    SLICE_X34Y19         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153    10.219 r  <hidden>
                         net (fo=1, routed)           0.000    10.219    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 0.704ns (17.358%)  route 3.352ns (82.642%))
  Logic Levels:           2  (LUT2=1 RAMD32=1)
  Clock Path Skew:        -7.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.552     6.135    <hidden>
    SLICE_X31Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     6.591 r  <hidden>
                         net (fo=2, routed)           0.656     7.247    <hidden>
    SLICE_X31Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.371 r  <hidden>
                         net (fo=32, routed)          2.696    10.066    <hidden>
    SLICE_X34Y19         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    10.190 r  <hidden>
                         net (fo=1, routed)           0.000    10.190    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.054ns  (logic 1.291ns (31.846%)  route 2.763ns (68.154%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    6.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     6.136    <hidden>
    SLICE_X29Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     6.592 r  <hidden>
                         net (fo=2, routed)           0.867     7.458    <hidden>
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.152     7.610 r  <hidden>
                         net (fo=2, routed)           1.096     8.706    <hidden>
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.356     9.062 r  <hidden>
                         net (fo=2, routed)           0.800     9.862    <hidden>
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.327    10.189 r  <hidden>
                         net (fo=1, routed)           0.000    10.189    <hidden>
    SLICE_X32Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.438    -1.557    <hidden>
    SLICE_X32Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.294ns (31.963%)  route 2.754ns (68.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    6.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.137    <hidden>
    SLICE_X28Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     6.593 r  <hidden>
                         net (fo=2, routed)           0.859     7.452    <hidden>
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.152     7.604 r  <hidden>
                         net (fo=2, routed)           1.303     8.907    <hidden>
    SLICE_X28Y16         LUT5 (Prop_lut5_I1_O)        0.354     9.261 r  <hidden>
                         net (fo=2, routed)           0.592     9.853    <hidden>
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.332    10.185 r  <hidden>
                         net (fo=1, routed)           0.000    10.185    <hidden>
    SLICE_X32Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.438    -1.557    <hidden>
    SLICE_X32Y16         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.029ns  (logic 1.064ns (26.406%)  route 2.965ns (73.594%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -7.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.548     6.131    <hidden>
    SLICE_X28Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     6.587 r  <hidden>
                         net (fo=2, routed)           1.447     8.034    <hidden>
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.158 r  <hidden>
                         net (fo=2, routed)           0.940     9.098    <hidden>
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.152     9.250 r  <hidden>
                         net (fo=2, routed)           0.578     9.828    <hidden>
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.332    10.160 r  <hidden>
                         net (fo=1, routed)           0.000    10.160    <hidden>
    SLICE_X31Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.438    -1.557    <hidden>
    SLICE_X31Y16         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.226ns (33.597%)  route 0.447ns (66.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.218    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.128     2.346 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=5, routed)           0.447     2.793    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/mb_debug_sys_rst
    SLICE_X48Y35         LUT2 (Prop_lut2_I1_O)        0.098     2.891 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     2.891    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.831    -0.859    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X48Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.128%)  route 0.120ns (44.872%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.557     2.213    <hidden>
    SLICE_X30Y32         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.148     2.361 r  <hidden>
                         net (fo=1, routed)           0.120     2.481    <hidden>
    SLICE_X28Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.825    -0.865    <hidden>
    SLICE_X28Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.826%)  route 0.167ns (54.174%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.557     2.213    <hidden>
    SLICE_X31Y32         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.141     2.354 r  <hidden>
                         net (fo=1, routed)           0.167     2.521    <hidden>
    SLICE_X28Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.825    -0.865    <hidden>
    SLICE_X28Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.868%)  route 0.146ns (47.132%))
  Logic Levels:           0  
  Clock Path Skew:        -3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X30Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     2.379 r  <hidden>
                         net (fo=2, routed)           0.146     2.525    <hidden>
    SLICE_X31Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.826    -0.864    <hidden>
    SLICE_X31Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.329%)  route 0.170ns (54.671%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X36Y35         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=1, routed)           0.170     2.526    <hidden>
    SLICE_X37Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.827    -0.863    <hidden>
    SLICE_X37Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.913%)  route 0.165ns (50.087%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.556     2.212    <hidden>
    SLICE_X30Y31         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_fdce_C_Q)         0.164     2.376 r  <hidden>
                         net (fo=1, routed)           0.165     2.541    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.824    -0.866    <hidden>
    SLICE_X29Y31         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.913%)  route 0.165ns (50.087%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.557     2.213    <hidden>
    SLICE_X30Y32         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.164     2.377 r  <hidden>
                         net (fo=1, routed)           0.165     2.542    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.825    -0.865    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.913%)  route 0.165ns (50.087%))
  Logic Levels:           0  
  Clock Path Skew:        -3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.558     2.214    <hidden>
    SLICE_X30Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDCE (Prop_fdce_C_Q)         0.164     2.378 r  <hidden>
                         net (fo=1, routed)           0.165     2.543    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.826    -0.864    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.497%)  route 0.216ns (60.503%))
  Logic Levels:           0  
  Clock Path Skew:        -3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X36Y34         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=1, routed)           0.216     2.572    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.826    -0.864    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.257%)  route 0.218ns (60.743%))
  Logic Levels:           0  
  Clock Path Skew:        -3.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X36Y36         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=2, routed)           0.218     2.574    <hidden>
    SLICE_X35Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.826    -0.864    <hidden>
    SLICE_X35Y36         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.805ns  (logic 0.456ns (56.678%)  route 0.349ns (43.322%))
  Logic Levels:           0  
  Clock Path Skew:        -5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.562     3.482    <hidden>
    SLICE_X33Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     3.938 f  <hidden>
                         net (fo=1, routed)           0.349     4.286    <hidden>
    SLICE_X33Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.441    -1.554    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.748%)  route 0.117ns (45.252%))
  Logic Levels:           0  
  Clock Path Skew:        -2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.561     1.240    <hidden>
    SLICE_X33Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.381 f  <hidden>
                         net (fo=1, routed)           0.117     1.498    <hidden>
    SLICE_X33Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.828    -0.862    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 1.270ns (15.138%)  route 7.119ns (84.862%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.703     7.437    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 1.270ns (15.138%)  route 7.119ns (84.862%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.703     7.437    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 1.270ns (15.138%)  route 7.119ns (84.862%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.703     7.437    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 1.270ns (15.138%)  route 7.119ns (84.862%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.703     7.437    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.207ns  (logic 1.270ns (15.475%)  route 6.937ns (84.525%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.520     7.254    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.270ns (15.744%)  route 6.797ns (84.256%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.380     7.114    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.436     5.482    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.270ns (15.744%)  route 6.797ns (84.256%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.380     7.114    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.436     5.482    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.057ns  (logic 1.270ns (15.762%)  route 6.787ns (84.238%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.371     7.105    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.481    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.057ns  (logic 1.270ns (15.762%)  route 6.787ns (84.238%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.371     7.105    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.481    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.057ns  (logic 1.270ns (15.762%)  route 6.787ns (84.238%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.371     7.105    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.481    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.367ns (54.860%)  route 0.302ns (45.140%))
  Logic Levels:           0  
  Clock Path Skew:        7.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=5, routed)           0.302    -0.887    <hidden>
    SLICE_X30Y32         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     6.139    <hidden>
    SLICE_X30Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.367ns (54.860%)  route 0.302ns (45.140%))
  Logic Levels:           0  
  Clock Path Skew:        7.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=5, routed)           0.302    -0.887    <hidden>
    SLICE_X30Y32         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     6.139    <hidden>
    SLICE_X30Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.367ns (52.488%)  route 0.332ns (47.512%))
  Logic Levels:           0  
  Clock Path Skew:        7.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.143ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=8, routed)           0.332    -0.857    <hidden>
    SLICE_X36Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.143    <hidden>
    SLICE_X36Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.367ns (46.204%)  route 0.427ns (53.796%))
  Logic Levels:           0  
  Clock Path Skew:        7.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.140ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=5, routed)           0.427    -0.762    <hidden>
    SLICE_X30Y33         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.557     6.140    <hidden>
    SLICE_X30Y33         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.367ns (45.050%)  route 0.448ns (54.950%))
  Logic Levels:           0  
  Clock Path Skew:        7.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X28Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=34, routed)          0.448    -0.741    <hidden>
    SLICE_X31Y32         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     6.139    <hidden>
    SLICE_X31Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.843ns  (logic 0.367ns (43.538%)  route 0.476ns (56.462%))
  Logic Levels:           0  
  Clock Path Skew:        7.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.143ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.440    -1.555    <hidden>
    SLICE_X37Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    -1.188 f  <hidden>
                         net (fo=12, routed)          0.476    -0.712    <hidden>
    SLICE_X36Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.143    <hidden>
    SLICE_X36Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.367ns (43.212%)  route 0.482ns (56.788%))
  Logic Levels:           0  
  Clock Path Skew:        7.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.141ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=6, routed)           0.482    -0.707    <hidden>
    SLICE_X36Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.141    <hidden>
    SLICE_X36Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.927ns  (logic 0.367ns (39.574%)  route 0.560ns (60.426%))
  Logic Levels:           0  
  Clock Path Skew:        7.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.137ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=33, routed)          0.560    -0.629    <hidden>
    SLICE_X30Y31         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.137    <hidden>
    SLICE_X30Y31         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.540ns  (logic 0.467ns (30.323%)  route 1.073ns (69.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.143ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=8, routed)           0.535    -0.654    <hidden>
    SLICE_X37Y35         LUT2 (Prop_lut2_I0_O)        0.100    -0.554 f  <hidden>
                         net (fo=1, routed)           0.538    -0.016    <hidden>
    SLICE_X33Y36         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.143    <hidden>
    SLICE_X33Y36         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.544ns  (logic 0.667ns (43.212%)  route 0.877ns (56.788%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        7.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.144ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.440    -1.555    <hidden>
    SLICE_X32Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.367    -1.188 f  <hidden>
                         net (fo=3, routed)           0.265    -0.923    <hidden>
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    -0.823 r  <hidden>
                         net (fo=2, routed)           0.140    -0.683    <hidden>
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    -0.583 r  <hidden>
                         net (fo=1, routed)           0.472    -0.112    <hidden>
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.100    -0.012 r  <hidden>
                         net (fo=1, routed)           0.000    -0.012    <hidden>
    SLICE_X30Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.561     6.144    <hidden>
    SLICE_X30Y37         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 1.270ns (15.138%)  route 7.119ns (84.862%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.703     7.437    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 1.270ns (15.138%)  route 7.119ns (84.862%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.703     7.437    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 1.270ns (15.138%)  route 7.119ns (84.862%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.703     7.437    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.389ns  (logic 1.270ns (15.138%)  route 7.119ns (84.862%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.703     7.437    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.207ns  (logic 1.270ns (15.475%)  route 6.937ns (84.525%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.520     7.254    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.270ns (15.744%)  route 6.797ns (84.256%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.380     7.114    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.436     5.482    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.270ns (15.744%)  route 6.797ns (84.256%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.380     7.114    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.436     5.482    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.057ns  (logic 1.270ns (15.762%)  route 6.787ns (84.238%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.371     7.105    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.481    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.057ns  (logic 1.270ns (15.762%)  route 6.787ns (84.238%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.371     7.105    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.481    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.057ns  (logic 1.270ns (15.762%)  route 6.787ns (84.238%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.559    -0.953    <hidden>
    SLICE_X42Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478    -0.475 f  <hidden>
                         net (fo=2, routed)           0.882     0.407    <hidden>
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.296     0.703 f  <hidden>
                         net (fo=5, routed)           0.464     1.167    <hidden>
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     1.291 r  <hidden>
                         net (fo=15, routed)          1.667     2.959    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I3_O)        0.124     3.083 f  <hidden>
                         net (fo=5, routed)           0.970     4.053    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.177 f  <hidden>
                         net (fo=1, routed)           0.433     4.610    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.734 r  <hidden>
                         net (fo=32, routed)          2.371     7.105    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.481    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.367ns (54.860%)  route 0.302ns (45.140%))
  Logic Levels:           0  
  Clock Path Skew:        7.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=5, routed)           0.302    -0.887    <hidden>
    SLICE_X30Y32         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     6.139    <hidden>
    SLICE_X30Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.367ns (54.860%)  route 0.302ns (45.140%))
  Logic Levels:           0  
  Clock Path Skew:        7.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=5, routed)           0.302    -0.887    <hidden>
    SLICE_X30Y32         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     6.139    <hidden>
    SLICE_X30Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.367ns (52.488%)  route 0.332ns (47.512%))
  Logic Levels:           0  
  Clock Path Skew:        7.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.143ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=8, routed)           0.332    -0.857    <hidden>
    SLICE_X36Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.143    <hidden>
    SLICE_X36Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.367ns (46.204%)  route 0.427ns (53.796%))
  Logic Levels:           0  
  Clock Path Skew:        7.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.140ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=5, routed)           0.427    -0.762    <hidden>
    SLICE_X30Y33         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.557     6.140    <hidden>
    SLICE_X30Y33         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.367ns (45.050%)  route 0.448ns (54.950%))
  Logic Levels:           0  
  Clock Path Skew:        7.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X28Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=34, routed)          0.448    -0.741    <hidden>
    SLICE_X31Y32         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.556     6.139    <hidden>
    SLICE_X31Y32         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.843ns  (logic 0.367ns (43.538%)  route 0.476ns (56.462%))
  Logic Levels:           0  
  Clock Path Skew:        7.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.143ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.440    -1.555    <hidden>
    SLICE_X37Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.367    -1.188 f  <hidden>
                         net (fo=12, routed)          0.476    -0.712    <hidden>
    SLICE_X36Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.143    <hidden>
    SLICE_X36Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.367ns (43.212%)  route 0.482ns (56.788%))
  Logic Levels:           0  
  Clock Path Skew:        7.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.141ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=6, routed)           0.482    -0.707    <hidden>
    SLICE_X36Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.141    <hidden>
    SLICE_X36Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.927ns  (logic 0.367ns (39.574%)  route 0.560ns (60.426%))
  Logic Levels:           0  
  Clock Path Skew:        7.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.137ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X29Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=33, routed)          0.560    -0.629    <hidden>
    SLICE_X30Y31         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.137    <hidden>
    SLICE_X30Y31         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.540ns  (logic 0.467ns (30.323%)  route 1.073ns (69.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        7.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.143ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.439    -1.556    <hidden>
    SLICE_X37Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.367    -1.189 f  <hidden>
                         net (fo=8, routed)           0.535    -0.654    <hidden>
    SLICE_X37Y35         LUT2 (Prop_lut2_I0_O)        0.100    -0.554 f  <hidden>
                         net (fo=1, routed)           0.538    -0.016    <hidden>
    SLICE_X33Y36         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.143    <hidden>
    SLICE_X33Y36         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.544ns  (logic 0.667ns (43.212%)  route 0.877ns (56.788%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        7.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.144ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.440    -1.555    <hidden>
    SLICE_X32Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.367    -1.188 f  <hidden>
                         net (fo=3, routed)           0.265    -0.923    <hidden>
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    -0.823 r  <hidden>
                         net (fo=2, routed)           0.140    -0.683    <hidden>
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    -0.583 r  <hidden>
                         net (fo=1, routed)           0.472    -0.112    <hidden>
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.100    -0.012 r  <hidden>
                         net (fo=1, routed)           0.000    -0.012    <hidden>
    SLICE_X30Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.561     6.144    <hidden>
    SLICE_X30Y37         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.727ns  (logic 1.203ns (13.785%)  route 7.524ns (86.215%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.180    21.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    21.676 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=4, routed)           0.979    22.655    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.779 f  <hidden>
                         net (fo=4, routed)           0.502    23.281    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.405 r  <hidden>
                         net (fo=6, routed)           0.756    24.162    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.286 f  <hidden>
                         net (fo=5, routed)           0.970    25.256    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.380 f  <hidden>
                         net (fo=1, routed)           0.433    25.813    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.937 r  <hidden>
                         net (fo=32, routed)          2.703    28.640    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.727ns  (logic 1.203ns (13.785%)  route 7.524ns (86.215%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.180    21.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    21.676 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=4, routed)           0.979    22.655    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.779 f  <hidden>
                         net (fo=4, routed)           0.502    23.281    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.405 r  <hidden>
                         net (fo=6, routed)           0.756    24.162    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.286 f  <hidden>
                         net (fo=5, routed)           0.970    25.256    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.380 f  <hidden>
                         net (fo=1, routed)           0.433    25.813    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.937 r  <hidden>
                         net (fo=32, routed)          2.703    28.640    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.727ns  (logic 1.203ns (13.785%)  route 7.524ns (86.215%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.180    21.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    21.676 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=4, routed)           0.979    22.655    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.779 f  <hidden>
                         net (fo=4, routed)           0.502    23.281    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.405 r  <hidden>
                         net (fo=6, routed)           0.756    24.162    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.286 f  <hidden>
                         net (fo=5, routed)           0.970    25.256    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.380 f  <hidden>
                         net (fo=1, routed)           0.433    25.813    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.937 r  <hidden>
                         net (fo=32, routed)          2.703    28.640    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.727ns  (logic 1.203ns (13.785%)  route 7.524ns (86.215%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.180    21.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    21.676 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=4, routed)           0.979    22.655    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.779 f  <hidden>
                         net (fo=4, routed)           0.502    23.281    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.405 r  <hidden>
                         net (fo=6, routed)           0.756    24.162    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.286 f  <hidden>
                         net (fo=5, routed)           0.970    25.256    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.380 f  <hidden>
                         net (fo=1, routed)           0.433    25.813    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.937 r  <hidden>
                         net (fo=32, routed)          2.703    28.640    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.544ns  (logic 1.203ns (14.080%)  route 7.341ns (85.920%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.180    21.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    21.676 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=4, routed)           0.979    22.655    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.779 f  <hidden>
                         net (fo=4, routed)           0.502    23.281    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.405 r  <hidden>
                         net (fo=6, routed)           0.756    24.162    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.286 f  <hidden>
                         net (fo=5, routed)           0.970    25.256    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.380 f  <hidden>
                         net (fo=1, routed)           0.433    25.813    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.937 r  <hidden>
                         net (fo=32, routed)          2.520    28.457    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.434     5.480    <hidden>
    SLICE_X33Y19         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.404ns  (logic 1.203ns (14.315%)  route 7.201ns (85.685%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.180    21.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    21.676 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=4, routed)           0.979    22.655    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.779 f  <hidden>
                         net (fo=4, routed)           0.502    23.281    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.405 r  <hidden>
                         net (fo=6, routed)           0.756    24.162    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.286 f  <hidden>
                         net (fo=5, routed)           0.970    25.256    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.380 f  <hidden>
                         net (fo=1, routed)           0.433    25.813    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.937 r  <hidden>
                         net (fo=32, routed)          2.380    28.317    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.436     5.482    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.404ns  (logic 1.203ns (14.315%)  route 7.201ns (85.685%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.180    21.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    21.676 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=4, routed)           0.979    22.655    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.779 f  <hidden>
                         net (fo=4, routed)           0.502    23.281    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.405 r  <hidden>
                         net (fo=6, routed)           0.756    24.162    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.286 f  <hidden>
                         net (fo=5, routed)           0.970    25.256    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.380 f  <hidden>
                         net (fo=1, routed)           0.433    25.813    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.937 r  <hidden>
                         net (fo=32, routed)          2.380    28.317    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.436     5.482    <hidden>
    SLICE_X34Y17         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.394ns  (logic 1.203ns (14.331%)  route 7.191ns (85.669%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.180    21.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    21.676 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=4, routed)           0.979    22.655    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.779 f  <hidden>
                         net (fo=4, routed)           0.502    23.281    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.405 r  <hidden>
                         net (fo=6, routed)           0.756    24.162    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.286 f  <hidden>
                         net (fo=5, routed)           0.970    25.256    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.380 f  <hidden>
                         net (fo=1, routed)           0.433    25.813    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.937 r  <hidden>
                         net (fo=32, routed)          2.371    28.308    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.481    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.394ns  (logic 1.203ns (14.331%)  route 7.191ns (85.669%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.180    21.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    21.676 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=4, routed)           0.979    22.655    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.779 f  <hidden>
                         net (fo=4, routed)           0.502    23.281    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.405 r  <hidden>
                         net (fo=6, routed)           0.756    24.162    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.286 f  <hidden>
                         net (fo=5, routed)           0.970    25.256    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.380 f  <hidden>
                         net (fo=1, routed)           0.433    25.813    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.937 r  <hidden>
                         net (fo=32, routed)          2.371    28.308    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.481    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.394ns  (logic 1.203ns (14.331%)  route 7.191ns (85.669%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns
    Source Clock Delay      (SCD):    3.247ns = ( 19.913 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587    18.254    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.350 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563    19.913    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.459    20.372 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.180    21.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I1_O)        0.124    21.676 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=4, routed)           0.979    22.655    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.124    22.779 f  <hidden>
                         net (fo=4, routed)           0.502    23.281    <hidden>
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.405 r  <hidden>
                         net (fo=6, routed)           0.756    24.162    <hidden>
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124    24.286 f  <hidden>
                         net (fo=5, routed)           0.970    25.256    <hidden>
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.380 f  <hidden>
                         net (fo=1, routed)           0.433    25.813    <hidden>
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    25.937 r  <hidden>
                         net (fo=32, routed)          2.371    28.308    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.370     3.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.690     3.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.045 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.435     5.481    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.550     1.229    <hidden>
    SLICE_X29Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     1.370 r  <hidden>
                         net (fo=3, routed)           0.121     1.491    <hidden>
    SLICE_X28Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.818     2.923    <hidden>
    SLICE_X28Y23         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.550     1.229    <hidden>
    SLICE_X29Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     1.370 r  <hidden>
                         net (fo=3, routed)           0.128     1.498    <hidden>
    SLICE_X29Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.818     2.923    <hidden>
    SLICE_X29Y23         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.828%)  route 0.142ns (50.172%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.550     1.229    <hidden>
    SLICE_X29Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.370 r  <hidden>
                         net (fo=4, routed)           0.142     1.512    <hidden>
    SLICE_X31Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.816     2.921    <hidden>
    SLICE_X31Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.099%)  route 0.152ns (51.901%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.550     1.229    <hidden>
    SLICE_X29Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.370 r  <hidden>
                         net (fo=4, routed)           0.152     1.522    <hidden>
    SLICE_X31Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.816     2.921    <hidden>
    SLICE_X31Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.979%)  route 0.153ns (52.021%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.554     1.233    <hidden>
    SLICE_X33Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.374 r  <hidden>
                         net (fo=5, routed)           0.153     1.527    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.823     2.928    <hidden>
    SLICE_X33Y18         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.189ns (52.417%)  route 0.172ns (47.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.561     1.184    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X40Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/Q
                         net (fo=23, routed)          0.172     1.497    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg_n_0
    SLICE_X43Y40         LUT2 (Prop_lut2_I1_O)        0.048     1.545 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=1, routed)           0.000     1.545    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     2.937    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.609%)  route 0.154ns (48.391%))
  Logic Levels:           0  
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.554     1.233    <hidden>
    SLICE_X30Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.397 r  <hidden>
                         net (fo=5, routed)           0.154     1.551    <hidden>
    SLICE_X31Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.821     2.926    <hidden>
    SLICE_X31Y29         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.189%)  route 0.156ns (48.811%))
  Logic Levels:           0  
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.554     1.233    <hidden>
    SLICE_X30Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.397 r  <hidden>
                         net (fo=6, routed)           0.156     1.553    <hidden>
    SLICE_X31Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.821     2.926    <hidden>
    SLICE_X31Y29         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.290%)  route 0.177ns (55.710%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.559     1.238    <hidden>
    SLICE_X31Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.379 r  <hidden>
                         net (fo=7, routed)           0.177     1.556    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.825     2.930    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.375%)  route 0.192ns (57.625%))
  Logic Levels:           0  
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.653    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.679 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.554     1.233    <hidden>
    SLICE_X32Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.374 r  <hidden>
                         net (fo=4, routed)           0.192     1.566    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.831     1.557    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.182     1.739 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.337     2.076    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.105 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.822     2.927    <hidden>
    SLICE_X32Y19         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.671ns  (logic 0.248ns (6.757%)  route 3.423ns (93.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.107     2.107    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X38Y36         LUT5 (Prop_lut5_I2_O)        0.124     2.231 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.316     3.547    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.671 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000     3.671    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.444     2.905    design_1_i/mdm_1/U0/tck
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.483ns  (logic 0.608ns (17.457%)  route 2.875ns (82.543%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.066     1.066    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.124     1.190 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.454     2.644    design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X39Y41         LUT5 (Prop_lut5_I0_O)        0.152     2.796 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_2/O
                         net (fo=1, routed)           0.355     3.151    design_1_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg5_out
    SLICE_X38Y41         LUT3 (Prop_lut3_I1_O)        0.332     3.483 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     3.483    design_1_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.444     2.905    design_1_i/mdm_1/U0/tck
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.473ns  (logic 0.248ns (7.142%)  route 3.225ns (92.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.107     2.107    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X38Y36         LUT5 (Prop_lut5_I2_O)        0.124     2.231 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.118     3.349    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.473 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000     3.473    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.444     2.905    design_1_i/mdm_1/U0/tck
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.435ns  (logic 0.248ns (7.221%)  route 3.187ns (92.779%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.066     1.066    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.124     1.190 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.121     3.311    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X47Y38         LUT3 (Prop_lut3_I2_O)        0.124     3.435 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     3.435    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445     3.120    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.336ns  (logic 0.124ns (3.717%)  route 3.212ns (96.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.066     1.066    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.124     1.190 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.146     3.336    design_1_i/mdm_1/U0/Dbg_TDI_0
    SLICE_X52Y35         SRL16E                                       r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X52Y35         SRL16E                                       r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 0.124ns (3.766%)  route 3.169ns (96.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.097     2.097    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124     2.221 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     3.293    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y36         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X51Y36         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 0.124ns (3.766%)  route 3.169ns (96.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.097     2.097    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124     2.221 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     3.293    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 0.124ns (3.766%)  route 3.169ns (96.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.097     2.097    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124     2.221 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     3.293    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 0.124ns (3.766%)  route 3.169ns (96.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.097     2.097    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124     2.221 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     3.293    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 0.124ns (3.766%)  route 3.169ns (96.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.097     2.097    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124     2.221 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     3.293    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.045ns (8.161%)  route 0.506ns (91.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.506     0.506    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.045     0.551 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.000     0.551    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X38Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.556    design_1_i/mdm_1/U0/tck
    SLICE_X38Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.045ns (7.653%)  route 0.543ns (92.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.415     0.415    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.460 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.128     0.588    <hidden>
    SLICE_X32Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.827     1.615    <hidden>
    SLICE_X32Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.044ns (6.073%)  route 0.681ns (93.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.681     0.681    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X38Y35         LUT4 (Prop_lut4_I1_O)        0.044     0.725 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.725    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X38Y35         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.556    design_1_i/mdm_1/U0/tck
    SLICE_X38Y35         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.047ns (5.844%)  route 0.757ns (94.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.641     0.641    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I2_O)        0.047     0.688 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.116     0.804    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X38Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.556    design_1_i/mdm_1/U0/tck
    SLICE_X38Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.048ns (5.845%)  route 0.773ns (94.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.529     0.529    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.048     0.577 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.244     0.821    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.048ns (5.845%)  route 0.773ns (94.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.529     0.529    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.048     0.577 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.244     0.821    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.048ns (5.845%)  route 0.773ns (94.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.529     0.529    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.048     0.577 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.244     0.821    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.048ns (5.845%)  route 0.773ns (94.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.529     0.529    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.048     0.577 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.244     0.821    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.090ns (10.897%)  route 0.736ns (89.103%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.415     0.415    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.460 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.321     0.781    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/O
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.826 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000     0.826    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.045ns (5.306%)  route 0.803ns (94.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.415     0.415    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.460 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.388     0.848    design_1_i/mdm_1/U0/Dbg_TDI_0
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.762ns  (logic 0.456ns (25.874%)  route 1.306ns (74.126%))
  Logic Levels:           0  
  Clock Path Skew:        4.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.550    -0.962    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  <hidden>
                         net (fo=2, routed)           1.306     0.801    <hidden>
    SLICE_X38Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.439     3.114    <hidden>
    SLICE_X38Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.411ns  (logic 0.419ns (29.700%)  route 0.992ns (70.300%))
  Logic Levels:           0  
  Clock Path Skew:        4.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.560    -0.952    <hidden>
    SLICE_X39Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  <hidden>
                         net (fo=9, routed)           0.992     0.459    <hidden>
    SLICE_X32Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.439     3.114    <hidden>
    SLICE_X32Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.288ns  (logic 0.518ns (40.232%)  route 0.770ns (59.768%))
  Logic Levels:           0  
  Clock Path Skew:        4.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.546    -0.966    <hidden>
    SLICE_X34Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  <hidden>
                         net (fo=1, routed)           0.770     0.322    <hidden>
    SLICE_X32Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.431     3.106    <hidden>
    SLICE_X32Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.272ns  (logic 0.478ns (37.566%)  route 0.794ns (62.434%))
  Logic Levels:           0  
  Clock Path Skew:        4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.550    -0.962    <hidden>
    SLICE_X34Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478    -0.484 r  <hidden>
                         net (fo=1, routed)           0.794     0.311    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.431     3.106    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.198ns  (logic 0.518ns (43.243%)  route 0.680ns (56.757%))
  Logic Levels:           0  
  Clock Path Skew:        4.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.547    -0.965    <hidden>
    SLICE_X34Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  <hidden>
                         net (fo=1, routed)           0.680     0.233    <hidden>
    SLICE_X29Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.433     3.108    <hidden>
    SLICE_X29Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.199ns  (logic 0.518ns (43.211%)  route 0.681ns (56.789%))
  Logic Levels:           0  
  Clock Path Skew:        4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.544    -0.968    <hidden>
    SLICE_X34Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  <hidden>
                         net (fo=1, routed)           0.681     0.231    <hidden>
    SLICE_X29Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.432     3.107    <hidden>
    SLICE_X29Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.570%)  route 0.671ns (56.430%))
  Logic Levels:           0  
  Clock Path Skew:        4.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.551    -0.961    <hidden>
    SLICE_X34Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  <hidden>
                         net (fo=1, routed)           0.671     0.228    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.431     3.106    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.182ns  (logic 0.478ns (40.432%)  route 0.704ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.544    -0.968    <hidden>
    SLICE_X34Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.490 r  <hidden>
                         net (fo=1, routed)           0.704     0.215    <hidden>
    SLICE_X29Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.432     3.107    <hidden>
    SLICE_X29Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.478ns (41.024%)  route 0.687ns (58.976%))
  Logic Levels:           0  
  Clock Path Skew:        4.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.551    -0.961    <hidden>
    SLICE_X34Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.483 r  <hidden>
                         net (fo=1, routed)           0.687     0.205    <hidden>
    SLICE_X32Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.441     3.116    <hidden>
    SLICE_X32Y37         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.243%)  route 0.627ns (54.757%))
  Logic Levels:           0  
  Clock Path Skew:        4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.550    -0.962    <hidden>
    SLICE_X34Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  <hidden>
                         net (fo=1, routed)           0.627     0.183    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.431     3.106    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.385ns (57.856%)  route 0.280ns (42.144%))
  Logic Levels:           0  
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.430    -1.565    <hidden>
    SLICE_X30Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.385    -1.180 r  <hidden>
                         net (fo=1, routed)           0.280    -0.900    <hidden>
    SLICE_X30Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.548     3.468    <hidden>
    SLICE_X30Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.666ns  (logic 0.385ns (57.769%)  route 0.281ns (42.231%))
  Logic Levels:           0  
  Clock Path Skew:        5.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X30Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.385    -1.177 r  <hidden>
                         net (fo=1, routed)           0.281    -0.896    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.548     3.468    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.385ns (56.475%)  route 0.297ns (43.525%))
  Logic Levels:           0  
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.430    -1.565    <hidden>
    SLICE_X34Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.385    -1.180 r  <hidden>
                         net (fo=1, routed)           0.297    -0.883    <hidden>
    SLICE_X32Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.548     3.468    <hidden>
    SLICE_X32Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.385ns (56.475%)  route 0.297ns (43.525%))
  Logic Levels:           0  
  Clock Path Skew:        5.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.432    -1.563    <hidden>
    SLICE_X34Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.385    -1.178 r  <hidden>
                         net (fo=1, routed)           0.297    -0.881    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.551     3.471    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.691ns  (logic 0.418ns (60.497%)  route 0.273ns (39.503%))
  Logic Levels:           0  
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X30Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.418    -1.144 r  <hidden>
                         net (fo=1, routed)           0.273    -0.871    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.551     3.471    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.418ns (59.336%)  route 0.286ns (40.664%))
  Logic Levels:           0  
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.430    -1.565    <hidden>
    SLICE_X34Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.418    -1.147 r  <hidden>
                         net (fo=1, routed)           0.286    -0.861    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.548     3.468    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.418ns (59.336%)  route 0.286ns (40.664%))
  Logic Levels:           0  
  Clock Path Skew:        5.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.432    -1.563    <hidden>
    SLICE_X34Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.418    -1.145 r  <hidden>
                         net (fo=1, routed)           0.286    -0.859    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.551     3.471    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.385ns (50.575%)  route 0.376ns (49.425%))
  Logic Levels:           0  
  Clock Path Skew:        5.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X34Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.385    -1.177 r  <hidden>
                         net (fo=1, routed)           0.376    -0.801    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.548     3.468    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.385ns (49.465%)  route 0.393ns (50.535%))
  Logic Levels:           0  
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X30Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.385    -1.177 r  <hidden>
                         net (fo=1, routed)           0.393    -0.784    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.551     3.471    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.367ns (47.411%)  route 0.407ns (52.589%))
  Logic Levels:           0  
  Clock Path Skew:        5.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.441    -1.554    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.367    -1.187 r  <hidden>
                         net (fo=3, routed)           0.407    -0.780    <hidden>
    SLICE_X33Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.562     3.482    <hidden>
    SLICE_X33Y38         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.762ns  (logic 0.456ns (25.874%)  route 1.306ns (74.126%))
  Logic Levels:           0  
  Clock Path Skew:        4.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.550    -0.962    <hidden>
    SLICE_X49Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  <hidden>
                         net (fo=2, routed)           1.306     0.801    <hidden>
    SLICE_X38Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.439     3.114    <hidden>
    SLICE_X38Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.411ns  (logic 0.419ns (29.700%)  route 0.992ns (70.300%))
  Logic Levels:           0  
  Clock Path Skew:        4.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.560    -0.952    <hidden>
    SLICE_X39Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  <hidden>
                         net (fo=9, routed)           0.992     0.459    <hidden>
    SLICE_X32Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.439     3.114    <hidden>
    SLICE_X32Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.288ns  (logic 0.518ns (40.232%)  route 0.770ns (59.768%))
  Logic Levels:           0  
  Clock Path Skew:        4.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.546    -0.966    <hidden>
    SLICE_X34Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  <hidden>
                         net (fo=1, routed)           0.770     0.322    <hidden>
    SLICE_X32Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.431     3.106    <hidden>
    SLICE_X32Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.272ns  (logic 0.478ns (37.566%)  route 0.794ns (62.434%))
  Logic Levels:           0  
  Clock Path Skew:        4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.550    -0.962    <hidden>
    SLICE_X34Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.478    -0.484 r  <hidden>
                         net (fo=1, routed)           0.794     0.311    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.431     3.106    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.198ns  (logic 0.518ns (43.243%)  route 0.680ns (56.757%))
  Logic Levels:           0  
  Clock Path Skew:        4.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.547    -0.965    <hidden>
    SLICE_X34Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.447 r  <hidden>
                         net (fo=1, routed)           0.680     0.233    <hidden>
    SLICE_X29Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.433     3.108    <hidden>
    SLICE_X29Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.199ns  (logic 0.518ns (43.211%)  route 0.681ns (56.789%))
  Logic Levels:           0  
  Clock Path Skew:        4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.544    -0.968    <hidden>
    SLICE_X34Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.450 r  <hidden>
                         net (fo=1, routed)           0.681     0.231    <hidden>
    SLICE_X29Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.432     3.107    <hidden>
    SLICE_X29Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.570%)  route 0.671ns (56.430%))
  Logic Levels:           0  
  Clock Path Skew:        4.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.551    -0.961    <hidden>
    SLICE_X34Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  <hidden>
                         net (fo=1, routed)           0.671     0.228    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.431     3.106    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.182ns  (logic 0.478ns (40.432%)  route 0.704ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.544    -0.968    <hidden>
    SLICE_X34Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.490 r  <hidden>
                         net (fo=1, routed)           0.704     0.215    <hidden>
    SLICE_X29Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.432     3.107    <hidden>
    SLICE_X29Y26         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.478ns (41.024%)  route 0.687ns (58.976%))
  Logic Levels:           0  
  Clock Path Skew:        4.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.551    -0.961    <hidden>
    SLICE_X34Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.483 r  <hidden>
                         net (fo=1, routed)           0.687     0.205    <hidden>
    SLICE_X32Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.441     3.116    <hidden>
    SLICE_X32Y37         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.145ns  (logic 0.518ns (45.243%)  route 0.627ns (54.757%))
  Logic Levels:           0  
  Clock Path Skew:        4.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.550    -0.962    <hidden>
    SLICE_X34Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  <hidden>
                         net (fo=1, routed)           0.627     0.183    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.431     3.106    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.385ns (57.856%)  route 0.280ns (42.144%))
  Logic Levels:           0  
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.430    -1.565    <hidden>
    SLICE_X30Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.385    -1.180 r  <hidden>
                         net (fo=1, routed)           0.280    -0.900    <hidden>
    SLICE_X30Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.548     3.468    <hidden>
    SLICE_X30Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.666ns  (logic 0.385ns (57.769%)  route 0.281ns (42.231%))
  Logic Levels:           0  
  Clock Path Skew:        5.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X30Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.385    -1.177 r  <hidden>
                         net (fo=1, routed)           0.281    -0.896    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.548     3.468    <hidden>
    SLICE_X31Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.385ns (56.475%)  route 0.297ns (43.525%))
  Logic Levels:           0  
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.430    -1.565    <hidden>
    SLICE_X34Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.385    -1.180 r  <hidden>
                         net (fo=1, routed)           0.297    -0.883    <hidden>
    SLICE_X32Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.548     3.468    <hidden>
    SLICE_X32Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.682ns  (logic 0.385ns (56.475%)  route 0.297ns (43.525%))
  Logic Levels:           0  
  Clock Path Skew:        5.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.432    -1.563    <hidden>
    SLICE_X34Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.385    -1.178 r  <hidden>
                         net (fo=1, routed)           0.297    -0.881    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.551     3.471    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.691ns  (logic 0.418ns (60.497%)  route 0.273ns (39.503%))
  Logic Levels:           0  
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X30Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.418    -1.144 r  <hidden>
                         net (fo=1, routed)           0.273    -0.871    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.551     3.471    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.418ns (59.336%)  route 0.286ns (40.664%))
  Logic Levels:           0  
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.430    -1.565    <hidden>
    SLICE_X34Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.418    -1.147 r  <hidden>
                         net (fo=1, routed)           0.286    -0.861    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.548     3.468    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.418ns (59.336%)  route 0.286ns (40.664%))
  Logic Levels:           0  
  Clock Path Skew:        5.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    -1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.432    -1.563    <hidden>
    SLICE_X34Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.418    -1.145 r  <hidden>
                         net (fo=1, routed)           0.286    -0.859    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.551     3.471    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.385ns (50.575%)  route 0.376ns (49.425%))
  Logic Levels:           0  
  Clock Path Skew:        5.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X34Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.385    -1.177 r  <hidden>
                         net (fo=1, routed)           0.376    -0.801    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.548     3.468    <hidden>
    SLICE_X33Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.385ns (49.465%)  route 0.393ns (50.535%))
  Logic Levels:           0  
  Clock Path Skew:        5.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.433    -1.562    <hidden>
    SLICE_X30Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.385    -1.177 r  <hidden>
                         net (fo=1, routed)           0.393    -0.784    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.551     3.471    <hidden>
    SLICE_X32Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.367ns (47.411%)  route 0.407ns (52.589%))
  Logic Levels:           0  
  Clock Path Skew:        5.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.441    -1.554    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.367    -1.187 r  <hidden>
                         net (fo=3, routed)           0.407    -0.780    <hidden>
    SLICE_X33Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.823    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.919 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.562     3.482    <hidden>
    SLICE_X33Y38         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.188ns  (logic 1.808ns (25.154%)  route 5.380ns (74.846%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.565     6.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     6.604 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.728     7.332    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.456 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.843     8.299    <hidden>
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.152     8.451 f  <hidden>
                         net (fo=1, routed)           0.266     8.716    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.332     9.048 f  <hidden>
                         net (fo=1, routed)           0.442     9.490    <hidden>
    SLICE_X35Y38         LUT4 (Prop_lut4_I2_O)        0.124     9.614 r  <hidden>
                         net (fo=1, routed)           0.360     9.974    <hidden>
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.098 r  <hidden>
                         net (fo=1, routed)           0.869    10.967    <hidden>
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.091 r  <hidden>
                         net (fo=2, routed)           0.645    11.736    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.860 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3/O
                         net (fo=2, routed)           0.607    12.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.591 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=1, routed)           0.620    13.211    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I0_O)        0.124    13.335 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    13.335    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.443     3.118    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.160ns  (logic 1.684ns (27.339%)  route 4.476ns (72.661%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.565     6.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     6.604 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.728     7.332    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.456 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.843     8.299    <hidden>
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.152     8.451 f  <hidden>
                         net (fo=1, routed)           0.266     8.716    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.332     9.048 f  <hidden>
                         net (fo=1, routed)           0.442     9.490    <hidden>
    SLICE_X35Y38         LUT4 (Prop_lut4_I2_O)        0.124     9.614 r  <hidden>
                         net (fo=1, routed)           0.360     9.974    <hidden>
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.098 r  <hidden>
                         net (fo=1, routed)           0.869    10.967    <hidden>
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.091 r  <hidden>
                         net (fo=2, routed)           0.645    11.736    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.860 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3/O
                         net (fo=2, routed)           0.323    12.183    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.307 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=1, routed)           0.000    12.307    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm
    SLICE_X42Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.443     2.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.560ns (26.617%)  route 4.301ns (73.383%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.565     6.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y39         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     6.604 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/Q
                         net (fo=4, routed)           0.728     7.332    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[7]
    SLICE_X41Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.456 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=3, routed)           0.843     8.299    <hidden>
    SLICE_X39Y38         LUT3 (Prop_lut3_I1_O)        0.152     8.451 f  <hidden>
                         net (fo=1, routed)           0.266     8.716    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.332     9.048 f  <hidden>
                         net (fo=1, routed)           0.442     9.490    <hidden>
    SLICE_X35Y38         LUT4 (Prop_lut4_I2_O)        0.124     9.614 r  <hidden>
                         net (fo=1, routed)           0.360     9.974    <hidden>
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.098 r  <hidden>
                         net (fo=1, routed)           0.869    10.967    <hidden>
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.091 r  <hidden>
                         net (fo=2, routed)           0.794    11.885    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X45Y38         LUT3 (Prop_lut3_I0_O)        0.124    12.009 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1/O
                         net (fo=1, routed)           0.000    12.009    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0[0]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445     3.120    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.814ns  (logic 0.704ns (25.021%)  route 2.110ns (74.979%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.565     6.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456     6.604 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           1.284     7.888    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     8.012 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_5/O
                         net (fo=2, routed)           0.825     8.837    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_5_n_0
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.961 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1/O
                         net (fo=1, routed)           0.000     8.961    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1_n_0
    SLICE_X44Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.444     3.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 1.072ns (40.489%)  route 1.576ns (59.511%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.565     6.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.419     6.567 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.838     7.404    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I2_O)        0.327     7.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.738     8.469    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X45Y38         LUT6 (Prop_lut6_I0_O)        0.326     8.795 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.795    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445     3.120    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.480ns  (logic 1.072ns (43.232%)  route 1.408ns (56.768%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.565     6.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.419     6.567 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.838     7.404    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I2_O)        0.327     7.731 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.570     8.301    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.326     8.627 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.627    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445     3.120    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.855ns  (logic 0.718ns (38.704%)  route 1.137ns (61.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.565     6.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.419     6.567 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           1.137     7.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.299     8.003 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     8.003    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.443     3.118    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.773ns  (logic 0.741ns (41.782%)  route 1.032ns (58.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.147    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.419     6.566 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=5, routed)           1.032     7.598    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg_0
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.322     7.920 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1/O
                         net (fo=1, routed)           0.000     7.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.442     3.117    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X42Y36         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.732ns  (logic 0.456ns (26.330%)  route 1.276ns (73.670%))
  Logic Levels:           0  
  Clock Path Skew:        -3.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.557     6.140    <hidden>
    SLICE_X31Y33         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.456     6.596 r  <hidden>
                         net (fo=8, routed)           1.276     7.871    <hidden>
    SLICE_X30Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.442     3.117    <hidden>
    SLICE_X30Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.706ns  (logic 0.718ns (42.081%)  route 0.988ns (57.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    6.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.587     1.587    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.683 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.563     3.247    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.459     3.706 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.780     4.486    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.565     6.148    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.419     6.567 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.988     7.555    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.854 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     7.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X44Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.359     1.359    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.450 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.583    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.444     3.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.246%)  route 0.145ns (50.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.216    <hidden>
    SLICE_X31Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     2.357 r  <hidden>
                         net (fo=4, routed)           0.145     2.502    <hidden>
    SLICE_X30Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.830     1.618    <hidden>
    SLICE_X30Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.489%)  route 0.225ns (61.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X31Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=2, routed)           0.225     2.581    <hidden>
    SLICE_X32Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.830     1.618    <hidden>
    SLICE_X32Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.438%)  route 0.205ns (55.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.216    <hidden>
    SLICE_X30Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     2.380 r  <hidden>
                         net (fo=5, routed)           0.205     2.585    <hidden>
    SLICE_X30Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.830     1.618    <hidden>
    SLICE_X30Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.095%)  route 0.239ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.215    <hidden>
    SLICE_X33Y36         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDPE (Prop_fdpe_C_Q)         0.141     2.356 r  <hidden>
                         net (fo=2, routed)           0.239     2.595    <hidden>
    SLICE_X32Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.830     1.618    <hidden>
    SLICE_X32Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.125%)  route 0.200ns (51.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.563     2.219    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141     2.360 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.200     2.560    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.045     2.605 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.605    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X44Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.830     1.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X44Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.686%)  route 0.204ns (52.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.218    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     2.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.204     2.563    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.045     2.608 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     2.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.832     1.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.298%)  route 0.253ns (60.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.216    <hidden>
    SLICE_X30Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.164     2.380 r  <hidden>
                         net (fo=4, routed)           0.253     2.633    <hidden>
    SLICE_X30Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.830     1.618    <hidden>
    SLICE_X30Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.039%)  route 0.246ns (56.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.218    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     2.359 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.246     2.605    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.650 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.832     1.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.939%)  route 0.247ns (57.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.218    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     2.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.247     2.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X45Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.651 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.651    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.832     1.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y38         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.018%)  route 0.345ns (64.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.597     0.597    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.623 f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.562     1.185    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.146     1.331 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.299     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.656 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.563     2.219    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y40         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141     2.360 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.345     2.705    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.045     2.750 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.750    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.697     0.697    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/lopt
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.726 r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.788 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.829     1.617    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y37         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.515ns  (logic 0.248ns (7.056%)  route 3.267ns (92.944%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.951    18.618    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.742 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.316    20.057    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.181 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000    20.181    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.444     2.905    design_1_i/mdm_1/U0/tck
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.317ns  (logic 0.248ns (7.477%)  route 3.069ns (92.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.951    18.618    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.742 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.118    19.859    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.983 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000    19.983    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.444     2.905    design_1_i/mdm_1/U0/tck
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.166ns  (logic 0.248ns (7.834%)  route 2.918ns (92.166%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.951    18.618    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.742 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.967    19.708    design_1_i/mdm_1/U0/Use_E2.LUT1_I/SR[0]
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.124    19.832 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000    19.832    design_1_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.444     2.905    design_1_i/mdm_1/U0/tck
    SLICE_X38Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.967ns  (logic 0.124ns (4.180%)  route 2.843ns (95.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.951    18.618    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.742 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.892    19.633    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X40Y42         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.446     2.907    design_1_i/mdm_1/U0/tck
    SLICE_X40Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.967ns  (logic 0.124ns (4.180%)  route 2.843ns (95.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.951    18.618    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.742 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.892    19.633    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X40Y42         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.446     2.907    design_1_i/mdm_1/U0/tck
    SLICE_X40Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.967ns  (logic 0.124ns (4.180%)  route 2.843ns (95.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.951    18.618    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.742 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.892    19.633    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X40Y42         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.446     2.907    design_1_i/mdm_1/U0/tck
    SLICE_X40Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.967ns  (logic 0.124ns (4.180%)  route 2.843ns (95.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.951    18.618    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.742 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.892    19.633    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X40Y42         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.446     2.907    design_1_i/mdm_1/U0/tck
    SLICE_X40Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.967ns  (logic 0.124ns (4.180%)  route 2.843ns (95.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.951    18.618    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.742 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.892    19.633    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X40Y42         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.446     2.907    design_1_i/mdm_1/U0/tck
    SLICE_X40Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.962ns  (logic 0.124ns (4.186%)  route 2.838ns (95.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.951    18.618    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.742 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.887    19.629    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X41Y42         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.446     2.907    design_1_i/mdm_1/U0/tck
    SLICE_X41Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.962ns  (logic 0.124ns (4.186%)  route 2.838ns (95.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.951    18.618    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT5 (Prop_lut5_I3_O)        0.124    18.742 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.887    19.629    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X41Y42         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.446     2.907    design_1_i/mdm_1/U0/tck
    SLICE_X41Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.045ns (7.025%)  route 0.596ns (92.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.596     0.596    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT4 (Prop_lut4_I2_O)        0.045     0.641 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.000     0.641    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X38Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.556    design_1_i/mdm_1/U0/tck
    SLICE_X38Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.045ns (5.896%)  route 0.718ns (94.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.718     0.718    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.763 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_done_i_1/O
                         net (fo=1, routed)           0.000     0.763    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_15
    SLICE_X38Y35         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.556    design_1_i/mdm_1/U0/tck
    SLICE_X38Y35         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.046ns (6.019%)  route 0.718ns (93.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.718     0.718    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y35         LUT4 (Prop_lut4_I2_O)        0.046     0.764 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.764    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X38Y35         FDCE                                         f  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.556    design_1_i/mdm_1/U0/tck
    SLICE_X38Y35         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.044ns (4.277%)  route 0.985ns (95.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT4 (Prop_lut4_I2_O)        0.044     0.785 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.244     1.029    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y41         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.044ns (4.277%)  route 0.985ns (95.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT4 (Prop_lut4_I2_O)        0.044     0.785 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.244     1.029    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y41         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.044ns (4.277%)  route 0.985ns (95.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT4 (Prop_lut4_I2_O)        0.044     0.785 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.244     1.029    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y41         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.044ns (4.277%)  route 0.985ns (95.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT4 (Prop_lut4_I2_O)        0.044     0.785 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.244     1.029    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y41         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y41         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.044ns (4.060%)  route 1.040ns (95.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT4 (Prop_lut4_I2_O)        0.044     0.785 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.299     1.084    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y42         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.044ns (4.060%)  route 1.040ns (95.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT4 (Prop_lut4_I2_O)        0.044     0.785 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.299     1.084    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y42         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.044ns (4.060%)  route 1.040ns (95.940%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.741     0.741    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y36         LUT4 (Prop_lut4_I2_O)        0.044     0.785 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.299     1.084    design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X39Y42         FDRE                                         f  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X39Y42         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 3.974ns (44.163%)  route 5.024ns (55.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.563    -0.949    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y8          FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDSE (Prop_fdse_C_Q)         0.456    -0.493 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.024     4.532    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.049 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.049    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.125ns  (logic 1.360ns (43.514%)  route 1.765ns (56.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.561    -0.620    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y8          FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.765     1.286    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.505 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.505    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 3.974ns (44.163%)  route 5.024ns (55.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.563    -0.949    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y8          FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDSE (Prop_fdse_C_Q)         0.456    -0.493 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.024     4.532    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.049 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.049    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.125ns  (logic 1.360ns (43.514%)  route 1.765ns (56.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.561    -0.620    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y8          FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDSE (Prop_fdse_C_Q)         0.141    -0.479 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.765     1.286    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.505 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.505    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.431ns  (logic 0.124ns (5.102%)  route 2.307ns (94.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.307     2.307    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.124     2.431 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.431    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.045ns (4.435%)  route 0.970ns (95.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.970     0.970    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.015 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.015    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.832    -0.858    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.431ns  (logic 0.124ns (5.102%)  route 2.307ns (94.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.307     2.307    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.124     2.431 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.431    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        1.448    -1.547    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.045ns (4.435%)  route 0.970ns (95.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.970     0.970    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.015 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.015    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2280, routed)        0.832    -0.858    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X56Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 0.124ns (4.805%)  route 2.457ns (95.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.385     1.385    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.509 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     2.581    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y36         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X51Y36         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 0.124ns (4.805%)  route 2.457ns (95.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.385     1.385    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.509 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     2.581    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 0.124ns (4.805%)  route 2.457ns (95.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.385     1.385    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.509 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     2.581    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 0.124ns (4.805%)  route 2.457ns (95.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.385     1.385    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.509 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     2.581    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_0/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 0.124ns (4.805%)  route 2.457ns (95.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.385     1.385    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.509 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     2.581    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X51Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_1/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 0.124ns (4.805%)  route 2.457ns (95.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.385     1.385    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.509 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     2.581    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_2/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 0.124ns (4.805%)  route 2.457ns (95.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.385     1.385    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.509 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     2.581    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_4/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_5/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 0.124ns (4.805%)  route 2.457ns (95.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.385     1.385    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.509 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.072     2.581    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_5/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X50Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_5/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.435ns  (logic 0.124ns (5.093%)  route 2.311ns (94.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.385     1.385    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.509 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.926     2.435    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X50Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X50Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.435ns  (logic 0.124ns (5.093%)  route 2.311ns (94.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.385     1.385    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.509 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.926     2.435    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.369     1.369    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.460 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          1.447     2.908    design_1_i/mdm_1/U0/tck
    SLICE_X51Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.000ns (0.000%)  route 0.630ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.630     0.630    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X38Y35         FDCE                                         f  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.556    design_1_i/mdm_1/U0/tck
    SLICE_X38Y35         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.000ns (0.000%)  route 0.630ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.630     0.630    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X38Y35         FDCE                                         f  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.556    design_1_i/mdm_1/U0/tck
    SLICE_X38Y35         FDCE                                         r  design_1_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.048ns (6.802%)  route 0.658ns (93.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.542     0.542    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.048     0.590 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.116     0.706    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X38Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.556    design_1_i/mdm_1/U0/tck
    SLICE_X38Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.045ns (6.244%)  route 0.676ns (93.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.676     0.676    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.045     0.721 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.000     0.721    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X38Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.827     1.556    design_1_i/mdm_1/U0/tck
    SLICE_X38Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.045ns (4.843%)  route 0.884ns (95.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.542     0.542    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.045     0.587 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.343     0.929    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X49Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.560    design_1_i/mdm_1/U0/tck
    SLICE_X49Y36         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_3/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.045ns (4.482%)  route 0.959ns (95.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.542     0.542    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.045     0.587 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.417     1.004    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X50Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X50Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.045ns (4.482%)  route 0.959ns (95.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.542     0.542    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.045     0.587 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.417     1.004    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X51Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.045ns (4.482%)  route 0.959ns (95.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.542     0.542    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.045     0.587 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.417     1.004    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y35         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X51Y35         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.045ns (4.482%)  route 0.959ns (95.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.542     0.542    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.045     0.587 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.417     1.004    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y35         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X51Y35         FDRE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.045ns (4.482%)  route 0.959ns (95.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.542     0.542    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.045     0.587 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.417     1.004    design_1_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X51Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.700     0.700    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.729 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.561    design_1_i/mdm_1/U0/tck
    SLICE_X51Y35         FDSE                                         r  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C





