Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Oct  1 14:24:52 2021
| Host         : Duller running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_controller_control_sets_placed.rpt
| Design       : TOP_controller
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           10 |
| No           | No                    | Yes                    |              35 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             137 |           50 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------------------------+------------------------+------------------+----------------+--------------+
|        Clock Signal        |                     Enable Signal                     |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-------------------------------------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG             | SPC_CNT/lastSib_i_1_n_0                               | Frame_controller/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | SPC_CNT/currentSib                                    | Frame_controller/rst_n |                1 |              1 |         1.00 |
|  clock_driver/inst/pix_clk | Frame_controller/SKV_i_1_n_0                          | Frame_controller/rst_n |                1 |              1 |         1.00 |
|  clock_driver/inst/pix_clk | Frame_controller/SPV_i_1_n_0                          | Frame_controller/rst_n |                1 |              1 |         1.00 |
|  clock_driver/inst/pix_clk | Frame_controller/XLE_i_1_n_0                          | Frame_controller/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | TPS65185_controller/FSM_onehot_next_state_reg_n_0_[4] | Frame_controller/rst_n |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG             | TPS65185_controller/inst_i2c_top/idx_d                | Frame_controller/rst_n |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG             | TPS65185_controller/inst_i2c_top/E[0]                 | Frame_controller/rst_n |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG             | TPS65185_controller/FSM_onehot_next_state[4]_i_1_n_0  | Frame_controller/rst_n |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG             | TPS65185_controller/inst_i2c_top/wr_data_q[7]_i_1_n_0 | Frame_controller/rst_n |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG             | SPC_CNT/counter[7]_i_1_n_0                            | Frame_controller/rst_n |                2 |              8 |         4.00 |
|  clock_driver/inst/pix_clk | Data_controller/cnt_data_0                            | Frame_controller/rst_n |                4 |              9 |         2.25 |
|  clock_driver/inst/pix_clk | Frame_controller/cnt_v_xle_5                          | Frame_controller/rst_n |                3 |             10 |         3.33 |
|  clock_driver/inst/pix_clk | Frame_controller/cnt_v_xstl_6                         | Frame_controller/rst_n |                3 |             10 |         3.33 |
|  clock_driver/inst/pix_clk | Frame_controller/cnt_n_skv_2                          | Frame_controller/rst_n |                5 |             11 |         2.20 |
|  clock_driver/inst/pix_clk | Frame_controller/cnt_spv_4                            | Frame_controller/rst_n |                4 |             11 |         2.75 |
|  clock_driver/inst/pix_clk | Frame_controller/cnt_t_skv_3                          | Frame_controller/rst_n |                3 |             11 |         3.67 |
|  clock_driver/inst/pix_clk | Frame_controller/cnt_xle_0                            | Frame_controller/rst_n |                5 |             11 |         2.20 |
|  clock_driver/inst/pix_clk | Frame_controller/cnt_xstl_1                           | Frame_controller/rst_n |                3 |             11 |         3.67 |
|  clock_driver/inst/pix_clk |                                                       | Frame_controller/rst_n |                6 |             13 |         2.17 |
|  clock_driver/inst/pix_clk |                                                       |                        |               10 |             14 |         1.40 |
|  clock_driver/inst/pix_clk | Data_controller/addra                                 | Frame_controller/rst_n |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG             |                                                       | Frame_controller/rst_n |               13 |             22 |         1.69 |
+----------------------------+-------------------------------------------------------+------------------------+------------------+----------------+--------------+


