
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004297                       # Number of seconds simulated
sim_ticks                                  4297227000                       # Number of ticks simulated
final_tick                                 4297227000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83319                       # Simulator instruction rate (inst/s)
host_op_rate                                   129119                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64188859                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672648                       # Number of bytes of host memory used
host_seconds                                    66.95                       # Real time elapsed on the host
sim_insts                                     5577907                       # Number of instructions simulated
sim_ops                                       8644101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2195968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2247872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12078487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         511019781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             523098268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12078487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12078487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7059436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7059436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7059436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12078487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        511019781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            530157704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     68618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000474617000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           56                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           56                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               97602                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                867                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        474                       # Number of write requests accepted
system.mem_ctrls.readBursts                     70246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      948                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2247680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   29536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2247872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4297082000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 70246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  948                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     67.103837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.220943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    30.186671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           187      0.55%      0.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        33015     97.36%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          410      1.21%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           86      0.25%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           49      0.14%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           26      0.08%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           20      0.06%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           18      0.05%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           98      0.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33909                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           56                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1247.857143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    392.735645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5550.245280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           53     94.64%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      3.57%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      1.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            56                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           56                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.482143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.457582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43     76.79%     76.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.57%     80.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     14.29%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      5.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            56                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2195776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        29536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12078486.893990008160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 510975100.919732689857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6873269.669021441601                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        68624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          948                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     72940000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4464139000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19442496000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     44969.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     65052.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20508962.03                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   3202519000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4537079000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  280960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     45593.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64593.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       523.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    523.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    36681                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     120714.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    52.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3109959500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1288000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     108420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2673693000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      6309500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1077495500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    430021000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530487                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530487                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2737                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527488                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1436                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527488                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508008                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19480                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1817                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1589511                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13429                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439134                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            79                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17361                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4297228                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              39417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5657993                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530487                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509444                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4213708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5570                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        131                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           444                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17316                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1053                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4256552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.065844                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.186617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2711431     63.70%     63.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   218377      5.13%     68.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    99868      2.35%     71.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101720      2.39%     73.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    89805      2.11%     75.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    88371      2.08%     77.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   102517      2.41%     80.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   101782      2.39%     82.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   742681     17.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4256552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.123449                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.316661                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   404894                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2747595                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    275410                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                825868                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2785                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8770167                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2785                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   540209                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1600646                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2680                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    893711                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1216521                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8759311                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                331879                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 699270                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    372                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19640                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16310976                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20160401                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13393007                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12197                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177462                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   133514                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3330113                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534456                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16310                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               977                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              260                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8738848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9765956                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               661                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           94824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       137968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4256552                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.294335                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.771413                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              969114     22.77%     22.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              462468     10.86%     33.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              866208     20.35%     53.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              982398     23.08%     77.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              571422     13.42%     90.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              202821      4.76%     95.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              119180      2.80%     98.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               54523      1.28%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               28418      0.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4256552                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6880      5.53%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     19      0.02%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.02%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      5.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 117120     94.06%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   436      0.35%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                12      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               31      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2247      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8154567     83.50%     83.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     83.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1155      0.01%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 166      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  406      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  829      0.01%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     83.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1028      0.01%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 613      0.01%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                206      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1589249     16.27%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13482      0.14%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1547      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            431      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9765956                       # Type of FU issued
system.cpu.iq.rate                           2.272618                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      124522                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012751                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23902918                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8823219                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8691836                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10729                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10568                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4823                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9882849                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5382                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2394                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14183                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6552                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1060360                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2785                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   50032                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5116                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8738926                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               108                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534456                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16310                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    598                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4310                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            701                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2758                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3459                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9760385                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1589485                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5571                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1602910                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518399                       # Number of branches executed
system.cpu.iew.exec_stores                      13425                       # Number of stores executed
system.cpu.iew.exec_rate                     2.271321                       # Inst execution rate
system.cpu.iew.wb_sent                        8698076                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8696659                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7736327                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14263304                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.023783                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.542394                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           94929                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2756                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4242160                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.037665                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.358981                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2740119     64.59%     64.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       457422     10.78%     75.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14445      0.34%     75.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10279      0.24%     75.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4834      0.11%     76.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3107      0.07%     76.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1240      0.03%     76.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1071      0.03%     76.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009643     23.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4242160                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577907                       # Number of instructions committed
system.cpu.commit.committedOps                8644101                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530031                       # Number of memory references committed
system.cpu.commit.loads                        520273                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641214                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109862     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519611      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9422      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644101                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009643                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11971547                       # The number of ROB reads
system.cpu.rob.rob_writes                    17492628                       # The number of ROB writes
system.cpu.timesIdled                             480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577907                       # Number of Instructions Simulated
system.cpu.committedOps                       8644101                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.770402                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.770402                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.298024                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.298024                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 15407664                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8162627                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7578                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3978                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5100978                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068271                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2644362                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.095517                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077291                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.095517                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          575                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1566064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1566064                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28852                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9317                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38169                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38169                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38169                       # number of overall hits
system.cpu.dcache.overall_hits::total           38169                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497504                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          441                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       497945                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         497945                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       497945                       # number of overall misses
system.cpu.dcache.overall_misses::total        497945                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17209963000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17209963000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     52214000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     52214000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  17262177000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17262177000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  17262177000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17262177000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536114                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536114                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536114                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.945185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.945185                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045194                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928804                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34592.612321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34592.612321                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 118399.092971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 118399.092971                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34666.834691                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34666.834691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34666.834691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34666.834691                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3482507                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            478874                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.272282                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          556                       # number of writebacks
system.cpu.dcache.writebacks::total               556                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4104                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4104                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4109                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493400                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493400                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          436                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493836                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493836                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15834628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15834628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     50643000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     50643000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15885271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15885271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15885271000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15885271000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.937388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.937388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.921140                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.921140                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.921140                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.921140                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32092.882043                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32092.882043                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 116153.669725                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116153.669725                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32167.097984                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32167.097984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32167.097984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32167.097984                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492812                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           683.921700                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17029                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               822                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.716545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            112000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   683.921700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.667892                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.667892                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          671                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35454                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35454                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16207                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16207                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16207                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16207                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16207                       # number of overall hits
system.cpu.icache.overall_hits::total           16207                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1109                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1109                       # number of overall misses
system.cpu.icache.overall_misses::total          1109                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124555998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124555998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    124555998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124555998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124555998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124555998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17316                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17316                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17316                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17316                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.064045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.064045                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.064045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.064045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.064045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.064045                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 112313.794409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 112313.794409                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 112313.794409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 112313.794409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 112313.794409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 112313.794409                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           95                       # number of writebacks
system.cpu.icache.writebacks::total                95                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          287                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          287                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          287                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          287                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          822                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          822                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          822                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          822                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          822                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          822                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98400998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98400998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98400998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98400998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98400998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98400998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047471                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047471                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047471                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047471                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 119709.243309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 119709.243309                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 119709.243309                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 119709.243309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 119709.243309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 119709.243309                       # average overall mshr miss latency
system.cpu.icache.replacements                     95                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27117.251007                       # Cycle average of tags in use
system.l2.tags.total_refs                      987556                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35146                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.098674                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     91000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.018765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       213.054529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26904.177714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.821050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.827553                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32612                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7935594                       # Number of tag accesses
system.l2.tags.data_accesses                  7935594                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              556                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           94                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               94                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459510                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459524                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459535                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              459524                       # number of overall hits
system.l2.overall_hits::total                  459535                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 422                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              811                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33890                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                811                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34312                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35123                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               811                       # number of overall misses
system.l2.overall_misses::.cpu.data             34312                       # number of overall misses
system.l2.overall_misses::total                 35123                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     49013000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      49013000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95680000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95680000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4698698000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4698698000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     95680000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4747711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4843391000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95680000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4747711000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4843391000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           94                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           94                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493836                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494658                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493836                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494658                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.967890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967890                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986618                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986618                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068687                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.986618                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069481                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071005                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986618                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069481                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071005                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 116144.549763                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116144.549763                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117977.805179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117977.805179                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 138645.559162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 138645.559162                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 117977.805179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 138368.821404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 137897.987074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 117977.805179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 138368.821404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 137897.987074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 474                       # number of writebacks
system.l2.writebacks::total                       474                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          422                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            422                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          811                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          811                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33890                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35123                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     40573000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     40573000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79460000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79460000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4020898000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4020898000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     79460000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4061471000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4140931000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79460000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4061471000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4140931000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068687                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071005                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071005                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 96144.549763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96144.549763                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97977.805179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97977.805179                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 118645.559162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 118645.559162                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97977.805179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 118368.821404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117897.987074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97977.805179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 118368.821404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117897.987074                       # average overall mshr miss latency
system.l2.replacements                           2378                       # number of replacements
system.membus.snoop_filter.tot_requests         36807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34701                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          474                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1210                       # Transaction distribution
system.membus.trans_dist::ReadExReq               422                       # Transaction distribution
system.membus.trans_dist::ReadExResp              422                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34701                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2278208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2278208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2278208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35123                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38703000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          175673500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987565                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            694                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          694                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4297227000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           95                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494160                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              436                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             436                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           822                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493400                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1482223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31641088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31699776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2378                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497036                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001414                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037582                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496333     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    703      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497036                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          988867000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2468997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481508000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            34.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
