0.6
2019.1
May 24 2019
15:06:07
C:/Users/86183/Desktop/f_adder/project_3/project_3.sim/sim_1/synth/timing/xsim/tb_adder_time_synth.v,1678850715,verilog,,,,glbl;tb_adder,,,,,,,,
