Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Jan 02 16:55:36 2018
| Host         : DESKTOP-C3C6RP4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiMips_control_sets_placed.rpt
| Design       : multiMips
| Device       : xc7vx485t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             193 |           76 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           43 |
| Yes          | No                    | No                     |            1031 |          447 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------+---------------------+------------------+----------------+
|          Clock Signal         |         Enable Signal        |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------------+------------------------------+---------------------+------------------+----------------+
|  Br_StallB3_out               |                              |                     |                1 |              1 |
|  Br_StallA6_out               |                              |                     |                1 |              1 |
|  Br_ForwardA_reg[1]_i_2_n_1   |                              |                     |                1 |              2 |
|  Br_ForwardB_reg[1]_i_2_n_1   |                              |                     |                1 |              2 |
|  aluctr/aluCtr_reg[2]_i_2_n_1 |                              |                     |                1 |              3 |
|  clk_IBUF_BUFG                | pc[7]_i_1_n_1                |                     |                3 |              7 |
| ~clk_IBUF_BUFG                | regfile/regs[16][31]_i_1_n_1 |                     |               11 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[11][31]_i_1_n_1 |                     |               11 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[12][31]_i_1_n_1 |                     |               11 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[0][31]_i_1_n_1  |                     |               10 |             32 |
|  n_0_251_BUFG                 |                              |                     |               22 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[18][31]_i_1_n_1 |                     |               13 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[1][31]_i_1_n_1  |                     |               15 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[23][31]_i_1_n_1 |                     |               22 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[25][31]_i_1_n_1 |                     |               11 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[26][31]_i_1_n_1 |                     |                8 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[27][31]_i_1_n_1 |                     |               10 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[30][31]_i_1_n_1 |                     |               17 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[13][31]_i_1_n_1 |                     |               12 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[14][31]_i_1_n_1 |                     |               16 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[15][31]_i_1_n_1 |                     |               17 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[17][31]_i_1_n_1 |                     |                7 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[19][31]_i_1_n_1 |                     |               11 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[20][31]_i_1_n_1 |                     |               15 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[21][31]_i_1_n_1 |                     |               17 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[22][31]_i_1_n_1 |                     |               22 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[24][31]_i_1_n_1 |                     |               10 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[28][31]_i_1_n_1 |                     |               10 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[29][31]_i_1_n_1 |                     |               11 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[2][31]_i_1_n_1  |                     |               10 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[31][31]_i_1_n_1 |                     |               20 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[3][31]_i_1_n_1  |                     |               13 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[4][31]_i_1_n_1  |                     |               13 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[5][31]_i_1_n_1  |                     |               11 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[6][31]_i_1_n_1  |                     |               17 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[7][31]_i_1_n_1  |                     |               21 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[8][31]_i_1_n_1  |                     |               17 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[9][31]_i_1_n_1  |                     |               18 |             32 |
| ~clk_IBUF_BUFG                | regfile/regs[10][31]_i_1_n_1 |                     |               17 |             32 |
|  clk_IBUF_BUFG                |                              | IF_ID_PcAdd41       |               12 |             34 |
|  clk_IBUF_BUFG                |                              | ID_EX_RegReadData11 |               31 |             90 |
|  clk_IBUF_BUFG                |                              |                     |               49 |            152 |
+-------------------------------+------------------------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 3      |                     1 |
| 7      |                     1 |
| 16+    |                    36 |
+--------+-----------------------+


