onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /tb/clk
add wave -noupdate /tb/rst
add wave -noupdate -divider PC
add wave -noupdate -radix unsigned /tb/SC_RISCV/PC/PC_out
add wave -noupdate -divider {Instr Mem}
add wave -noupdate -radix hexadecimal /tb/SC_RISCV/Instr_Mem/RD
add wave -noupdate -divider ULA
add wave -noupdate -radix decimal /tb/SC_RISCV/ALU/SrcA
add wave -noupdate -radix decimal /tb/SC_RISCV/ALU/SrcB
add wave -noupdate /tb/SC_RISCV/ALU/ALUControl
add wave -noupdate -radix decimal /tb/SC_RISCV/ALU/ALUResult
add wave -noupdate -divider {REG FILE}
add wave -noupdate -radix unsigned /tb/SC_RISCV/Reg_File/A1
add wave -noupdate -radix decimal /tb/SC_RISCV/Reg_File/RD1
add wave -noupdate -radix unsigned /tb/SC_RISCV/Reg_File/A2
add wave -noupdate -radix hexadecimal /tb/SC_RISCV/Reg_File/RD2
add wave -noupdate /tb/SC_RISCV/Reg_File/WE3
add wave -noupdate -radix unsigned /tb/SC_RISCV/Reg_File/A3
add wave -noupdate -radix hexadecimal /tb/SC_RISCV/Reg_File/WD3
add wave -noupdate -radix hexadecimal -childformat {{{/tb/SC_RISCV/Reg_File/ram[31]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[30]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[29]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[28]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[27]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[26]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[25]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[24]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[23]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[22]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[21]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[20]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[19]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[18]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[17]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[16]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[15]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[14]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[13]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[12]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[11]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[10]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[9]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[8]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[7]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[6]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[5]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[4]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[3]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[2]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[1]} -radix hexadecimal} {{/tb/SC_RISCV/Reg_File/ram[0]} -radix hexadecimal}} -subitemconfig {{/tb/SC_RISCV/Reg_File/ram[31]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[30]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[29]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[28]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[27]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[26]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[25]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[24]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[23]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[22]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[21]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[20]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[19]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[18]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[17]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[16]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[15]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[14]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[13]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[12]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[11]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[10]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[9]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[8]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[7]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[6]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[5]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[4]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[3]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[2]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[1]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Reg_File/ram[0]} {-height 15 -radix hexadecimal}} /tb/SC_RISCV/Reg_File/ram
add wave -noupdate -divider {Data Mem}
add wave -noupdate /tb/SC_RISCV/Data_Mem/we
add wave -noupdate -radix hexadecimal /tb/SC_RISCV/Data_Mem/WD
add wave -noupdate -radix unsigned /tb/SC_RISCV/Data_Mem/A
add wave -noupdate -radix hexadecimal -childformat {{{/tb/SC_RISCV/Data_Mem/RD[31]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[30]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[29]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[28]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[27]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[26]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[25]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[24]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[23]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[22]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[21]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[20]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[19]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[18]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[17]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[16]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[15]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[14]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[13]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[12]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[11]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[10]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[9]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[8]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[7]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[6]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[5]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[4]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[3]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[2]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[1]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/RD[0]} -radix hexadecimal}} -subitemconfig {{/tb/SC_RISCV/Data_Mem/RD[31]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[30]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[29]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[28]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[27]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[26]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[25]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[24]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[23]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[22]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[21]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[20]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[19]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[18]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[17]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[16]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[15]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[14]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[13]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[12]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[11]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[10]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[9]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[8]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[7]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[6]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[5]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[4]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[3]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[2]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[1]} {-height 15 -radix hexadecimal} {/tb/SC_RISCV/Data_Mem/RD[0]} {-height 15 -radix hexadecimal}} /tb/SC_RISCV/Data_Mem/RD
add wave -noupdate -radix hexadecimal -childformat {{{/tb/SC_RISCV/Data_Mem/ram[31]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[30]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[29]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[28]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[27]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[26]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[25]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[24]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[23]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[22]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[21]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[20]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[19]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[18]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[17]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[16]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[15]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[14]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[13]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[12]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[11]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[10]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[9]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[8]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[7]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[6]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[5]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[4]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[3]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[2]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[1]} -radix hexadecimal} {{/tb/SC_RISCV/Data_Mem/ram[0]} -radix hexadecimal}} -subitemconfig {{/tb/SC_RISCV/Data_Mem/ram[31]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[30]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[29]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[28]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[27]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[26]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[25]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[24]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[23]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[22]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[21]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[20]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[19]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[18]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[17]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[16]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[15]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[14]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[13]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[12]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[11]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[10]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[9]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[8]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[7]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[6]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[5]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[4]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[3]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[2]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[1]} {-radix hexadecimal} {/tb/SC_RISCV/Data_Mem/ram[0]} {-radix hexadecimal}} /tb/SC_RISCV/Data_Mem/ram
add wave -noupdate -divider {Control Unit}
add wave -noupdate /tb/SC_RISCV/ControlUnit/Zero
add wave -noupdate /tb/SC_RISCV/ControlUnit/op
add wave -noupdate /tb/SC_RISCV/ControlUnit/funct3
add wave -noupdate /tb/SC_RISCV/ControlUnit/funct7_5
add wave -noupdate /tb/SC_RISCV/ControlUnit/PCSrc
add wave -noupdate /tb/SC_RISCV/ControlUnit/ResultSrc
add wave -noupdate /tb/SC_RISCV/ControlUnit/MemWrite
add wave -noupdate /tb/SC_RISCV/ControlUnit/ALUSrc
add wave -noupdate /tb/SC_RISCV/ControlUnit/ImmSrc
add wave -noupdate /tb/SC_RISCV/ControlUnit/RegWrite
add wave -noupdate /tb/SC_RISCV/ControlUnit/ALUControl
add wave -noupdate /tb/SC_RISCV/ControlUnit/Branch
add wave -noupdate /tb/SC_RISCV/ControlUnit/ALUOp
add wave -noupdate -divider INPUT/OUTPUT
add wave -noupdate /tb/SC_RISCV/INPUT
add wave -noupdate /tb/SC_RISCV/InputSRC
add wave -noupdate /tb/SC_RISCV/OutputSRC
add wave -noupdate /tb/SC_RISCV/OUTPUT
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {988221 ps} 0} {{Cursor 2} {119919 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 280
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {1050 ns}
