// Seed: 3995179280
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  always @(id_2 or posedge 1) begin
    #1;
    #1 id_1 = id_2;
    if (1'h0 && 1'd0) begin
      id_1 = 1;
    end
  end
  logic id_2 = 1;
  logic id_3;
  logic id_4;
  logic id_5;
  assign id_4 = id_3;
endmodule
