#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Dec 23 19:58:46 2017
# Process ID: 6976
# Current directory: E:/vivado project/myY-86/myY-86.runs/contructure_decodeReg_0_1_synth_1
# Command line: vivado.exe -log contructure_decodeReg_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source contructure_decodeReg_0_1.tcl
# Log file: E:/vivado project/myY-86/myY-86.runs/contructure_decodeReg_0_1_synth_1/contructure_decodeReg_0_1.vds
# Journal file: E:/vivado project/myY-86/myY-86.runs/contructure_decodeReg_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source contructure_decodeReg_0_1.tcl -notrace
Command: synth_design -top contructure_decodeReg_0_1 -part xc7a15tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6676 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 314.434 ; gain = 78.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'contructure_decodeReg_0_1' [e:/vivado project/myY-86/myY-86.srcs/sources_1/bd/contructure/ip/contructure_decodeReg_0_1/synth/contructure_decodeReg_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'decodeReg' [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/decodeReg.v:24]
INFO: [Synth 8-256] done synthesizing module 'decodeReg' (1#1) [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/decodeReg.v:24]
INFO: [Synth 8-256] done synthesizing module 'contructure_decodeReg_0_1' (2#1) [e:/vivado project/myY-86/myY-86.srcs/sources_1/bd/contructure/ip/contructure_decodeReg_0_1/synth/contructure_decodeReg_0_1.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 353.512 ; gain = 117.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 353.512 ; gain = 117.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 353.512 ; gain = 117.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 353.512 ; gain = 117.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decodeReg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
INFO: [Device 21-403] Loading part xc7a15tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[4]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[5]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[6]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[7]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[8]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[9]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[10]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[11]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[12]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[13]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[14]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[15]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[16]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[17]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[18]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[19]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[20]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[21]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[22]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[23]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[24]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[25]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[26]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[27]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[28]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[29]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[30]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[31]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[32]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[33]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[34]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[35]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[36]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[37]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[38]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[39]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[40]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[41]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[42]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[43]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[44]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[45]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[46]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[47]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[48]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[49]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[50]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[51]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[52]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[53]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[54]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[55]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[56]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[57]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[58]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[59]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[60]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[61]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[62]' (FDR) to 'inst/D_reg2_read_src_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg2_read_src_reg[63]' (FDR) to 'inst/D_reg1_read_src_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[4]' (FDR) to 'inst/D_reg1_read_src_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[5]' (FDR) to 'inst/D_reg1_read_src_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[6]' (FDR) to 'inst/D_reg1_read_src_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[7]' (FDR) to 'inst/D_reg1_read_src_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[8]' (FDR) to 'inst/D_reg1_read_src_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[9]' (FDR) to 'inst/D_reg1_read_src_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[10]' (FDR) to 'inst/D_reg1_read_src_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[11]' (FDR) to 'inst/D_reg1_read_src_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[12]' (FDR) to 'inst/D_reg1_read_src_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[13]' (FDR) to 'inst/D_reg1_read_src_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[14]' (FDR) to 'inst/D_reg1_read_src_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[15]' (FDR) to 'inst/D_reg1_read_src_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[16]' (FDR) to 'inst/D_reg1_read_src_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[17]' (FDR) to 'inst/D_reg1_read_src_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[18]' (FDR) to 'inst/D_reg1_read_src_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[19]' (FDR) to 'inst/D_reg1_read_src_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[20]' (FDR) to 'inst/D_reg1_read_src_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[21]' (FDR) to 'inst/D_reg1_read_src_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[22]' (FDR) to 'inst/D_reg1_read_src_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[23]' (FDR) to 'inst/D_reg1_read_src_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[24]' (FDR) to 'inst/D_reg1_read_src_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[25]' (FDR) to 'inst/D_reg1_read_src_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[26]' (FDR) to 'inst/D_reg1_read_src_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[27]' (FDR) to 'inst/D_reg1_read_src_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[28]' (FDR) to 'inst/D_reg1_read_src_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[29]' (FDR) to 'inst/D_reg1_read_src_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[30]' (FDR) to 'inst/D_reg1_read_src_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[31]' (FDR) to 'inst/D_reg1_read_src_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[32]' (FDR) to 'inst/D_reg1_read_src_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[33]' (FDR) to 'inst/D_reg1_read_src_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[34]' (FDR) to 'inst/D_reg1_read_src_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[35]' (FDR) to 'inst/D_reg1_read_src_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[36]' (FDR) to 'inst/D_reg1_read_src_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[37]' (FDR) to 'inst/D_reg1_read_src_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[38]' (FDR) to 'inst/D_reg1_read_src_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[39]' (FDR) to 'inst/D_reg1_read_src_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[40]' (FDR) to 'inst/D_reg1_read_src_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[41]' (FDR) to 'inst/D_reg1_read_src_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[42]' (FDR) to 'inst/D_reg1_read_src_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/D_reg1_read_src_reg[43]' (FDR) to 'inst/D_reg1_read_src_reg[44]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/D_reg1_read_src_reg[63] )
INFO: [Synth 8-3332] Sequential element (inst/D_reg1_read_src_reg[63]) is unused and will be removed from module contructure_decodeReg_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 441.852 ; gain = 205.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 441.852 ; gain = 205.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 445.883 ; gain = 209.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 445.883 ; gain = 209.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 445.883 ; gain = 209.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 445.883 ; gain = 209.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 445.883 ; gain = 209.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 445.883 ; gain = 209.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 445.883 ; gain = 209.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |   147|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   147|
|2     |  inst   |decodeReg |   147|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 445.883 ; gain = 209.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 445.883 ; gain = 209.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 445.883 ; gain = 209.898
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 540.594 ; gain = 304.609
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'E:/vivado project/myY-86/myY-86.runs/contructure_decodeReg_0_1_synth_1/contructure_decodeReg_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1011.855 ; gain = 471.262
INFO: [Common 17-1381] The checkpoint 'E:/vivado project/myY-86/myY-86.runs/contructure_decodeReg_0_1_synth_1/contructure_decodeReg_0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1011.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 23 19:59:53 2017...
