// Seed: 86993313
module module_0;
  id_2(
      .id_0(id_3), .id_1(1'd0)
  );
endmodule
module module_1 (
    input  wire id_0,
    input  wire id_1,
    output wire id_2
);
  supply1 id_4;
  module_0 modCall_1 ();
  assign id_4 = 1;
  wire id_5;
  tri0 id_6 = id_6 ? id_6 : 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always_latch @(id_5[1]) begin : LABEL_0
    disable id_7;
  end
  module_0 modCall_1 ();
endmodule
