Running: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/aloesch/hwts/matrixmul/hwtsim/hwt_tb_isim_beh.exe -prj /home/aloesch/hwts/matrixmul/hwtsim/hwt_tb_beh.prj work.hwt_tb 
ISim P.49d (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../../../../../opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_e/hdl/vhdl/gen_sync_dpram.vhd" into library fsl_v20_v2_11_e
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../../../../../opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_e/hdl/vhdl/gen_sync_bram.vhd" into library fsl_v20_v2_11_e
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../../../../../opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_e/hdl/vhdl/gen_srlfifo.vhd" into library fsl_v20_v2_11_e
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../../../../../opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../../../../../opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_e/hdl/vhdl/sync_fifo.vhd" into library fsl_v20_v2_11_e
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../../../../../opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_e/hdl/vhdl/async_fifo_bram.vhd" into library fsl_v20_v2_11_e
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../../../../../opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_e/hdl/vhdl/async_fifo.vhd" into library fsl_v20_v2_11_e
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../../../reconos/pcores/reconos_v3_00_b/hdl/vhdl/reconos_pkg.vhd" into library reconos_v3_00_b
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../hwt_matrixmul_v2_00_a/hdl/vhdl/matrixmultiplier.vhd" into library work
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../../../../../opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_11_e/hdl/vhdl/fsl_v20.vhd" into library fsl_v20_v2_11_e
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../../../reconos/pcores/fifo32_v1_00_a/hdl/vhdl/fifo32.vhd" into library fifo32_v1_00_a
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/../hwt_matrixmul_v2_00_a/hdl/vhdl/hwt_matrixmul.vhd" into library work
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/memory.vhd" into library work
Parsing VHDL file "/home/aloesch/hwts/matrixmul/hwtsim/hwt_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 49596 KB
Fuse CPU Usage: 3000 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package proc_common_pkg
Compiling package reconos_pkg
Compiling package vcomponents
Compiling architecture behavioral of entity matrixmultiplier [\matrixmultiplier(32,32,32,5,102...]
Compiling architecture implementation of entity hwt_matrixmul [hwt_matrixmul_default]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling package numeric_std
Compiling architecture srl16_v of entity SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture fds_v of entity FDS [\FDS('1')\]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture muxcy_l_v of entity MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity XORCY [xorcy_default]
Compiling architecture srl16e_v of entity SRL16E [\SRL16E("0000000000000000")(0,15...]
Compiling architecture imp of entity SRL_FIFO [\SRL_FIFO(32,16)\]
Compiling architecture vhdl_rtl of entity Sync_FIFO [\Sync_FIFO(0,32,16)\]
Compiling architecture imp of entity fsl_v20 [\fsl_v20(1,0,0,0,32,16,0)\]
Compiling architecture implementation of entity fifo32 [\fifo32(1024)\]
Compiling architecture behavioral of entity memory [memory_default]
Compiling architecture behavior of entity hwt_tb
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 39 VHDL Units
Built simulation executable /home/aloesch/hwts/matrixmul/hwtsim/hwt_tb_isim_beh.exe
Fuse Memory Usage: 119408 KB
Fuse CPU Usage: 4030 ms
GCC CPU Usage: 4360 ms
