// Seed: 2712254690
module module_0 (
    output wire id_0,
    output tri1 id_1,
    input tri id_2,
    output tri id_3,
    input tri1 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wire id_7,
    input wire id_8,
    output tri0 id_9
    , id_13,
    input tri id_10,
    input supply1 id_11
);
  wire id_14;
  wire id_15 = id_14;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    output uwire id_3,
    input supply0 id_4
);
  wand id_6;
  assign id_6 = id_0 - 1;
  module_0(
      id_2, id_2, id_0, id_3, id_0, id_3, id_3, id_4, id_1, id_3, id_4, id_1
  );
endmodule
