<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dti_tm28hpcp_18d_d4lp4_comp_sjsn</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dti_tm28hpcp_18d_d4lp4_comp_sjsn'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dti_tm28hpcp_18d_d4lp4_comp_sjsn')">dti_tm28hpcp_18d_d4lp4_comp_sjsn</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 18.98</td>
<td class="s3 cl rt"><a href="mod276.html#Line" > 31.94</a></td>
<td class="s2 cl rt"><a href="mod276.html#Cond" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod276.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_comp_sjsn.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_comp_sjsn.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod276.html#inst_tag_45271"  onclick="showContent('inst_tag_45271')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm28hpcp_ddr4_phy.dti_tm28hpcp_18d_d4lp4_comp_sjsn</a></td>
<td class="s1 cl rt"> 18.98</td>
<td class="s3 cl rt"><a href="mod276.html#Line" > 31.94</a></td>
<td class="s2 cl rt"><a href="mod276.html#Cond" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod276.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_dti_tm28hpcp_18d_d4lp4_comp_sjsn'>
<hr>
<a name="inst_tag_45271"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_45271" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm28hpcp_ddr4_phy.dti_tm28hpcp_18d_d4lp4_comp_sjsn</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 18.98</td>
<td class="s3 cl rt"><a href="mod276.html#Line" > 31.94</a></td>
<td class="s2 cl rt"><a href="mod276.html#Cond" > 25.00</a></td>
<td class="s0 cl rt"><a href="mod276.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.49</td>
<td class="s3 cl rt"> 36.46</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod710.html#inst_tag_212636" >dti_tm28hpcp_ddr4_phy</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod941.html#inst_tag_292443" id="tag_urg_inst_292443">x_BYP_N</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod941.html#inst_tag_292442" id="tag_urg_inst_292442">x_BYP_P</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod941.html#inst_tag_292447" id="tag_urg_inst_292447">x_counter_n</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod941.html#inst_tag_292446" id="tag_urg_inst_292446">x_counter_p</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod941.html#inst_tag_292445" id="tag_urg_inst_292445">x_out_n</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod941.html#inst_tag_292444" id="tag_urg_inst_292444">x_out_p</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dti_tm28hpcp_18d_d4lp4_comp_sjsn'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod276.html" >dti_tm28hpcp_18d_d4lp4_comp_sjsn</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>72</td><td>23</td><td>31.94</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>146</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>148</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>153</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>160</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>175</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>195</td><td>10</td><td>3</td><td>30.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>218</td><td>34</td><td>7</td><td>20.59</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>281</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>286</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
145                     
146        1/1          initial begin reset &lt;= 1'b0; end
147                     always @ (posedge POR) begin
148        <font color = "red">0/1     ==>    reset &lt;= 1'b1;</font>
149        <font color = "red">0/3     ==>    #1; reset &lt;= 1'b0;</font>
150                     end
151                     
152                     always @ (CLK or EN) begin
153        1/1            if (!CLK)
154        <font color = "red">0/1     ==>    ck_en &lt;= EN;</font>
                        MISSING_ELSE
155                     end
156                     
157                     assign int_clock = CLK &amp; ck_en;
158                     
159                     always @ (posedge int_clock or reset) begin
160        1/1            if(reset) begin
161        <font color = "red">0/1     ==>      ck_div  &lt;= 0;</font>
162        <font color = "red">0/1     ==>      clock32 &lt;= 0;</font>
163                       end
164                       else begin
165        1/1              if(ck_div == 6'd16) begin
166        <font color = "red">0/1     ==>        clock32 &lt;= ~clock32;</font>
167        <font color = "red">0/1     ==>        ck_div  &lt;= 0;</font>
168                         end
169                         else
170        1/1                ck_div &lt;= ck_div + 1;
171                       end
172                     end
173                     
174                     always @ (IO_MODE) begin
175        1/1            case(IO_MODE)
176                          3'b000: begin
177        1/1                 ddr4   = 1'b1;
178        1/1                 lpddr4 = 1'b0;
179        1/1                 ddr3   = 1'b0;
180                           end
181                          3'b111: begin
182        <font color = "red">0/1     ==>         ddr4   = 1'b0;</font>
183        <font color = "red">0/1     ==>         lpddr4 = 1'b1;</font>
184        <font color = "red">0/1     ==>         ddr3   = 1'b0;</font>
185                           end
186                          default: begin
187        <font color = "red">0/1     ==>         ddr4   = 1'b0;</font>
188        <font color = "red">0/1     ==>         lpddr4 = 1'b0;</font>
189        <font color = "red">0/1     ==>         ddr3   = 1'b1;</font>
190                           end
191                       endcase
192                     end
193                     
194                     always @ (posedge clock32 or reset) begin
195        1/1            if(reset) begin
196        <font color = "red">0/1     ==>      if(!lpddr4)</font>
197        <font color = "red">0/1     ==>         pd_int &lt;= 0;</font>
198                          else
199        <font color = "red">0/1     ==>         pd_int &lt;= 1;</font>
200                       end
201                       else begin
202        1/1              if (ddr3 || ddr4) begin
203        <font color = "red">0/1     ==>        if (COMP_IN == 1'b1) begin</font>
204        <font color = "red">0/1     ==>          pd_int &lt;= ~PD;</font>
205                           end
                   <font color = "red">==>  MISSING_ELSE</font>
206                         end
207        1/1              else if (lpddr4) begin
208        <font color = "red">0/1     ==>        if (COMP_IN == 1'b0) begin</font>
209        <font color = "red">0/1     ==>          pd_int &lt;= ~PD;</font>
210                           end
                   <font color = "red">==>  MISSING_ELSE</font>
211                         end
                        MISSING_ELSE
212                       end
213                     end
214                     
215                     
216                     
217                     always @ (posedge clock32 or reset) begin
218        1/1           if (reset) begin
219        <font color = "red">0/1     ==>         counter_p &lt;= 0;</font>
220        <font color = "red">0/1     ==>         counter_n &lt;= 0;</font>
221        <font color = "red">0/1     ==>         updt_p    &lt;= 1'b0;</font>
222        <font color = "red">0/1     ==>         updt_n    &lt;= 1'b0;</font>
223        <font color = "red">0/1     ==>         nctl      &lt;= 0;</font>
224        <font color = "red">0/1     ==>         pctl      &lt;= 0;</font>
225                         end
226        1/1           else if (ddr3 || ddr4) begin
227        <font color = "red">0/1     ==>       if (!COMP_IN) begin</font>
228        <font color = "red">0/1     ==>          if(!PD) begin</font>
229        <font color = "red">0/1     ==>            counter_p &lt;= counter_p + 4'b1;</font>
230        <font color = "red">0/1     ==>            updt_p    &lt;= 1'b0;</font>
231                             end
232                             else begin
233        <font color = "red">0/1     ==>            counter_n &lt;= counter_n + 4'b1;</font>
234        <font color = "red">0/1     ==>            updt_n    &lt;= 1'b0;</font>
235                             end
236                          end
237                          else begin
238        <font color = "red">0/1     ==>          if(!PD) begin</font>
239        <font color = "red">0/1     ==>            nctl      &lt;= counter_n;</font>
240        <font color = "red">0/1     ==>            counter_n &lt;= 4'b0;</font>
241        <font color = "red">0/1     ==>            updt_n    &lt;= 1'b1;</font>
242                             end
243                             else begin
244        <font color = "red">0/1     ==>            pctl      &lt;= counter_p;</font>
245        <font color = "red">0/1     ==>            counter_p &lt;= 4'b0;</font>
246        <font color = "red">0/1     ==>            updt_p    &lt;= 1'b1;</font>
247                             end
248                          end
249                        end
250                        else /*if (lpddr4)*/ begin
251        1/1                if (COMP_IN) begin
252        <font color = "red">0/1     ==>          if (PD) begin</font>
253                               // counter_p &lt;= counter_p + 4'b1;
254                               // updt_p    &lt;= 1'b0;
255        <font color = "red">0/1     ==>            counter_n &lt;= counter_n + 4'b1;</font>
256        <font color = "red">0/1     ==>            updt_n    &lt;= 1'b0;</font>
257                             end
258                             else begin
259                               // counter_n &lt;= counter_n + 4'b1;
260                               // updt_n    &lt;= 1'b0;
261        <font color = "red">0/1     ==>            counter_p &lt;= counter_p + 4'b1;</font>
262        <font color = "red">0/1     ==>            updt_p    &lt;= 1'b0;</font>
263                             end
264                           end
265                           else begin
266        1/1                  if (PD) begin
267        <font color = "red">0/1     ==>            nctl      &lt;= counter_n;</font>
268        <font color = "red">0/1     ==>            counter_n &lt;= 4'b0;</font>
269        <font color = "red">0/1     ==>            updt_n    &lt;= 1'b1;</font>
270                             end
271                             else begin
272        1/1                    pctl      &lt;= counter_p;
273        1/1                    counter_p &lt;= 4'b0;
274        1/1                    updt_p    &lt;= 1'b1;
275                             end
276                           end
277                        end
278                     end
279                     
280                     always @(UPDATE_EN or pctl16) begin
281        1/1           if (UPDATE_EN)
282        1/1             pctl16_int = pctl16;
                   <font color = "red">==>  MISSING_ELSE</font>
283                     end
284                     
285                     always @(UPDATE_EN or nctl16) begin
286        1/1            if (UPDATE_EN)
287        1/1             nctl16_int = nctl16;
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod276.html" >dti_tm28hpcp_18d_d4lp4_comp_sjsn</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>12</td><td>3</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>12</td><td>3</td><td>25.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202
 EXPRESSION (ddr3 || ddr4)
             --1-    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       226
 EXPRESSION (ddr3 || ddr4)
             --1-    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (lpddr4 ? updt_p : updt_n)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       307
 EXPRESSION (BYP_EN ? BypVal_p : pctl16_int)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       308
 EXPRESSION (BYP_EN ? BypVal_n : nctl16_int)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod276.html" >dti_tm28hpcp_18d_d4lp4_comp_sjsn</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">76</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">494</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">247</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">247</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">53</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">190</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">95</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">95</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">23</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">304</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">152</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">152</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>REF</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>NCTLH0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH11</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH12</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NCTLH14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH11</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH12</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH13</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PCTLH10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSTIO_NCTLH[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TSTIO_PCTLH[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>BYP_P[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYP_N[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYP_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>COMP_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IO_MODE[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>MVG_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>NBC[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PBC[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>POR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UPDATE_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWRDNH</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UPDT_C</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TPCK32</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>VDD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr><tr>
<td>VDDO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr><tr>
<td>VSS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>BypVal_p[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BypVal_n[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pctl16[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nctl16[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pctl16_int[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nctl16_int[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>int_tstio_pctlh[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>int_tstio_nctlh[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pd_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ck_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>int_clock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>clock32</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ddr4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ddr3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>lpddr4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>counter_p[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>counter_n[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>pctl[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nctl[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>updt_p</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>updt_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ck_div[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_45271">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_dti_tm28hpcp_18d_d4lp4_comp_sjsn">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
