
32. Printing statistics.

=== rr_4x4_28 ===

   Number of wires:                 16
   Number of wire bits:             56
   Number of public wires:          16
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     NR_3_3                          1
     customAdder3_0                  1
     customAdder4_0                  1

   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_3_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_3x3_19 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_4x4_18 ===

   Number of wires:                 16
   Number of wire bits:             58
   Number of public wires:          16
   Number of public wire bits:      58
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_3                          1
     NR_3_1                          1
     customAdder3_0                  1
     customAdder7_3                  1
     rr_3x3_19                       1

   Area for cell type \NR_1_3 is unknown!
   Area for cell type \NR_3_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \customAdder7_3 is unknown!
   Area for cell type \customAdder3_0 is unknown!
   Area for cell type \rr_3x3_19 is unknown!

=== rr_8x8_16 ===

   Number of wires:                 16
   Number of wire bits:            122
   Number of public wires:          16
   Number of public wire bits:     122
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_4_4                          2
     customAdder12_3                 1
     customAdder8_0                  1
     rr_4x4_18                       1
     rr_4x4_28                       1

   Area for cell type \NR_4_4 is unknown!
   Area for cell type \customAdder12_3 is unknown!
   Area for cell type \customAdder8_0 is unknown!
   Area for cell type \rr_4x4_18 is unknown!
   Area for cell type \rr_4x4_28 is unknown!

=== rr_5x5_9 ===

   Number of wires:                 16
   Number of wire bits:             73
   Number of public wires:          16
   Number of public wire bits:      73
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_4                          1
     NR_4_1                          1
     NR_4_4                          1
     customAdder4_0                  1
     customAdder9_4                  1

   Area for cell type \NR_4_4 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_4 is unknown!
   Area for cell type \NR_4_1 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \customAdder9_4 is unknown!

=== rr_13x13_8 ===

   Number of wires:                 16
   Number of wire bits:            197
   Number of public wires:          16
   Number of public wire bits:     197
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_5_8                          1
     NR_8_5                          1
     customAdder13_0                 1
     customAdder18_4                 1
     rr_5x5_9                        1
     rr_8x8_16                       1

   Area for cell type \NR_5_8 is unknown!
   Area for cell type \NR_8_5 is unknown!
   Area for cell type \customAdder18_4 is unknown!
   Area for cell type \customAdder13_0 is unknown!
   Area for cell type \rr_5x5_9 is unknown!
   Area for cell type \rr_8x8_16 is unknown!

=== rr_15x15_4 ===

   Number of wires:                 16
   Number of wire bits:            227
   Number of public wires:          16
   Number of public wire bits:     227
   Number of ports:                  3
   Number of port bits:             60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_13_2                         1
     NR_2_13                         1
     NR_2_2                          1
     customAdder15_0                 1
     customAdder17_1                 1
     rr_13x13_8                      1

   Area for cell type \NR_2_13 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_13_2 is unknown!
   Area for cell type \customAdder17_1 is unknown!
   Area for cell type \customAdder15_0 is unknown!
   Area for cell type \rr_13x13_8 is unknown!

=== multiplier16bit_30 ===

   Number of wires:                 16
   Number of wire bits:            236
   Number of public wires:          16
   Number of public wire bits:     236
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_15_1                         1
     NR_1_1                          1
     NR_1_15                         1
     customAdder15_0                 1
     customAdder16_0                 1
     rr_15x15_4                      1

   Area for cell type \NR_1_15 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_15_1 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \customAdder15_0 is unknown!
   Area for cell type \rr_15x15_4 is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder9_4 ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder15_0 ===

   Number of wires:                  3
   Number of wire bits:             46
   Number of public wires:           3
   Number of public wire bits:      46
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder15bit      1

   Area for cell type \unsignedBrentKungAdder15bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder7_3 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder8_0 ===

   Number of wires:                  3
   Number of wire bits:             25
   Number of public wires:           3
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder12_3 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder12bit      1

   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== unsignedBrentKungAdder15bit ===

   Number of wires:                 77
   Number of wire bits:            120
   Number of public wires:          77
   Number of public wire bits:     120
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     BitwisePG                      15
     BlackCell                       8
     GrayCell                       14
     XorGate                        14

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder13_0 ===

   Number of wires:                  3
   Number of wire bits:             40
   Number of public wires:           3
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder12bit ===

   Number of wires:                 63
   Number of wire bits:             97
   Number of public wires:          63
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     BitwisePG                      12
     BlackCell                       7
     GrayCell                       11
     XorGate                        11

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder17_1 ===

   Number of wires:                  3
   Number of wire bits:             51
   Number of public wires:           3
   Number of public wire bits:      51
   Number of ports:                  3
   Number of port bits:             51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder17bit      1

   Area for cell type \unsignedBrentKungAdder17bit is unknown!

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder18_4 ===

   Number of wires:                  3
   Number of wire bits:             51
   Number of public wires:           3
   Number of public wire bits:      51
   Number of ports:                  3
   Number of port bits:             51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder18bit      1

   Area for cell type \unsignedBrentKungAdder18bit is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder17bit ===

   Number of wires:                 91
   Number of wire bits:            140
   Number of public wires:          91
   Number of public wire bits:     140
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     BitwisePG                      17
     BlackCell                      11
     GrayCell                       16
     XorGate                        16

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder18bit ===

   Number of wires:                 97
   Number of wire bits:            149
   Number of public wires:          97
   Number of public wire bits:     149
   Number of ports:                  3
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     BitwisePG                      18
     BlackCell                      12
     GrayCell                       17
     XorGate                        17

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_8_5 ===

   Number of wires:                 14
   Number of wire bits:             53
   Number of public wires:          14
   Number of public wire bits:      53
   Number of ports:                 14
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     AND2x2_ASAP7_75t_R             40

   Chip area for module '\U_SP_8_5': 3.499200
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_8_5 ===

   Number of wires:                 65
   Number of wire bits:             88
   Number of public wires:          65
   Number of public wire bits:      88
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_11_11                        1
     DT_8_5                          1
     U_SP_8_5                        1

   Area for cell type \BK_11_11 is unknown!
   Area for cell type \DT_8_5 is unknown!
   Area for cell type \U_SP_8_5 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_11_11 ===

   Number of wires:                 58
   Number of wire bits:             89
   Number of public wires:          58
   Number of public wire bits:      89
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              1
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               6
     HalfAdder                      11
     INVx1_ASAP7_75t_R              15
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            4
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            4

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_11_11': 12.947040
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_13_2 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                 16
   Number of port bits:             41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     AND2x2_ASAP7_75t_R             26

   Chip area for module '\U_SP_13_2': 2.274480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_13_2 ===

   Number of wires:                 54
   Number of wire bits:             81
   Number of public wires:          54
   Number of public wire bits:      81
   Number of ports:                  3
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_13_12                        1
     DT_13_2                         1
     U_SP_13_2                       1

   Area for cell type \BK_13_12 is unknown!
   Area for cell type \DT_13_2 is unknown!
   Area for cell type \U_SP_13_2 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_13_12 ===

   Number of wires:                 67
   Number of wire bits:            103
   Number of public wires:          67
   Number of public wire bits:     103
   Number of ports:                  3
   Number of port bits:             39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      12
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           3
     NAND3xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            5
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            5

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_13_12': 14.769540
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:          10
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_2_1                          1
     DT_2_2                          1
     U_SP_2_2                        1

   Area for cell type \BK_2_1 is unknown!
   Area for cell type \DT_2_2 is unknown!
   Area for cell type \U_SP_2_2 is unknown!

=== DT_13_2 ===

   Number of wires:                 16
   Number of wire bits:             52
   Number of public wires:          16
   Number of public wire bits:      52
   Number of ports:                 16
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_2_1 ===

   Number of wires:                  6
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     HAxp5_ASAP7_75t_R               1
     HalfAdder                       1
     INVx1_ASAP7_75t_R               2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_2_1': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_3_3 ===

   Number of wires:                  7
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      15
   Number of ports:                  7
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AND2x2_ASAP7_75t_R              9

   Chip area for module '\U_SP_3_3': 0.787320
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_3 ===

   Number of wires:                 20
   Number of wire bits:             29
   Number of public wires:          20
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_4                          1
     DT_3_3                          1
     U_SP_3_3                        1

   Area for cell type \BK_4_4 is unknown!
   Area for cell type \DT_3_3 is unknown!
   Area for cell type \U_SP_3_3 is unknown!

=== DT_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_4_4 ===

   Number of wires:                 21
   Number of wire bits:             31
   Number of public wires:          21
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       4
     INVx1_ASAP7_75t_R               6
     NOR2xp33_ASAP7_75t_R            1
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_4_4': 4.898880
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_2_13 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                 16
   Number of port bits:             41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     AND2x2_ASAP7_75t_R             26

   Chip area for module '\U_SP_2_13': 2.274480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_13 ===

   Number of wires:                 54
   Number of wire bits:             81
   Number of public wires:          54
   Number of public wire bits:      81
   Number of ports:                  3
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_13_12                        1
     DT_2_13                         1
     U_SP_2_13                       1

   Area for cell type \BK_13_12 is unknown!
   Area for cell type \DT_2_13 is unknown!
   Area for cell type \U_SP_2_13 is unknown!

=== DT_3_3 ===

   Number of wires:                  7
   Number of wire bits:             18
   Number of public wires:           7
   Number of public wire bits:      18
   Number of ports:                  7
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!

=== U_SP_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\U_SP_2_2': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_4 ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\NR_1_4': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_15_1 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     AND2x2_ASAP7_75t_R             15

   Chip area for module '\NR_15_1': 1.312200
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_1 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_3_1': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_5_8 ===

   Number of wires:                 14
   Number of wire bits:             53
   Number of public wires:          14
   Number of public wire bits:      53
   Number of ports:                 14
   Number of port bits:             53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     AND2x2_ASAP7_75t_R             40

   Chip area for module '\U_SP_5_8': 3.499200
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_8 ===

   Number of wires:                 65
   Number of wire bits:             88
   Number of public wires:          65
   Number of public wire bits:      88
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_11_11                        1
     DT_5_8                          1
     U_SP_5_8                        1

   Area for cell type \BK_11_11 is unknown!
   Area for cell type \DT_5_8 is unknown!
   Area for cell type \U_SP_5_8 is unknown!

=== DT_2_13 ===

   Number of wires:                 16
   Number of wire bits:             52
   Number of public wires:          16
   Number of public wire bits:      52
   Number of ports:                 16
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== NR_4_1 ===

   Number of wires:                  3
   Number of wire bits:              9
   Number of public wires:           3
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\NR_4_1': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_15 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     AND2x2_ASAP7_75t_R             15

   Chip area for module '\NR_1_15': 1.312200
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_3 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     AND2x2_ASAP7_75t_R              3

   Chip area for module '\NR_1_3': 0.262440
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_4_4 ===

   Number of wires:                  9
   Number of wire bits:             24
   Number of public wires:           9
   Number of public wire bits:      24
   Number of ports:                  9
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AND2x2_ASAP7_75t_R             16

   Chip area for module '\U_SP_4_4': 1.399680
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_4 ===

   Number of wires:                 31
   Number of wire bits:             44
   Number of public wires:          31
   Number of public wire bits:      44
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_6_6                          1
     DT_4_4                          1
     U_SP_4_4                        1

   Area for cell type \BK_6_6 is unknown!
   Area for cell type \DT_4_4 is unknown!
   Area for cell type \U_SP_4_4 is unknown!

=== DT_8_5 ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          38
   Number of public wire bits:      87
   Number of ports:                 14
   Number of port bits:             63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     FullAdder                      17
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_5_8 ===

   Number of wires:                 38
   Number of wire bits:             87
   Number of public wires:          38
   Number of public wire bits:      87
   Number of ports:                 14
   Number of port bits:             63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     FullAdder                      17
     HalfAdder                       4

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_4_4 ===

   Number of wires:                 13
   Number of wire bits:             33
   Number of public wires:          13
   Number of public wire bits:      33
   Number of ports:                  9
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     FullAdder                       3
     HalfAdder                       3

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_6_6 ===

   Number of wires:                 31
   Number of wire bits:             47
   Number of public wires:          31
   Number of public wire bits:      47
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     AO21x1_ASAP7_75t_R              2
     HAxp5_ASAP7_75t_R               3
     HalfAdder                       6
     INVx1_ASAP7_75t_R               8
     NOR2xp33_ASAP7_75t_R            2
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_6_6': 6.794280
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_30                1
     NR_15_1                         1
     NR_1_1                          1
     NR_1_15                         1
     customAdder15_0                 1
       unsignedBrentKungAdder15bit      1
         BitwisePG                  15
         BlackCell                   8
         GrayCell                   14
         XorGate                    14
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     rr_15x15_4                      1
       NR_13_2                       1
         BK_13_12                    1
           HalfAdder                12
         DT_13_2                     1
         U_SP_13_2                   1
       NR_2_13                       1
         BK_13_12                    1
           HalfAdder                12
         DT_2_13                     1
         U_SP_2_13                   1
       NR_2_2                        1
         BK_2_1                      1
           HalfAdder                 1
         DT_2_2                      1
         U_SP_2_2                    1
       customAdder15_0               1
         unsignedBrentKungAdder15bit      1
           BitwisePG                15
           BlackCell                 8
           GrayCell                 14
           XorGate                  14
       customAdder17_1               1
         unsignedBrentKungAdder17bit      1
           BitwisePG                17
           BlackCell                11
           GrayCell                 16
           XorGate                  16
       rr_13x13_8                    1
         NR_5_8                      1
           BK_11_11                  1
             HalfAdder              11
           DT_5_8                    1
             FullAdder              17
             HalfAdder               4
           U_SP_5_8                  1
         NR_8_5                      1
           BK_11_11                  1
             HalfAdder              11
           DT_8_5                    1
             FullAdder              17
             HalfAdder               4
           U_SP_8_5                  1
         customAdder13_0             1
           unsignedBrentKungAdder13bit      1
             BitwisePG              13
             BlackCell               7
             GrayCell               12
             XorGate                12
         customAdder18_4             1
           unsignedBrentKungAdder18bit      1
             BitwisePG              18
             BlackCell              12
             GrayCell               17
             XorGate                17
         rr_5x5_9                    1
           NR_1_1                    1
           NR_1_4                    1
           NR_4_1                    1
           NR_4_4                    1
             BK_6_6                  1
               HalfAdder             6
             DT_4_4                  1
               FullAdder             3
               HalfAdder             3
             U_SP_4_4                1
           customAdder4_0            1
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
           customAdder9_4            1
             unsignedBrentKungAdder9bit      1
               BitwisePG             9
               BlackCell             4
               GrayCell              8
               XorGate               8
         rr_8x8_16                   1
           NR_4_4                    2
             BK_6_6                  1
               HalfAdder             6
             DT_4_4                  1
               FullAdder             3
               HalfAdder             3
             U_SP_4_4                1
           customAdder12_3           1
             unsignedBrentKungAdder12bit      1
               BitwisePG            12
               BlackCell             7
               GrayCell             11
               XorGate              11
           customAdder8_0            1
             unsignedBrentKungAdder8bit      1
               BitwisePG             8
               BlackCell             4
               GrayCell              7
               XorGate               7
           rr_4x4_18                 1
             NR_1_1                  1
             NR_1_3                  1
             NR_3_1                  1
             customAdder3_0          1
               unsignedBrentKungAdder3bit      1
                 BitwisePG           3
                 GrayCell            2
                 XorGate             2
             customAdder7_3          1
               unsignedBrentKungAdder7bit      1
                 BitwisePG           7
                 BlackCell           2
                 GrayCell            6
                 XorGate             6
             rr_3x3_19               1
               NR_1_1                1
               NR_1_2                1
               NR_2_1                1
               NR_2_2                1
                 BK_2_1              1
                   HalfAdder         1
                 DT_2_2              1
                 U_SP_2_2            1
               customAdder2_0        1
                 unsignedBrentKungAdder2bit      1
                   BitwisePG         2
                   GrayCell          1
                   XorGate           1
               customAdder3_0        1
                 unsignedBrentKungAdder3bit      1
                   BitwisePG         3
                   GrayCell          2
                   XorGate           2
           rr_4x4_28                 1
             NR_1_1                  1
             NR_1_3                  1
             NR_3_1                  1
             NR_3_3                  1
               BK_4_4                1
                 HalfAdder           4
               DT_3_3                1
                 HalfAdder           2
               U_SP_3_3              1
             customAdder3_0          1
               unsignedBrentKungAdder3bit      1
                 BitwisePG           3
                 GrayCell            2
                 XorGate             2
             customAdder4_0          1
               unsignedBrentKungAdder4bit      1
                 BitwisePG           4
                 BlackCell           1
                 GrayCell            3
                 XorGate             3

   Number of wires:               5249
   Number of wire bits:           7824
   Number of public wires:        5249
   Number of public wire bits:    7824
   Number of ports:               3120
   Number of port bits:           5061
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1768
     A2O1A1Ixp33_ASAP7_75t_R         2
     A2O1A1O1Ixp25_ASAP7_75t_R       4
     AND2x2_ASAP7_75t_R            334
     AO21x1_ASAP7_75t_R            215
     AO221x1_ASAP7_75t_R             2
     AOI21xp33_ASAP7_75t_R           8
     FAx1_ASAP7_75t_R               43
     HAxp5_ASAP7_75t_R             277
     INVx1_ASAP7_75t_R             660
     NAND2xp33_ASAP7_75t_R           8
     NAND3xp33_ASAP7_75t_R           2
     NOR2xp33_ASAP7_75t_R           25
     O2A1O1Ixp33_ASAP7_75t_R         8
     OAI21xp33_ASAP7_75t_R          12
     OR2x2_ASAP7_75t_R              10
     XNOR2xp5_ASAP7_75t_R           25
     XOR2xp5_ASAP7_75t_R           133

   Chip area for top module '\multiplier16bit_30': 581.873220
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.35e-04   2.92e-04   1.08e-07   5.27e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.35e-04   2.92e-04   1.08e-07   5.27e-04 100.0%
                          44.6%      55.4%       0.0%
Startpoint: B[7] (input port clocked by clk)
Endpoint: P[30] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  32.69   32.69 ^ B[7] (in)
  33.68   66.37 ^ M4/M4/M4/M3/S0/_06_/Y (AND2x2_ASAP7_75t_R)
  12.91   79.28 v M4/M4/M4/M3/S1/U0/_2_/CON (HAxp5_ASAP7_75t_R)
  12.32   91.61 ^ M4/M4/M4/M3/S1/U0/_2_/SN (HAxp5_ASAP7_75t_R)
  13.62  105.23 v M4/M4/M4/M3/S1/U0/_4_/Y (INVx1_ASAP7_75t_R)
  37.51  142.73 v M4/M4/M4/M3/S1/U3/_2_/SN (FAx1_ASAP7_75t_R)
  13.18  155.92 ^ M4/M4/M4/M3/S1/U3/_4_/Y (INVx1_ASAP7_75t_R)
  14.10  170.01 v M4/M4/M4/M3/S2/U2/_2_/CON (HAxp5_ASAP7_75t_R)
  12.46  182.47 ^ M4/M4/M4/M3/S2/U2/_2_/SN (HAxp5_ASAP7_75t_R)
  13.88  196.35 v M4/M4/M4/M3/S2/U2/_4_/Y (INVx1_ASAP7_75t_R)
  16.80  213.15 ^ M4/M4/M4/M3/S2/_20_/Y (O2A1O1Ixp33_ASAP7_75t_R)
  25.09  238.23 v M4/M4/M4/M3/S2/_21_/Y (OAI21xp33_ASAP7_75t_R)
  36.23  274.47 v M4/M4/M4/M3/S2/_34_/SN (HAxp5_ASAP7_75t_R)
  12.27  286.74 ^ M4/M4/M4/M3/S2/_36_/Y (INVx1_ASAP7_75t_R)
  13.75  300.50 v M4/M4/M4/adder1/adder_module/uut5/_2_/CON (HAxp5_ASAP7_75t_R)
  12.77  313.26 ^ M4/M4/M4/adder1/adder_module/uut5/_2_/SN (HAxp5_ASAP7_75t_R)
  15.52  328.78 v M4/M4/M4/adder1/adder_module/uut5/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  24.33  353.11 v M4/M4/M4/adder1/adder_module/uut10/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.06  379.18 v M4/M4/M4/adder1/adder_module/uut15/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.97  403.14 v M4/M4/M4/adder1/adder_module/uut18/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.81  424.95 v M4/M4/M4/adder1/adder_module/uut25/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.12  456.08 v M4/M4/M4/adder2/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  472.73 ^ M4/M4/M4/adder2/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.57  495.30 ^ M4/M4/M4/adder2/adder_module/uut15/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  514.05 ^ M4/M4/M4/adder2/adder_module/uut19/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  540.15 ^ M4/M4/M4/adder2/adder_module/uut21/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.91  565.06 ^ M4/M4/M4/adder2/adder_module/uut24/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  585.86 ^ M4/M4/M4/adder2/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.14  612.00 ^ M4/M4/M4/adder2/adder_module/uut40/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.92  627.92 v M4/M4/adder2/adder_module/uut7/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  640.85 ^ M4/M4/adder2/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  656.52 v M4/M4/adder2/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  678.60 v M4/M4/adder2/adder_module/uut21/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  699.77 v M4/M4/adder2/adder_module/uut28/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09  730.87 v M4/M4/adder2/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.35  760.22 v M4/M4/adder2/adder_module/uut36/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.00  784.22 v M4/M4/adder2/adder_module/uut43/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.05  806.27 v M4/M4/adder2/adder_module/uut57/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.51  837.78 v M4/adder2/adder_module/uut6/_2_/SN (HAxp5_ASAP7_75t_R)
  16.82  854.60 ^ M4/adder2/adder_module/uut6/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.70  878.30 ^ M4/adder2/adder_module/uut20/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  897.05 ^ M4/adder2/adder_module/uut26/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  925.42 ^ M4/adder2/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.14  948.56 ^ M4/adder2/adder_module/uut39/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.20  974.76 ^ M4/adder2/adder_module/uut52/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.92  990.68 v adder2/adder_module/uut7/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93 1003.61 ^ adder2/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67 1019.28 v adder2/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08 1041.36 v adder2/adder_module/uut19/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17 1062.53 v adder2/adder_module/uut25/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09 1093.62 v adder2/adder_module/uut28/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.37 1124.99 v adder2/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38 1152.37 v adder2/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94 1176.31 v adder2/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.76 1206.07 ^ adder2/adder_module/uut56/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1206.07 ^ P[30] (out)
        1206.07   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1206.07   data arrival time
---------------------------------------------------------
        8793.93   slack (MET)


