20:20:28 INFO  : Registering command handlers for Vitis TCF services
20:20:28 INFO  : Platform repository initialization has completed.
20:20:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
20:20:30 INFO  : XSCT server has started successfully.
20:20:30 INFO  : plnx-install-location is set to ''
20:20:30 INFO  : Successfully done setting XSCT server connection channel  
20:20:30 INFO  : Successfully done query RDI_DATADIR 
20:20:31 INFO  : Successfully done setting workspace for the tool. 
20:22:14 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:22:14 INFO  : Result from executing command 'getPlatforms': 
20:50:16 INFO  : Result from executing command 'getProjects': design_2_wrapper
20:50:16 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
20:53:44 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
20:55:16 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
20:56:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:56:14 INFO  : 'jtag frequency' command is executed.
20:56:14 INFO  : Context for 'APU' is selected.
20:56:14 INFO  : System reset is completed.
20:56:17 INFO  : 'after 3000' command is executed.
20:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:56:20 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
20:56:20 INFO  : Context for 'APU' is selected.
20:56:20 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:20 INFO  : Context for 'APU' is selected.
20:56:20 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
20:56:22 INFO  : 'ps7_init' command is executed.
20:56:22 INFO  : 'ps7_post_config' command is executed.
20:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:23 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:24 INFO  : 'con' command is executed.
20:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:56:24 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dma_example_system\_ide\scripts\debugger_dma_example-default.tcl'
21:06:30 INFO  : Disconnected from the channel tcfchan#2.
21:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:06:32 ERROR : port closed
21:06:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:06:32 ERROR : port closed
21:07:28 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
21:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:07:40 INFO  : 'jtag frequency' command is executed.
21:07:40 INFO  : Context for 'APU' is selected.
21:07:40 INFO  : System reset is completed.
21:07:43 INFO  : 'after 3000' command is executed.
21:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:07:46 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
21:07:46 INFO  : Context for 'APU' is selected.
21:07:46 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:07:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:46 INFO  : Context for 'APU' is selected.
21:07:46 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
21:07:49 INFO  : 'ps7_init' command is executed.
21:07:49 INFO  : 'ps7_post_config' command is executed.
21:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:50 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:51 INFO  : 'con' command is executed.
21:07:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:51 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dma_example_system\_ide\scripts\debugger_dma_example-default.tcl'
21:24:58 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
21:25:30 INFO  : Disconnected from the channel tcfchan#3.
21:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:32 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:25:32 ERROR : port closed
21:25:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:25:32 ERROR : port closed
21:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:46 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:25:46 INFO  : 'jtag frequency' command is executed.
21:25:46 INFO  : Context for 'APU' is selected.
21:25:46 INFO  : System reset is completed.
21:25:49 INFO  : 'after 3000' command is executed.
21:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:25:51 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
21:25:51 INFO  : Context for 'APU' is selected.
21:25:52 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:25:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:52 INFO  : Context for 'APU' is selected.
21:25:52 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
21:25:54 INFO  : 'ps7_init' command is executed.
21:25:54 INFO  : 'ps7_post_config' command is executed.
21:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:55 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:55 INFO  : 'con' command is executed.
21:25:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:56 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dma_example_system\_ide\scripts\debugger_dma_example-default.tcl'
21:54:39 INFO  : Disconnected from the channel tcfchan#4.
21:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:02 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:55:02 INFO  : 'jtag frequency' command is executed.
21:55:02 INFO  : Context for 'APU' is selected.
21:55:02 INFO  : System reset is completed.
21:55:05 INFO  : 'after 3000' command is executed.
21:55:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:55:08 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
21:55:08 INFO  : Context for 'APU' is selected.
21:55:08 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:55:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:09 INFO  : Context for 'APU' is selected.
21:55:09 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
21:55:11 INFO  : 'ps7_init' command is executed.
21:55:11 INFO  : 'ps7_post_config' command is executed.
21:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:12 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:12 INFO  : 'con' command is executed.
21:55:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:55:12 INFO  : Disconnected from the channel tcfchan#5.
22:11:45 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
22:11:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:11:56 INFO  : 'jtag frequency' command is executed.
22:11:56 INFO  : Context for 'APU' is selected.
22:11:56 INFO  : System reset is completed.
22:11:59 INFO  : 'after 3000' command is executed.
22:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:12:02 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
22:12:02 INFO  : Context for 'APU' is selected.
22:12:02 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:12:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:02 INFO  : Context for 'APU' is selected.
22:12:02 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
22:12:03 INFO  : 'ps7_init' command is executed.
22:12:03 INFO  : 'ps7_post_config' command is executed.
22:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:04 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:11 INFO  : Disconnected from the channel tcfchan#6.
23:07:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:32 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:07:32 INFO  : 'jtag frequency' command is executed.
23:07:32 INFO  : Context for 'APU' is selected.
23:07:32 INFO  : System reset is completed.
23:07:35 INFO  : 'after 3000' command is executed.
23:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:07:38 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
23:07:38 INFO  : Context for 'APU' is selected.
23:07:38 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:07:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:38 INFO  : Context for 'APU' is selected.
23:07:38 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
23:07:41 INFO  : 'ps7_init' command is executed.
23:07:41 INFO  : 'ps7_post_config' command is executed.
23:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:42 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:08 INFO  : Disconnected from the channel tcfchan#7.
23:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:12:09 INFO  : 'jtag frequency' command is executed.
23:12:09 INFO  : Context for 'APU' is selected.
23:12:09 INFO  : System reset is completed.
23:12:12 INFO  : 'after 3000' command is executed.
23:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:12:14 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
23:12:15 INFO  : Context for 'APU' is selected.
23:12:15 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:12:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:15 INFO  : Context for 'APU' is selected.
23:12:15 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
23:12:17 INFO  : 'ps7_init' command is executed.
23:12:17 INFO  : 'ps7_post_config' command is executed.
23:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:18 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:58 INFO  : Disconnected from the channel tcfchan#8.
20:05:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
20:05:48 INFO  : XSCT server has started successfully.
20:05:48 INFO  : plnx-install-location is set to ''
20:05:48 INFO  : Successfully done setting XSCT server connection channel  
20:05:48 INFO  : Successfully done setting workspace for the tool. 
20:05:49 INFO  : Platform repository initialization has completed.
20:05:49 INFO  : Registering command handlers for Vitis TCF services
20:05:49 INFO  : Successfully done query RDI_DATADIR 
20:08:45 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
20:14:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:07 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:14:07 INFO  : 'jtag frequency' command is executed.
20:14:07 INFO  : Context for 'APU' is selected.
20:14:07 INFO  : System reset is completed.
20:14:10 INFO  : 'after 3000' command is executed.
20:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:14:13 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
20:14:13 INFO  : Context for 'APU' is selected.
20:14:13 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
20:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:13 INFO  : Context for 'APU' is selected.
20:14:13 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
20:14:15 INFO  : 'ps7_init' command is executed.
20:14:15 INFO  : 'ps7_post_config' command is executed.
20:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:16 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:34 INFO  : Disconnected from the channel tcfchan#1.
21:11:57 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
21:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:12:09 INFO  : 'jtag frequency' command is executed.
21:12:09 INFO  : Context for 'APU' is selected.
21:12:09 INFO  : System reset is completed.
21:12:12 INFO  : 'after 3000' command is executed.
21:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:12:14 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
21:12:14 INFO  : Context for 'APU' is selected.
21:12:15 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:12:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:15 INFO  : Context for 'APU' is selected.
21:12:15 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
21:12:17 INFO  : 'ps7_init' command is executed.
21:12:17 INFO  : 'ps7_post_config' command is executed.
21:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:18 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:19 INFO  : 'con' command is executed.
21:12:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:19 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dma_example_system\_ide\scripts\debugger_dma_example-default.tcl'
21:18:12 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
21:20:36 INFO  : Disconnected from the channel tcfchan#2.
21:20:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:20:38 ERROR : port closed
21:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:20:38 ERROR : port closed
21:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:50 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:20:50 INFO  : 'jtag frequency' command is executed.
21:20:50 INFO  : Context for 'APU' is selected.
21:20:50 INFO  : System reset is completed.
21:20:53 INFO  : 'after 3000' command is executed.
21:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:20:55 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
21:20:55 INFO  : Context for 'APU' is selected.
21:20:58 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:20:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:58 INFO  : Context for 'APU' is selected.
21:20:58 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
21:21:00 INFO  : 'ps7_init' command is executed.
21:21:00 INFO  : 'ps7_post_config' command is executed.
21:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:01 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:02 INFO  : 'con' command is executed.
21:21:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:02 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dma_example_system\_ide\scripts\debugger_dma_example-default.tcl'
21:29:07 INFO  : Disconnected from the channel tcfchan#3.
21:29:15 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
21:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:20 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:30:20 INFO  : 'jtag frequency' command is executed.
21:30:20 INFO  : Context for 'APU' is selected.
21:30:20 INFO  : System reset is completed.
21:30:23 INFO  : 'after 3000' command is executed.
21:30:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:30:26 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
21:30:26 INFO  : Context for 'APU' is selected.
21:30:26 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:30:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:26 INFO  : Context for 'APU' is selected.
21:30:26 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
21:30:28 INFO  : 'ps7_init' command is executed.
21:30:29 INFO  : 'ps7_post_config' command is executed.
21:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:30 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:30 INFO  : 'con' command is executed.
21:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:30:30 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dma_example_system\_ide\scripts\debugger_dma_example-default.tcl'
21:41:04 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
21:41:37 INFO  : Disconnected from the channel tcfchan#4.
21:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:19 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:42:19 INFO  : 'jtag frequency' command is executed.
21:42:19 INFO  : Context for 'APU' is selected.
21:42:19 INFO  : System reset is completed.
21:42:22 INFO  : 'after 3000' command is executed.
21:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:42:25 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
21:42:25 INFO  : Context for 'APU' is selected.
21:42:28 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
21:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:28 INFO  : Context for 'APU' is selected.
21:42:28 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
21:42:30 INFO  : 'ps7_init' command is executed.
21:42:30 INFO  : 'ps7_post_config' command is executed.
21:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:31 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:32 INFO  : 'con' command is executed.
21:42:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:42:32 INFO  : Disconnected from the channel tcfchan#5.
22:16:20 INFO  : Checking for BSP changes to sync application flags for project 'dma_example'...
22:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:17:02 INFO  : 'jtag frequency' command is executed.
22:17:02 INFO  : Context for 'APU' is selected.
22:17:02 INFO  : System reset is completed.
22:17:05 INFO  : 'after 3000' command is executed.
22:17:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:17:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
22:17:07 INFO  : Context for 'APU' is selected.
22:17:07 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
22:17:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:07 INFO  : Context for 'APU' is selected.
22:17:07 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
22:17:10 INFO  : 'ps7_init' command is executed.
22:17:10 INFO  : 'ps7_post_config' command is executed.
22:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:11 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
19:21:56 INFO  : XSCT server has started successfully.
19:21:57 INFO  : plnx-install-location is set to ''
19:21:57 INFO  : Successfully done setting XSCT server connection channel  
19:21:57 INFO  : Successfully done setting workspace for the tool. 
19:21:57 INFO  : Platform repository initialization has completed.
19:21:58 INFO  : Registering command handlers for Vitis TCF services
19:21:58 INFO  : Successfully done query RDI_DATADIR 
19:25:08 INFO  : Result from executing command 'getProjects': design_2_wrapper;gyro2dmaTest
19:25:08 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
19:26:24 INFO  : Result from executing command 'getProjects': design_2_wrapper;gyro2dmaTest
19:26:24 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
19:33:41 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
19:35:15 INFO  : Result from executing command 'getProjects': design_2_wrapper
19:35:15 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
19:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:58 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:35:58 INFO  : 'jtag frequency' command is executed.
19:35:58 INFO  : Context for 'APU' is selected.
19:35:58 INFO  : System reset is completed.
19:36:01 INFO  : 'after 3000' command is executed.
19:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:36:04 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit"
19:36:04 INFO  : Context for 'APU' is selected.
19:36:04 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
19:36:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:05 INFO  : Context for 'APU' is selected.
19:36:05 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl' is done.
19:36:06 INFO  : 'ps7_init' command is executed.
19:36:07 INFO  : 'ps7_post_config' command is executed.
19:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:07 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/bitstream/design_2_wrapper_new.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dma_example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dma_example/Debug/dma_example.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:28 INFO  : Disconnected from the channel tcfchan#3.
19:41:13 INFO  : Result from executing command 'getProjects': design_2_wrapper;design_3_wrapper
19:41:13 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
19:45:27 INFO  : Result from executing command 'getProjects': design_2_wrapper;design_3_wrapper
19:45:27 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;design_3_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm
19:47:43 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
19:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:06 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
19:48:06 INFO  : 'jtag frequency' command is executed.
19:48:06 INFO  : Context for 'APU' is selected.
19:48:06 INFO  : System reset is completed.
19:48:09 INFO  : 'after 3000' command is executed.
19:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
19:48:12 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
19:48:12 INFO  : Context for 'APU' is selected.
19:48:12 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa'.
19:48:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:12 INFO  : Context for 'APU' is selected.
19:48:12 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
19:48:14 INFO  : 'ps7_init' command is executed.
19:48:14 INFO  : 'ps7_post_config' command is executed.
19:48:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:15 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:07 INFO  : Disconnected from the channel tcfchan#5.
20:09:47 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
20:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:00 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:10:00 INFO  : 'jtag frequency' command is executed.
20:10:00 INFO  : Context for 'APU' is selected.
20:10:00 INFO  : System reset is completed.
20:10:03 INFO  : 'after 3000' command is executed.
20:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:10:06 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:10:06 INFO  : Context for 'APU' is selected.
20:10:06 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa'.
20:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:06 INFO  : Context for 'APU' is selected.
20:10:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:10:09 INFO  : 'ps7_init' command is executed.
20:10:09 INFO  : 'ps7_post_config' command is executed.
20:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:10 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:47 INFO  : Disconnected from the channel tcfchan#6.
20:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:57 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:43:58 INFO  : 'jtag frequency' command is executed.
20:43:58 INFO  : Context for 'APU' is selected.
20:43:58 INFO  : System reset is completed.
20:44:01 INFO  : 'after 3000' command is executed.
20:44:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:44:03 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:44:04 INFO  : Context for 'APU' is selected.
20:44:04 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa'.
20:44:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:04 INFO  : Context for 'APU' is selected.
20:44:04 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:44:06 INFO  : 'ps7_init' command is executed.
20:44:06 INFO  : 'ps7_post_config' command is executed.
20:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:07 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:08 INFO  : 'con' command is executed.
20:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:08 INFO  : Disconnected from the channel tcfchan#7.
20:48:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:34 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
20:48:34 INFO  : 'jtag frequency' command is executed.
20:48:34 INFO  : Context for 'APU' is selected.
20:48:34 INFO  : System reset is completed.
20:48:37 INFO  : 'after 3000' command is executed.
20:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
20:48:40 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
20:48:40 INFO  : Context for 'APU' is selected.
20:48:40 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa'.
20:48:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:40 INFO  : Context for 'APU' is selected.
20:48:40 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
20:48:42 INFO  : 'ps7_init' command is executed.
20:48:42 INFO  : 'ps7_post_config' command is executed.
20:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:43 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:27 INFO  : Disconnected from the channel tcfchan#8.
21:00:14 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:00:40 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:56 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:01:56 INFO  : 'jtag frequency' command is executed.
21:01:56 INFO  : Context for 'APU' is selected.
21:01:56 INFO  : System reset is completed.
21:01:59 INFO  : 'after 3000' command is executed.
21:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:02:02 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:02:02 INFO  : Context for 'APU' is selected.
21:02:02 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa'.
21:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:02 INFO  : Context for 'APU' is selected.
21:02:02 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:02:04 INFO  : 'ps7_init' command is executed.
21:02:05 INFO  : 'ps7_post_config' command is executed.
21:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:05 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:06 INFO  : 'con' command is executed.
21:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:02:06 INFO  : Disconnected from the channel tcfchan#9.
21:14:07 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:18 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:14:18 INFO  : 'jtag frequency' command is executed.
21:14:18 INFO  : Context for 'APU' is selected.
21:14:18 INFO  : System reset is completed.
21:14:21 INFO  : 'after 3000' command is executed.
21:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:14:24 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:14:24 INFO  : Context for 'APU' is selected.
21:14:24 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa'.
21:14:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:24 INFO  : Context for 'APU' is selected.
21:14:24 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:14:26 INFO  : 'ps7_init' command is executed.
21:14:26 INFO  : 'ps7_post_config' command is executed.
21:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:27 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:34 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:24:58 INFO  : Disconnected from the channel tcfchan#10.
21:25:01 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
21:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:09 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
21:25:10 INFO  : 'jtag frequency' command is executed.
21:25:10 INFO  : Context for 'APU' is selected.
21:25:10 INFO  : System reset is completed.
21:25:13 INFO  : 'after 3000' command is executed.
21:25:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
21:25:15 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
21:25:15 INFO  : Context for 'APU' is selected.
21:25:15 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa'.
21:25:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:16 INFO  : Context for 'APU' is selected.
21:25:16 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
21:25:17 INFO  : 'ps7_init' command is executed.
21:25:17 INFO  : 'ps7_post_config' command is executed.
21:25:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:18 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:17 INFO  : Disconnected from the channel tcfchan#11.
22:29:06 INFO  : Result from executing command 'getProjects': design_3_wrapper;design_4_wrapper
22:29:06 INFO  : Result from executing command 'getPlatforms': design_3_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm
22:31:14 INFO  : Result from executing command 'getProjects': design_3_wrapper;design_4_wrapper
22:31:14 INFO  : Result from executing command 'getPlatforms': design_3_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm;design_4_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_4_wrapper/export/design_4_wrapper/design_4_wrapper.xpfm
22:34:21 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest2'...
22:35:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:44 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:35:44 INFO  : 'jtag frequency' command is executed.
22:35:44 INFO  : Context for 'APU' is selected.
22:35:44 INFO  : System reset is completed.
22:35:47 INFO  : 'after 3000' command is executed.
22:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:35:50 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/_ide/bitstream/design_4_wrapper.bit"
22:35:50 INFO  : Context for 'APU' is selected.
22:35:50 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_4_wrapper/export/design_4_wrapper/hw/design_4_wrapper.xsa'.
22:35:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:50 INFO  : Context for 'APU' is selected.
22:35:50 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/_ide/psinit/ps7_init.tcl' is done.
22:35:52 INFO  : 'ps7_init' command is executed.
22:35:52 INFO  : 'ps7_post_config' command is executed.
22:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:53 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/Debug/dmaTest2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_4_wrapper/export/design_4_wrapper/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/Debug/dmaTest2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:00 INFO  : Disconnected from the channel tcfchan#13.
22:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:17 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
22:37:17 INFO  : 'jtag frequency' command is executed.
22:37:17 INFO  : Context for 'APU' is selected.
22:37:17 INFO  : System reset is completed.
22:37:20 INFO  : 'after 3000' command is executed.
22:37:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
22:37:23 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/_ide/bitstream/design_4_wrapper.bit"
22:37:23 INFO  : Context for 'APU' is selected.
22:37:23 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_4_wrapper/export/design_4_wrapper/hw/design_4_wrapper.xsa'.
22:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:23 INFO  : Context for 'APU' is selected.
22:37:23 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/_ide/psinit/ps7_init.tcl' is done.
22:37:26 INFO  : 'ps7_init' command is executed.
22:37:26 INFO  : 'ps7_post_config' command is executed.
22:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:27 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/Debug/dmaTest2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/_ide/bitstream/design_4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_4_wrapper/export/design_4_wrapper/hw/design_4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest2/Debug/dmaTest2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:02 INFO  : Disconnected from the channel tcfchan#14.
23:23:27 INFO  : Result from executing command 'getProjects': design_3_wrapper;design_4_wrapper;design_5_wrapper
23:23:27 INFO  : Result from executing command 'getPlatforms': design_3_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm;design_4_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_4_wrapper/export/design_4_wrapper/design_4_wrapper.xpfm
23:28:38 INFO  : Result from executing command 'getProjects': design_3_wrapper;design_4_wrapper;design_5_wrapper
23:28:38 INFO  : Result from executing command 'getPlatforms': design_3_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_3_wrapper/export/design_3_wrapper/design_3_wrapper.xpfm;design_4_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_4_wrapper/export/design_4_wrapper/design_4_wrapper.xpfm;design_5_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_5_wrapper/export/design_5_wrapper/design_5_wrapper.xpfm
23:29:29 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest3'...
23:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:01 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:30:01 INFO  : 'jtag frequency' command is executed.
23:30:01 INFO  : Context for 'APU' is selected.
23:30:01 INFO  : System reset is completed.
23:30:04 INFO  : 'after 3000' command is executed.
23:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:30:07 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest3/_ide/bitstream/design_5_wrapper.bit"
23:30:07 INFO  : Context for 'APU' is selected.
23:30:07 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_5_wrapper/export/design_5_wrapper/hw/design_5_wrapper.xsa'.
23:30:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:07 INFO  : Context for 'APU' is selected.
23:30:07 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest3/_ide/psinit/ps7_init.tcl' is done.
23:30:09 INFO  : 'ps7_init' command is executed.
23:30:10 INFO  : 'ps7_post_config' command is executed.
23:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:10 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest3/Debug/dmaTest3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest3/_ide/bitstream/design_5_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_5_wrapper/export/design_5_wrapper/hw/design_5_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest3/Debug/dmaTest3.elf
configparams force-mem-access 0
----------------End of Script----------------

