

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Fri Aug 30 03:01:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3782|     3782|  37.820 us|  37.820 us|  3782|  3782|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_28_2  |     3780|     3780|         7|          2|          1|  1888|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln26 = store i11 0, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:26]   --->   Operation 13 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln26 = store i7 0, i7 %i" [vitis_test/nnet/core.cpp:26]   --->   Operation 14 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln26 = store i5 0, i5 %j" [vitis_test/nnet/core.cpp:26]   --->   Operation 15 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body4" [vitis_test/nnet/core.cpp:26]   --->   Operation 16 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [vitis_test/nnet/core.cpp:26]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.94ns)   --->   "%icmp_ln26 = icmp_eq  i11 %indvar_flatten_load, i11 1888" [vitis_test/nnet/core.cpp:26]   --->   Operation 19 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln26 = add i11 %indvar_flatten_load, i11 1" [vitis_test/nnet/core.cpp:26]   --->   Operation 20 'add' 'add_ln26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc35, void %for.end37" [vitis_test/nnet/core.cpp:26]   --->   Operation 21 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [vitis_test/nnet/core.cpp:28]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i7 %i"   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%icmp_ln28 = icmp_eq  i5 %j_load, i5 16" [vitis_test/nnet/core.cpp:28]   --->   Operation 24 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.41ns)   --->   "%select_ln26 = select i1 %icmp_ln28, i5 0, i5 %j_load" [vitis_test/nnet/core.cpp:26]   --->   Operation 25 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln1271 = add i7 %i_load, i7 1"   --->   Operation 26 'add' 'add_ln1271' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln26_1 = select i1 %icmp_ln28, i7 %add_ln1271, i7 %i_load" [vitis_test/nnet/core.cpp:26]   --->   Operation 27 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln26_1, i4 0" [vitis_test/nnet/core.cpp:38]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %select_ln26_1" [vitis_test/nnet/core.cpp:26]   --->   Operation 29 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i16 %input_0, i64 0, i64 %zext_ln26"   --->   Operation 30 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:26]   --->   Operation 31 'load' 'input_0_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_1 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln1271_1 = add i7 %i_load, i7 2"   --->   Operation 32 'add' 'add_ln1271_1' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.36ns)   --->   "%select_ln26_2 = select i1 %icmp_ln28, i7 %add_ln1271_1, i7 %add_ln1271" [vitis_test/nnet/core.cpp:26]   --->   Operation 33 'select' 'select_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i7 %select_ln26_2" [vitis_test/nnet/core.cpp:26]   --->   Operation 34 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i16 %input_0, i64 0, i64 %zext_ln26_1"   --->   Operation 35 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:26]   --->   Operation 36 'load' 'input_0_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_1 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln1271_2 = add i7 %i_load, i7 3"   --->   Operation 37 'add' 'add_ln1271_2' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.36ns)   --->   "%select_ln26_3 = select i1 %icmp_ln28, i7 %add_ln1271_2, i7 %add_ln1271_1" [vitis_test/nnet/core.cpp:26]   --->   Operation 38 'select' 'select_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %select_ln26" [vitis_test/nnet/core.cpp:26]   --->   Operation 39 'zext' 'j_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %select_ln26" [vitis_test/nnet/core.cpp:38]   --->   Operation 40 'zext' 'zext_ln38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln38 = add i11 %tmp, i11 %zext_ln38" [vitis_test/nnet/core.cpp:38]   --->   Operation 41 'add' 'add_ln38' <Predicate = (!icmp_ln26)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_0_0_addr = getelementptr i8 %conv1d_0_weights_V_0_0, i64 0, i64 %j_cast"   --->   Operation 42 'getelementptr' 'conv1d_0_weights_V_0_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_0_0_load = load i4 %conv1d_0_weights_V_0_0_addr"   --->   Operation 43 'load' 'conv1d_0_weights_V_0_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_1_0_addr = getelementptr i8 %conv1d_0_weights_V_1_0, i64 0, i64 %j_cast"   --->   Operation 44 'getelementptr' 'conv1d_0_weights_V_1_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_1_0_load = load i4 %conv1d_0_weights_V_1_0_addr"   --->   Operation 45 'load' 'conv1d_0_weights_V_1_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln28 = add i5 %select_ln26, i5 1" [vitis_test/nnet/core.cpp:28]   --->   Operation 46 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln28 = store i11 %add_ln26, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:28]   --->   Operation 47 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln28 = store i7 %select_ln26_1, i7 %i" [vitis_test/nnet/core.cpp:28]   --->   Operation 48 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln28 = store i5 %add_ln28, i5 %j" [vitis_test/nnet/core.cpp:28]   --->   Operation 49 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:26]   --->   Operation 50 'load' 'input_0_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i16 %input_0_load" [vitis_test/nnet/core.cpp:26]   --->   Operation 51 'sext' 'sext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:26]   --->   Operation 52 'load' 'input_0_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %select_ln26_3" [vitis_test/nnet/core.cpp:26]   --->   Operation 53 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i16 %input_0, i64 0, i64 %zext_ln26_2"   --->   Operation 54 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:26]   --->   Operation 55 'load' 'input_0_load_2' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_2 : Operation 56 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_0_0_load = load i4 %conv1d_0_weights_V_0_0_addr"   --->   Operation 56 'load' 'conv1d_0_weights_V_0_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i8 %conv1d_0_weights_V_0_0_load"   --->   Operation 57 'sext' 'sext_ln1273' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 58 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i24 %sext_ln26, i24 %sext_ln1273"   --->   Operation 58 'mul' 'mul_ln1273' <Predicate = (!icmp_ln26)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_1_0_load = load i4 %conv1d_0_weights_V_1_0_addr"   --->   Operation 59 'load' 'conv1d_0_weights_V_1_0_load' <Predicate = (!icmp_ln26)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i16 %input_0_load_1" [vitis_test/nnet/core.cpp:26]   --->   Operation 60 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:26]   --->   Operation 61 'load' 'input_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 62 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i24 %sext_ln26, i24 %sext_ln1273"   --->   Operation 62 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i8 %conv1d_0_weights_V_1_0_load"   --->   Operation 63 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln26_1, i24 %sext_ln1273_1"   --->   Operation 64 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%conv1d_0_weights_V_2_0_addr = getelementptr i8 %conv1d_0_weights_V_2_0, i64 0, i64 %j_cast"   --->   Operation 65 'getelementptr' 'conv1d_0_weights_V_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (0.67ns)   --->   "%conv1d_0_weights_V_2_0_load = load i4 %conv1d_0_weights_V_2_0_addr"   --->   Operation 66 'load' 'conv1d_0_weights_V_2_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 1.67>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i16 %input_0_load_2" [vitis_test/nnet/core.cpp:26]   --->   Operation 67 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i24 %sext_ln26, i24 %sext_ln1273"   --->   Operation 68 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln26_1, i24 %sext_ln1273_1"   --->   Operation 69 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/2] (0.67ns)   --->   "%conv1d_0_weights_V_2_0_load = load i4 %conv1d_0_weights_V_2_0_addr"   --->   Operation 70 'load' 'conv1d_0_weights_V_2_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i8 %conv1d_0_weights_V_2_0_load"   --->   Operation 71 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [3/3] (0.99ns) (grouped into DSP with root node add_ln1347_15)   --->   "%mul_ln813_1 = mul i24 %sext_ln26_2, i24 %sext_ln1273_2"   --->   Operation 72 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 73 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1273 = mul i24 %sext_ln26, i24 %sext_ln1273"   --->   Operation 73 'mul' 'mul_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln1273, i32 8, i32 23"   --->   Operation 74 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0"   --->   Operation 75 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347)   --->   "%mul_ln813 = mul i24 %sext_ln26_1, i24 %sext_ln1273_1"   --->   Operation 76 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347 = add i24 %mul_ln813, i24 %and_ln"   --->   Operation 77 'add' 'add_ln1347' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 78 [2/3] (0.99ns) (grouped into DSP with root node add_ln1347_15)   --->   "%mul_ln813_1 = mul i24 %sext_ln26_2, i24 %sext_ln1273_2"   --->   Operation 78 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%conv1d_0_biases_V_addr = getelementptr i7 %conv1d_0_biases_V, i64 0, i64 %j_cast"   --->   Operation 79 'getelementptr' 'conv1d_0_biases_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (0.67ns)   --->   "%conv1d_0_biases_V_load = load i4 %conv1d_0_biases_V_addr"   --->   Operation 80 'load' 'conv1d_0_biases_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [vitis_test/nnet/core.cpp:41]   --->   Operation 104 'ret' 'ret_ln41' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347 = add i24 %mul_ln813, i24 %and_ln"   --->   Operation 81 'add' 'add_ln1347' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347, i32 8, i32 23"   --->   Operation 82 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%and_ln838_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0"   --->   Operation 83 'bitconcatenate' 'and_ln838_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/3] (0.00ns) (grouped into DSP with root node add_ln1347_15)   --->   "%mul_ln813_1 = mul i24 %sext_ln26_2, i24 %sext_ln1273_2"   --->   Operation 84 'mul' 'mul_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_15 = add i24 %mul_ln813_1, i24 %and_ln838_s"   --->   Operation 85 'add' 'add_ln1347_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/2] (0.67ns)   --->   "%conv1d_0_biases_V_load = load i4 %conv1d_0_biases_V_addr"   --->   Operation 86 'load' 'conv1d_0_biases_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_28_2_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1888, i64 1888, i64 1888"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i11 %add_ln38" [vitis_test/nnet/core.cpp:38]   --->   Operation 90 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i15 %output_r, i64 0, i64 %zext_ln38_1" [vitis_test/nnet/core.cpp:38]   --->   Operation 91 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [vitis_test/nnet/core.cpp:28]   --->   Operation 92 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln1347_15 = add i24 %mul_ln813_1, i24 %and_ln838_s"   --->   Operation 93 'add' 'add_ln1347_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1347_15, i32 8, i32 23"   --->   Operation 94 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%conv1d_0_biases_V_load_cast = sext i7 %conv1d_0_biases_V_load"   --->   Operation 95 'sext' 'conv1d_0_biases_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln1347_15, i32 8, i32 22"   --->   Operation 96 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i7 %conv1d_0_biases_V_load"   --->   Operation 97 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.85ns)   --->   "%x_V = add i16 %trunc_ln, i16 %conv1d_0_biases_V_load_cast"   --->   Operation 98 'add' 'x_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.84ns)   --->   "%add_ln17 = add i15 %trunc_ln1, i15 %sext_ln813" [vitis_test/nnet/core.cpp:17]   --->   Operation 99 'add' 'add_ln17' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (1.10ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %x_V, i16 0"   --->   Operation 100 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.29ns)   --->   "%select_ln20 = select i1 %icmp_ln1649, i15 %add_ln17, i15 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 101 'select' 'select_ln20' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln38 = store i15 %select_ln20, i11 %output_addr" [vitis_test/nnet/core.cpp:38]   --->   Operation 102 'store' 'store_ln38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 1888> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body4" [vitis_test/nnet/core.cpp:28]   --->   Operation 103 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_V_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_V_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_V_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_biases_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                           (alloca           ) [ 01000000]
i                           (alloca           ) [ 01000000]
indvar_flatten              (alloca           ) [ 01000000]
store_ln26                  (store            ) [ 00000000]
store_ln26                  (store            ) [ 00000000]
store_ln26                  (store            ) [ 00000000]
br_ln26                     (br               ) [ 00000000]
indvar_flatten_load         (load             ) [ 00000000]
specpipeline_ln0            (specpipeline     ) [ 00000000]
icmp_ln26                   (icmp             ) [ 01111100]
add_ln26                    (add              ) [ 00000000]
br_ln26                     (br               ) [ 00000000]
j_load                      (load             ) [ 00000000]
i_load                      (load             ) [ 00000000]
icmp_ln28                   (icmp             ) [ 00000000]
select_ln26                 (select           ) [ 00000000]
add_ln1271                  (add              ) [ 00000000]
select_ln26_1               (select           ) [ 00000000]
tmp                         (bitconcatenate   ) [ 00000000]
zext_ln26                   (zext             ) [ 00000000]
input_0_addr                (getelementptr    ) [ 00100000]
add_ln1271_1                (add              ) [ 00000000]
select_ln26_2               (select           ) [ 00000000]
zext_ln26_1                 (zext             ) [ 00000000]
input_0_addr_1              (getelementptr    ) [ 00100000]
add_ln1271_2                (add              ) [ 00000000]
select_ln26_3               (select           ) [ 00100000]
j_cast                      (zext             ) [ 01111100]
zext_ln38                   (zext             ) [ 00000000]
add_ln38                    (add              ) [ 01111111]
conv1d_0_weights_V_0_0_addr (getelementptr    ) [ 00100000]
conv1d_0_weights_V_1_0_addr (getelementptr    ) [ 00100000]
add_ln28                    (add              ) [ 00000000]
store_ln28                  (store            ) [ 00000000]
store_ln28                  (store            ) [ 00000000]
store_ln28                  (store            ) [ 00000000]
input_0_load                (load             ) [ 00000000]
sext_ln26                   (sext             ) [ 01111100]
input_0_load_1              (load             ) [ 01010000]
zext_ln26_2                 (zext             ) [ 00000000]
input_0_addr_2              (getelementptr    ) [ 01010000]
conv1d_0_weights_V_0_0_load (load             ) [ 00000000]
sext_ln1273                 (sext             ) [ 01111100]
conv1d_0_weights_V_1_0_load (load             ) [ 01010000]
sext_ln26_1                 (sext             ) [ 01101100]
input_0_load_2              (load             ) [ 00101000]
sext_ln1273_1               (sext             ) [ 01101100]
conv1d_0_weights_V_2_0_addr (getelementptr    ) [ 00101000]
sext_ln26_2                 (sext             ) [ 01100110]
conv1d_0_weights_V_2_0_load (load             ) [ 00000000]
sext_ln1273_2               (sext             ) [ 01100110]
mul_ln1273                  (mul              ) [ 00000000]
tmp_s                       (partselect       ) [ 00000000]
and_ln                      (bitconcatenate   ) [ 00100010]
mul_ln813                   (mul              ) [ 00100010]
conv1d_0_biases_V_addr      (getelementptr    ) [ 00100010]
add_ln1347                  (add              ) [ 00000000]
tmp_15                      (partselect       ) [ 00000000]
and_ln838_s                 (bitconcatenate   ) [ 01000001]
mul_ln813_1                 (mul              ) [ 01000001]
conv1d_0_biases_V_load      (load             ) [ 01000001]
specloopname_ln0            (specloopname     ) [ 00000000]
empty                       (speclooptripcount) [ 00000000]
specpipeline_ln0            (specpipeline     ) [ 00000000]
zext_ln38_1                 (zext             ) [ 00000000]
output_addr                 (getelementptr    ) [ 00000000]
specloopname_ln28           (specloopname     ) [ 00000000]
add_ln1347_15               (add              ) [ 00000000]
trunc_ln                    (partselect       ) [ 00000000]
conv1d_0_biases_V_load_cast (sext             ) [ 00000000]
trunc_ln1                   (partselect       ) [ 00000000]
sext_ln813                  (sext             ) [ 00000000]
x_V                         (add              ) [ 00000000]
add_ln17                    (add              ) [ 00000000]
icmp_ln1649                 (icmp             ) [ 00000000]
select_ln20                 (select           ) [ 00000000]
store_ln38                  (store            ) [ 00000000]
br_ln28                     (br               ) [ 00000000]
ret_ln41                    (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1d_0_weights_V_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1d_0_weights_V_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1d_0_weights_V_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1d_0_biases_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_biases_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_26_1_VITIS_LOOP_28_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_0_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="100" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="101" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="1"/>
<pin id="103" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/1 input_0_load_1/1 input_0_load_2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="input_0_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv1d_0_weights_V_0_0_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_weights_V_0_0_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_weights_V_0_0_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv1d_0_weights_V_1_0_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_weights_V_1_0_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_weights_V_1_0_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="input_0_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="conv1d_0_weights_V_2_0_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="5" slack="2"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_weights_V_2_0_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_weights_V_2_0_load/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="conv1d_0_biases_V_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="4"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_biases_V_addr/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_biases_V_load/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="output_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="15" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln38_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="15" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/7 "/>
</bind>
</comp>

<comp id="186" class="1005" name="reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load_1 input_0_load_2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln26_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln26_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln26_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln26_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln26_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="j_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln28_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln26_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln1271_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln26_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln26_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln1271_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln26_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln26_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln1271_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_2/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln26_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_3/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="j_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln38_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln38_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln28_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln28_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="11" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln28_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln28_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln26_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln26_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln1273_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln26_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="1"/>
<pin id="351" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln1273_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln26_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="1"/>
<pin id="358" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln1273_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="24" slack="0"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="and_ln_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="24" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_15_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="24" slack="0"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="0" index="3" bw="6" slack="0"/>
<pin id="386" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="and_ln838_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="24" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln838_s/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln38_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="6"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="24" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="conv1d_0_biases_V_load_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="1"/>
<pin id="413" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv1d_0_biases_V_load_cast/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="15" slack="0"/>
<pin id="416" dir="0" index="1" bw="24" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="0" index="3" bw="6" slack="0"/>
<pin id="419" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln813_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="1"/>
<pin id="425" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="x_V_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="7" slack="0"/>
<pin id="429" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln17_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="15" slack="0"/>
<pin id="434" dir="0" index="1" bw="7" slack="0"/>
<pin id="435" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln1649_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln20_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="15" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/7 "/>
</bind>
</comp>

<comp id="453" class="1007" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273/2 "/>
</bind>
</comp>

<comp id="460" class="1007" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="0" index="2" bw="24" slack="0"/>
<pin id="464" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813/3 add_ln1347/5 "/>
</bind>
</comp>

<comp id="469" class="1007" name="grp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="24" slack="0"/>
<pin id="473" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813_1/4 add_ln1347_15/6 "/>
</bind>
</comp>

<comp id="479" class="1005" name="j_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="486" class="1005" name="i_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="493" class="1005" name="indvar_flatten_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="500" class="1005" name="icmp_ln26_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="504" class="1005" name="input_0_addr_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="1"/>
<pin id="506" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="509" class="1005" name="input_0_addr_1_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="1"/>
<pin id="511" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="select_ln26_3_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="1"/>
<pin id="516" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_3 "/>
</bind>
</comp>

<comp id="519" class="1005" name="j_cast_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="2"/>
<pin id="521" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln38_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="6"/>
<pin id="527" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="530" class="1005" name="conv1d_0_weights_V_0_0_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="1"/>
<pin id="532" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_V_0_0_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="conv1d_0_weights_V_1_0_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="1"/>
<pin id="537" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_V_1_0_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="sext_ln26_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="24" slack="1"/>
<pin id="542" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="545" class="1005" name="input_0_addr_2_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="1"/>
<pin id="547" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="sext_ln1273_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="24" slack="1"/>
<pin id="552" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="555" class="1005" name="conv1d_0_weights_V_1_0_load_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="1"/>
<pin id="557" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_V_1_0_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="sext_ln26_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="24" slack="1"/>
<pin id="562" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="sext_ln1273_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="24" slack="1"/>
<pin id="567" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="conv1d_0_weights_V_2_0_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="1"/>
<pin id="572" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_V_2_0_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="sext_ln26_2_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="24" slack="1"/>
<pin id="577" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="sext_ln1273_2_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="24" slack="1"/>
<pin id="582" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_2 "/>
</bind>
</comp>

<comp id="585" class="1005" name="and_ln_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="24" slack="1"/>
<pin id="587" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="and_ln "/>
</bind>
</comp>

<comp id="590" class="1005" name="conv1d_0_biases_V_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="1"/>
<pin id="592" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_biases_V_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="and_ln838_s_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="24" slack="1"/>
<pin id="597" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="and_ln838_s "/>
</bind>
</comp>

<comp id="600" class="1005" name="conv1d_0_biases_V_load_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="7" slack="1"/>
<pin id="602" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_biases_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="88" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="95" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="220" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="223" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="226" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="223" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="246" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="246" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="271"><net_src comp="223" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="226" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="240" pin="2"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="290"><net_src comp="223" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="226" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="267" pin="2"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="232" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="309"><net_src comp="232" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="254" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="232" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="214" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="246" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="316" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="95" pin="7"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="348"><net_src comp="120" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="186" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="186" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="154" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="48" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="364" pin="4"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="381" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="56" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="422"><net_src comp="70" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="430"><net_src comp="402" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="411" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="414" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="423" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="426" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="432" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="74" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="452"><net_src comp="444" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="457"><net_src comp="337" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="345" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="453" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="465"><net_src comp="349" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="353" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="373" pin="3"/><net_sink comp="460" pin=2"/></net>

<net id="468"><net_src comp="460" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="474"><net_src comp="356" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="360" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="390" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="477"><net_src comp="469" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="478"><net_src comp="469" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="482"><net_src comp="76" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="489"><net_src comp="80" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="496"><net_src comp="84" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="503"><net_src comp="208" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="88" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="512"><net_src comp="105" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="517"><net_src comp="292" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="522"><net_src comp="300" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="528"><net_src comp="310" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="533"><net_src comp="113" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="538"><net_src comp="126" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="543"><net_src comp="337" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="548"><net_src comp="139" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="553"><net_src comp="345" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="558"><net_src comp="133" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="563"><net_src comp="349" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="568"><net_src comp="353" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="573"><net_src comp="147" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="578"><net_src comp="356" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="583"><net_src comp="360" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="588"><net_src comp="373" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="593"><net_src comp="160" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="598"><net_src comp="390" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="603"><net_src comp="167" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="423" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
 - Input state : 
	Port: conv1d_0 : input_0 | {1 2 3 }
	Port: conv1d_0 : conv1d_0_weights_V_0_0 | {1 2 }
	Port: conv1d_0 : conv1d_0_weights_V_1_0 | {1 2 }
	Port: conv1d_0 : conv1d_0_weights_V_2_0 | {3 4 }
	Port: conv1d_0 : conv1d_0_biases_V | {5 6 }
  - Chain level:
	State 1
		store_ln26 : 1
		store_ln26 : 1
		store_ln26 : 1
		indvar_flatten_load : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		j_load : 1
		i_load : 1
		icmp_ln28 : 2
		select_ln26 : 3
		add_ln1271 : 2
		select_ln26_1 : 3
		tmp : 4
		zext_ln26 : 4
		input_0_addr : 5
		input_0_load : 6
		add_ln1271_1 : 2
		select_ln26_2 : 3
		zext_ln26_1 : 4
		input_0_addr_1 : 5
		input_0_load_1 : 6
		add_ln1271_2 : 2
		select_ln26_3 : 3
		j_cast : 4
		zext_ln38 : 4
		add_ln38 : 5
		conv1d_0_weights_V_0_0_addr : 5
		conv1d_0_weights_V_0_0_load : 6
		conv1d_0_weights_V_1_0_addr : 5
		conv1d_0_weights_V_1_0_load : 6
		add_ln28 : 4
		store_ln28 : 3
		store_ln28 : 4
		store_ln28 : 5
	State 2
		sext_ln26 : 1
		input_0_addr_2 : 1
		input_0_load_2 : 2
		sext_ln1273 : 1
		mul_ln1273 : 2
	State 3
		mul_ln813 : 1
		conv1d_0_weights_V_2_0_load : 1
	State 4
		sext_ln1273_2 : 1
		mul_ln813_1 : 2
	State 5
		tmp_s : 1
		and_ln : 2
		add_ln1347 : 3
		conv1d_0_biases_V_load : 1
	State 6
		tmp_15 : 1
		and_ln838_s : 2
		add_ln1347_15 : 3
	State 7
		output_addr : 1
		trunc_ln : 1
		trunc_ln1 : 1
		x_V : 2
		add_ln17 : 2
		icmp_ln1649 : 3
		select_ln20 : 4
		store_ln38 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln26_fu_214          |    0    |    0    |    18   |
|          |          add_ln1271_fu_240         |    0    |    0    |    14   |
|          |         add_ln1271_1_fu_267        |    0    |    0    |    14   |
|    add   |         add_ln1271_2_fu_286        |    0    |    0    |    14   |
|          |           add_ln38_fu_310          |    0    |    0    |    18   |
|          |           add_ln28_fu_316          |    0    |    0    |    12   |
|          |             x_V_fu_426             |    0    |    0    |    23   |
|          |           add_ln17_fu_432          |    0    |    0    |    22   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln26_fu_232         |    0    |    0    |    5    |
|          |        select_ln26_1_fu_246        |    0    |    0    |    7    |
|  select  |        select_ln26_2_fu_273        |    0    |    0    |    7    |
|          |        select_ln26_3_fu_292        |    0    |    0    |    7    |
|          |         select_ln20_fu_444         |    0    |    0    |    15   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln26_fu_208          |    0    |    0    |    11   |
|   icmp   |          icmp_ln28_fu_226          |    0    |    0    |    9    |
|          |         icmp_ln1649_fu_438         |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_460             |    1    |    0    |    0    |
|          |             grp_fu_469             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|    mul   |             grp_fu_453             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |             tmp_fu_254             |    0    |    0    |    0    |
|bitconcatenate|            and_ln_fu_373           |    0    |    0    |    0    |
|          |         and_ln838_s_fu_390         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln26_fu_262          |    0    |    0    |    0    |
|          |         zext_ln26_1_fu_281         |    0    |    0    |    0    |
|   zext   |            j_cast_fu_300           |    0    |    0    |    0    |
|          |          zext_ln38_fu_306          |    0    |    0    |    0    |
|          |         zext_ln26_2_fu_341         |    0    |    0    |    0    |
|          |         zext_ln38_1_fu_398         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          sext_ln26_fu_337          |    0    |    0    |    0    |
|          |         sext_ln1273_fu_345         |    0    |    0    |    0    |
|          |         sext_ln26_1_fu_349         |    0    |    0    |    0    |
|   sext   |        sext_ln1273_1_fu_353        |    0    |    0    |    0    |
|          |         sext_ln26_2_fu_356         |    0    |    0    |    0    |
|          |        sext_ln1273_2_fu_360        |    0    |    0    |    0    |
|          | conv1d_0_biases_V_load_cast_fu_411 |    0    |    0    |    0    |
|          |          sext_ln813_fu_423         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_s_fu_364            |    0    |    0    |    0    |
|partselect|            tmp_15_fu_381           |    0    |    0    |    0    |
|          |           trunc_ln_fu_402          |    0    |    0    |    0    |
|          |          trunc_ln1_fu_414          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    3    |    0    |   209   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|          add_ln38_reg_525         |   11   |
|        and_ln838_s_reg_595        |   24   |
|           and_ln_reg_585          |   24   |
|   conv1d_0_biases_V_addr_reg_590  |    4   |
|   conv1d_0_biases_V_load_reg_600  |    7   |
|conv1d_0_weights_V_0_0_addr_reg_530|    4   |
|conv1d_0_weights_V_1_0_addr_reg_535|    4   |
|conv1d_0_weights_V_1_0_load_reg_555|    8   |
|conv1d_0_weights_V_2_0_addr_reg_570|    4   |
|             i_reg_486             |    7   |
|         icmp_ln26_reg_500         |    1   |
|       indvar_flatten_reg_493      |   11   |
|       input_0_addr_1_reg_509      |    7   |
|       input_0_addr_2_reg_545      |    7   |
|        input_0_addr_reg_504       |    7   |
|           j_cast_reg_519          |   64   |
|             j_reg_479             |    5   |
|              reg_186              |   16   |
|       select_ln26_3_reg_514       |    7   |
|       sext_ln1273_1_reg_565       |   24   |
|       sext_ln1273_2_reg_580       |   24   |
|        sext_ln1273_reg_550        |   24   |
|        sext_ln26_1_reg_560        |   24   |
|        sext_ln26_2_reg_575        |   24   |
|         sext_ln26_reg_540         |   24   |
+-----------------------------------+--------+
|               Total               |   366  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   4  |   7  |   28   ||    20   |
|  grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_133 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_453    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_453    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_460    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_460    |  p1  |   3  |   8  |   24   ||    14   |
|     grp_fu_469    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_469    |  p1  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   220  ||   5.32  ||   129   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   209  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   129  |
|  Register |    -   |    -   |   366  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   366  |   338  |
+-----------+--------+--------+--------+--------+
