// Seed: 1985462729
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  assign module_1.id_28 = 0;
  input wire id_2;
  output wire id_1;
  tri id_6 = 1;
  tri0 [1 : 1] id_7 = -1;
endmodule
module module_1 (
    output wor id_0
    , id_37,
    input supply1 id_1,
    input tri id_2
    , id_38,
    input tri id_3,
    input uwire id_4,
    input tri0 id_5,
    output wand id_6,
    inout tri0 id_7,
    output supply1 id_8,
    output supply0 id_9,
    input wor id_10,
    input wire id_11,
    input supply0 id_12,
    output wor id_13,
    output tri0 id_14,
    output tri1 id_15,
    input tri0 id_16,
    input wire id_17,
    input wand id_18,
    output wire id_19,
    output wor id_20,
    input tri0 id_21,
    output supply1 id_22,
    output tri1 id_23,
    input uwire id_24,
    input tri id_25,
    output tri0 id_26,
    output tri id_27,
    input wire id_28,
    output tri0 id_29,
    input tri1 id_30,
    input wire id_31,
    output wand id_32,
    input tri id_33,
    input tri id_34,
    output wire id_35
);
  module_0 modCall_1 (
      id_38,
      id_38,
      id_38,
      id_37,
      id_37
  );
endmodule
