

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 12 06:07:03 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_8
* Solution:       array_partition
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.435 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23| 0.230 us | 0.230 us |   23|   23|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC     |       22|       22|         2|          -|          -|    11|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      2|       0|      76|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      10|       2|    -|
|Multiplexer      |        -|      -|       -|      89|    -|
|Register         |        -|      -|     717|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     727|     167|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+--------+---------+----+----+-----+------+-----+------+-------------+
    | Memory| Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U   |fir_c1  |        0|  10|   2|    0|    11|   10|     1|          110|
    +-------+--------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |        |        0|  10|   2|    0|    11|   10|     1|          110|
    +-------+--------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mul_ln25_fu_284_p2  |     *    |      2|  0|  20|          10|          32|
    |acc_fu_290_p2       |     +    |      0|  0|  39|          32|          32|
    |i_fu_274_p2         |     +    |      0|  0|  15|           5|           2|
    |ap_condition_212    |    and   |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      2|  0|  76|          48|          67|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_i_reg_126  |  50|         11|   32|        352|
    |acc_0_reg_102            |   9|          2|   32|         64|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |i_1_reg_115              |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  89|         19|   70|        430|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |UnifiedRetVal_i_reg_126   |  32|   0|   32|          0|
    |acc_0_reg_102             |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |i_1_reg_115               |   5|   0|    5|          0|
    |i_reg_362                 |   5|   0|    5|          0|
    |shift_reg_0               |  32|   0|   32|          0|
    |shift_reg_0_load_reg_346  |  32|   0|   32|          0|
    |shift_reg_1               |  32|   0|   32|          0|
    |shift_reg_1_load_reg_341  |  32|   0|   32|          0|
    |shift_reg_2               |  32|   0|   32|          0|
    |shift_reg_2_load_reg_336  |  32|   0|   32|          0|
    |shift_reg_3               |  32|   0|   32|          0|
    |shift_reg_3_load_reg_331  |  32|   0|   32|          0|
    |shift_reg_4               |  32|   0|   32|          0|
    |shift_reg_4_load_reg_326  |  32|   0|   32|          0|
    |shift_reg_5               |  32|   0|   32|          0|
    |shift_reg_5_load_reg_321  |  32|   0|   32|          0|
    |shift_reg_6               |  32|   0|   32|          0|
    |shift_reg_6_load_reg_316  |  32|   0|   32|          0|
    |shift_reg_7               |  32|   0|   32|          0|
    |shift_reg_7_load_reg_311  |  32|   0|   32|          0|
    |shift_reg_8               |  32|   0|   32|          0|
    |shift_reg_8_load_reg_306  |  32|   0|   32|          0|
    |shift_reg_9               |  32|   0|   32|          0|
    |shift_reg_9_load_reg_301  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 717|   0|  717|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

