<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs Energy Aware Drivers: UARTDRV_Init_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.6.3 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>UARTDRV_Init_t Struct Reference<br/>
<small>
[<a class="el" href="group__UARTDRV.html">UARTDRV</a>]</small>
</h1><!-- doxytag: class="UARTDRV_Init_t" -->
<p>UART driver instance initialization structure.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for UARTDRV_Init_t:</div>
<div class="dynsection">
<div class="center"><img src="structUARTDRV__Init__t__coll__graph.png" border="0" usemap="#UARTDRV__Init__t_coll__map" alt="Collaboration graph"/></div>
<map name="UARTDRV__Init__t_coll__map" id="UARTDRV__Init__t_coll__map">
<area shape="rect" id="node8" href="structUARTDRV__Buffer__FifoQueue__t.html" title="Transfer operation FIFO queue typedef." alt="" coords="467,237,661,264"/><area shape="rect" id="node12" href="structUARTDRV__Buffer__t.html" title="UART transfer buffer." alt="" coords="216,220,347,247"/></map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">USART_TypeDef *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#aedc83b00d9c83bbb71c0a1683a1931ca">port</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The peripheral used for UART.  <a href="#aedc83b00d9c83bbb71c0a1683a1931ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#adeb396767a44a9a92cac7077a3bc2ebc">baudRate</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART baud rate.  <a href="#adeb396767a44a9a92cac7077a3bc2ebc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#a6f05d0a93b3d89915478a7facd9c5eee">portLocation</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Location number for UART pins.  <a href="#a6f05d0a93b3d89915478a7facd9c5eee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">USART_Stopbits_TypeDef&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#a67988bac91393ad5e07eeb1f8bdd57dd">stopBits</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of stop bits.  <a href="#a67988bac91393ad5e07eeb1f8bdd57dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">USART_Parity_TypeDef&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#ae398b2d8d5dba0504e917c936bd8270b">parity</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity configuration.  <a href="#ae398b2d8d5dba0504e917c936bd8270b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">USART_OVS_TypeDef&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#ac2876619d01d0c28463fa474d1acb65d">oversampling</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Oversampling mode.  <a href="#ac2876619d01d0c28463fa474d1acb65d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__UARTDRV.html#ga177f0b50755bb636576e003b73cd935d">UARTDRV_FlowControlType_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#a731da22126fde90056a6e61f989bebc7">fcType</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flow control mode.  <a href="#a731da22126fde90056a6e61f989bebc7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">GPIO_Port_TypeDef&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#a1c4f835669b9d050d6584d1e3500645b">ctsPort</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CTS pin port number.  <a href="#a1c4f835669b9d050d6584d1e3500645b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#a03a7c5f2a7c239af4e8d4951b67c3511">ctsPin</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CTS pin number.  <a href="#a03a7c5f2a7c239af4e8d4951b67c3511"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">GPIO_Port_TypeDef&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#acb43f6bee706112911a6bd2483e04764">rtsPort</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTS pin port number.  <a href="#acb43f6bee706112911a6bd2483e04764"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#af3abf407769dd2ca2114c738b9fce039">rtsPin</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTS pin number.  <a href="#af3abf407769dd2ca2114c738b9fce039"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUARTDRV__Buffer__FifoQueue__t.html">UARTDRV_Buffer_FifoQueue_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#a7fabbb55b397260ebe2acf5e3c2ee65a">rxQueue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive operation queue.  <a href="#a7fabbb55b397260ebe2acf5e3c2ee65a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUARTDRV__Buffer__FifoQueue__t.html">UARTDRV_Buffer_FifoQueue_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUARTDRV__Init__t.html#a695b5ebeac51204ed9dfa8f1185b2b48">txQueue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit operation queue.  <a href="#a695b5ebeac51204ed9dfa8f1185b2b48"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>UART driver instance initialization structure. </p>
<p>This data structure contains a number of UARTDRV configuration options required for driver instance initialization. This struct is passed to <a class="el" href="group__UARTDRV.html#ga2aa9f087a06d6bf96933d657ac4e55d6">UARTDRV_Init()</a> when initializing a UARTDRV instance. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00162">162</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="adeb396767a44a9a92cac7077a3bc2ebc"></a><!-- doxytag: member="UARTDRV_Init_t::baudRate" ref="adeb396767a44a9a92cac7077a3bc2ebc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structUARTDRV__Init__t.html#adeb396767a44a9a92cac7077a3bc2ebc">UARTDRV_Init_t::baudRate</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART baud rate. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00165">165</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="a03a7c5f2a7c239af4e8d4951b67c3511"></a><!-- doxytag: member="UARTDRV_Init_t::ctsPin" ref="a03a7c5f2a7c239af4e8d4951b67c3511" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structUARTDRV__Init__t.html#a03a7c5f2a7c239af4e8d4951b67c3511">UARTDRV_Init_t::ctsPin</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CTS pin number. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00180">180</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1c4f835669b9d050d6584d1e3500645b"></a><!-- doxytag: member="UARTDRV_Init_t::ctsPort" ref="a1c4f835669b9d050d6584d1e3500645b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_Port_TypeDef <a class="el" href="structUARTDRV__Init__t.html#a1c4f835669b9d050d6584d1e3500645b">UARTDRV_Init_t::ctsPort</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CTS pin port number. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00179">179</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="a731da22126fde90056a6e61f989bebc7"></a><!-- doxytag: member="UARTDRV_Init_t::fcType" ref="a731da22126fde90056a6e61f989bebc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__UARTDRV.html#ga177f0b50755bb636576e003b73cd935d">UARTDRV_FlowControlType_t</a> <a class="el" href="structUARTDRV__Init__t.html#a731da22126fde90056a6e61f989bebc7">UARTDRV_Init_t::fcType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flow control mode. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00178">178</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2876619d01d0c28463fa474d1acb65d"></a><!-- doxytag: member="UARTDRV_Init_t::oversampling" ref="ac2876619d01d0c28463fa474d1acb65d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USART_OVS_TypeDef <a class="el" href="structUARTDRV__Init__t.html#ac2876619d01d0c28463fa474d1acb65d">UARTDRV_Init_t::oversampling</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Oversampling mode. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00174">174</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae398b2d8d5dba0504e917c936bd8270b"></a><!-- doxytag: member="UARTDRV_Init_t::parity" ref="ae398b2d8d5dba0504e917c936bd8270b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USART_Parity_TypeDef <a class="el" href="structUARTDRV__Init__t.html#ae398b2d8d5dba0504e917c936bd8270b">UARTDRV_Init_t::parity</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Parity configuration. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00173">173</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="aedc83b00d9c83bbb71c0a1683a1931ca"></a><!-- doxytag: member="UARTDRV_Init_t::port" ref="aedc83b00d9c83bbb71c0a1683a1931ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USART_TypeDef* <a class="el" href="structUARTDRV__Init__t.html#aedc83b00d9c83bbb71c0a1683a1931ca">UARTDRV_Init_t::port</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The peripheral used for UART. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00164">164</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

<p>Referenced by <a class="el" href="uartdrv_8c_source.html#l00591">UARTDRV_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f05d0a93b3d89915478a7facd9c5eee"></a><!-- doxytag: member="UARTDRV_Init_t::portLocation" ref="a6f05d0a93b3d89915478a7facd9c5eee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structUARTDRV__Init__t.html#a6f05d0a93b3d89915478a7facd9c5eee">UARTDRV_Init_t::portLocation</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Location number for UART pins. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00170">170</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3abf407769dd2ca2114c738b9fce039"></a><!-- doxytag: member="UARTDRV_Init_t::rtsPin" ref="af3abf407769dd2ca2114c738b9fce039" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structUARTDRV__Init__t.html#af3abf407769dd2ca2114c738b9fce039">UARTDRV_Init_t::rtsPin</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTS pin number. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00182">182</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="acb43f6bee706112911a6bd2483e04764"></a><!-- doxytag: member="UARTDRV_Init_t::rtsPort" ref="acb43f6bee706112911a6bd2483e04764" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_Port_TypeDef <a class="el" href="structUARTDRV__Init__t.html#acb43f6bee706112911a6bd2483e04764">UARTDRV_Init_t::rtsPort</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTS pin port number. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00181">181</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fabbb55b397260ebe2acf5e3c2ee65a"></a><!-- doxytag: member="UARTDRV_Init_t::rxQueue" ref="a7fabbb55b397260ebe2acf5e3c2ee65a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUARTDRV__Buffer__FifoQueue__t.html">UARTDRV_Buffer_FifoQueue_t</a>* <a class="el" href="structUARTDRV__Init__t.html#a7fabbb55b397260ebe2acf5e3c2ee65a">UARTDRV_Init_t::rxQueue</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive operation queue. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00183">183</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67988bac91393ad5e07eeb1f8bdd57dd"></a><!-- doxytag: member="UARTDRV_Init_t::stopBits" ref="a67988bac91393ad5e07eeb1f8bdd57dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USART_Stopbits_TypeDef <a class="el" href="structUARTDRV__Init__t.html#a67988bac91393ad5e07eeb1f8bdd57dd">UARTDRV_Init_t::stopBits</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of stop bits. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00172">172</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<a class="anchor" id="a695b5ebeac51204ed9dfa8f1185b2b48"></a><!-- doxytag: member="UARTDRV_Init_t::txQueue" ref="a695b5ebeac51204ed9dfa8f1185b2b48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUARTDRV__Buffer__FifoQueue__t.html">UARTDRV_Buffer_FifoQueue_t</a>* <a class="el" href="structUARTDRV__Init__t.html#a695b5ebeac51204ed9dfa8f1185b2b48">UARTDRV_Init_t::txQueue</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit operation queue. </p>

<p>Definition at line <a class="el" href="uartdrv_8h_source.html#l00184">184</a> of file <a class="el" href="uartdrv_8h_source.html">uartdrv.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>uartdrv/inc/<a class="el" href="uartdrv_8h_source.html">uartdrv.h</a></li>
</ul>
</div>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Mon Sep 7 08:55:49 2015</small> for Silicon Labs Energy Aware Drivers by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.6.3 </small></address></div>
</body>
</html>
