<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>LinearRegressionIP_TOP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>LinearRegressionIP_TOP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>19436aba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>LinearRegressionIP_TOP</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f8cef79d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>LinearRegressionIP_TB_Sines</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e5730b88</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c63671dd</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Trigger_Calc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.Channels&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DataWidth&apos;))) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Alpha_0_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.Channels&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DataWidth&apos;))) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.Alpha_0_out" xilinx:dependency="$Set_Ab_Out = True">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>Alpha_1_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.Channels&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DataWidth&apos;))) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.Alpha_1_out" xilinx:dependency="$Set_Ab_Out = True">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>Data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.Channels&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.DataWidth&apos;))) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DataWidth</spirit:name>
        <spirit:displayName>Datawidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DataWidth">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>Tabs</spirit:name>
        <spirit:displayName>Tabs</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.Tabs">20</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>Fracbits</spirit:name>
        <spirit:displayName>Fracbits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.Fracbits">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>Channels</spirit:name>
        <spirit:displayName>Channels</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.Channels">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>constrs_1/new/Constrains.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/AXI_Interface_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/ieee_proposed/fixed_float_types_c.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ieee_proposed</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/ieee_proposed/fixed_pkg_c.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ieee_proposed</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/LR_Calcer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/LinearRegressionIP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/adder_tree_examples/syn_functions_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>syn_functions</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/RMW_SignalTimesSamples.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/RWM_Signal.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/adder_tree_examples/explicit_binary_adder_tree_using_for_generate_alternative.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/LinearRegressionIP_TOP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_484ae706</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/AXI_Interface_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/ieee_proposed/fixed_float_types_c.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ieee_proposed</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/ieee_proposed/fixed_pkg_c.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>ieee_proposed</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/LR_Calcer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/LinearRegressionIP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/adder_tree_examples/syn_functions_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>syn_functions</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/RMW_SignalTimesSamples.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/RWM_Signal.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/imports/adder_tree_examples/explicit_binary_adder_tree_using_for_generate_alternative.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/LinearRegressionIP_TOP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim_1/new/LinearRegressionIP_TB_Sines.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim_1/imports/new/RWM_Signal_TB_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim_1/imports/new/ExplicitBinaryTreeAdder_Generic_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim_1/imports/new/LR_Calcer_TB_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim_1/imports/new/RMW_TB_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim_1/imports/new/RWM_SignalTimesSamples_TB_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim_1/imports/new/LinearRegressionIP_TB_Simple_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/LinearRegressionIP_TOP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c63671dd</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>LinearRegressionIP_TOP_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DataWidth</spirit:name>
      <spirit:displayName>Datawidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DataWidth">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Tabs</spirit:name>
      <spirit:displayName>Tabs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Tabs">20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Fracbits</spirit:name>
      <spirit:displayName>Fracbits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Fracbits">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">LinearRegressionIP_TOP_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Set_AB_Out</spirit:name>
      <spirit:displayName>Enable Alpha Output</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.Set_AB_Out">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Channels</spirit:name>
      <spirit:displayName>Channels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Channels" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>LinearRegressionIP_TOP_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-02-20T10:59:00Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c87f99e_ARCHIVE_LOCATION">e:/01_repos/06_ultrazohm_hadek/ip_cores/linearregressioncore/linearregressioncore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7d6bd8_ARCHIVE_LOCATION">e:/01_repos/06_ultrazohm_hadek/ip_cores/linearregressioncore/linearregressioncore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566fb888_ARCHIVE_LOCATION">e:/01_repos/06_ultrazohm_hadek/ip_cores/linearregressioncore/linearregressioncore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff1775e_ARCHIVE_LOCATION">e:/01_repos/06_ultrazohm_hadek/ip_cores/linearregressioncore/linearregressioncore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9317d2_ARCHIVE_LOCATION">e:/01_repos/06_ultrazohm_hadek/ip_cores/linearregressioncore/linearregressioncore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522a3ab5_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45786cbb_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f105629_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488f67c_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c943a0_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3384f64b_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b209b2_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565eedb2_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8a0465_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238634ba_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f81e32_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202a2958_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1411c75d_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4079b2_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1f7c38_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641b4e03_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0787b9_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3804f2f7_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5a4fe7_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5373b7c6_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a0e47b_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5d4e02_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb0134b_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e85cf0_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c73ecb_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d94e4bc_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1feaab50_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc1a972_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e14ca4c_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5fba28_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e568492_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c88debf_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6024946a_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2047f47a_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668bfc23_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f73e761_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3094ee55_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5891af7c_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e464f8_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212e80b9_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5483da_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446a82d1_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcbd7f1_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71fd32ef_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547ac287_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf6a627_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66386261_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272cc8c1_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544ee867_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1206e05b_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c696286_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9e4431_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbfde93_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791d808d_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a2c66a_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44541b3d_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a195dd_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b9a014_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbe82ee_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7826f18b_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532124c7_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8a4b9f_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4190c530_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8c5c72_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b70e73b_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd27edc_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3bf55d_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1981b704_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3545f77e_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c916f8c_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4677fe21_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559cc25b_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afc4110_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36de9946_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3b2d50_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b29887e_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26489b1f_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea105c1_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379b75a9_ARCHIVE_LOCATION">e:/01_Repos/06_Ultrazohm_HADEK/ip_cores/LinearRegressionCore/LinearRegressionCore.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1.1_AR75502</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c026746f"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871a59ce"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="98d38a1c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8b7ab4ee"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f16c2061"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b6d48296"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
