
---------- Begin Simulation Statistics ----------
final_tick                               305023177200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 352311                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977292                       # Number of bytes of host memory used
host_op_rate                                   352323                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.38                       # Real time elapsed on the host
host_tick_rate                              100115981                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000026                       # Number of instructions simulated
sim_ops                                      10000382                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002842                       # Number of seconds simulated
sim_ticks                                  2841704000                       # Number of ticks simulated
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   18                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  18                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            6                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  23                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 19                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     60.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37639                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3812937                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3830265                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.710423                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.710423                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    9372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        27555                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1309204                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   773                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.521515                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5391015                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             806222                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          537737                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5143094                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           57                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       938423                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     12214429                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4584793                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        55937                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10809197                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            113                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25857                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           135                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          583                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11161                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11117676                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10766533                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.769332                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8553183                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.515509                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10787231                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11564572                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8673660                       # number of integer regfile writes
system.switch_cpus.ipc                       1.407611                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.407611                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5420441     49.89%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            5      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            7      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4627639     42.59%     92.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       817038      7.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10865137                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4672841                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.430077                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          450753      9.65%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4187587     89.62%     99.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34501      0.74%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15537840                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     33645252                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10766500                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     14427131                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           12213599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10865137                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           57                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2213180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       147529                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2173026                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7094863                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.531409                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.206105                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2110697     29.75%     29.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1154057     16.27%     46.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1894741     26.71%     72.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1819876     25.65%     98.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       115490      1.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7094863                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.529389                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses            136                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          252                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           33                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          260                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2161305                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       490516                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5143094                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       938423                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        24419751                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              9                       # number of misc regfile writes
system.switch_cpus.numCycles                  7104235                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      82                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               24                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              70                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       186750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          600                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       373880                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            600                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            7                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3280043                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3280050                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            7                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3280043                       # number of overall hits
system.cpu.dcache.overall_hits::total         3280050                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       309253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         309256                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       309253                       # number of overall misses
system.cpu.dcache.overall_misses::total        309256                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4668927600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4668927600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4668927600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4668927600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3589296                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3589306                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3589296                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3589306                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.300000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.086160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.086160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.300000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.086160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.086160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15097.436727                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15097.290271                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15097.436727                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15097.290271                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          519                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        15004                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                73                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              84                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.109589                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   178.619048                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       186750                       # number of writebacks
system.cpu.dcache.writebacks::total            186750                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       122248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       122248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       122248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       122248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       187005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       187005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       187005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       187005                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2032820800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2032820800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2032820800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2032820800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.052101                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.052101                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10870.408813                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10870.408813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10870.408813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10870.408813                       # average overall mshr miss latency
system.cpu.dcache.replacements                 186750                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            7                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2543718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2543725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       303223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        303226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4548449600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4548449600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2846941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2846951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.300000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.106508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.106509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15000.344961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15000.196553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       120333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       120333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       182890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       182890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1959738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1959738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.064241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10715.391766                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10715.391766                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       736325                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         736325                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    120478000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    120478000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       742355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       742355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.008123                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008123                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19979.767828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19979.767828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1915                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1915                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     73082800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73082800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17760.097205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17760.097205                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.545866                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2842556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            186750                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.221183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      302181474400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.874281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.671585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.003415                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.994811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28901454                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28901454                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1566095                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1566118                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1566095                       # number of overall hits
system.cpu.icache.overall_hits::total         1566118                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          179                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          179                       # number of overall misses
system.cpu.icache.overall_misses::total           181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     11942799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11942799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     11942799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11942799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1566274                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1566299                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1566274                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1566299                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000114                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000114                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 66719.547486                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65982.314917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 66719.547486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65982.314917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5719                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   116.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           59                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           59                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          120                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      8969199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8969199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      8969199                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8969199                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74743.325000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74743.325000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74743.325000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74743.325000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1566095                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1566118                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          179                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     11942799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11942799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1566274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1566299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 66719.547486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65982.314917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           59                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      8969199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8969199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74743.325000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74743.325000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            87.293592                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      302181473600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    85.293593                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.166589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.170495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.238281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12530514                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12530514                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 302181483200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2841694000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       176452                       # number of demand (read+write) hits
system.l2.demand_hits::total                   176452                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       176452                       # number of overall hits
system.l2.overall_hits::total                  176452                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          120                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        10553                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          120                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        10553                       # number of overall misses
system.l2.overall_misses::total                 10678                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      8868800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    817492800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        826361600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      8868800                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    817492800                       # number of overall miss cycles
system.l2.overall_miss_latency::total       826361600                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          120                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       187005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               187130                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          120                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       187005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              187130                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.056432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057062                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.056432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057062                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 73906.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77465.441107                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77389.174003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 73906.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77465.441107                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77389.174003                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     12166                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1194                       # number of writebacks
system.l2.writebacks::total                      1194                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  23                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 23                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        10530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10650                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        12928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        10530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23578                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8279600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    765031200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    773310800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    802853254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8279600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    765031200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1576164054                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.056309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.056309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68996.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72652.535613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72611.342723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62101.891553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68996.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72652.535613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66848.929256                       # average overall mshr miss latency
system.l2.replacements                          14656                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       102186                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           102186                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       102186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       102186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        84564                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            84564                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        84564                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        84564                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        12928                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          12928                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    802853254                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    802853254                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62101.891553                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62101.891553                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3501                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3501                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          614                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 614                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     48928800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      48928800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.149210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.149210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79688.599349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79688.599349                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     45812200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45812200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.148724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.148724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74856.535948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74856.535948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      8868800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8868800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 73906.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72695.081967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          120                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          120                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8279600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8279600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68996.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68996.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       172951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            172951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         9939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    768564000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    768564000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       182890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182893                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.054344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77328.101419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77304.767652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         9918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    719219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    719219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.054229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72516.535592                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72516.535592                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   50289                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               50289                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  7003                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6450.875082                       # Cycle average of tags in use
system.l2.tags.total_refs                      367583                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    191129                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.923219                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              302185443000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6053.824171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   397.050911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.738992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.048468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.787460                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           159                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          886                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2967                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.019409                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.950562                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6181155                       # Number of tag accesses
system.l2.tags.data_accesses                  6181155                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     24643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     20340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000764863532                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          136                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          136                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               68147                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2237                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1194                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45956                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2388                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    733                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.40                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45956                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2388                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     332.507353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    195.661348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1321.882944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           130     95.59%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            5      3.68%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           136                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.448529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.415399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43     31.62%     31.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.21%     33.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               80     58.82%     92.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      4.41%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      2.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           136                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   46912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2941184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               152832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1035.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2841581600                       # Total gap between requests
system.mem_ctrls.avgGap                     117556.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1577152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        15360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1301760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       151872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 555002209.941640615463                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5405207.579677545466                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 458091342.377671957016                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 53443989.944061733782                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        24656                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          240                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        21060                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2388                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    770955634                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      7400180                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    728975536                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  45795912368                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     31268.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30834.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34614.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19177517.74                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1577984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1347840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2941824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       152832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       152832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        12328                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          120                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        10530                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22983                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1194                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1194                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        90087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       135130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    555294992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5405208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    474306965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1035232382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        90087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5405208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5495294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     53781815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        53781815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     53781815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        90087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       135130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    555294992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5405208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    474306965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1089014197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                45223                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2373                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2926                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           90                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          146                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               745685584                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             169676696                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1507331350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16489.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33331.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               38860                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1754                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.93                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6977                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   436.478716                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   303.778727                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   358.986459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           88      1.26%      1.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2815     40.35%     41.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1018     14.59%     56.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          535      7.67%     63.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          390      5.59%     69.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          251      3.60%     73.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          229      3.28%     76.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          159      2.28%     78.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1492     21.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6977                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2894272                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             151872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1018.498760                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               53.443990                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    37222331.328000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    18362160.432000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   152768863.296000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  5418413.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 234637533.312001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1115164652.448000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 323939834.567999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1887513788.664001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   664.219000                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    718527965                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     94640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2028526035                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    36337339.584000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    17920137.312000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   146540828.448000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  6654727.296000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 234637533.312001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1175240175.647999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 272925762.816000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1890256504.416000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   665.184166                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    604600605                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     94640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2142453395                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22370                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1194                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13462                       # Transaction distribution
system.membus.trans_dist::ReadExReq               612                       # Transaction distribution
system.membus.trans_dist::ReadExResp              612                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          22371                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        60621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  60621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3094528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3094528                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22983                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            60943103                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          213514635                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1662003                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1613733                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        25364                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1136513                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1135740                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.931985                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             409                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           20                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           20                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      2157807                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            5                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        25275                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6537143                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.529854                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.796347                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3298535     50.46%     50.46% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       814119     12.45%     62.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       183405      2.81%     65.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       144391      2.21%     67.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2096693     32.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6537143                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000518                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000874                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4954706                       # Number of memory references committed
system.switch_cpus.commit.loads               4212351                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1249788                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8750770                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            45                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5046160     50.46%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4212351     42.12%     92.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       742355      7.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000874                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2096693                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           545150                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4844652                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            941832                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        737366                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          25857                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1049159                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            95                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       12515688                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        100409                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        22940                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               13595146                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1662003                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1136149                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               7043944                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           51896                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                148                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1493                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          346                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1566288                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      7094863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.919165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.846712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4362822     61.49%     61.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           268619      3.79%     65.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           195884      2.76%     68.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           400536      5.65%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           495373      6.98%     80.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           133661      1.88%     82.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           231144      3.26%     85.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           337034      4.75%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           669790      9.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      7094863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.233945                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.913668                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1736822                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          930692                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          583                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         196062                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             73                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2841704000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          25857                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           980548                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3247388                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         8222                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1226275                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1606568                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       12261150                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         48209                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1095                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         691881                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           1067                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       901496                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     14227981                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            17575806                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         13161289                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              156                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      11687089                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2540733                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             864                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           19                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4342505                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 16598637                       # The number of ROB reads
system.switch_cpus.rob.writes                24875879                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000357                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            183013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       103380                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        84564                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13462                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            16076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4115                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           122                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182893                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          244                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       560764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                561008                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     47840768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47856384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30732                       # Total snoops (count)
system.tol2bus.snoopTraffic                    152832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           217862                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002754                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052407                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 217262     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    600      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             217862                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 305023177200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          448350000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            240000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         374006000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               328592367200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 417965                       # Simulator instruction rate (inst/s)
host_mem_usage                               16978316                       # Number of bytes of host memory used
host_op_rate                                   417973                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   263.18                       # Real time elapsed on the host
host_tick_rate                               89555299                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110000026                       # Number of instructions simulated
sim_ops                                     110002127                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023569                       # Number of seconds simulated
sim_ticks                                 23569190000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       164191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        328400                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          42769509                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         42858636                       # number of cc regfile writes
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100001745                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.589230                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.589230                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       160121                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         14434671                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3043                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.771158                       # Inst execution rate
system.switch_cpus.iew.exec_refs             51052576                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6321782                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3262063                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      48392284                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          122                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7099756                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    113513989                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      44730794                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       349742                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104361926                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         153976                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           855                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         3016                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        46837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       113284                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         111413661                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             104082386                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.743326                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          82816719                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.766414                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              104201418                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        109783330                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        83446480                       # number of integer regfile writes
system.switch_cpus.ipc                       1.697131                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.697131                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      53320138     50.92%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           17      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           20      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            5      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           26      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     44998645     42.97%     93.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      6392818      6.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      104711669                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            47411983                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.452786                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4614557      9.73%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       42608643     89.87%     99.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        188783      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      152123291                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    316731109                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    104082200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    127022232                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          113510824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         104711669                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          122                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     13509193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       974432                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     14264632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     58922105                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.777120                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.139396                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11972901     20.32%     20.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9487397     16.10%     36.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     18031814     30.60%     67.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     18559333     31.50%     98.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       870655      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            5      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     58922105                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.777094                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses            361                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          748                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses          186                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          902                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     19876558                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2499786                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     48392284                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7099756                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       225674687                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             40                       # number of misc regfile writes
system.switch_cpus.numCycles                 58922975                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads              153                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes             109                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1926758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2970                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3853530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2970                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data     31816006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31816006                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     31816006                       # number of overall hits
system.cpu.dcache.overall_hits::total        31816006                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      3320874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3320874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3320874                       # number of overall misses
system.cpu.dcache.overall_misses::total       3320874                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  34850576400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34850576400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  34850576400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34850576400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data     35136880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35136880                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     35136880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35136880                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.094512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.094512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.094512                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.094512                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10494.398884                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10494.398884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10494.398884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10494.398884                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3116                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        56349                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               342                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             448                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.111111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   125.779018                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1926758                       # number of writebacks
system.cpu.dcache.writebacks::total           1926758                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1394117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1394117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1394117                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1394117                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1926757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1926757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1926757                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1926757                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  17131718400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17131718400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  17131718400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17131718400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.054836                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054836                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.054836                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054836                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8891.478479                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8891.478479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8891.478479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8891.478479                       # average overall mshr miss latency
system.cpu.dcache.replacements                1926758                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     25846718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25846718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3263730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3263730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33993970400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33993970400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     29110448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29110448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.112115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.112115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10415.680954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10415.680954                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1384496                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1384496                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1879234                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1879234                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16482869600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16482869600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.064555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8771.057569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8771.057569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5969288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5969288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        57144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    856606000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    856606000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6026432                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6026432                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14990.305194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14990.305194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         9621                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9621                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        47523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    648848800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    648848800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.007886                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007886                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13653.363634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13653.363634                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34367264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1927014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.834465                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         283021798                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        283021798                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     12758287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12758287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     12758287                       # number of overall hits
system.cpu.icache.overall_hits::total        12758287                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             23                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            23                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1465199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1465199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1465199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1465199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst     12758310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12758310                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     12758310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12758310                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 63704.304348                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63704.304348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 63704.304348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63704.304348                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1132399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1132399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1132399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1132399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75493.266667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75493.266667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75493.266667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75493.266667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     12758287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12758287                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            23                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1465199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1465199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     12758310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12758310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 63704.304348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63704.304348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1132399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1132399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75493.266667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75493.266667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           134.351148                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14324542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               137                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          104558.700730                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   132.351148                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.258498                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.262405                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.267578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         102066495                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        102066495                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  23569190000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data      1870120                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1870120                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1870120                       # number of overall hits
system.l2.overall_hits::total                 1870120                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        56637                       # number of demand (read+write) misses
system.l2.demand_misses::total                  56652                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        56637                       # number of overall misses
system.l2.overall_misses::total                 56652                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1120000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   4318219200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4319339200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1120000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   4318219200                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4319339200                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1926757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1926772                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1926757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1926772                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.029395                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029403                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.029395                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029403                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76243.784099                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76243.366518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76243.784099                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76243.366518                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    107827                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               15203                       # number of writebacks
system.l2.writebacks::total                     15203                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 253                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                253                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        56384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56399                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       110780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        56384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           167179                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1046800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4030515000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4031561800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   6895254216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1046800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4030515000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10926816016                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.029264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029271                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.029264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086766                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69786.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71483.310868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71482.859625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62242.771403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69786.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71483.310868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65359.979519                       # average overall mshr miss latency
system.l2.replacements                         164191                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       942239                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           942239                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       942239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       942239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       984519                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           984519                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       984519                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       984519                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       110780                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         110780                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   6895254216                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   6895254216                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62242.771403                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62242.771403                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        42885                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42885                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4638                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    351660800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     351660800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        47523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.097595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.097595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75821.647262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75821.647262                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           52                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               52                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    326610800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    326610800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.096501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.096501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71219.101614                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71219.101614                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1120000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1120000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1046800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1046800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69786.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69786.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1827235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1827235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        51999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3966558400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3966558400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1879234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1879234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.027670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76281.436181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76281.436181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          201                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        51798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51798                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3703904200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3703904200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.027563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71506.702962                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71506.702962                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  430051                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              430053                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 48531                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7956.524666                       # Cycle average of tags in use
system.l2.tags.total_refs                     3912635                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2042463                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.915645                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7699.244440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   257.280226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.939849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.031406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971255                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            91                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7860                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3074                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.011108                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.959473                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63690997                       # Number of tag accesses
system.l2.tags.data_accesses                 63690997                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     30396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    215505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    103732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000842570898                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1735                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1735                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              489637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28699                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164209                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15203                       # Number of write requests accepted
system.mem_ctrls.readBursts                    328418                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30406                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9151                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                328418                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30406                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  124917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  125565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     183.953314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    165.925464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.642319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            30      1.73%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           157      9.05%     10.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          297     17.12%     27.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          321     18.50%     46.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          272     15.68%     62.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          211     12.16%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          147      8.47%     82.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          107      6.17%     88.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           61      3.52%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           41      2.36%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           34      1.96%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           15      0.86%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           14      0.81%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           10      0.58%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            4      0.23%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.23%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.06%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            4      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1735                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.515850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.487135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              463     26.69%     26.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      2.59%     29.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1140     65.71%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      2.65%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               38      2.19%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1735                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  585664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                21018752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1945984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    891.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   23569090000                       # Total gap between requests
system.mem_ctrls.avgGap                     131368.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     13792320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      6638848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1944960                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 585184302.048564195633                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 81462.281902772214                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 281674847.544612288475                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 82521291.567508265376                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       215620                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           30                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       112768                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        30406                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   6547717930                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       953876                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   3820734810                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 549865706192                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30366.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31795.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33881.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18084118.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     13799680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      7217152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      21018752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1945984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1945984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       107810                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        56384                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         164209                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        15203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         15203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    585496574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        81462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    306211287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        891789323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        81462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        81462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     82564738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        82564738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     82564738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    585496574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        81462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    306211287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       974354061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               319267                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               30390                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        19865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        19593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        19943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        20713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        19797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        20248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        20604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1300                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4992311802                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1197889784                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10369406616                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15636.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32478.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              277467                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              22160                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.92                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        50029                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   447.295129                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   304.560039                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   372.253144                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1041      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20678     41.33%     43.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6533     13.06%     56.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3250      6.50%     62.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2236      4.47%     67.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1742      3.48%     70.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1384      2.77%     73.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1131      2.26%     75.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12034     24.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        50029                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              20433088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1944960                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              866.940612                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               82.521292                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    264391283.519998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    130500825.839998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1067886255.743991                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  73522526.112000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1951230256.416081                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 10124961776.160124                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1950548277.887991                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  15563041201.679958                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   660.312943                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4296136751                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    787020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18486033249                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    262705584.959998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    129663582.047998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1045191323.231992                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  81093041.568000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1951230256.416081                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 9953537038.368130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2094700898.303993                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  15518121724.895918                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   658.407087                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4622837688                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    787020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18159332312                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             159624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15203                       # Transaction distribution
system.membus.trans_dist::CleanEvict           148988                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4586                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4586                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         159623                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       492610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 492610                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     22964864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                22964864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            164209                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  164209    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              164209                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           567628117                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1527380218                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        16773228                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     16554527                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       151074                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     10170689                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        10170191                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.995104                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             824                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups           96                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits           36                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           60                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     13155873                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           10                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       151027                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     55545325                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.800410                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.839369                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     23973775     43.16%     43.16% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      7381865     13.29%     56.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1255494      2.26%     58.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1625269      2.93%     61.64% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     21308922     38.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     55545325                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    100002603                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      100004348                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            48670600                       # Number of memory references committed
system.switch_cpus.commit.loads              42644168                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           14137984                       # Number of branches committed
system.switch_cpus.commit.vector                   90                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            85864645                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls           200                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     51333708     51.33%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd           15      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            5      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt           20      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     42644168     42.64%     93.97% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      6026432      6.03%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    100004348                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     21308922                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          5042909                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      38561463                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           8005143                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       7158614                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         153976                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      9632503                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            48                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      115295569                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        589714                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       122243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              121865029                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            16773228                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     10171051                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              58645779                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          308046                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines          12758310                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            20                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     58922105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.068574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.889062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         34243869     58.12%     58.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2567117      4.36%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1809191      3.07%     65.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          3360947      5.70%     71.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          4686819      7.95%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          1071250      1.82%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          2829173      4.80%     85.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          2292055      3.89%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          6061684     10.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     58922105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.284664                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.068209                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            15615601                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         5748111                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          310                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         3016                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1073324                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          115                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            340                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  23569190000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         153976                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          9241796                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        22344013                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        16549                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          10817491                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      16348280                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      113839005                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        357468                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          5513                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        7644058                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           8635                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      8672332                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands    137913131                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           167013336                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        119998524                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              494                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps     121899304                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         16013822                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             545                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           43                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          42925602                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                147396494                       # The number of ROB reads
system.switch_cpus.rob.writes               229699688                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts        100000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps          100001745                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           1879250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       957442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       984519                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          148988                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           132230                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            15                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1879234                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           30                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5780273                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5780303                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    493250048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              493251968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          296421                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1945984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2223193                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001336                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036526                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2220223     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2970      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2223193                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  23569190000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4624224800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             30000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3853516000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
