
lora.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b870  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001174  0800b9b0  0800b9b0  0001b9b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb24  0800cb24  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800cb24  0800cb24  0001cb24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb2c  0800cb2c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb2c  0800cb2c  0001cb2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cb30  0800cb30  0001cb30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800cb34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000051c  200001dc  0800cd10  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f8  0800cd10  000206f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002473a  00000000  00000000  00020206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049d4  00000000  00000000  00044940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001928  00000000  00000000  00049318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001788  00000000  00000000  0004ac40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e1ae  00000000  00000000  0004c3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019962  00000000  00000000  0006a576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a6ed1  00000000  00000000  00083ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012ada9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077f4  00000000  00000000  0012adfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001dc 	.word	0x200001dc
 800015c:	00000000 	.word	0x00000000
 8000160:	0800b998 	.word	0x0800b998

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e0 	.word	0x200001e0
 800017c:	0800b998 	.word	0x0800b998

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr
	...

080001b0 <memchr>:
 80001b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001b4:	2a10      	cmp	r2, #16
 80001b6:	db2b      	blt.n	8000210 <memchr+0x60>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	d008      	beq.n	80001d0 <memchr+0x20>
 80001be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001c2:	3a01      	subs	r2, #1
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d02d      	beq.n	8000224 <memchr+0x74>
 80001c8:	f010 0f07 	tst.w	r0, #7
 80001cc:	b342      	cbz	r2, 8000220 <memchr+0x70>
 80001ce:	d1f6      	bne.n	80001be <memchr+0xe>
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001da:	f022 0407 	bic.w	r4, r2, #7
 80001de:	f07f 0700 	mvns.w	r7, #0
 80001e2:	2300      	movs	r3, #0
 80001e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001e8:	3c08      	subs	r4, #8
 80001ea:	ea85 0501 	eor.w	r5, r5, r1
 80001ee:	ea86 0601 	eor.w	r6, r6, r1
 80001f2:	fa85 f547 	uadd8	r5, r5, r7
 80001f6:	faa3 f587 	sel	r5, r3, r7
 80001fa:	fa86 f647 	uadd8	r6, r6, r7
 80001fe:	faa5 f687 	sel	r6, r5, r7
 8000202:	b98e      	cbnz	r6, 8000228 <memchr+0x78>
 8000204:	d1ee      	bne.n	80001e4 <memchr+0x34>
 8000206:	bcf0      	pop	{r4, r5, r6, r7}
 8000208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800020c:	f002 0207 	and.w	r2, r2, #7
 8000210:	b132      	cbz	r2, 8000220 <memchr+0x70>
 8000212:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000216:	3a01      	subs	r2, #1
 8000218:	ea83 0301 	eor.w	r3, r3, r1
 800021c:	b113      	cbz	r3, 8000224 <memchr+0x74>
 800021e:	d1f8      	bne.n	8000212 <memchr+0x62>
 8000220:	2000      	movs	r0, #0
 8000222:	4770      	bx	lr
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr
 8000228:	2d00      	cmp	r5, #0
 800022a:	bf06      	itte	eq
 800022c:	4635      	moveq	r5, r6
 800022e:	3803      	subeq	r0, #3
 8000230:	3807      	subne	r0, #7
 8000232:	f015 0f01 	tst.w	r5, #1
 8000236:	d107      	bne.n	8000248 <memchr+0x98>
 8000238:	3001      	adds	r0, #1
 800023a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800023e:	bf02      	ittt	eq
 8000240:	3001      	addeq	r0, #1
 8000242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000246:	3001      	addeq	r0, #1
 8000248:	bcf0      	pop	{r4, r5, r6, r7}
 800024a:	3801      	subs	r0, #1
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	; 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	3c01      	subs	r4, #1
 800038c:	bf28      	it	cs
 800038e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000392:	d2e9      	bcs.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__gedf2>:
 80009ec:	f04f 3cff 	mov.w	ip, #4294967295
 80009f0:	e006      	b.n	8000a00 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__ledf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	e002      	b.n	8000a00 <__cmpdf2+0x4>
 80009fa:	bf00      	nop

080009fc <__cmpdf2>:
 80009fc:	f04f 0c01 	mov.w	ip, #1
 8000a00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a16:	d01b      	beq.n	8000a50 <__cmpdf2+0x54>
 8000a18:	b001      	add	sp, #4
 8000a1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1e:	bf0c      	ite	eq
 8000a20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a24:	ea91 0f03 	teqne	r1, r3
 8000a28:	bf02      	ittt	eq
 8000a2a:	ea90 0f02 	teqeq	r0, r2
 8000a2e:	2000      	moveq	r0, #0
 8000a30:	4770      	bxeq	lr
 8000a32:	f110 0f00 	cmn.w	r0, #0
 8000a36:	ea91 0f03 	teq	r1, r3
 8000a3a:	bf58      	it	pl
 8000a3c:	4299      	cmppl	r1, r3
 8000a3e:	bf08      	it	eq
 8000a40:	4290      	cmpeq	r0, r2
 8000a42:	bf2c      	ite	cs
 8000a44:	17d8      	asrcs	r0, r3, #31
 8000a46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4a:	f040 0001 	orr.w	r0, r0, #1
 8000a4e:	4770      	bx	lr
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__cmpdf2+0x64>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d107      	bne.n	8000a70 <__cmpdf2+0x74>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d1d6      	bne.n	8000a18 <__cmpdf2+0x1c>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d0d3      	beq.n	8000a18 <__cmpdf2+0x1c>
 8000a70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdrcmple>:
 8000a78:	4684      	mov	ip, r0
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	468c      	mov	ip, r1
 8000a80:	4619      	mov	r1, r3
 8000a82:	4663      	mov	r3, ip
 8000a84:	e000      	b.n	8000a88 <__aeabi_cdcmpeq>
 8000a86:	bf00      	nop

08000a88 <__aeabi_cdcmpeq>:
 8000a88:	b501      	push	{r0, lr}
 8000a8a:	f7ff ffb7 	bl	80009fc <__cmpdf2>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	bf48      	it	mi
 8000a92:	f110 0f00 	cmnmi.w	r0, #0
 8000a96:	bd01      	pop	{r0, pc}

08000a98 <__aeabi_dcmpeq>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff fff4 	bl	8000a88 <__aeabi_cdcmpeq>
 8000aa0:	bf0c      	ite	eq
 8000aa2:	2001      	moveq	r0, #1
 8000aa4:	2000      	movne	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmplt>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffea 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ab4:	bf34      	ite	cc
 8000ab6:	2001      	movcc	r0, #1
 8000ab8:	2000      	movcs	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmple>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffe0 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ac8:	bf94      	ite	ls
 8000aca:	2001      	movls	r0, #1
 8000acc:	2000      	movhi	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpge>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffce 	bl	8000a78 <__aeabi_cdrcmple>
 8000adc:	bf94      	ite	ls
 8000ade:	2001      	movls	r0, #1
 8000ae0:	2000      	movhi	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmpgt>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffc4 	bl	8000a78 <__aeabi_cdrcmple>
 8000af0:	bf34      	ite	cc
 8000af2:	2001      	movcc	r0, #1
 8000af4:	2000      	movcs	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpun>:
 8000afc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x10>
 8000b06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0a:	d10a      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b14:	d102      	bne.n	8000b1c <__aeabi_dcmpun+0x20>
 8000b16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0001 	mov.w	r0, #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2iz>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b30:	d215      	bcs.n	8000b5e <__aeabi_d2iz+0x36>
 8000b32:	d511      	bpl.n	8000b58 <__aeabi_d2iz+0x30>
 8000b34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d912      	bls.n	8000b64 <__aeabi_d2iz+0x3c>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d105      	bne.n	8000b70 <__aeabi_d2iz+0x48>
 8000b64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	bf08      	it	eq
 8000b6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_uldivmod>:
 8000b78:	b953      	cbnz	r3, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7a:	b94a      	cbnz	r2, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bf08      	it	eq
 8000b80:	2800      	cmpeq	r0, #0
 8000b82:	bf1c      	itt	ne
 8000b84:	f04f 31ff 	movne.w	r1, #4294967295
 8000b88:	f04f 30ff 	movne.w	r0, #4294967295
 8000b8c:	f000 b96c 	b.w	8000e68 <__aeabi_idiv0>
 8000b90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b98:	f000 f806 	bl	8000ba8 <__udivmoddi4>
 8000b9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr

08000ba8 <__udivmoddi4>:
 8000ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bac:	9e08      	ldr	r6, [sp, #32]
 8000bae:	460d      	mov	r5, r1
 8000bb0:	4604      	mov	r4, r0
 8000bb2:	468e      	mov	lr, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	f040 8082 	bne.w	8000cbe <__udivmoddi4+0x116>
 8000bba:	428a      	cmp	r2, r1
 8000bbc:	4617      	mov	r7, r2
 8000bbe:	d946      	bls.n	8000c4e <__udivmoddi4+0xa6>
 8000bc0:	fab2 f282 	clz	r2, r2
 8000bc4:	b14a      	cbz	r2, 8000bda <__udivmoddi4+0x32>
 8000bc6:	f1c2 0120 	rsb	r1, r2, #32
 8000bca:	fa05 f302 	lsl.w	r3, r5, r2
 8000bce:	fa20 f101 	lsr.w	r1, r0, r1
 8000bd2:	4097      	lsls	r7, r2
 8000bd4:	ea41 0e03 	orr.w	lr, r1, r3
 8000bd8:	4094      	lsls	r4, r2
 8000bda:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bde:	0c23      	lsrs	r3, r4, #16
 8000be0:	fbbe fcf8 	udiv	ip, lr, r8
 8000be4:	b2b9      	uxth	r1, r7
 8000be6:	fb08 ee1c 	mls	lr, r8, ip, lr
 8000bea:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000bee:	fb0c f001 	mul.w	r0, ip, r1
 8000bf2:	4298      	cmp	r0, r3
 8000bf4:	d90a      	bls.n	8000c0c <__udivmoddi4+0x64>
 8000bf6:	18fb      	adds	r3, r7, r3
 8000bf8:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000bfc:	f080 8116 	bcs.w	8000e2c <__udivmoddi4+0x284>
 8000c00:	4298      	cmp	r0, r3
 8000c02:	f240 8113 	bls.w	8000e2c <__udivmoddi4+0x284>
 8000c06:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c0a:	443b      	add	r3, r7
 8000c0c:	1a1b      	subs	r3, r3, r0
 8000c0e:	b2a4      	uxth	r4, r4
 8000c10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c14:	fb08 3310 	mls	r3, r8, r0, r3
 8000c18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c1c:	fb00 f101 	mul.w	r1, r0, r1
 8000c20:	42a1      	cmp	r1, r4
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x90>
 8000c24:	193c      	adds	r4, r7, r4
 8000c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2a:	f080 8101 	bcs.w	8000e30 <__udivmoddi4+0x288>
 8000c2e:	42a1      	cmp	r1, r4
 8000c30:	f240 80fe 	bls.w	8000e30 <__udivmoddi4+0x288>
 8000c34:	3802      	subs	r0, #2
 8000c36:	443c      	add	r4, r7
 8000c38:	1a64      	subs	r4, r4, r1
 8000c3a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c3e:	2100      	movs	r1, #0
 8000c40:	b11e      	cbz	r6, 8000c4a <__udivmoddi4+0xa2>
 8000c42:	40d4      	lsrs	r4, r2
 8000c44:	2300      	movs	r3, #0
 8000c46:	e9c6 4300 	strd	r4, r3, [r6]
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	b902      	cbnz	r2, 8000c52 <__udivmoddi4+0xaa>
 8000c50:	deff      	udf	#255	; 0xff
 8000c52:	fab2 f282 	clz	r2, r2
 8000c56:	2a00      	cmp	r2, #0
 8000c58:	d14f      	bne.n	8000cfa <__udivmoddi4+0x152>
 8000c5a:	1bcb      	subs	r3, r1, r7
 8000c5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c60:	fa1f f887 	uxth.w	r8, r7
 8000c64:	2101      	movs	r1, #1
 8000c66:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c6a:	0c25      	lsrs	r5, r4, #16
 8000c6c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c70:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c74:	fb08 f30c 	mul.w	r3, r8, ip
 8000c78:	42ab      	cmp	r3, r5
 8000c7a:	d907      	bls.n	8000c8c <__udivmoddi4+0xe4>
 8000c7c:	197d      	adds	r5, r7, r5
 8000c7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0xe2>
 8000c84:	42ab      	cmp	r3, r5
 8000c86:	f200 80e7 	bhi.w	8000e58 <__udivmoddi4+0x2b0>
 8000c8a:	4684      	mov	ip, r0
 8000c8c:	1aed      	subs	r5, r5, r3
 8000c8e:	b2a3      	uxth	r3, r4
 8000c90:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c94:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c98:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c9c:	fb08 f800 	mul.w	r8, r8, r0
 8000ca0:	45a0      	cmp	r8, r4
 8000ca2:	d907      	bls.n	8000cb4 <__udivmoddi4+0x10c>
 8000ca4:	193c      	adds	r4, r7, r4
 8000ca6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000caa:	d202      	bcs.n	8000cb2 <__udivmoddi4+0x10a>
 8000cac:	45a0      	cmp	r8, r4
 8000cae:	f200 80d7 	bhi.w	8000e60 <__udivmoddi4+0x2b8>
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	eba4 0408 	sub.w	r4, r4, r8
 8000cb8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cbc:	e7c0      	b.n	8000c40 <__udivmoddi4+0x98>
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0x12c>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80af 	beq.w	8000e26 <__udivmoddi4+0x27e>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d14b      	bne.n	8000d74 <__udivmoddi4+0x1cc>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0x13e>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80b7 	bhi.w	8000e54 <__udivmoddi4+0x2ac>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0303 	sbc.w	r3, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	469e      	mov	lr, r3
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0aa      	beq.n	8000c4a <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4e00 	strd	r4, lr, [r6]
 8000cf8:	e7a7      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000cfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000cfe:	fa01 f302 	lsl.w	r3, r1, r2
 8000d02:	4097      	lsls	r7, r2
 8000d04:	fa20 f00c 	lsr.w	r0, r0, ip
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000d10:	4318      	orrs	r0, r3
 8000d12:	fbbc f1fe 	udiv	r1, ip, lr
 8000d16:	0c05      	lsrs	r5, r0, #16
 8000d18:	fb0e cc11 	mls	ip, lr, r1, ip
 8000d1c:	fa1f f887 	uxth.w	r8, r7
 8000d20:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d24:	fb01 f308 	mul.w	r3, r1, r8
 8000d28:	42ab      	cmp	r3, r5
 8000d2a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x19c>
 8000d30:	197d      	adds	r5, r7, r5
 8000d32:	f101 3cff 	add.w	ip, r1, #4294967295
 8000d36:	f080 808b 	bcs.w	8000e50 <__udivmoddi4+0x2a8>
 8000d3a:	42ab      	cmp	r3, r5
 8000d3c:	f240 8088 	bls.w	8000e50 <__udivmoddi4+0x2a8>
 8000d40:	3902      	subs	r1, #2
 8000d42:	443d      	add	r5, r7
 8000d44:	1aeb      	subs	r3, r5, r3
 8000d46:	b285      	uxth	r5, r0
 8000d48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d50:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d54:	fb00 f308 	mul.w	r3, r0, r8
 8000d58:	42ab      	cmp	r3, r5
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x1c4>
 8000d5c:	197d      	adds	r5, r7, r5
 8000d5e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d62:	d271      	bcs.n	8000e48 <__udivmoddi4+0x2a0>
 8000d64:	42ab      	cmp	r3, r5
 8000d66:	d96f      	bls.n	8000e48 <__udivmoddi4+0x2a0>
 8000d68:	3802      	subs	r0, #2
 8000d6a:	443d      	add	r5, r7
 8000d6c:	1aeb      	subs	r3, r5, r3
 8000d6e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d72:	e778      	b.n	8000c66 <__udivmoddi4+0xbe>
 8000d74:	f1c1 0c20 	rsb	ip, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f70c 	lsr.w	r7, r2, ip
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa20 f40c 	lsr.w	r4, r0, ip
 8000d84:	fa05 f301 	lsl.w	r3, r5, r1
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	fa25 f50c 	lsr.w	r5, r5, ip
 8000d90:	431c      	orrs	r4, r3
 8000d92:	0c23      	lsrs	r3, r4, #16
 8000d94:	fbb5 f9fe 	udiv	r9, r5, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 5519 	mls	r5, lr, r9, r5
 8000da0:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000da4:	fb09 fa08 	mul.w	sl, r9, r8
 8000da8:	45aa      	cmp	sl, r5
 8000daa:	fa02 f201 	lsl.w	r2, r2, r1
 8000dae:	fa00 f301 	lsl.w	r3, r0, r1
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x21e>
 8000db4:	197d      	adds	r5, r7, r5
 8000db6:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dba:	d247      	bcs.n	8000e4c <__udivmoddi4+0x2a4>
 8000dbc:	45aa      	cmp	sl, r5
 8000dbe:	d945      	bls.n	8000e4c <__udivmoddi4+0x2a4>
 8000dc0:	f1a9 0902 	sub.w	r9, r9, #2
 8000dc4:	443d      	add	r5, r7
 8000dc6:	eba5 050a 	sub.w	r5, r5, sl
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb5 f0fe 	udiv	r0, r5, lr
 8000dd0:	fb0e 5510 	mls	r5, lr, r0, r5
 8000dd4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dd8:	fb00 f808 	mul.w	r8, r0, r8
 8000ddc:	45a0      	cmp	r8, r4
 8000dde:	d907      	bls.n	8000df0 <__udivmoddi4+0x248>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f100 35ff 	add.w	r5, r0, #4294967295
 8000de6:	d22d      	bcs.n	8000e44 <__udivmoddi4+0x29c>
 8000de8:	45a0      	cmp	r8, r4
 8000dea:	d92b      	bls.n	8000e44 <__udivmoddi4+0x29c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000df4:	eba4 0408 	sub.w	r4, r4, r8
 8000df8:	fba0 8902 	umull	r8, r9, r0, r2
 8000dfc:	454c      	cmp	r4, r9
 8000dfe:	46c6      	mov	lr, r8
 8000e00:	464d      	mov	r5, r9
 8000e02:	d319      	bcc.n	8000e38 <__udivmoddi4+0x290>
 8000e04:	d016      	beq.n	8000e34 <__udivmoddi4+0x28c>
 8000e06:	b15e      	cbz	r6, 8000e20 <__udivmoddi4+0x278>
 8000e08:	ebb3 020e 	subs.w	r2, r3, lr
 8000e0c:	eb64 0405 	sbc.w	r4, r4, r5
 8000e10:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e14:	40ca      	lsrs	r2, r1
 8000e16:	ea4c 0202 	orr.w	r2, ip, r2
 8000e1a:	40cc      	lsrs	r4, r1
 8000e1c:	e9c6 2400 	strd	r2, r4, [r6]
 8000e20:	2100      	movs	r1, #0
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	4631      	mov	r1, r6
 8000e28:	4630      	mov	r0, r6
 8000e2a:	e70e      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000e2c:	46ac      	mov	ip, r5
 8000e2e:	e6ed      	b.n	8000c0c <__udivmoddi4+0x64>
 8000e30:	4618      	mov	r0, r3
 8000e32:	e701      	b.n	8000c38 <__udivmoddi4+0x90>
 8000e34:	4543      	cmp	r3, r8
 8000e36:	d2e6      	bcs.n	8000e06 <__udivmoddi4+0x25e>
 8000e38:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e3c:	eb69 0507 	sbc.w	r5, r9, r7
 8000e40:	3801      	subs	r0, #1
 8000e42:	e7e0      	b.n	8000e06 <__udivmoddi4+0x25e>
 8000e44:	4628      	mov	r0, r5
 8000e46:	e7d3      	b.n	8000df0 <__udivmoddi4+0x248>
 8000e48:	4660      	mov	r0, ip
 8000e4a:	e78f      	b.n	8000d6c <__udivmoddi4+0x1c4>
 8000e4c:	4681      	mov	r9, r0
 8000e4e:	e7ba      	b.n	8000dc6 <__udivmoddi4+0x21e>
 8000e50:	4661      	mov	r1, ip
 8000e52:	e777      	b.n	8000d44 <__udivmoddi4+0x19c>
 8000e54:	4608      	mov	r0, r1
 8000e56:	e74b      	b.n	8000cf0 <__udivmoddi4+0x148>
 8000e58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e5c:	443d      	add	r5, r7
 8000e5e:	e715      	b.n	8000c8c <__udivmoddi4+0xe4>
 8000e60:	3802      	subs	r0, #2
 8000e62:	443c      	add	r4, r7
 8000e64:	e726      	b.n	8000cb4 <__udivmoddi4+0x10c>
 8000e66:	bf00      	nop

08000e68 <__aeabi_idiv0>:
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop

08000e6c <config_init>:
#include "config.h"
#include "string.h"
#include "stdlib.h"

void config_init()
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  FLASH_WaitForLastOperation(1000);
 8000e70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e74:	f001 f852 	bl	8001f1c <FLASH_WaitForLastOperation>
  HAL_FLASH_Unlock() ;
 8000e78:	f001 f82e 	bl	8001ed8 <HAL_FLASH_Unlock>
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000e7c:	4b02      	ldr	r3, [pc, #8]	; (8000e88 <config_init+0x1c>)
 8000e7e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000e82:	611a      	str	r2, [r3, #16]
}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	58004000 	.word	0x58004000

08000e8c <config_load>:
	  }

}

void config_load(config_t * param)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
	uint8_t * p_mydata = malloc(sizeof(config_t)) ;
 8000e94:	2008      	movs	r0, #8
 8000e96:	f007 fcff 	bl	8008898 <malloc>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	60fb      	str	r3, [r7, #12]

	uint32_t adress = FLASH_USER_START_ADDR ;
 8000e9e:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <config_load+0x54>)
 8000ea0:	617b      	str	r3, [r7, #20]

	for(int i = 0 ; i<sizeof(config_t) ; i++)
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	613b      	str	r3, [r7, #16]
 8000ea6:	e00b      	b.n	8000ec0 <config_load+0x34>
	{
	  p_mydata[i] =*(uint8_t*)(adress);
 8000ea8:	697a      	ldr	r2, [r7, #20]
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	68f9      	ldr	r1, [r7, #12]
 8000eae:	440b      	add	r3, r1
 8000eb0:	7812      	ldrb	r2, [r2, #0]
 8000eb2:	701a      	strb	r2, [r3, #0]

	  adress++ ;
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	617b      	str	r3, [r7, #20]
	for(int i = 0 ; i<sizeof(config_t) ; i++)
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	613b      	str	r3, [r7, #16]
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	2b07      	cmp	r3, #7
 8000ec4:	d9f0      	bls.n	8000ea8 <config_load+0x1c>
	}
	memcpy(param , p_mydata ,sizeof(config_t) ) ;
 8000ec6:	2208      	movs	r2, #8
 8000ec8:	68f9      	ldr	r1, [r7, #12]
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f007 fcf4 	bl	80088b8 <memcpy>

	free(p_mydata) ;
 8000ed0:	68f8      	ldr	r0, [r7, #12]
 8000ed2:	f007 fce9 	bl	80088a8 <free>
}
 8000ed6:	bf00      	nop
 8000ed8:	3718      	adds	r7, #24
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	0803f800 	.word	0x0803f800

08000ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	db0b      	blt.n	8000f0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	f003 021f 	and.w	r2, r3, #31
 8000efc:	4906      	ldr	r1, [pc, #24]	; (8000f18 <__NVIC_EnableIRQ+0x34>)
 8000efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f02:	095b      	lsrs	r3, r3, #5
 8000f04:	2001      	movs	r0, #1
 8000f06:	fa00 f202 	lsl.w	r2, r0, r2
 8000f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f0e:	bf00      	nop
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr
 8000f18:	e000e100 	.word	0xe000e100

08000f1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	6039      	str	r1, [r7, #0]
 8000f26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	db0a      	blt.n	8000f46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	490c      	ldr	r1, [pc, #48]	; (8000f68 <__NVIC_SetPriority+0x4c>)
 8000f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3a:	0112      	lsls	r2, r2, #4
 8000f3c:	b2d2      	uxtb	r2, r2
 8000f3e:	440b      	add	r3, r1
 8000f40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f44:	e00a      	b.n	8000f5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	b2da      	uxtb	r2, r3
 8000f4a:	4908      	ldr	r1, [pc, #32]	; (8000f6c <__NVIC_SetPriority+0x50>)
 8000f4c:	79fb      	ldrb	r3, [r7, #7]
 8000f4e:	f003 030f 	and.w	r3, r3, #15
 8000f52:	3b04      	subs	r3, #4
 8000f54:	0112      	lsls	r2, r2, #4
 8000f56:	b2d2      	uxtb	r2, r2
 8000f58:	440b      	add	r3, r1
 8000f5a:	761a      	strb	r2, [r3, #24]
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bc80      	pop	{r7}
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	e000e100 	.word	0xe000e100
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000f78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f80:	f023 0218 	bic.w	r2, r3, #24
 8000f84:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bc80      	pop	{r7}
 8000f98:	4770      	bx	lr

08000f9a <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	b085      	sub	sp, #20
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000fa2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fa6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fa8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000fb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
}
 8000fc0:	bf00      	nop
 8000fc2:	3714      	adds	r7, #20
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr

08000fca <sys_delay>:
#define STATE_PASS_ACCEPTED		0x02
#define STATE_GET_CONFIG		0x03
#define STATE_SAVE	    		0x04

extern void sys_delay(u32 x)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b082      	sub	sp, #8
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
	HAL_Delay(x);
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f000 fe50 	bl	8001c78 <HAL_Delay>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <main>:

config_t config_param ;
config_t config_param_copy ; // this should be loaded from the flash

int main(void)
{
 8000fe0:	b5b0      	push	{r4, r5, r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af02      	add	r7, sp, #8

  HAL_Init();
 8000fe6:	f000 fdd1 	bl	8001b8c <HAL_Init>

  SystemClock_Config();
 8000fea:	f000 f84f 	bl	800108c <SystemClock_Config>

  MX_GPIO_Init();
 8000fee:	f000 f8fb 	bl	80011e8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000ff2:	f000 f8a5 	bl	8001140 <MX_USART1_UART_Init>
  SubghzApp_Init();
 8000ff6:	f000 fa93 	bl	8001520 <SubghzApp_Init>
  //Rx pin should not be floating
  //uart_driver_init() ;

  //Radio.Rx(1000);

  printf("Yes we did 'it!!\n");
 8000ffa:	481d      	ldr	r0, [pc, #116]	; (8001070 <main+0x90>)
 8000ffc:	f008 fab2 	bl	8009564 <puts>
  printf("enter your config\n");
 8001000:	481c      	ldr	r0, [pc, #112]	; (8001074 <main+0x94>)
 8001002:	f008 faaf 	bl	8009564 <puts>

  /************load configuration from flash and print it ************/
  config_init();
 8001006:	f7ff ff31 	bl	8000e6c <config_init>

  config_load(&config_param) ;
 800100a:	481b      	ldr	r0, [pc, #108]	; (8001078 <main+0x98>)
 800100c:	f7ff ff3e 	bl	8000e8c <config_load>

  memcpy(&config_param_copy , &config_param , sizeof(config_t));
 8001010:	4b1a      	ldr	r3, [pc, #104]	; (800107c <main+0x9c>)
 8001012:	4a19      	ldr	r2, [pc, #100]	; (8001078 <main+0x98>)
 8001014:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001018:	e883 0003 	stmia.w	r3, {r0, r1}

  printf("param seuil %f , debit %f\n",config_param.seuil , config_param.debit) ;
 800101c:	4b16      	ldr	r3, [pc, #88]	; (8001078 <main+0x98>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff fa79 	bl	8000518 <__aeabi_f2d>
 8001026:	4604      	mov	r4, r0
 8001028:	460d      	mov	r5, r1
 800102a:	4b13      	ldr	r3, [pc, #76]	; (8001078 <main+0x98>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fa72 	bl	8000518 <__aeabi_f2d>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	e9cd 2300 	strd	r2, r3, [sp]
 800103c:	4622      	mov	r2, r4
 800103e:	462b      	mov	r3, r5
 8001040:	480f      	ldr	r0, [pc, #60]	; (8001080 <main+0xa0>)
 8001042:	f008 f9f5 	bl	8009430 <iprintf>

  /********************************************************************/
  //Radio.Rx(1000);
  ll_init(52) ;
 8001046:	2034      	movs	r0, #52	; 0x34
 8001048:	f007 f904 	bl	8008254 <ll_init>

   ll_send_to(77 , (u8*)"medali" , 6);
 800104c:	2206      	movs	r2, #6
 800104e:	490d      	ldr	r1, [pc, #52]	; (8001084 <main+0xa4>)
 8001050:	204d      	movs	r0, #77	; 0x4d
 8001052:	f007 f969 	bl	8008328 <ll_send_to>

  ll_send_to(77 , (u8*)"abbes" , 5);
 8001056:	2205      	movs	r2, #5
 8001058:	490b      	ldr	r1, [pc, #44]	; (8001088 <main+0xa8>)
 800105a:	204d      	movs	r0, #77	; 0x4d
 800105c:	f007 f964 	bl	8008328 <ll_send_to>
  {
	  /* USER CODE END WHILE */

	  //PingPong_Process() ;

	  HAL_Delay(1000);
 8001060:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001064:	f000 fe08 	bl	8001c78 <HAL_Delay>

	  ll_transmit();
 8001068:	f007 f972 	bl	8008350 <ll_transmit>
	  HAL_Delay(1000);
 800106c:	e7f8      	b.n	8001060 <main+0x80>
 800106e:	bf00      	nop
 8001070:	0800b9b0 	.word	0x0800b9b0
 8001074:	0800b9c4 	.word	0x0800b9c4
 8001078:	20000560 	.word	0x20000560
 800107c:	200005f8 	.word	0x200005f8
 8001080:	0800b9d8 	.word	0x0800b9d8
 8001084:	0800b9f4 	.word	0x0800b9f4
 8001088:	0800b9fc 	.word	0x0800b9fc

0800108c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b09a      	sub	sp, #104	; 0x68
 8001090:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001092:	f107 0320 	add.w	r3, r7, #32
 8001096:	2248      	movs	r2, #72	; 0x48
 8001098:	2100      	movs	r1, #0
 800109a:	4618      	mov	r0, r3
 800109c:	f007 fc1a 	bl	80088d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010a0:	f107 0308 	add.w	r3, r7, #8
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
 80010ae:	611a      	str	r2, [r3, #16]
 80010b0:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010b2:	f001 f90d 	bl	80022d0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010b6:	2000      	movs	r0, #0
 80010b8:	f7ff ff5a 	bl	8000f70 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010bc:	4b1f      	ldr	r3, [pc, #124]	; (800113c <SystemClock_Config+0xb0>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010c4:	4a1d      	ldr	r2, [pc, #116]	; (800113c <SystemClock_Config+0xb0>)
 80010c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010ca:	6013      	str	r3, [r2, #0]
 80010cc:	4b1b      	ldr	r3, [pc, #108]	; (800113c <SystemClock_Config+0xb0>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010d4:	607b      	str	r3, [r7, #4]
 80010d6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80010d8:	2324      	movs	r3, #36	; 0x24
 80010da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010dc:	2381      	movs	r3, #129	; 0x81
 80010de:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010e0:	2301      	movs	r3, #1
 80010e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80010e4:	2300      	movs	r3, #0
 80010e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80010e8:	23b0      	movs	r3, #176	; 0xb0
 80010ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010ec:	2300      	movs	r3, #0
 80010ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f0:	f107 0320 	add.w	r3, r7, #32
 80010f4:	4618      	mov	r0, r3
 80010f6:	f001 fb95 	bl	8002824 <HAL_RCC_OscConfig>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001100:	f000 f879 	bl	80011f6 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001104:	234f      	movs	r3, #79	; 0x4f
 8001106:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800110c:	2300      	movs	r3, #0
 800110e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001114:	2300      	movs	r3, #0
 8001116:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001118:	2300      	movs	r3, #0
 800111a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800111c:	f107 0308 	add.w	r3, r7, #8
 8001120:	2102      	movs	r1, #2
 8001122:	4618      	mov	r0, r3
 8001124:	f001 ff18 	bl	8002f58 <HAL_RCC_ClockConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800112e:	f000 f862 	bl	80011f6 <Error_Handler>
  }
}
 8001132:	bf00      	nop
 8001134:	3768      	adds	r7, #104	; 0x68
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	58000400 	.word	0x58000400

08001140 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001144:	4b26      	ldr	r3, [pc, #152]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 8001146:	4a27      	ldr	r2, [pc, #156]	; (80011e4 <MX_USART1_UART_Init+0xa4>)
 8001148:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800114a:	4b25      	ldr	r3, [pc, #148]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 800114c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001150:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001152:	4b23      	ldr	r3, [pc, #140]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001158:	4b21      	ldr	r3, [pc, #132]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 800115a:	2200      	movs	r2, #0
 800115c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800115e:	4b20      	ldr	r3, [pc, #128]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001164:	4b1e      	ldr	r3, [pc, #120]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 8001166:	220c      	movs	r2, #12
 8001168:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800116a:	4b1d      	ldr	r3, [pc, #116]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 800116c:	2200      	movs	r2, #0
 800116e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001170:	4b1b      	ldr	r3, [pc, #108]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 8001172:	2200      	movs	r2, #0
 8001174:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001176:	4b1a      	ldr	r3, [pc, #104]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 8001178:	2200      	movs	r2, #0
 800117a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800117c:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 800117e:	2200      	movs	r2, #0
 8001180:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001182:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 8001184:	2200      	movs	r2, #0
 8001186:	629a      	str	r2, [r3, #40]	; 0x28

  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001188:	4815      	ldr	r0, [pc, #84]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 800118a:	f003 f880 	bl	800428e <HAL_UART_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001194:	f000 f82f 	bl	80011f6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001198:	2100      	movs	r1, #0
 800119a:	4811      	ldr	r0, [pc, #68]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 800119c:	f003 fe6c 	bl	8004e78 <HAL_UARTEx_SetTxFifoThreshold>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80011a6:	f000 f826 	bl	80011f6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011aa:	2100      	movs	r1, #0
 80011ac:	480c      	ldr	r0, [pc, #48]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 80011ae:	f003 fea1 	bl	8004ef4 <HAL_UARTEx_SetRxFifoThreshold>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80011b8:	f000 f81d 	bl	80011f6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011bc:	4808      	ldr	r0, [pc, #32]	; (80011e0 <MX_USART1_UART_Init+0xa0>)
 80011be:	f003 fe23 	bl	8004e08 <HAL_UARTEx_DisableFifoMode>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80011c8:	f000 f815 	bl	80011f6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __NVIC_EnableIRQ(USART1_IRQn);
 80011cc:	2024      	movs	r0, #36	; 0x24
 80011ce:	f7ff fe89 	bl	8000ee4 <__NVIC_EnableIRQ>
  __NVIC_SetPriority(USART1_IRQn , 0x1);
 80011d2:	2101      	movs	r1, #1
 80011d4:	2024      	movs	r0, #36	; 0x24
 80011d6:	f7ff fea1 	bl	8000f1c <__NVIC_SetPriority>
  /* USER CODE END USART1_Init 2 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000568 	.word	0x20000568
 80011e4:	40013800 	.word	0x40013800

080011e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ec:	2002      	movs	r0, #2
 80011ee:	f7ff fed4 	bl	8000f9a <LL_AHB2_GRP1_EnableClock>

}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f6:	b480      	push	{r7}
 80011f8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011fa:	b672      	cpsid	i
}
 80011fc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011fe:	e7fe      	b.n	80011fe <Error_Handler+0x8>

08001200 <__io_getchar>:
  }
  /* USER CODE END Error_Handler_Debug */
}

int __io_getchar(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
	int ch ;
	HAL_UART_Receive(&huart1 , (uint8_t*)&ch , 1 ,0xffff);
 8001206:	1d39      	adds	r1, r7, #4
 8001208:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800120c:	2201      	movs	r2, #1
 800120e:	4804      	ldr	r0, [pc, #16]	; (8001220 <__io_getchar+0x20>)
 8001210:	f003 f923 	bl	800445a <HAL_UART_Receive>
	return ch ;
 8001214:	687b      	ldr	r3, [r7, #4]
}
 8001216:	4618      	mov	r0, r3
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000568 	.word	0x20000568

08001224 <__io_putchar>:

int __io_putchar(int ch)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1 , (uint8_t*) &ch,1,10);
 800122c:	1d39      	adds	r1, r7, #4
 800122e:	230a      	movs	r3, #10
 8001230:	2201      	movs	r2, #1
 8001232:	4804      	ldr	r0, [pc, #16]	; (8001244 <__io_putchar+0x20>)
 8001234:	f003 f87b 	bl	800432e <HAL_UART_Transmit>
	return ch ;
 8001238:	687b      	ldr	r3, [r7, #4]
}
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20000568 	.word	0x20000568

08001248 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_Init();
 800124c:	f000 fbee 	bl	8001a2c <BSP_RADIO_Init>
 8001250:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001252:	4618      	mov	r0, r3
 8001254:	bd80      	pop	{r7, pc}

08001256 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b082      	sub	sp, #8
 800125a:	af00      	add	r7, sp, #0
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	4618      	mov	r0, r3
 8001264:	f000 fc20 	bl	8001aa8 <BSP_RADIO_ConfigRFSwitch>
 8001268:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800126a:	4618      	mov	r0, r3
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_GetTxConfig();
 8001276:	f000 fc73 	bl	8001b60 <BSP_RADIO_GetTxConfig>
 800127a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800127c:	4618      	mov	r0, r3
 800127e:	bd80      	pop	{r7, pc}

08001280 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_IsTCXO();
 8001284:	f000 fc73 	bl	8001b6e <BSP_RADIO_IsTCXO>
 8001288:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800128a:	4618      	mov	r0, r3
 800128c:	bd80      	pop	{r7, pc}

0800128e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	af00      	add	r7, sp, #0
   *       or at https://github.com/STMicroelectronics/STM32CubeWL/tree/main/Drivers/BSP/STM32WLxx_Nucleo/
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration */
  return BSP_RADIO_IsDCDC();
 8001292:	f000 fc73 	bl	8001b7c <BSP_RADIO_IsDCDC>
 8001296:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001298:	4618      	mov	r0, r3
 800129a:	bd80      	pop	{r7, pc}

0800129c <ring_pushOver>:
    
    return 0;
}

bool ring_pushOver(Ring_t *ring, uint8_t data)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	460b      	mov	r3, r1
 80012a6:	70fb      	strb	r3, [r7, #3]
    //push without hesitation
    *ring->write = data;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	78fa      	ldrb	r2, [r7, #3]
 80012ae:	701a      	strb	r2, [r3, #0]
    ring->write = RING_INC_ROLL_OVER(ring->write, ring->buf, ring->end);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	1c5a      	adds	r2, r3, #1
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d302      	bcc.n	80012c4 <ring_pushOver+0x28>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	e002      	b.n	80012ca <ring_pushOver+0x2e>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	3301      	adds	r3, #1
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	6093      	str	r3, [r2, #8]
    
    //advance read pointer if old data has been overwritten
    //so the buffer doesn't look empty (write==read)
    if(ring->read == ring->write)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	68da      	ldr	r2, [r3, #12]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d110      	bne.n	80012fc <ring_pushOver+0x60>
    {
        ring->read = RING_INC_ROLL_OVER(ring->read, ring->buf, ring->end);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	1c5a      	adds	r2, r3, #1
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d302      	bcc.n	80012ee <ring_pushOver+0x52>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	e002      	b.n	80012f4 <ring_pushOver+0x58>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	3301      	adds	r3, #1
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	60d3      	str	r3, [r2, #12]
        return 1;
 80012f8:	2301      	movs	r3, #1
 80012fa:	e000      	b.n	80012fe <ring_pushOver+0x62>
    }
    
    return 0;
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr

08001308 <LL_AHB2_GRP1_EnableClock>:
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001310:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001314:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001316:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4313      	orrs	r3, r2
 800131e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001320:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001324:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4013      	ands	r3, r2
 800132a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800132c:	68fb      	ldr	r3, [r7, #12]
}
 800132e:	bf00      	nop
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr

08001338 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001340:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001344:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001346:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4313      	orrs	r3, r2
 800134e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001350:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001354:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4013      	ands	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	bc80      	pop	{r7}
 8001372:	4770      	bx	lr

08001374 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b096      	sub	sp, #88	; 0x58
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800138c:	f107 030c 	add.w	r3, r7, #12
 8001390:	2238      	movs	r2, #56	; 0x38
 8001392:	2100      	movs	r1, #0
 8001394:	4618      	mov	r0, r3
 8001396:	f007 fa9d 	bl	80088d4 <memset>
  if(huart->Instance==USART1)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a1a      	ldr	r2, [pc, #104]	; (8001408 <HAL_UART_MspInit+0x94>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d12d      	bne.n	8001400 <HAL_UART_MspInit+0x8c>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80013a4:	2301      	movs	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80013a8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80013ac:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013ae:	f107 030c 	add.w	r3, r7, #12
 80013b2:	4618      	mov	r0, r3
 80013b4:	f002 f976 	bl	80036a4 <HAL_RCCEx_PeriphCLKConfig>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80013be:	f7ff ff1a 	bl	80011f6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013c2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80013c6:	f7ff ffb7 	bl	8001338 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ca:	2002      	movs	r0, #2
 80013cc:	f7ff ff9c 	bl	8001308 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80013d0:	23c0      	movs	r3, #192	; 0xc0
 80013d2:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d4:	2302      	movs	r3, #2
 80013d6:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2300      	movs	r3, #0
 80013de:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013e0:	2307      	movs	r3, #7
 80013e2:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80013e8:	4619      	mov	r1, r3
 80013ea:	4808      	ldr	r0, [pc, #32]	; (800140c <HAL_UART_MspInit+0x98>)
 80013ec:	f000 fdf8 	bl	8001fe0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80013f0:	2200      	movs	r2, #0
 80013f2:	2100      	movs	r1, #0
 80013f4:	2024      	movs	r0, #36	; 0x24
 80013f6:	f000 fd3a 	bl	8001e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80013fa:	2024      	movs	r0, #36	; 0x24
 80013fc:	f000 fd51 	bl	8001ea2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001400:	bf00      	nop
 8001402:	3758      	adds	r7, #88	; 0x58
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40013800 	.word	0x40013800
 800140c:	48000400 	.word	0x48000400

08001410 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001414:	e7fe      	b.n	8001414 <NMI_Handler+0x4>

08001416 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001416:	b480      	push	{r7}
 8001418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800141a:	e7fe      	b.n	800141a <HardFault_Handler+0x4>

0800141c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001420:	e7fe      	b.n	8001420 <MemManage_Handler+0x4>

08001422 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001422:	b480      	push	{r7}
 8001424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001426:	e7fe      	b.n	8001426 <BusFault_Handler+0x4>

08001428 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800142c:	e7fe      	b.n	800142c <UsageFault_Handler+0x4>

0800142e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr

0800143a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr

08001446 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr

08001452 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001456:	f000 fbf3 	bl	8001c40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(__HAL_UART_GET_IT(&huart1 , UART_IT_RXNE) == SET)
 8001466:	4b09      	ldr	r3, [pc, #36]	; (800148c <USART1_IRQHandler+0x2c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	f003 0320 	and.w	r3, r3, #32
 8001470:	2b00      	cmp	r3, #0
 8001472:	d007      	beq.n	8001484 <USART1_IRQHandler+0x24>
	{
		uint8_t recv = huart1.Instance->RDR ;
 8001474:	4b05      	ldr	r3, [pc, #20]	; (800148c <USART1_IRQHandler+0x2c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147a:	71fb      	strb	r3, [r7, #7]
		uart_RX_interrupt_hanlder(recv) ;
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	4618      	mov	r0, r3
 8001480:	f000 fa7c 	bl	800197c <uart_RX_interrupt_hanlder>
	}

  //HAL_UART_IRQHandler(&huart1);

}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000568 	.word	0x20000568

08001490 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */

  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001494:	4802      	ldr	r0, [pc, #8]	; (80014a0 <SUBGHZ_Radio_IRQHandler+0x10>)
 8001496:	f002 fd35 	bl	8003f04 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000600 	.word	0x20000600

080014a4 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80014ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014b0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80014b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 80014bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014c0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4013      	ands	r3, r2
 80014c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014c8:	68fb      	ldr	r3, [r7, #12]
}
 80014ca:	bf00      	nop
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr

080014d4 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80014d8:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <MX_SUBGHZ_Init+0x20>)
 80014da:	2208      	movs	r2, #8
 80014dc:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80014de:	4805      	ldr	r0, [pc, #20]	; (80014f4 <MX_SUBGHZ_Init+0x20>)
 80014e0:	f002 fa94 	bl	8003a0c <HAL_SUBGHZ_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 80014ea:	f7ff fe84 	bl	80011f6 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000600 	.word	0x20000600

080014f8 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001500:	2001      	movs	r0, #1
 8001502:	f7ff ffcf 	bl	80014a4 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001506:	2200      	movs	r2, #0
 8001508:	2100      	movs	r1, #0
 800150a:	2032      	movs	r0, #50	; 0x32
 800150c:	f000 fcaf 	bl	8001e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001510:	2032      	movs	r0, #50	; 0x32
 8001512:	f000 fcc6 	bl	8001ea2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <SubghzApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 8001520:	b590      	push	{r4, r7, lr}
 8001522:	b08b      	sub	sp, #44	; 0x2c
 8001524:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE BEGIN SubghzApp_Init_1 */
  printf( "\n\rPING PONG\n\r");
 8001526:	4843      	ldr	r0, [pc, #268]	; (8001634 <SubghzApp_Init+0x114>)
 8001528:	f007 ff82 	bl	8009430 <iprintf>
  /* Print APP version*/
  printf( "APP_VERSION= V%X.%X.%X\r\n",
 800152c:	2300      	movs	r3, #0
 800152e:	2201      	movs	r2, #1
 8001530:	2101      	movs	r1, #1
 8001532:	4841      	ldr	r0, [pc, #260]	; (8001638 <SubghzApp_Init+0x118>)
 8001534:	f007 ff7c 	bl	8009430 <iprintf>
          (uint8_t)(__APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 8001538:	4b40      	ldr	r3, [pc, #256]	; (800163c <SubghzApp_Init+0x11c>)
 800153a:	4a41      	ldr	r2, [pc, #260]	; (8001640 <SubghzApp_Init+0x120>)
 800153c:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 800153e:	4b3f      	ldr	r3, [pc, #252]	; (800163c <SubghzApp_Init+0x11c>)
 8001540:	4a40      	ldr	r2, [pc, #256]	; (8001644 <SubghzApp_Init+0x124>)
 8001542:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 8001544:	4b3d      	ldr	r3, [pc, #244]	; (800163c <SubghzApp_Init+0x11c>)
 8001546:	4a40      	ldr	r2, [pc, #256]	; (8001648 <SubghzApp_Init+0x128>)
 8001548:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800154a:	4b3c      	ldr	r3, [pc, #240]	; (800163c <SubghzApp_Init+0x11c>)
 800154c:	4a3f      	ldr	r2, [pc, #252]	; (800164c <SubghzApp_Init+0x12c>)
 800154e:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 8001550:	4b3a      	ldr	r3, [pc, #232]	; (800163c <SubghzApp_Init+0x11c>)
 8001552:	4a3f      	ldr	r2, [pc, #252]	; (8001650 <SubghzApp_Init+0x130>)
 8001554:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 8001556:	4b3f      	ldr	r3, [pc, #252]	; (8001654 <SubghzApp_Init+0x134>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4838      	ldr	r0, [pc, #224]	; (800163c <SubghzApp_Init+0x11c>)
 800155c:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */
  /* Radio Set frequency */
  Radio.SetChannel(RF_FREQUENCY);
 800155e:	4b3d      	ldr	r3, [pc, #244]	; (8001654 <SubghzApp_Init+0x134>)
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	483d      	ldr	r0, [pc, #244]	; (8001658 <SubghzApp_Init+0x138>)
 8001564:	4798      	blx	r3

  /* Radio configuration */
  printf( "---------------\n\r");
 8001566:	483d      	ldr	r0, [pc, #244]	; (800165c <SubghzApp_Init+0x13c>)
 8001568:	f007 ff62 	bl	8009430 <iprintf>
  printf("LORA_MODULATION\n\r");
 800156c:	483c      	ldr	r0, [pc, #240]	; (8001660 <SubghzApp_Init+0x140>)
 800156e:	f007 ff5f 	bl	8009430 <iprintf>
  printf( "LORA_BW=%d kHz\n\r", (1 << LORA_BANDWIDTH) * 125);
 8001572:	217d      	movs	r1, #125	; 0x7d
 8001574:	483b      	ldr	r0, [pc, #236]	; (8001664 <SubghzApp_Init+0x144>)
 8001576:	f007 ff5b 	bl	8009430 <iprintf>
  printf( "LORA_SF=%d\n\r", LORA_SPREADING_FACTOR);
 800157a:	2107      	movs	r1, #7
 800157c:	483a      	ldr	r0, [pc, #232]	; (8001668 <SubghzApp_Init+0x148>)
 800157e:	f007 ff57 	bl	8009430 <iprintf>

  Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 8001582:	4b34      	ldr	r3, [pc, #208]	; (8001654 <SubghzApp_Init+0x134>)
 8001584:	69dc      	ldr	r4, [r3, #28]
 8001586:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800158a:	9308      	str	r3, [sp, #32]
 800158c:	2300      	movs	r3, #0
 800158e:	9307      	str	r3, [sp, #28]
 8001590:	2300      	movs	r3, #0
 8001592:	9306      	str	r3, [sp, #24]
 8001594:	2300      	movs	r3, #0
 8001596:	9305      	str	r3, [sp, #20]
 8001598:	2301      	movs	r3, #1
 800159a:	9304      	str	r3, [sp, #16]
 800159c:	2300      	movs	r3, #0
 800159e:	9303      	str	r3, [sp, #12]
 80015a0:	2308      	movs	r3, #8
 80015a2:	9302      	str	r3, [sp, #8]
 80015a4:	2301      	movs	r3, #1
 80015a6:	9301      	str	r3, [sp, #4]
 80015a8:	2307      	movs	r3, #7
 80015aa:	9300      	str	r3, [sp, #0]
 80015ac:	2300      	movs	r3, #0
 80015ae:	2200      	movs	r2, #0
 80015b0:	2114      	movs	r1, #20
 80015b2:	2001      	movs	r0, #1
 80015b4:	47a0      	blx	r4
                    LORA_SPREADING_FACTOR, LORA_CODINGRATE,
                    LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
                    true, 0, 0, LORA_IQ_INVERSION_ON, TX_TIMEOUT_VALUE);

  Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 80015b6:	4b27      	ldr	r3, [pc, #156]	; (8001654 <SubghzApp_Init+0x134>)
 80015b8:	699c      	ldr	r4, [r3, #24]
 80015ba:	2301      	movs	r3, #1
 80015bc:	9309      	str	r3, [sp, #36]	; 0x24
 80015be:	2300      	movs	r3, #0
 80015c0:	9308      	str	r3, [sp, #32]
 80015c2:	2300      	movs	r3, #0
 80015c4:	9307      	str	r3, [sp, #28]
 80015c6:	2300      	movs	r3, #0
 80015c8:	9306      	str	r3, [sp, #24]
 80015ca:	2301      	movs	r3, #1
 80015cc:	9305      	str	r3, [sp, #20]
 80015ce:	2300      	movs	r3, #0
 80015d0:	9304      	str	r3, [sp, #16]
 80015d2:	2300      	movs	r3, #0
 80015d4:	9303      	str	r3, [sp, #12]
 80015d6:	2305      	movs	r3, #5
 80015d8:	9302      	str	r3, [sp, #8]
 80015da:	2308      	movs	r3, #8
 80015dc:	9301      	str	r3, [sp, #4]
 80015de:	2300      	movs	r3, #0
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	2301      	movs	r3, #1
 80015e4:	2207      	movs	r2, #7
 80015e6:	2100      	movs	r1, #0
 80015e8:	2001      	movs	r0, #1
 80015ea:	47a0      	blx	r4
                    LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
                    LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
                    0, true, 0, 0, LORA_IQ_INVERSION_ON, true);

  Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 80015ec:	4b19      	ldr	r3, [pc, #100]	; (8001654 <SubghzApp_Init+0x134>)
 80015ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015f0:	21ff      	movs	r1, #255	; 0xff
 80015f2:	2001      	movs	r0, #1
 80015f4:	4798      	blx	r3

  /* LED initialization*/
 ;
  /*calculate random delay for synchronization*/
  random_delay = (Radio.Random()) >> 22; /*10bits random e.g. from 0 to 1023 ms*/
 80015f6:	4b17      	ldr	r3, [pc, #92]	; (8001654 <SubghzApp_Init+0x134>)
 80015f8:	695b      	ldr	r3, [r3, #20]
 80015fa:	4798      	blx	r3
 80015fc:	4603      	mov	r3, r0
 80015fe:	0d9b      	lsrs	r3, r3, #22
 8001600:	461a      	mov	r2, r3
 8001602:	4b1a      	ldr	r3, [pc, #104]	; (800166c <SubghzApp_Init+0x14c>)
 8001604:	601a      	str	r2, [r3, #0]
  /*fills tx buffer*/
  memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE);
 8001606:	22ff      	movs	r2, #255	; 0xff
 8001608:	2100      	movs	r1, #0
 800160a:	4819      	ldr	r0, [pc, #100]	; (8001670 <SubghzApp_Init+0x150>)
 800160c:	f007 f962 	bl	80088d4 <memset>

  printf( "rand=%ld\n\r", random_delay);
 8001610:	4b16      	ldr	r3, [pc, #88]	; (800166c <SubghzApp_Init+0x14c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4619      	mov	r1, r3
 8001616:	4817      	ldr	r0, [pc, #92]	; (8001674 <SubghzApp_Init+0x154>)
 8001618:	f007 ff0a 	bl	8009430 <iprintf>
  /*starts reception*/
  Radio.Rx(RX_TIMEOUT_VALUE + random_delay);
 800161c:	4b0d      	ldr	r3, [pc, #52]	; (8001654 <SubghzApp_Init+0x134>)
 800161e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001620:	4a12      	ldr	r2, [pc, #72]	; (800166c <SubghzApp_Init+0x14c>)
 8001622:	6812      	ldr	r2, [r2, #0]
 8001624:	f602 32b8 	addw	r2, r2, #3000	; 0xbb8
 8001628:	4610      	mov	r0, r2
 800162a:	4798      	blx	r3

}
 800162c:	bf00      	nop
 800162e:	3704      	adds	r7, #4
 8001630:	46bd      	mov	sp, r7
 8001632:	bd90      	pop	{r4, r7, pc}
 8001634:	0800ba80 	.word	0x0800ba80
 8001638:	0800ba90 	.word	0x0800ba90
 800163c:	200001f8 	.word	0x200001f8
 8001640:	08001679 	.word	0x08001679
 8001644:	08001695 	.word	0x08001695
 8001648:	08001785 	.word	0x08001785
 800164c:	080017a1 	.word	0x080017a1
 8001650:	080017bd 	.word	0x080017bd
 8001654:	0800bf70 	.word	0x0800bf70
 8001658:	33bca100 	.word	0x33bca100
 800165c:	0800baac 	.word	0x0800baac
 8001660:	0800bac0 	.word	0x0800bac0
 8001664:	0800bad4 	.word	0x0800bad4
 8001668:	0800bae8 	.word	0x0800bae8
 800166c:	2000041c 	.word	0x2000041c
 8001670:	20000318 	.word	0x20000318
 8001674:	0800baf8 	.word	0x0800baf8

08001678 <OnTxDone>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void OnTxDone(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone */
  printf( "OnTxDone\n\r");
 800167c:	4803      	ldr	r0, [pc, #12]	; (800168c <OnTxDone+0x14>)
 800167e:	f007 fed7 	bl	8009430 <iprintf>
  /* Update the State of the FSM*/
  State = TX;
 8001682:	4b03      	ldr	r3, [pc, #12]	; (8001690 <OnTxDone+0x18>)
 8001684:	2203      	movs	r2, #3
 8001686:	701a      	strb	r2, [r3, #0]
}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}
 800168c:	0800bb04 	.word	0x0800bb04
 8001690:	20000214 	.word	0x20000214

08001694 <OnRxDone>:

#include "packet.h"

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t LoraSnr_FskCfo)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b088      	sub	sp, #32
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	4608      	mov	r0, r1
 800169e:	4611      	mov	r1, r2
 80016a0:	461a      	mov	r2, r3
 80016a2:	4603      	mov	r3, r0
 80016a4:	817b      	strh	r3, [r7, #10]
 80016a6:	460b      	mov	r3, r1
 80016a8:	813b      	strh	r3, [r7, #8]
 80016aa:	4613      	mov	r3, r2
 80016ac:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN OnRxDone */
	printf( "OnRxDone\n\r");
 80016ae:	482c      	ldr	r0, [pc, #176]	; (8001760 <OnRxDone+0xcc>)
 80016b0:	f007 febe 	bl	8009430 <iprintf>
	char * recv = (char*) malloc(sizeof(char) * (size +1));
 80016b4:	897b      	ldrh	r3, [r7, #10]
 80016b6:	3301      	adds	r3, #1
 80016b8:	4618      	mov	r0, r3
 80016ba:	f007 f8ed 	bl	8008898 <malloc>
 80016be:	4603      	mov	r3, r0
 80016c0:	61fb      	str	r3, [r7, #28]
	memcpy(recv , payload , size) ;
 80016c2:	897b      	ldrh	r3, [r7, #10]
 80016c4:	461a      	mov	r2, r3
 80016c6:	68f9      	ldr	r1, [r7, #12]
 80016c8:	69f8      	ldr	r0, [r7, #28]
 80016ca:	f007 f8f5 	bl	80088b8 <memcpy>
	recv[size] = '\0' ;
 80016ce:	897b      	ldrh	r3, [r7, #10]
 80016d0:	69fa      	ldr	r2, [r7, #28]
 80016d2:	4413      	add	r3, r2
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]
	printf( "recv : %s\n\r" , recv);
 80016d8:	69f9      	ldr	r1, [r7, #28]
 80016da:	4822      	ldr	r0, [pc, #136]	; (8001764 <OnRxDone+0xd0>)
 80016dc:	f007 fea8 	bl	8009430 <iprintf>

	free(recv) ;
 80016e0:	69f8      	ldr	r0, [r7, #28]
 80016e2:	f007 f8e1 	bl	80088a8 <free>
	packet_t p ;
	if(packet_desirialize(payload , size , &p) ==PACK_OK)
 80016e6:	897b      	ldrh	r3, [r7, #10]
 80016e8:	f107 0210 	add.w	r2, r7, #16
 80016ec:	4619      	mov	r1, r3
 80016ee:	68f8      	ldr	r0, [r7, #12]
 80016f0:	f007 f802 	bl	80086f8 <packet_desirialize>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d105      	bne.n	8001706 <OnRxDone+0x72>
	{
		debug_packet(&p) ;
 80016fa:	f107 0310 	add.w	r3, r7, #16
 80016fe:	4618      	mov	r0, r3
 8001700:	f006 ff32 	bl	8008568 <debug_packet>
 8001704:	e002      	b.n	800170c <OnRxDone+0x78>
	}
	else{
		printf("packet corrupt\n");
 8001706:	4818      	ldr	r0, [pc, #96]	; (8001768 <OnRxDone+0xd4>)
 8001708:	f007 ff2c 	bl	8009564 <puts>
	}
	printf( "RssiValue=%d dBm, SnrValue=%ddB\n\r", rssi, LoraSnr_FskCfo);
 800170c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001710:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001714:	4619      	mov	r1, r3
 8001716:	4815      	ldr	r0, [pc, #84]	; (800176c <OnRxDone+0xd8>)
 8001718:	f007 fe8a 	bl	8009430 <iprintf>
    /* Record payload Signal to noise ratio in Lora*/
    SnrValue = LoraSnr_FskCfo;
 800171c:	4a14      	ldr	r2, [pc, #80]	; (8001770 <OnRxDone+0xdc>)
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	7013      	strb	r3, [r2, #0]

    /* Update the State of the FSM*/
    State = RX;
 8001722:	4b14      	ldr	r3, [pc, #80]	; (8001774 <OnRxDone+0xe0>)
 8001724:	2200      	movs	r2, #0
 8001726:	701a      	strb	r2, [r3, #0]
    /* Clear BufferRx*/
	memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 8001728:	22ff      	movs	r2, #255	; 0xff
 800172a:	2100      	movs	r1, #0
 800172c:	4812      	ldr	r0, [pc, #72]	; (8001778 <OnRxDone+0xe4>)
 800172e:	f007 f8d1 	bl	80088d4 <memset>
	/* Record payload size*/
	RxBufferSize = size;
 8001732:	4a12      	ldr	r2, [pc, #72]	; (800177c <OnRxDone+0xe8>)
 8001734:	897b      	ldrh	r3, [r7, #10]
 8001736:	8013      	strh	r3, [r2, #0]
	if (RxBufferSize <= MAX_APP_BUFFER_SIZE)
 8001738:	4b10      	ldr	r3, [pc, #64]	; (800177c <OnRxDone+0xe8>)
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	2bff      	cmp	r3, #255	; 0xff
 800173e:	d806      	bhi.n	800174e <OnRxDone+0xba>
	{
		memcpy(BufferRx, payload, RxBufferSize);
 8001740:	4b0e      	ldr	r3, [pc, #56]	; (800177c <OnRxDone+0xe8>)
 8001742:	881b      	ldrh	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	68f9      	ldr	r1, [r7, #12]
 8001748:	480b      	ldr	r0, [pc, #44]	; (8001778 <OnRxDone+0xe4>)
 800174a:	f007 f8b5 	bl	80088b8 <memcpy>
	}
	/* Record Received Signal Strength*/
	RssiValue = rssi;
 800174e:	893b      	ldrh	r3, [r7, #8]
 8001750:	b25a      	sxtb	r2, r3
 8001752:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <OnRxDone+0xec>)
 8001754:	701a      	strb	r2, [r3, #0]
	/* Record payload content*/

}
 8001756:	bf00      	nop
 8001758:	3720      	adds	r7, #32
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	0800bb10 	.word	0x0800bb10
 8001764:	0800bb1c 	.word	0x0800bb1c
 8001768:	0800bb28 	.word	0x0800bb28
 800176c:	0800bb38 	.word	0x0800bb38
 8001770:	2000041b 	.word	0x2000041b
 8001774:	20000214 	.word	0x20000214
 8001778:	20000218 	.word	0x20000218
 800177c:	20000418 	.word	0x20000418
 8001780:	2000041a 	.word	0x2000041a

08001784 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout */
  printf( "OnTxTimeout\n\r");
 8001788:	4803      	ldr	r0, [pc, #12]	; (8001798 <OnTxTimeout+0x14>)
 800178a:	f007 fe51 	bl	8009430 <iprintf>
  /* Update the State of the FSM*/
  State = TX_TIMEOUT;
 800178e:	4b03      	ldr	r3, [pc, #12]	; (800179c <OnTxTimeout+0x18>)
 8001790:	2204      	movs	r2, #4
 8001792:	701a      	strb	r2, [r3, #0]
}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	0800bb5c 	.word	0x0800bb5c
 800179c:	20000214 	.word	0x20000214

080017a0 <OnRxTimeout>:

static void OnRxTimeout(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout */
  printf("OnRxTimeout\n\r");
 80017a4:	4803      	ldr	r0, [pc, #12]	; (80017b4 <OnRxTimeout+0x14>)
 80017a6:	f007 fe43 	bl	8009430 <iprintf>
  /* Update the State of the FSM*/
  State = RX_TIMEOUT;
 80017aa:	4b03      	ldr	r3, [pc, #12]	; (80017b8 <OnRxTimeout+0x18>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	701a      	strb	r2, [r3, #0]
  /* Run PingPong process in background*/
 // UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
  /* USER CODE END OnRxTimeout */
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	0800bb6c 	.word	0x0800bb6c
 80017b8:	20000214 	.word	0x20000214

080017bc <OnRxError>:

static void OnRxError(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError */
  printf( "OnRxError\n\r");
 80017c0:	4803      	ldr	r0, [pc, #12]	; (80017d0 <OnRxError+0x14>)
 80017c2:	f007 fe35 	bl	8009430 <iprintf>
  /* Update the State of the FSM*/
  State = RX_ERROR;
 80017c6:	4b03      	ldr	r3, [pc, #12]	; (80017d4 <OnRxError+0x18>)
 80017c8:	2202      	movs	r2, #2
 80017ca:	701a      	strb	r2, [r3, #0]
}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	0800bb7c 	.word	0x0800bb7c
 80017d4:	20000214 	.word	0x20000214

080017d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
	return 1;
 80017dc:	2301      	movs	r3, #1
}
 80017de:	4618      	mov	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bc80      	pop	{r7}
 80017e4:	4770      	bx	lr

080017e6 <_kill>:

int _kill(int pid, int sig)
{
 80017e6:	b580      	push	{r7, lr}
 80017e8:	b082      	sub	sp, #8
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
 80017ee:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80017f0:	f007 f828 	bl	8008844 <__errno>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2216      	movs	r2, #22
 80017f8:	601a      	str	r2, [r3, #0]
	return -1;
 80017fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <_exit>:

void _exit (int status)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b082      	sub	sp, #8
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800180e:	f04f 31ff 	mov.w	r1, #4294967295
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f7ff ffe7 	bl	80017e6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001818:	e7fe      	b.n	8001818 <_exit+0x12>

0800181a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b086      	sub	sp, #24
 800181e:	af00      	add	r7, sp, #0
 8001820:	60f8      	str	r0, [r7, #12]
 8001822:	60b9      	str	r1, [r7, #8]
 8001824:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001826:	2300      	movs	r3, #0
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	e00a      	b.n	8001842 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800182c:	f7ff fce8 	bl	8001200 <__io_getchar>
 8001830:	4601      	mov	r1, r0
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	1c5a      	adds	r2, r3, #1
 8001836:	60ba      	str	r2, [r7, #8]
 8001838:	b2ca      	uxtb	r2, r1
 800183a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	3301      	adds	r3, #1
 8001840:	617b      	str	r3, [r7, #20]
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	429a      	cmp	r2, r3
 8001848:	dbf0      	blt.n	800182c <_read+0x12>
	}

return len;
 800184a:	687b      	ldr	r3, [r7, #4]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3718      	adds	r7, #24
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
 8001864:	e009      	b.n	800187a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	1c5a      	adds	r2, r3, #1
 800186a:	60ba      	str	r2, [r7, #8]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff fcd8 	bl	8001224 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	3301      	adds	r3, #1
 8001878:	617b      	str	r3, [r7, #20]
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	429a      	cmp	r2, r3
 8001880:	dbf1      	blt.n	8001866 <_write+0x12>
	}
	return len;
 8001882:	687b      	ldr	r3, [r7, #4]
}
 8001884:	4618      	mov	r0, r3
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <_close>:

int _close(int file)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
	return -1;
 8001894:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001898:	4618      	mov	r0, r3
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr

080018a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018a2:	b480      	push	{r7}
 80018a4:	b083      	sub	sp, #12
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
 80018aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018b2:	605a      	str	r2, [r3, #4]
	return 0;
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr

080018c0 <_isatty>:

int _isatty(int file)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	return 1;
 80018c8:	2301      	movs	r3, #1
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
	return 0;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018f4:	4a14      	ldr	r2, [pc, #80]	; (8001948 <_sbrk+0x5c>)
 80018f6:	4b15      	ldr	r3, [pc, #84]	; (800194c <_sbrk+0x60>)
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001900:	4b13      	ldr	r3, [pc, #76]	; (8001950 <_sbrk+0x64>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d102      	bne.n	800190e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001908:	4b11      	ldr	r3, [pc, #68]	; (8001950 <_sbrk+0x64>)
 800190a:	4a12      	ldr	r2, [pc, #72]	; (8001954 <_sbrk+0x68>)
 800190c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800190e:	4b10      	ldr	r3, [pc, #64]	; (8001950 <_sbrk+0x64>)
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4413      	add	r3, r2
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	429a      	cmp	r2, r3
 800191a:	d207      	bcs.n	800192c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800191c:	f006 ff92 	bl	8008844 <__errno>
 8001920:	4603      	mov	r3, r0
 8001922:	220c      	movs	r2, #12
 8001924:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001926:	f04f 33ff 	mov.w	r3, #4294967295
 800192a:	e009      	b.n	8001940 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800192c:	4b08      	ldr	r3, [pc, #32]	; (8001950 <_sbrk+0x64>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001932:	4b07      	ldr	r3, [pc, #28]	; (8001950 <_sbrk+0x64>)
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4413      	add	r3, r2
 800193a:	4a05      	ldr	r2, [pc, #20]	; (8001950 <_sbrk+0x64>)
 800193c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800193e:	68fb      	ldr	r3, [r7, #12]
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	20008000 	.word	0x20008000
 800194c:	00000400 	.word	0x00000400
 8001950:	20000420 	.word	0x20000420
 8001954:	200006f8 	.word	0x200006f8

08001958 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr

08001964 <set_NL_detection>:

bool NL_Detection = false ;


void set_NL_detection()
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
	NL_Detection = true ;
 8001968:	4b03      	ldr	r3, [pc, #12]	; (8001978 <set_NL_detection+0x14>)
 800196a:	2201      	movs	r2, #1
 800196c:	701a      	strb	r2, [r3, #0]
}
 800196e:	bf00      	nop
 8001970:	46bd      	mov	sp, r7
 8001972:	bc80      	pop	{r7}
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	20000424 	.word	0x20000424

0800197c <uart_RX_interrupt_hanlder>:
	//enable uart Rx-interrupt
	__HAL_UART_ENABLE_IT(&huart1 , UART_IT_RXNE);
}

void uart_RX_interrupt_hanlder(uint8_t rx)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
	if(rx == '\n')
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	2b0a      	cmp	r3, #10
 800198a:	d101      	bne.n	8001990 <uart_RX_interrupt_hanlder+0x14>
		set_NL_detection() ;
 800198c:	f7ff ffea 	bl	8001964 <set_NL_detection>

	ring_pushOver(&uart_fifo , rx) ;
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	4619      	mov	r1, r3
 8001994:	4803      	ldr	r0, [pc, #12]	; (80019a4 <uart_RX_interrupt_hanlder+0x28>)
 8001996:	f7ff fc81 	bl	800129c <ring_pushOver>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	2000060c 	.word	0x2000060c

080019a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80019a8:	480d      	ldr	r0, [pc, #52]	; (80019e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019ac:	f7ff ffd4 	bl	8001958 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019b0:	480c      	ldr	r0, [pc, #48]	; (80019e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80019b2:	490d      	ldr	r1, [pc, #52]	; (80019e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019b4:	4a0d      	ldr	r2, [pc, #52]	; (80019ec <LoopForever+0xe>)
  movs r3, #0
 80019b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b8:	e002      	b.n	80019c0 <LoopCopyDataInit>

080019ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019be:	3304      	adds	r3, #4

080019c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c4:	d3f9      	bcc.n	80019ba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019c6:	4a0a      	ldr	r2, [pc, #40]	; (80019f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019c8:	4c0a      	ldr	r4, [pc, #40]	; (80019f4 <LoopForever+0x16>)
  movs r3, #0
 80019ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019cc:	e001      	b.n	80019d2 <LoopFillZerobss>

080019ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d0:	3204      	adds	r2, #4

080019d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d4:	d3fb      	bcc.n	80019ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80019d6:	f006 ff3b 	bl	8008850 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019da:	f7ff fb01 	bl	8000fe0 <main>

080019de <LoopForever>:

LoopForever:
    b LoopForever
 80019de:	e7fe      	b.n	80019de <LoopForever>
  ldr   r0, =_estack
 80019e0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80019e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019e8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80019ec:	0800cb34 	.word	0x0800cb34
  ldr r2, =_sbss
 80019f0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80019f4:	200006f8 	.word	0x200006f8

080019f8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019f8:	e7fe      	b.n	80019f8 <ADC_IRQHandler>

080019fa <LL_AHB2_GRP1_EnableClock>:
{
 80019fa:	b480      	push	{r7}
 80019fc:	b085      	sub	sp, #20
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a08:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
}
 8001a20:	bf00      	nop
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bc80      	pop	{r7}
 8001a28:	4770      	bx	lr
	...

08001a2c <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8001a40:	2004      	movs	r0, #4
 8001a42:	f7ff ffda 	bl	80019fa <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8001a46:	2310      	movs	r3, #16
 8001a48:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a52:	2303      	movs	r3, #3
 8001a54:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8001a56:	1d3b      	adds	r3, r7, #4
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4812      	ldr	r0, [pc, #72]	; (8001aa4 <BSP_RADIO_Init+0x78>)
 8001a5c:	f000 fac0 	bl	8001fe0 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8001a60:	2320      	movs	r3, #32
 8001a62:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	4619      	mov	r1, r3
 8001a68:	480e      	ldr	r0, [pc, #56]	; (8001aa4 <BSP_RADIO_Init+0x78>)
 8001a6a:	f000 fab9 	bl	8001fe0 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8001a6e:	2308      	movs	r3, #8
 8001a70:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8001a72:	1d3b      	adds	r3, r7, #4
 8001a74:	4619      	mov	r1, r3
 8001a76:	480b      	ldr	r0, [pc, #44]	; (8001aa4 <BSP_RADIO_Init+0x78>)
 8001a78:	f000 fab2 	bl	8001fe0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	2120      	movs	r1, #32
 8001a80:	4808      	ldr	r0, [pc, #32]	; (8001aa4 <BSP_RADIO_Init+0x78>)
 8001a82:	f000 fc0d 	bl	80022a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001a86:	2200      	movs	r2, #0
 8001a88:	2110      	movs	r1, #16
 8001a8a:	4806      	ldr	r0, [pc, #24]	; (8001aa4 <BSP_RADIO_Init+0x78>)
 8001a8c:	f000 fc08 	bl	80022a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 8001a90:	2200      	movs	r2, #0
 8001a92:	2108      	movs	r1, #8
 8001a94:	4803      	ldr	r0, [pc, #12]	; (8001aa4 <BSP_RADIO_Init+0x78>)
 8001a96:	f000 fc03 	bl	80022a0 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3718      	adds	r7, #24
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	48000800 	.word	0x48000800

08001aa8 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8001ab2:	79fb      	ldrb	r3, [r7, #7]
 8001ab4:	2b03      	cmp	r3, #3
 8001ab6:	d84b      	bhi.n	8001b50 <BSP_RADIO_ConfigRFSwitch+0xa8>
 8001ab8:	a201      	add	r2, pc, #4	; (adr r2, 8001ac0 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8001aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001abe:	bf00      	nop
 8001ac0:	08001ad1 	.word	0x08001ad1
 8001ac4:	08001af1 	.word	0x08001af1
 8001ac8:	08001b11 	.word	0x08001b11
 8001acc:	08001b31 	.word	0x08001b31
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2108      	movs	r1, #8
 8001ad4:	4821      	ldr	r0, [pc, #132]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001ad6:	f000 fbe3 	bl	80022a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8001ada:	2200      	movs	r2, #0
 8001adc:	2110      	movs	r1, #16
 8001ade:	481f      	ldr	r0, [pc, #124]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001ae0:	f000 fbde 	bl	80022a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2120      	movs	r1, #32
 8001ae8:	481c      	ldr	r0, [pc, #112]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001aea:	f000 fbd9 	bl	80022a0 <HAL_GPIO_WritePin>
      break;      
 8001aee:	e030      	b.n	8001b52 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001af0:	2201      	movs	r2, #1
 8001af2:	2108      	movs	r1, #8
 8001af4:	4819      	ldr	r0, [pc, #100]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001af6:	f000 fbd3 	bl	80022a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001afa:	2201      	movs	r2, #1
 8001afc:	2110      	movs	r1, #16
 8001afe:	4817      	ldr	r0, [pc, #92]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001b00:	f000 fbce 	bl	80022a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001b04:	2200      	movs	r2, #0
 8001b06:	2120      	movs	r1, #32
 8001b08:	4814      	ldr	r0, [pc, #80]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001b0a:	f000 fbc9 	bl	80022a0 <HAL_GPIO_WritePin>
      break;
 8001b0e:	e020      	b.n	8001b52 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001b10:	2201      	movs	r2, #1
 8001b12:	2108      	movs	r1, #8
 8001b14:	4811      	ldr	r0, [pc, #68]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001b16:	f000 fbc3 	bl	80022a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	2110      	movs	r1, #16
 8001b1e:	480f      	ldr	r0, [pc, #60]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001b20:	f000 fbbe 	bl	80022a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001b24:	2201      	movs	r2, #1
 8001b26:	2120      	movs	r1, #32
 8001b28:	480c      	ldr	r0, [pc, #48]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001b2a:	f000 fbb9 	bl	80022a0 <HAL_GPIO_WritePin>
      break;
 8001b2e:	e010      	b.n	8001b52 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001b30:	2201      	movs	r2, #1
 8001b32:	2108      	movs	r1, #8
 8001b34:	4809      	ldr	r0, [pc, #36]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001b36:	f000 fbb3 	bl	80022a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2110      	movs	r1, #16
 8001b3e:	4807      	ldr	r0, [pc, #28]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001b40:	f000 fbae 	bl	80022a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001b44:	2201      	movs	r2, #1
 8001b46:	2120      	movs	r1, #32
 8001b48:	4804      	ldr	r0, [pc, #16]	; (8001b5c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001b4a:	f000 fba9 	bl	80022a0 <HAL_GPIO_WritePin>
      break;
 8001b4e:	e000      	b.n	8001b52 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 8001b50:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	48000800 	.word	0x48000800

08001b60 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bc80      	pop	{r7}
 8001b6c:	4770      	bx	lr

08001b6e <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8001b72:	2301      	movs	r3, #1
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr

08001b7c <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8001b80:	2301      	movs	r3, #1
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr
	...

08001b8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b92:	2300      	movs	r3, #0
 8001b94:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b96:	2003      	movs	r0, #3
 8001b98:	f000 f95e 	bl	8001e58 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001b9c:	f001 fba0 	bl	80032e0 <HAL_RCC_GetHCLKFreq>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	4a09      	ldr	r2, [pc, #36]	; (8001bc8 <HAL_Init+0x3c>)
 8001ba4:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ba6:	200f      	movs	r0, #15
 8001ba8:	f000 f810 	bl	8001bcc <HAL_InitTick>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d002      	beq.n	8001bb8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	71fb      	strb	r3, [r7, #7]
 8001bb6:	e001      	b.n	8001bbc <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bb8:	f7ff fbd6 	bl	8001368 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000000 	.word	0x20000000

08001bcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bd8:	4b17      	ldr	r3, [pc, #92]	; (8001c38 <HAL_InitTick+0x6c>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d024      	beq.n	8001c2a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001be0:	f001 fb7e 	bl	80032e0 <HAL_RCC_GetHCLKFreq>
 8001be4:	4602      	mov	r2, r0
 8001be6:	4b14      	ldr	r3, [pc, #80]	; (8001c38 <HAL_InitTick+0x6c>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	4619      	mov	r1, r3
 8001bec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bf0:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f000 f960 	bl	8001ebe <HAL_SYSTICK_Config>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d10f      	bne.n	8001c24 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b0f      	cmp	r3, #15
 8001c08:	d809      	bhi.n	8001c1e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	6879      	ldr	r1, [r7, #4]
 8001c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8001c12:	f000 f92c 	bl	8001e6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c16:	4a09      	ldr	r2, [pc, #36]	; (8001c3c <HAL_InitTick+0x70>)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6013      	str	r3, [r2, #0]
 8001c1c:	e007      	b.n	8001c2e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	73fb      	strb	r3, [r7, #15]
 8001c22:	e004      	b.n	8001c2e <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	73fb      	strb	r3, [r7, #15]
 8001c28:	e001      	b.n	8001c2e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3710      	adds	r7, #16
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000008 	.word	0x20000008
 8001c3c:	20000004 	.word	0x20000004

08001c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c44:	4b05      	ldr	r3, [pc, #20]	; (8001c5c <HAL_IncTick+0x1c>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <HAL_IncTick+0x20>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4413      	add	r3, r2
 8001c50:	4a03      	ldr	r2, [pc, #12]	; (8001c60 <HAL_IncTick+0x20>)
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	20000008 	.word	0x20000008
 8001c60:	20000680 	.word	0x20000680

08001c64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  return uwTick;
 8001c68:	4b02      	ldr	r3, [pc, #8]	; (8001c74 <HAL_GetTick+0x10>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr
 8001c74:	20000680 	.word	0x20000680

08001c78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c80:	f7ff fff0 	bl	8001c64 <HAL_GetTick>
 8001c84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c90:	d005      	beq.n	8001c9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c92:	4b0a      	ldr	r3, [pc, #40]	; (8001cbc <HAL_Delay+0x44>)
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	461a      	mov	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c9e:	bf00      	nop
 8001ca0:	f7ff ffe0 	bl	8001c64 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d8f7      	bhi.n	8001ca0 <HAL_Delay+0x28>
  {
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	bf00      	nop
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000008 	.word	0x20000008

08001cc0 <__NVIC_SetPriorityGrouping>:
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ce8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cf2:	4a04      	ldr	r2, [pc, #16]	; (8001d04 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	60d3      	str	r3, [r2, #12]
}
 8001cf8:	bf00      	nop
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	e000ed00 	.word	0xe000ed00

08001d08 <__NVIC_GetPriorityGrouping>:
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d0c:	4b04      	ldr	r3, [pc, #16]	; (8001d20 <__NVIC_GetPriorityGrouping+0x18>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	0a1b      	lsrs	r3, r3, #8
 8001d12:	f003 0307 	and.w	r3, r3, #7
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000ed00 	.word	0xe000ed00

08001d24 <__NVIC_EnableIRQ>:
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	db0b      	blt.n	8001d4e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	f003 021f 	and.w	r2, r3, #31
 8001d3c:	4906      	ldr	r1, [pc, #24]	; (8001d58 <__NVIC_EnableIRQ+0x34>)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	095b      	lsrs	r3, r3, #5
 8001d44:	2001      	movs	r0, #1
 8001d46:	fa00 f202 	lsl.w	r2, r0, r2
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr
 8001d58:	e000e100 	.word	0xe000e100

08001d5c <__NVIC_SetPriority>:
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	6039      	str	r1, [r7, #0]
 8001d66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	db0a      	blt.n	8001d86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	490c      	ldr	r1, [pc, #48]	; (8001da8 <__NVIC_SetPriority+0x4c>)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	0112      	lsls	r2, r2, #4
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	440b      	add	r3, r1
 8001d80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d84:	e00a      	b.n	8001d9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	4908      	ldr	r1, [pc, #32]	; (8001dac <__NVIC_SetPriority+0x50>)
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	f003 030f 	and.w	r3, r3, #15
 8001d92:	3b04      	subs	r3, #4
 8001d94:	0112      	lsls	r2, r2, #4
 8001d96:	b2d2      	uxtb	r2, r2
 8001d98:	440b      	add	r3, r1
 8001d9a:	761a      	strb	r2, [r3, #24]
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	e000e100 	.word	0xe000e100
 8001dac:	e000ed00 	.word	0xe000ed00

08001db0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b089      	sub	sp, #36	; 0x24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f003 0307 	and.w	r3, r3, #7
 8001dc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f1c3 0307 	rsb	r3, r3, #7
 8001dca:	2b04      	cmp	r3, #4
 8001dcc:	bf28      	it	cs
 8001dce:	2304      	movcs	r3, #4
 8001dd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	3304      	adds	r3, #4
 8001dd6:	2b06      	cmp	r3, #6
 8001dd8:	d902      	bls.n	8001de0 <NVIC_EncodePriority+0x30>
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3b03      	subs	r3, #3
 8001dde:	e000      	b.n	8001de2 <NVIC_EncodePriority+0x32>
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de4:	f04f 32ff 	mov.w	r2, #4294967295
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	43da      	mvns	r2, r3
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	401a      	ands	r2, r3
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001df8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001e02:	43d9      	mvns	r1, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e08:	4313      	orrs	r3, r2
         );
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3724      	adds	r7, #36	; 0x24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e24:	d301      	bcc.n	8001e2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e26:	2301      	movs	r3, #1
 8001e28:	e00f      	b.n	8001e4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e2a:	4a0a      	ldr	r2, [pc, #40]	; (8001e54 <SysTick_Config+0x40>)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e32:	210f      	movs	r1, #15
 8001e34:	f04f 30ff 	mov.w	r0, #4294967295
 8001e38:	f7ff ff90 	bl	8001d5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e3c:	4b05      	ldr	r3, [pc, #20]	; (8001e54 <SysTick_Config+0x40>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e42:	4b04      	ldr	r3, [pc, #16]	; (8001e54 <SysTick_Config+0x40>)
 8001e44:	2207      	movs	r2, #7
 8001e46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	e000e010 	.word	0xe000e010

08001e58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff ff2d 	bl	8001cc0 <__NVIC_SetPriorityGrouping>
}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b086      	sub	sp, #24
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	4603      	mov	r3, r0
 8001e76:	60b9      	str	r1, [r7, #8]
 8001e78:	607a      	str	r2, [r7, #4]
 8001e7a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e7c:	f7ff ff44 	bl	8001d08 <__NVIC_GetPriorityGrouping>
 8001e80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	68b9      	ldr	r1, [r7, #8]
 8001e86:	6978      	ldr	r0, [r7, #20]
 8001e88:	f7ff ff92 	bl	8001db0 <NVIC_EncodePriority>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e92:	4611      	mov	r1, r2
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ff61 	bl	8001d5c <__NVIC_SetPriority>
}
 8001e9a:	bf00      	nop
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b082      	sub	sp, #8
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff ff37 	bl	8001d24 <__NVIC_EnableIRQ>
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b082      	sub	sp, #8
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7ff ffa4 	bl	8001e14 <SysTick_Config>
 8001ecc:	4603      	mov	r3, r0
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
	...

08001ed8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001ee2:	4b0b      	ldr	r3, [pc, #44]	; (8001f10 <HAL_FLASH_Unlock+0x38>)
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	da0b      	bge.n	8001f02 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001eea:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <HAL_FLASH_Unlock+0x38>)
 8001eec:	4a09      	ldr	r2, [pc, #36]	; (8001f14 <HAL_FLASH_Unlock+0x3c>)
 8001eee:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001ef0:	4b07      	ldr	r3, [pc, #28]	; (8001f10 <HAL_FLASH_Unlock+0x38>)
 8001ef2:	4a09      	ldr	r2, [pc, #36]	; (8001f18 <HAL_FLASH_Unlock+0x40>)
 8001ef4:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <HAL_FLASH_Unlock+0x38>)
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	da01      	bge.n	8001f02 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001f02:	79fb      	ldrb	r3, [r7, #7]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	58004000 	.word	0x58004000
 8001f14:	45670123 	.word	0x45670123
 8001f18:	cdef89ab 	.word	0xcdef89ab

08001f1c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8001f24:	f7ff fe9e 	bl	8001c64 <HAL_GetTick>
 8001f28:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001f2a:	e009      	b.n	8001f40 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8001f2c:	f7ff fe9a 	bl	8001c64 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d801      	bhi.n	8001f40 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e047      	b.n	8001fd0 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001f40:	4b25      	ldr	r3, [pc, #148]	; (8001fd8 <FLASH_WaitForLastOperation+0xbc>)
 8001f42:	691b      	ldr	r3, [r3, #16]
 8001f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f4c:	d0ee      	beq.n	8001f2c <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 8001f4e:	4b22      	ldr	r3, [pc, #136]	; (8001fd8 <FLASH_WaitForLastOperation+0xbc>)
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d002      	beq.n	8001f64 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001f5e:	4b1e      	ldr	r3, [pc, #120]	; (8001fd8 <FLASH_WaitForLastOperation+0xbc>)
 8001f60:	2201      	movs	r2, #1
 8001f62:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8001f64:	68ba      	ldr	r2, [r7, #8]
 8001f66:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d007      	beq.n	8001f88 <FLASH_WaitForLastOperation+0x6c>
 8001f78:	4b17      	ldr	r3, [pc, #92]	; (8001fd8 <FLASH_WaitForLastOperation+0xbc>)
 8001f7a:	699a      	ldr	r2, [r3, #24]
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001f82:	4915      	ldr	r1, [pc, #84]	; (8001fd8 <FLASH_WaitForLastOperation+0xbc>)
 8001f84:	4313      	orrs	r3, r2
 8001f86:	618b      	str	r3, [r1, #24]
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d004      	beq.n	8001f9c <FLASH_WaitForLastOperation+0x80>
 8001f92:	4a11      	ldr	r2, [pc, #68]	; (8001fd8 <FLASH_WaitForLastOperation+0xbc>)
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001f9a:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d00e      	beq.n	8001fc0 <FLASH_WaitForLastOperation+0xa4>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8001fa2:	4a0e      	ldr	r2, [pc, #56]	; (8001fdc <FLASH_WaitForLastOperation+0xc0>)
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e011      	b.n	8001fd0 <FLASH_WaitForLastOperation+0xb4>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8001fac:	f7ff fe5a 	bl	8001c64 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d801      	bhi.n	8001fc0 <FLASH_WaitForLastOperation+0xa4>
    {
      return HAL_TIMEOUT;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	e007      	b.n	8001fd0 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8001fc0:	4b05      	ldr	r3, [pc, #20]	; (8001fd8 <FLASH_WaitForLastOperation+0xbc>)
 8001fc2:	691b      	ldr	r3, [r3, #16]
 8001fc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fc8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001fcc:	d0ee      	beq.n	8001fac <FLASH_WaitForLastOperation+0x90>
    }
  }

  return HAL_OK;
 8001fce:	2300      	movs	r3, #0
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	58004000 	.word	0x58004000
 8001fdc:	20000428 	.word	0x20000428

08001fe0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b087      	sub	sp, #28
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fee:	e140      	b.n	8002272 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2b00      	cmp	r3, #0
 8002004:	f000 8132 	beq.w	800226c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f003 0303 	and.w	r3, r3, #3
 8002010:	2b01      	cmp	r3, #1
 8002012:	d005      	beq.n	8002020 <HAL_GPIO_Init+0x40>
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f003 0303 	and.w	r3, r3, #3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d130      	bne.n	8002082 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	2203      	movs	r2, #3
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	43db      	mvns	r3, r3
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	4013      	ands	r3, r2
 8002036:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	68da      	ldr	r2, [r3, #12]
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	693a      	ldr	r2, [r7, #16]
 8002046:	4313      	orrs	r3, r2
 8002048:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002056:	2201      	movs	r2, #1
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	43db      	mvns	r3, r3
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	4013      	ands	r3, r2
 8002064:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	091b      	lsrs	r3, r3, #4
 800206c:	f003 0201 	and.w	r2, r3, #1
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f003 0303 	and.w	r3, r3, #3
 800208a:	2b03      	cmp	r3, #3
 800208c:	d017      	beq.n	80020be <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	2203      	movs	r2, #3
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43db      	mvns	r3, r3
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	4013      	ands	r3, r2
 80020a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	689a      	ldr	r2, [r3, #8]
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f003 0303 	and.w	r3, r3, #3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d123      	bne.n	8002112 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	08da      	lsrs	r2, r3, #3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	3208      	adds	r2, #8
 80020d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	220f      	movs	r2, #15
 80020e2:	fa02 f303 	lsl.w	r3, r2, r3
 80020e6:	43db      	mvns	r3, r3
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	4013      	ands	r3, r2
 80020ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	691a      	ldr	r2, [r3, #16]
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	f003 0307 	and.w	r3, r3, #7
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	4313      	orrs	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	08da      	lsrs	r2, r3, #3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	3208      	adds	r2, #8
 800210c:	6939      	ldr	r1, [r7, #16]
 800210e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	2203      	movs	r2, #3
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	43db      	mvns	r3, r3
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	4013      	ands	r3, r2
 8002128:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f003 0203 	and.w	r2, r3, #3
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	4313      	orrs	r3, r2
 800213e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800214e:	2b00      	cmp	r3, #0
 8002150:	f000 808c 	beq.w	800226c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002154:	4a4e      	ldr	r2, [pc, #312]	; (8002290 <HAL_GPIO_Init+0x2b0>)
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	089b      	lsrs	r3, r3, #2
 800215a:	3302      	adds	r3, #2
 800215c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002160:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	f003 0303 	and.w	r3, r3, #3
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	2207      	movs	r2, #7
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	4013      	ands	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800217e:	d00d      	beq.n	800219c <HAL_GPIO_Init+0x1bc>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a44      	ldr	r2, [pc, #272]	; (8002294 <HAL_GPIO_Init+0x2b4>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d007      	beq.n	8002198 <HAL_GPIO_Init+0x1b8>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a43      	ldr	r2, [pc, #268]	; (8002298 <HAL_GPIO_Init+0x2b8>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d101      	bne.n	8002194 <HAL_GPIO_Init+0x1b4>
 8002190:	2302      	movs	r3, #2
 8002192:	e004      	b.n	800219e <HAL_GPIO_Init+0x1be>
 8002194:	2307      	movs	r3, #7
 8002196:	e002      	b.n	800219e <HAL_GPIO_Init+0x1be>
 8002198:	2301      	movs	r3, #1
 800219a:	e000      	b.n	800219e <HAL_GPIO_Init+0x1be>
 800219c:	2300      	movs	r3, #0
 800219e:	697a      	ldr	r2, [r7, #20]
 80021a0:	f002 0203 	and.w	r2, r2, #3
 80021a4:	0092      	lsls	r2, r2, #2
 80021a6:	4093      	lsls	r3, r2
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021ae:	4938      	ldr	r1, [pc, #224]	; (8002290 <HAL_GPIO_Init+0x2b0>)
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	089b      	lsrs	r3, r3, #2
 80021b4:	3302      	adds	r3, #2
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80021bc:	4b37      	ldr	r3, [pc, #220]	; (800229c <HAL_GPIO_Init+0x2bc>)
 80021be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021c2:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	4013      	ands	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4313      	orrs	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80021e2:	4a2e      	ldr	r2, [pc, #184]	; (800229c <HAL_GPIO_Init+0x2bc>)
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80021ea:	4b2c      	ldr	r3, [pc, #176]	; (800229c <HAL_GPIO_Init+0x2bc>)
 80021ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021f0:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	43db      	mvns	r3, r3
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	4013      	ands	r3, r2
 80021fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d003      	beq.n	8002210 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002208:	693a      	ldr	r2, [r7, #16]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	4313      	orrs	r3, r2
 800220e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002210:	4a22      	ldr	r2, [pc, #136]	; (800229c <HAL_GPIO_Init+0x2bc>)
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002218:	4b20      	ldr	r3, [pc, #128]	; (800229c <HAL_GPIO_Init+0x2bc>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	43db      	mvns	r3, r3
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	4013      	ands	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d003      	beq.n	800223c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	4313      	orrs	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800223c:	4a17      	ldr	r2, [pc, #92]	; (800229c <HAL_GPIO_Init+0x2bc>)
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002242:	4b16      	ldr	r3, [pc, #88]	; (800229c <HAL_GPIO_Init+0x2bc>)
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	43db      	mvns	r3, r3
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	4013      	ands	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	4313      	orrs	r3, r2
 8002264:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002266:	4a0d      	ldr	r2, [pc, #52]	; (800229c <HAL_GPIO_Init+0x2bc>)
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	3301      	adds	r3, #1
 8002270:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	fa22 f303 	lsr.w	r3, r2, r3
 800227c:	2b00      	cmp	r3, #0
 800227e:	f47f aeb7 	bne.w	8001ff0 <HAL_GPIO_Init+0x10>
  }
}
 8002282:	bf00      	nop
 8002284:	bf00      	nop
 8002286:	371c      	adds	r7, #28
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	40010000 	.word	0x40010000
 8002294:	48000400 	.word	0x48000400
 8002298:	48000800 	.word	0x48000800
 800229c:	58000800 	.word	0x58000800

080022a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	460b      	mov	r3, r1
 80022aa:	807b      	strh	r3, [r7, #2]
 80022ac:	4613      	mov	r3, r2
 80022ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022b0:	787b      	ldrb	r3, [r7, #1]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022b6:	887a      	ldrh	r2, [r7, #2]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022bc:	e002      	b.n	80022c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022be:	887a      	ldrh	r2, [r7, #2]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr
	...

080022d0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022d4:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a03      	ldr	r2, [pc, #12]	; (80022e8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80022da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022de:	6013      	str	r3, [r2, #0]
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr
 80022e8:	58000400 	.word	0x58000400

080022ec <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80022f0:	4b03      	ldr	r3, [pc, #12]	; (8002300 <HAL_PWREx_GetVoltageRange+0x14>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr
 8002300:	58000400 	.word	0x58000400

08002304 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002308:	4b06      	ldr	r3, [pc, #24]	; (8002324 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002314:	d101      	bne.n	800231a <LL_PWR_IsEnabledBkUpAccess+0x16>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <LL_PWR_IsEnabledBkUpAccess+0x18>
 800231a:	2300      	movs	r3, #0
}
 800231c:	4618      	mov	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr
 8002324:	58000400 	.word	0x58000400

08002328 <LL_RCC_HSE_EnableTcxo>:
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800232c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002336:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800233a:	6013      	str	r3, [r2, #0]
}
 800233c:	bf00      	nop
 800233e:	46bd      	mov	sp, r7
 8002340:	bc80      	pop	{r7}
 8002342:	4770      	bx	lr

08002344 <LL_RCC_HSE_DisableTcxo>:
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002348:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002352:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002356:	6013      	str	r3, [r2, #0]
}
 8002358:	bf00      	nop
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr

08002360 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002364:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800236e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002372:	d101      	bne.n	8002378 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002374:	2301      	movs	r3, #1
 8002376:	e000      	b.n	800237a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	46bd      	mov	sp, r7
 800237e:	bc80      	pop	{r7}
 8002380:	4770      	bx	lr

08002382 <LL_RCC_HSE_Enable>:
{
 8002382:	b480      	push	{r7}
 8002384:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002386:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002390:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002394:	6013      	str	r3, [r2, #0]
}
 8002396:	bf00      	nop
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr

0800239e <LL_RCC_HSE_Disable>:
{
 800239e:	b480      	push	{r7}
 80023a0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80023a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80023ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023b0:	6013      	str	r3, [r2, #0]
}
 80023b2:	bf00      	nop
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr

080023ba <LL_RCC_HSE_IsReady>:
{
 80023ba:	b480      	push	{r7}
 80023bc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80023be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80023cc:	d101      	bne.n	80023d2 <LL_RCC_HSE_IsReady+0x18>
 80023ce:	2301      	movs	r3, #1
 80023d0:	e000      	b.n	80023d4 <LL_RCC_HSE_IsReady+0x1a>
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bc80      	pop	{r7}
 80023da:	4770      	bx	lr

080023dc <LL_RCC_HSI_Enable>:
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80023e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80023ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ee:	6013      	str	r3, [r2, #0]
}
 80023f0:	bf00      	nop
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bc80      	pop	{r7}
 80023f6:	4770      	bx	lr

080023f8 <LL_RCC_HSI_Disable>:
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80023fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002406:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800240a:	6013      	str	r3, [r2, #0]
}
 800240c:	bf00      	nop
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr

08002414 <LL_RCC_HSI_IsReady>:
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002418:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002422:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002426:	d101      	bne.n	800242c <LL_RCC_HSI_IsReady+0x18>
 8002428:	2301      	movs	r3, #1
 800242a:	e000      	b.n	800242e <LL_RCC_HSI_IsReady+0x1a>
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	46bd      	mov	sp, r7
 8002432:	bc80      	pop	{r7}
 8002434:	4770      	bx	lr

08002436 <LL_RCC_HSI_SetCalibTrimming>:
{
 8002436:	b480      	push	{r7}
 8002438:	b083      	sub	sp, #12
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800243e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	061b      	lsls	r3, r3, #24
 800244c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002450:	4313      	orrs	r3, r2
 8002452:	604b      	str	r3, [r1, #4]
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr

0800245e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800245e:	b480      	push	{r7}
 8002460:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002462:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b02      	cmp	r3, #2
 8002470:	d101      	bne.n	8002476 <LL_RCC_LSE_IsReady+0x18>
 8002472:	2301      	movs	r3, #1
 8002474:	e000      	b.n	8002478 <LL_RCC_LSE_IsReady+0x1a>
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002484:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002488:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800248c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr

080024a0 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80024a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024b0:	f023 0301 	bic.w	r3, r3, #1
 80024b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr

080024c0 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80024c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d101      	bne.n	80024d8 <LL_RCC_LSI_IsReady+0x18>
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <LL_RCC_LSI_IsReady+0x1a>
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	46bd      	mov	sp, r7
 80024de:	bc80      	pop	{r7}
 80024e0:	4770      	bx	lr

080024e2 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80024e2:	b480      	push	{r7}
 80024e4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80024e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024f0:	f043 0301 	orr.w	r3, r3, #1
 80024f4:	6013      	str	r3, [r2, #0]
}
 80024f6:	bf00      	nop
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr

080024fe <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80024fe:	b480      	push	{r7}
 8002500:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002502:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800250c:	f023 0301 	bic.w	r3, r3, #1
 8002510:	6013      	str	r3, [r2, #0]
}
 8002512:	bf00      	nop
 8002514:	46bd      	mov	sp, r7
 8002516:	bc80      	pop	{r7}
 8002518:	4770      	bx	lr

0800251a <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800251a:	b480      	push	{r7}
 800251c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800251e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	2b02      	cmp	r3, #2
 800252a:	d101      	bne.n	8002530 <LL_RCC_MSI_IsReady+0x16>
 800252c:	2301      	movs	r3, #1
 800252e:	e000      	b.n	8002532 <LL_RCC_MSI_IsReady+0x18>
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	46bd      	mov	sp, r7
 8002536:	bc80      	pop	{r7}
 8002538:	4770      	bx	lr

0800253a <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800253a:	b480      	push	{r7}
 800253c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800253e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0308 	and.w	r3, r3, #8
 8002548:	2b08      	cmp	r3, #8
 800254a:	d101      	bne.n	8002550 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800254c:	2301      	movs	r3, #1
 800254e:	e000      	b.n	8002552 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr

0800255a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800255a:	b480      	push	{r7}
 800255c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800255e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002568:	4618      	mov	r0, r3
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002574:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002578:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800257c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr

08002588 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002590:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	021b      	lsls	r3, r3, #8
 800259e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025a2:	4313      	orrs	r3, r2
 80025a4:	604b      	str	r3, [r1, #4]
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr

080025b0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80025b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f023 0203 	bic.w	r2, r3, #3
 80025c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	608b      	str	r3, [r1, #8]
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr

080025d6 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80025d6:	b480      	push	{r7}
 80025d8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80025da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f003 030c 	and.w	r3, r3, #12
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80025f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4313      	orrs	r3, r2
 8002606:	608b      	str	r3, [r1, #8]
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr

08002612 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800261a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800261e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002622:	f023 020f 	bic.w	r2, r3, #15
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	091b      	lsrs	r3, r3, #4
 800262a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800262e:	4313      	orrs	r3, r2
 8002630:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr

0800263e <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800263e:	b480      	push	{r7}
 8002640:	b083      	sub	sp, #12
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002646:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002650:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4313      	orrs	r3, r2
 8002658:	608b      	str	r3, [r1, #8]
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr

08002664 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800266c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002676:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4313      	orrs	r3, r2
 800267e:	608b      	str	r3, [r1, #8]
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	bc80      	pop	{r7}
 8002688:	4770      	bx	lr

0800268a <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800268a:	b480      	push	{r7}
 800268c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800268e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002698:	4618      	mov	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr

080026a0 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80026a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026a8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80026ac:	011b      	lsls	r3, r3, #4
 80026ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr

080026ba <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80026ba:	b480      	push	{r7}
 80026bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80026be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr

080026d0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80026d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80026de:	4618      	mov	r0, r3
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr

080026e6 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80026e6:	b480      	push	{r7}
 80026e8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80026ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026f8:	6013      	str	r3, [r2, #0]
}
 80026fa:	bf00      	nop
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bc80      	pop	{r7}
 8002700:	4770      	bx	lr

08002702 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002702:	b480      	push	{r7}
 8002704:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002706:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002710:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002714:	6013      	str	r3, [r2, #0]
}
 8002716:	bf00      	nop
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr

0800271e <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800271e:	b480      	push	{r7}
 8002720:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002722:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800272c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002730:	d101      	bne.n	8002736 <LL_RCC_PLL_IsReady+0x18>
 8002732:	2301      	movs	r3, #1
 8002734:	e000      	b.n	8002738 <LL_RCC_PLL_IsReady+0x1a>
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr

08002740 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002744:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	0a1b      	lsrs	r3, r3, #8
 800274c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002750:	4618      	mov	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr

08002758 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002758:	b480      	push	{r7}
 800275a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800275c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8002766:	4618      	mov	r0, r3
 8002768:	46bd      	mov	sp, r7
 800276a:	bc80      	pop	{r7}
 800276c:	4770      	bx	lr

0800276e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800276e:	b480      	push	{r7}
 8002770:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002772:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800277c:	4618      	mov	r0, r3
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr

08002784 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002788:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	f003 0303 	and.w	r3, r3, #3
}
 8002792:	4618      	mov	r0, r3
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800279a:	b480      	push	{r7}
 800279c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800279e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027ac:	d101      	bne.n	80027b2 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80027ae:	2301      	movs	r3, #1
 80027b0:	e000      	b.n	80027b4 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr

080027bc <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80027c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027c4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80027c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027d0:	d101      	bne.n	80027d6 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80027d2:	2301      	movs	r3, #1
 80027d4:	e000      	b.n	80027d8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	46bd      	mov	sp, r7
 80027dc:	bc80      	pop	{r7}
 80027de:	4770      	bx	lr

080027e0 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80027e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80027f2:	d101      	bne.n	80027f8 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80027f4:	2301      	movs	r3, #1
 80027f6:	e000      	b.n	80027fa <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bc80      	pop	{r7}
 8002800:	4770      	bx	lr

08002802 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002802:	b480      	push	{r7}
 8002804:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002806:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002810:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002814:	d101      	bne.n	800281a <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002816:	2301      	movs	r3, #1
 8002818:	e000      	b.n	800281c <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr

08002824 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e38a      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002836:	f7ff fece 	bl	80025d6 <LL_RCC_GetSysClkSource>
 800283a:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800283c:	f7ff ffa2 	bl	8002784 <LL_RCC_PLL_GetMainSource>
 8002840:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0320 	and.w	r3, r3, #32
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 80c9 	beq.w	80029e2 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d005      	beq.n	8002862 <HAL_RCC_OscConfig+0x3e>
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	2b0c      	cmp	r3, #12
 800285a:	d17b      	bne.n	8002954 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d178      	bne.n	8002954 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002862:	f7ff fe5a 	bl	800251a <LL_RCC_MSI_IsReady>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d005      	beq.n	8002878 <HAL_RCC_OscConfig+0x54>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a1b      	ldr	r3, [r3, #32]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d101      	bne.n	8002878 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e369      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800287c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d005      	beq.n	8002896 <HAL_RCC_OscConfig+0x72>
 800288a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002894:	e006      	b.n	80028a4 <HAL_RCC_OscConfig+0x80>
 8002896:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800289a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800289e:	091b      	lsrs	r3, r3, #4
 80028a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d222      	bcs.n	80028ee <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ac:	4618      	mov	r0, r3
 80028ae:	f000 fd4f 	bl	8003350 <RCC_SetFlashLatencyFromMSIRange>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e347      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028c6:	f043 0308 	orr.w	r3, r3, #8
 80028ca:	6013      	str	r3, [r2, #0]
 80028cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028de:	4313      	orrs	r3, r2
 80028e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff fe4e 	bl	8002588 <LL_RCC_MSI_SetCalibTrimming>
 80028ec:	e021      	b.n	8002932 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028f8:	f043 0308 	orr.w	r3, r3, #8
 80028fc:	6013      	str	r3, [r2, #0]
 80028fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fe35 	bl	8002588 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002922:	4618      	mov	r0, r3
 8002924:	f000 fd14 	bl	8003350 <RCC_SetFlashLatencyFromMSIRange>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e30c      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002932:	f000 fcd5 	bl	80032e0 <HAL_RCC_GetHCLKFreq>
 8002936:	4603      	mov	r3, r0
 8002938:	4ab4      	ldr	r2, [pc, #720]	; (8002c0c <HAL_RCC_OscConfig+0x3e8>)
 800293a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800293c:	4bb4      	ldr	r3, [pc, #720]	; (8002c10 <HAL_RCC_OscConfig+0x3ec>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff f943 	bl	8001bcc <HAL_InitTick>
 8002946:	4603      	mov	r3, r0
 8002948:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800294a:	7cfb      	ldrb	r3, [r7, #19]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d047      	beq.n	80029e0 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8002950:	7cfb      	ldrb	r3, [r7, #19]
 8002952:	e2fb      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6a1b      	ldr	r3, [r3, #32]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d02c      	beq.n	80029b6 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800295c:	f7ff fdc1 	bl	80024e2 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002960:	f7ff f980 	bl	8001c64 <HAL_GetTick>
 8002964:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002966:	e008      	b.n	800297a <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002968:	f7ff f97c 	bl	8001c64 <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b02      	cmp	r3, #2
 8002974:	d901      	bls.n	800297a <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e2e8      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 800297a:	f7ff fdce 	bl	800251a <LL_RCC_MSI_IsReady>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0f1      	beq.n	8002968 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002984:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800298e:	f043 0308 	orr.w	r3, r3, #8
 8002992:	6013      	str	r3, [r2, #0]
 8002994:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029a6:	4313      	orrs	r3, r2
 80029a8:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff fdea 	bl	8002588 <LL_RCC_MSI_SetCalibTrimming>
 80029b4:	e015      	b.n	80029e2 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029b6:	f7ff fda2 	bl	80024fe <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029ba:	f7ff f953 	bl	8001c64 <HAL_GetTick>
 80029be:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80029c0:	e008      	b.n	80029d4 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029c2:	f7ff f94f 	bl	8001c64 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e2bb      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 80029d4:	f7ff fda1 	bl	800251a <LL_RCC_MSI_IsReady>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1f1      	bne.n	80029c2 <HAL_RCC_OscConfig+0x19e>
 80029de:	e000      	b.n	80029e2 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029e0:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d05f      	beq.n	8002aae <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	2b08      	cmp	r3, #8
 80029f2:	d005      	beq.n	8002a00 <HAL_RCC_OscConfig+0x1dc>
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	2b0c      	cmp	r3, #12
 80029f8:	d10d      	bne.n	8002a16 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	2b03      	cmp	r3, #3
 80029fe:	d10a      	bne.n	8002a16 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a00:	f7ff fcdb 	bl	80023ba <LL_RCC_HSE_IsReady>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d050      	beq.n	8002aac <HAL_RCC_OscConfig+0x288>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d14c      	bne.n	8002aac <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e29a      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002a16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a34:	d102      	bne.n	8002a3c <HAL_RCC_OscConfig+0x218>
 8002a36:	f7ff fca4 	bl	8002382 <LL_RCC_HSE_Enable>
 8002a3a:	e00d      	b.n	8002a58 <HAL_RCC_OscConfig+0x234>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8002a44:	d104      	bne.n	8002a50 <HAL_RCC_OscConfig+0x22c>
 8002a46:	f7ff fc6f 	bl	8002328 <LL_RCC_HSE_EnableTcxo>
 8002a4a:	f7ff fc9a 	bl	8002382 <LL_RCC_HSE_Enable>
 8002a4e:	e003      	b.n	8002a58 <HAL_RCC_OscConfig+0x234>
 8002a50:	f7ff fca5 	bl	800239e <LL_RCC_HSE_Disable>
 8002a54:	f7ff fc76 	bl	8002344 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d012      	beq.n	8002a86 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a60:	f7ff f900 	bl	8001c64 <HAL_GetTick>
 8002a64:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a68:	f7ff f8fc 	bl	8001c64 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b64      	cmp	r3, #100	; 0x64
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e268      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002a7a:	f7ff fc9e 	bl	80023ba <LL_RCC_HSE_IsReady>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0f1      	beq.n	8002a68 <HAL_RCC_OscConfig+0x244>
 8002a84:	e013      	b.n	8002aae <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a86:	f7ff f8ed 	bl	8001c64 <HAL_GetTick>
 8002a8a:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002a8c:	e008      	b.n	8002aa0 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a8e:	f7ff f8e9 	bl	8001c64 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	2b64      	cmp	r3, #100	; 0x64
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e255      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002aa0:	f7ff fc8b 	bl	80023ba <LL_RCC_HSE_IsReady>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1f1      	bne.n	8002a8e <HAL_RCC_OscConfig+0x26a>
 8002aaa:	e000      	b.n	8002aae <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aac:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d04b      	beq.n	8002b52 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	2b04      	cmp	r3, #4
 8002abe:	d005      	beq.n	8002acc <HAL_RCC_OscConfig+0x2a8>
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	2b0c      	cmp	r3, #12
 8002ac4:	d113      	bne.n	8002aee <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d110      	bne.n	8002aee <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002acc:	f7ff fca2 	bl	8002414 <LL_RCC_HSI_IsReady>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d005      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x2be>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e234      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff fca5 	bl	8002436 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002aec:	e031      	b.n	8002b52 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d019      	beq.n	8002b2a <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002af6:	f7ff fc71 	bl	80023dc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002afa:	f7ff f8b3 	bl	8001c64 <HAL_GetTick>
 8002afe:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002b00:	e008      	b.n	8002b14 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b02:	f7ff f8af 	bl	8001c64 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e21b      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002b14:	f7ff fc7e 	bl	8002414 <LL_RCC_HSI_IsReady>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d0f1      	beq.n	8002b02 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7ff fc87 	bl	8002436 <LL_RCC_HSI_SetCalibTrimming>
 8002b28:	e013      	b.n	8002b52 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b2a:	f7ff fc65 	bl	80023f8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2e:	f7ff f899 	bl	8001c64 <HAL_GetTick>
 8002b32:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002b34:	e008      	b.n	8002b48 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b36:	f7ff f895 	bl	8001c64 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e201      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002b48:	f7ff fc64 	bl	8002414 <LL_RCC_HSI_IsReady>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f1      	bne.n	8002b36 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0308 	and.w	r3, r3, #8
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d06e      	beq.n	8002c3c <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d056      	beq.n	8002c14 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 8002b66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b6e:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	69da      	ldr	r2, [r3, #28]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f003 0310 	and.w	r3, r3, #16
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d031      	beq.n	8002be2 <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d006      	beq.n	8002b96 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e1da      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d013      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 8002ba0:	f7ff fc7e 	bl	80024a0 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ba4:	f7ff f85e 	bl	8001c64 <HAL_GetTick>
 8002ba8:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bac:	f7ff f85a 	bl	8001c64 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b11      	cmp	r3, #17
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e1c6      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002bbe:	f7ff fc7f 	bl	80024c0 <LL_RCC_LSI_IsReady>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d1f1      	bne.n	8002bac <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002bc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bd0:	f023 0210 	bic.w	r2, r3, #16
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	69db      	ldr	r3, [r3, #28]
 8002bd8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002be2:	f7ff fc4d 	bl	8002480 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be6:	f7ff f83d 	bl	8001c64 <HAL_GetTick>
 8002bea:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002bec:	e008      	b.n	8002c00 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bee:	f7ff f839 	bl	8001c64 <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	2b11      	cmp	r3, #17
 8002bfa:	d901      	bls.n	8002c00 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e1a5      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8002c00:	f7ff fc5e 	bl	80024c0 <LL_RCC_LSI_IsReady>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d0f1      	beq.n	8002bee <HAL_RCC_OscConfig+0x3ca>
 8002c0a:	e017      	b.n	8002c3c <HAL_RCC_OscConfig+0x418>
 8002c0c:	20000000 	.word	0x20000000
 8002c10:	20000004 	.word	0x20000004
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c14:	f7ff fc44 	bl	80024a0 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c18:	f7ff f824 	bl	8001c64 <HAL_GetTick>
 8002c1c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c20:	f7ff f820 	bl	8001c64 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b11      	cmp	r3, #17
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e18c      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 8002c32:	f7ff fc45 	bl	80024c0 <LL_RCC_LSI_IsReady>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1f1      	bne.n	8002c20 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 80d8 	beq.w	8002dfa <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002c4a:	f7ff fb5b 	bl	8002304 <LL_PWR_IsEnabledBkUpAccess>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d113      	bne.n	8002c7c <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002c54:	f7ff fb3c 	bl	80022d0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c58:	f7ff f804 	bl	8001c64 <HAL_GetTick>
 8002c5c:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c60:	f7ff f800 	bl	8001c64 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e16c      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002c72:	f7ff fb47 	bl	8002304 <LL_PWR_IsEnabledBkUpAccess>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f1      	beq.n	8002c60 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d07b      	beq.n	8002d7c <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	2b85      	cmp	r3, #133	; 0x85
 8002c8a:	d003      	beq.n	8002c94 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	2b05      	cmp	r3, #5
 8002c92:	d109      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002c94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ca0:	f043 0304 	orr.w	r3, r3, #4
 8002ca4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca8:	f7fe ffdc 	bl	8001c64 <HAL_GetTick>
 8002cac:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002cae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cb6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cba:	f043 0301 	orr.w	r3, r3, #1
 8002cbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002cc2:	e00a      	b.n	8002cda <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc4:	f7fe ffce 	bl	8001c64 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e138      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002cda:	f7ff fbc0 	bl	800245e <LL_RCC_LSE_IsReady>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d0ef      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	2b81      	cmp	r3, #129	; 0x81
 8002cea:	d003      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	2b85      	cmp	r3, #133	; 0x85
 8002cf2:	d121      	bne.n	8002d38 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf4:	f7fe ffb6 	bl	8001c64 <HAL_GetTick>
 8002cf8:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002cfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002d0e:	e00a      	b.n	8002d26 <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d10:	f7fe ffa8 	bl	8001c64 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e112      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002d26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d0ec      	beq.n	8002d10 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002d36:	e060      	b.n	8002dfa <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d38:	f7fe ff94 	bl	8001c64 <HAL_GetTick>
 8002d3c:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002d3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d46:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d52:	e00a      	b.n	8002d6a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d54:	f7fe ff86 	bl	8001c64 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e0f0      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1ec      	bne.n	8002d54 <HAL_RCC_OscConfig+0x530>
 8002d7a:	e03e      	b.n	8002dfa <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d7c:	f7fe ff72 	bl	8001c64 <HAL_GetTick>
 8002d80:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d8a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d96:	e00a      	b.n	8002dae <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d98:	f7fe ff64 	bl	8001c64 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e0ce      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002dae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002db6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d1ec      	bne.n	8002d98 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dbe:	f7fe ff51 	bl	8001c64 <HAL_GetTick>
 8002dc2:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002dc4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dcc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002dd0:	f023 0301 	bic.w	r3, r3, #1
 8002dd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002dd8:	e00a      	b.n	8002df0 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dda:	f7fe ff43 	bl	8001c64 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d901      	bls.n	8002df0 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e0ad      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002df0:	f7ff fb35 	bl	800245e <LL_RCC_LSE_IsReady>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1ef      	bne.n	8002dda <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	f000 80a3 	beq.w	8002f4a <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	2b0c      	cmp	r3, #12
 8002e08:	d076      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d14b      	bne.n	8002eaa <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e12:	f7ff fc76 	bl	8002702 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e16:	f7fe ff25 	bl	8001c64 <HAL_GetTick>
 8002e1a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1e:	f7fe ff21 	bl	8001c64 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b0a      	cmp	r3, #10
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e08d      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002e30:	f7ff fc75 	bl	800271e <LL_RCC_PLL_IsReady>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1f1      	bne.n	8002e1e <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e3e:	68da      	ldr	r2, [r3, #12]
 8002e40:	4b44      	ldr	r3, [pc, #272]	; (8002f54 <HAL_RCC_OscConfig+0x730>)
 8002e42:	4013      	ands	r3, r2
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e4c:	4311      	orrs	r1, r2
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e52:	0212      	lsls	r2, r2, #8
 8002e54:	4311      	orrs	r1, r2
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002e5a:	4311      	orrs	r1, r2
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e60:	4311      	orrs	r1, r2
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002e66:	430a      	orrs	r2, r1
 8002e68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e70:	f7ff fc39 	bl	80026e6 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002e7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e82:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e84:	f7fe feee 	bl	8001c64 <HAL_GetTick>
 8002e88:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e8c:	f7fe feea 	bl	8001c64 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b0a      	cmp	r3, #10
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e056      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8002e9e:	f7ff fc3e 	bl	800271e <LL_RCC_PLL_IsReady>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0f1      	beq.n	8002e8c <HAL_RCC_OscConfig+0x668>
 8002ea8:	e04f      	b.n	8002f4a <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eaa:	f7ff fc2a 	bl	8002702 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8002eae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002eb8:	f023 0303 	bic.w	r3, r3, #3
 8002ebc:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8002ebe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ec8:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8002ecc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ed0:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed2:	f7fe fec7 	bl	8001c64 <HAL_GetTick>
 8002ed6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002ed8:	e008      	b.n	8002eec <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eda:	f7fe fec3 	bl	8001c64 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b0a      	cmp	r3, #10
 8002ee6:	d901      	bls.n	8002eec <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e02f      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002eec:	f7ff fc17 	bl	800271e <LL_RCC_PLL_IsReady>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f1      	bne.n	8002eda <HAL_RCC_OscConfig+0x6b6>
 8002ef6:	e028      	b.n	8002f4a <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d101      	bne.n	8002f04 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e023      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	f003 0203 	and.w	r2, r3, #3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d115      	bne.n	8002f46 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d10e      	bne.n	8002f46 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f32:	021b      	lsls	r3, r3, #8
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d106      	bne.n	8002f46 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d001      	beq.n	8002f4a <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e000      	b.n	8002f4c <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3720      	adds	r7, #32
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	11c1808c 	.word	0x11c1808c

08002f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e10f      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f6c:	4b89      	ldr	r3, [pc, #548]	; (8003194 <HAL_RCC_ClockConfig+0x23c>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0307 	and.w	r3, r3, #7
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d91b      	bls.n	8002fb2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f7a:	4b86      	ldr	r3, [pc, #536]	; (8003194 <HAL_RCC_ClockConfig+0x23c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f023 0207 	bic.w	r2, r3, #7
 8002f82:	4984      	ldr	r1, [pc, #528]	; (8003194 <HAL_RCC_ClockConfig+0x23c>)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f8a:	f7fe fe6b 	bl	8001c64 <HAL_GetTick>
 8002f8e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f90:	e008      	b.n	8002fa4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002f92:	f7fe fe67 	bl	8001c64 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e0f3      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fa4:	4b7b      	ldr	r3, [pc, #492]	; (8003194 <HAL_RCC_ClockConfig+0x23c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d1ef      	bne.n	8002f92 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d016      	beq.n	8002fec <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7ff fb12 	bl	80025ec <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002fc8:	f7fe fe4c 	bl	8001c64 <HAL_GetTick>
 8002fcc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002fd0:	f7fe fe48 	bl	8001c64 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e0d4      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002fe2:	f7ff fbda 	bl	800279a <LL_RCC_IsActiveFlag_HPRE>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0f1      	beq.n	8002fd0 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d016      	beq.n	8003026 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff fb08 	bl	8002612 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003002:	f7fe fe2f 	bl	8001c64 <HAL_GetTick>
 8003006:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003008:	e008      	b.n	800301c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800300a:	f7fe fe2b 	bl	8001c64 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e0b7      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800301c:	f7ff fbce 	bl	80027bc <LL_RCC_IsActiveFlag_SHDHPRE>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d0f1      	beq.n	800300a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0304 	and.w	r3, r3, #4
 800302e:	2b00      	cmp	r3, #0
 8003030:	d016      	beq.n	8003060 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	4618      	mov	r0, r3
 8003038:	f7ff fb01 	bl	800263e <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800303c:	f7fe fe12 	bl	8001c64 <HAL_GetTick>
 8003040:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003042:	e008      	b.n	8003056 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003044:	f7fe fe0e 	bl	8001c64 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e09a      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003056:	f7ff fbc3 	bl	80027e0 <LL_RCC_IsActiveFlag_PPRE1>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d0f1      	beq.n	8003044 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0308 	and.w	r3, r3, #8
 8003068:	2b00      	cmp	r3, #0
 800306a:	d017      	beq.n	800309c <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	00db      	lsls	r3, r3, #3
 8003072:	4618      	mov	r0, r3
 8003074:	f7ff faf6 	bl	8002664 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003078:	f7fe fdf4 	bl	8001c64 <HAL_GetTick>
 800307c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800307e:	e008      	b.n	8003092 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003080:	f7fe fdf0 	bl	8001c64 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e07c      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003092:	f7ff fbb6 	bl	8002802 <LL_RCC_IsActiveFlag_PPRE2>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d0f1      	beq.n	8003080 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d043      	beq.n	8003130 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d106      	bne.n	80030be <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80030b0:	f7ff f983 	bl	80023ba <LL_RCC_HSE_IsReady>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d11e      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e066      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2b03      	cmp	r3, #3
 80030c4:	d106      	bne.n	80030d4 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80030c6:	f7ff fb2a 	bl	800271e <LL_RCC_PLL_IsReady>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d113      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e05b      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d106      	bne.n	80030ea <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80030dc:	f7ff fa1d 	bl	800251a <LL_RCC_MSI_IsReady>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d108      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e050      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80030ea:	f7ff f993 	bl	8002414 <LL_RCC_HSI_IsReady>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e049      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff fa57 	bl	80025b0 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003102:	f7fe fdaf 	bl	8001c64 <HAL_GetTick>
 8003106:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003108:	e00a      	b.n	8003120 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800310a:	f7fe fdab 	bl	8001c64 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	f241 3288 	movw	r2, #5000	; 0x1388
 8003118:	4293      	cmp	r3, r2
 800311a:	d901      	bls.n	8003120 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e035      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003120:	f7ff fa59 	bl	80025d6 <LL_RCC_GetSysClkSource>
 8003124:	4602      	mov	r2, r0
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	429a      	cmp	r2, r3
 800312e:	d1ec      	bne.n	800310a <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003130:	4b18      	ldr	r3, [pc, #96]	; (8003194 <HAL_RCC_ClockConfig+0x23c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0307 	and.w	r3, r3, #7
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	429a      	cmp	r2, r3
 800313c:	d21b      	bcs.n	8003176 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800313e:	4b15      	ldr	r3, [pc, #84]	; (8003194 <HAL_RCC_ClockConfig+0x23c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f023 0207 	bic.w	r2, r3, #7
 8003146:	4913      	ldr	r1, [pc, #76]	; (8003194 <HAL_RCC_ClockConfig+0x23c>)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	4313      	orrs	r3, r2
 800314c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800314e:	f7fe fd89 	bl	8001c64 <HAL_GetTick>
 8003152:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003154:	e008      	b.n	8003168 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003156:	f7fe fd85 	bl	8001c64 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d901      	bls.n	8003168 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e011      	b.n	800318c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003168:	4b0a      	ldr	r3, [pc, #40]	; (8003194 <HAL_RCC_ClockConfig+0x23c>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	429a      	cmp	r2, r3
 8003174:	d1ef      	bne.n	8003156 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003176:	f000 f8b3 	bl	80032e0 <HAL_RCC_GetHCLKFreq>
 800317a:	4603      	mov	r3, r0
 800317c:	4a06      	ldr	r2, [pc, #24]	; (8003198 <HAL_RCC_ClockConfig+0x240>)
 800317e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003180:	4b06      	ldr	r3, [pc, #24]	; (800319c <HAL_RCC_ClockConfig+0x244>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4618      	mov	r0, r3
 8003186:	f7fe fd21 	bl	8001bcc <HAL_InitTick>
 800318a:	4603      	mov	r3, r0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	58004000 	.word	0x58004000
 8003198:	20000000 	.word	0x20000000
 800319c:	20000004 	.word	0x20000004

080031a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031a0:	b590      	push	{r4, r7, lr}
 80031a2:	b087      	sub	sp, #28
 80031a4:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80031a6:	2300      	movs	r3, #0
 80031a8:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031ae:	f7ff fa12 	bl	80025d6 <LL_RCC_GetSysClkSource>
 80031b2:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031b4:	f7ff fae6 	bl	8002784 <LL_RCC_PLL_GetMainSource>
 80031b8:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d005      	beq.n	80031cc <HAL_RCC_GetSysClockFreq+0x2c>
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	2b0c      	cmp	r3, #12
 80031c4:	d139      	bne.n	800323a <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d136      	bne.n	800323a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80031cc:	f7ff f9b5 	bl	800253a <LL_RCC_MSI_IsEnabledRangeSelect>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d115      	bne.n	8003202 <HAL_RCC_GetSysClockFreq+0x62>
 80031d6:	f7ff f9b0 	bl	800253a <LL_RCC_MSI_IsEnabledRangeSelect>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d106      	bne.n	80031ee <HAL_RCC_GetSysClockFreq+0x4e>
 80031e0:	f7ff f9bb 	bl	800255a <LL_RCC_MSI_GetRange>
 80031e4:	4603      	mov	r3, r0
 80031e6:	0a1b      	lsrs	r3, r3, #8
 80031e8:	f003 030f 	and.w	r3, r3, #15
 80031ec:	e005      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0x5a>
 80031ee:	f7ff f9bf 	bl	8002570 <LL_RCC_MSI_GetRangeAfterStandby>
 80031f2:	4603      	mov	r3, r0
 80031f4:	0a1b      	lsrs	r3, r3, #8
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	4a36      	ldr	r2, [pc, #216]	; (80032d4 <HAL_RCC_GetSysClockFreq+0x134>)
 80031fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003200:	e014      	b.n	800322c <HAL_RCC_GetSysClockFreq+0x8c>
 8003202:	f7ff f99a 	bl	800253a <LL_RCC_MSI_IsEnabledRangeSelect>
 8003206:	4603      	mov	r3, r0
 8003208:	2b01      	cmp	r3, #1
 800320a:	d106      	bne.n	800321a <HAL_RCC_GetSysClockFreq+0x7a>
 800320c:	f7ff f9a5 	bl	800255a <LL_RCC_MSI_GetRange>
 8003210:	4603      	mov	r3, r0
 8003212:	091b      	lsrs	r3, r3, #4
 8003214:	f003 030f 	and.w	r3, r3, #15
 8003218:	e005      	b.n	8003226 <HAL_RCC_GetSysClockFreq+0x86>
 800321a:	f7ff f9a9 	bl	8002570 <LL_RCC_MSI_GetRangeAfterStandby>
 800321e:	4603      	mov	r3, r0
 8003220:	091b      	lsrs	r3, r3, #4
 8003222:	f003 030f 	and.w	r3, r3, #15
 8003226:	4a2b      	ldr	r2, [pc, #172]	; (80032d4 <HAL_RCC_GetSysClockFreq+0x134>)
 8003228:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800322c:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d115      	bne.n	8003260 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003238:	e012      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	2b04      	cmp	r3, #4
 800323e:	d102      	bne.n	8003246 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003240:	4b25      	ldr	r3, [pc, #148]	; (80032d8 <HAL_RCC_GetSysClockFreq+0x138>)
 8003242:	617b      	str	r3, [r7, #20]
 8003244:	e00c      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	2b08      	cmp	r3, #8
 800324a:	d109      	bne.n	8003260 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800324c:	f7ff f888 	bl	8002360 <LL_RCC_HSE_IsEnabledDiv2>
 8003250:	4603      	mov	r3, r0
 8003252:	2b01      	cmp	r3, #1
 8003254:	d102      	bne.n	800325c <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003256:	4b20      	ldr	r3, [pc, #128]	; (80032d8 <HAL_RCC_GetSysClockFreq+0x138>)
 8003258:	617b      	str	r3, [r7, #20]
 800325a:	e001      	b.n	8003260 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800325c:	4b1f      	ldr	r3, [pc, #124]	; (80032dc <HAL_RCC_GetSysClockFreq+0x13c>)
 800325e:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003260:	f7ff f9b9 	bl	80025d6 <LL_RCC_GetSysClkSource>
 8003264:	4603      	mov	r3, r0
 8003266:	2b0c      	cmp	r3, #12
 8003268:	d12f      	bne.n	80032ca <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800326a:	f7ff fa8b 	bl	8002784 <LL_RCC_PLL_GetMainSource>
 800326e:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b02      	cmp	r3, #2
 8003274:	d003      	beq.n	800327e <HAL_RCC_GetSysClockFreq+0xde>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2b03      	cmp	r3, #3
 800327a:	d003      	beq.n	8003284 <HAL_RCC_GetSysClockFreq+0xe4>
 800327c:	e00d      	b.n	800329a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800327e:	4b16      	ldr	r3, [pc, #88]	; (80032d8 <HAL_RCC_GetSysClockFreq+0x138>)
 8003280:	60fb      	str	r3, [r7, #12]
        break;
 8003282:	e00d      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003284:	f7ff f86c 	bl	8002360 <LL_RCC_HSE_IsEnabledDiv2>
 8003288:	4603      	mov	r3, r0
 800328a:	2b01      	cmp	r3, #1
 800328c:	d102      	bne.n	8003294 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800328e:	4b12      	ldr	r3, [pc, #72]	; (80032d8 <HAL_RCC_GetSysClockFreq+0x138>)
 8003290:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003292:	e005      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8003294:	4b11      	ldr	r3, [pc, #68]	; (80032dc <HAL_RCC_GetSysClockFreq+0x13c>)
 8003296:	60fb      	str	r3, [r7, #12]
        break;
 8003298:	e002      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	60fb      	str	r3, [r7, #12]
        break;
 800329e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80032a0:	f7ff fa4e 	bl	8002740 <LL_RCC_PLL_GetN>
 80032a4:	4602      	mov	r2, r0
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	fb03 f402 	mul.w	r4, r3, r2
 80032ac:	f7ff fa5f 	bl	800276e <LL_RCC_PLL_GetDivider>
 80032b0:	4603      	mov	r3, r0
 80032b2:	091b      	lsrs	r3, r3, #4
 80032b4:	3301      	adds	r3, #1
 80032b6:	fbb4 f4f3 	udiv	r4, r4, r3
 80032ba:	f7ff fa4d 	bl	8002758 <LL_RCC_PLL_GetR>
 80032be:	4603      	mov	r3, r0
 80032c0:	0f5b      	lsrs	r3, r3, #29
 80032c2:	3301      	adds	r3, #1
 80032c4:	fbb4 f3f3 	udiv	r3, r4, r3
 80032c8:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80032ca:	697b      	ldr	r3, [r7, #20]
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	371c      	adds	r7, #28
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd90      	pop	{r4, r7, pc}
 80032d4:	0800bf08 	.word	0x0800bf08
 80032d8:	00f42400 	.word	0x00f42400
 80032dc:	01e84800 	.word	0x01e84800

080032e0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032e0:	b598      	push	{r3, r4, r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80032e4:	f7ff ff5c 	bl	80031a0 <HAL_RCC_GetSysClockFreq>
 80032e8:	4604      	mov	r4, r0
 80032ea:	f7ff f9ce 	bl	800268a <LL_RCC_GetAHBPrescaler>
 80032ee:	4603      	mov	r3, r0
 80032f0:	091b      	lsrs	r3, r3, #4
 80032f2:	f003 030f 	and.w	r3, r3, #15
 80032f6:	4a03      	ldr	r2, [pc, #12]	; (8003304 <HAL_RCC_GetHCLKFreq+0x24>)
 80032f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032fc:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003300:	4618      	mov	r0, r3
 8003302:	bd98      	pop	{r3, r4, r7, pc}
 8003304:	0800bea8 	.word	0x0800bea8

08003308 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003308:	b598      	push	{r3, r4, r7, lr}
 800330a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800330c:	f7ff ffe8 	bl	80032e0 <HAL_RCC_GetHCLKFreq>
 8003310:	4604      	mov	r4, r0
 8003312:	f7ff f9d2 	bl	80026ba <LL_RCC_GetAPB1Prescaler>
 8003316:	4603      	mov	r3, r0
 8003318:	0a1b      	lsrs	r3, r3, #8
 800331a:	4a03      	ldr	r2, [pc, #12]	; (8003328 <HAL_RCC_GetPCLK1Freq+0x20>)
 800331c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003320:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003324:	4618      	mov	r0, r3
 8003326:	bd98      	pop	{r3, r4, r7, pc}
 8003328:	0800bee8 	.word	0x0800bee8

0800332c <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800332c:	b598      	push	{r3, r4, r7, lr}
 800332e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003330:	f7ff ffd6 	bl	80032e0 <HAL_RCC_GetHCLKFreq>
 8003334:	4604      	mov	r4, r0
 8003336:	f7ff f9cb 	bl	80026d0 <LL_RCC_GetAPB2Prescaler>
 800333a:	4603      	mov	r3, r0
 800333c:	0adb      	lsrs	r3, r3, #11
 800333e:	4a03      	ldr	r2, [pc, #12]	; (800334c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003344:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003348:	4618      	mov	r0, r3
 800334a:	bd98      	pop	{r3, r4, r7, pc}
 800334c:	0800bee8 	.word	0x0800bee8

08003350 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003350:	b590      	push	{r4, r7, lr}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	091b      	lsrs	r3, r3, #4
 800335c:	f003 030f 	and.w	r3, r3, #15
 8003360:	4a10      	ldr	r2, [pc, #64]	; (80033a4 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8003362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003366:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003368:	f7ff f99a 	bl	80026a0 <LL_RCC_GetAHB3Prescaler>
 800336c:	4603      	mov	r3, r0
 800336e:	091b      	lsrs	r3, r3, #4
 8003370:	f003 030f 	and.w	r3, r3, #15
 8003374:	4a0c      	ldr	r2, [pc, #48]	; (80033a8 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003376:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003380:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4a09      	ldr	r2, [pc, #36]	; (80033ac <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8003386:	fba2 2303 	umull	r2, r3, r2, r3
 800338a:	0c9c      	lsrs	r4, r3, #18
 800338c:	f7fe ffae 	bl	80022ec <HAL_PWREx_GetVoltageRange>
 8003390:	4603      	mov	r3, r0
 8003392:	4619      	mov	r1, r3
 8003394:	4620      	mov	r0, r4
 8003396:	f000 f80b 	bl	80033b0 <RCC_SetFlashLatency>
 800339a:	4603      	mov	r3, r0
}
 800339c:	4618      	mov	r0, r3
 800339e:	3714      	adds	r7, #20
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd90      	pop	{r4, r7, pc}
 80033a4:	0800bf08 	.word	0x0800bf08
 80033a8:	0800bea8 	.word	0x0800bea8
 80033ac:	431bde83 	.word	0x431bde83

080033b0 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b08e      	sub	sp, #56	; 0x38
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80033ba:	4a3c      	ldr	r2, [pc, #240]	; (80034ac <RCC_SetFlashLatency+0xfc>)
 80033bc:	f107 0320 	add.w	r3, r7, #32
 80033c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033c4:	6018      	str	r0, [r3, #0]
 80033c6:	3304      	adds	r3, #4
 80033c8:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80033ca:	4a39      	ldr	r2, [pc, #228]	; (80034b0 <RCC_SetFlashLatency+0x100>)
 80033cc:	f107 0318 	add.w	r3, r7, #24
 80033d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033d4:	6018      	str	r0, [r3, #0]
 80033d6:	3304      	adds	r3, #4
 80033d8:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80033da:	4a36      	ldr	r2, [pc, #216]	; (80034b4 <RCC_SetFlashLatency+0x104>)
 80033dc:	f107 030c 	add.w	r3, r7, #12
 80033e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80033e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80033e6:	2300      	movs	r3, #0
 80033e8:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033f0:	d11d      	bne.n	800342e <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80033f2:	2300      	movs	r3, #0
 80033f4:	633b      	str	r3, [r7, #48]	; 0x30
 80033f6:	e016      	b.n	8003426 <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80033f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003400:	4413      	add	r3, r2
 8003402:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003406:	461a      	mov	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4293      	cmp	r3, r2
 800340c:	d808      	bhi.n	8003420 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800340e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003416:	4413      	add	r3, r2
 8003418:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800341c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800341e:	e023      	b.n	8003468 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003422:	3301      	adds	r3, #1
 8003424:	633b      	str	r3, [r7, #48]	; 0x30
 8003426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003428:	2b02      	cmp	r3, #2
 800342a:	d9e5      	bls.n	80033f8 <RCC_SetFlashLatency+0x48>
 800342c:	e01c      	b.n	8003468 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800342e:	2300      	movs	r3, #0
 8003430:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003432:	e016      	b.n	8003462 <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800343c:	4413      	add	r3, r2
 800343e:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003442:	461a      	mov	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4293      	cmp	r3, r2
 8003448:	d808      	bhi.n	800345c <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800344a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003452:	4413      	add	r3, r2
 8003454:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003458:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800345a:	e005      	b.n	8003468 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800345c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800345e:	3301      	adds	r3, #1
 8003460:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003464:	2b02      	cmp	r3, #2
 8003466:	d9e5      	bls.n	8003434 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003468:	4b13      	ldr	r3, [pc, #76]	; (80034b8 <RCC_SetFlashLatency+0x108>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f023 0207 	bic.w	r2, r3, #7
 8003470:	4911      	ldr	r1, [pc, #68]	; (80034b8 <RCC_SetFlashLatency+0x108>)
 8003472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003474:	4313      	orrs	r3, r2
 8003476:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003478:	f7fe fbf4 	bl	8001c64 <HAL_GetTick>
 800347c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800347e:	e008      	b.n	8003492 <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003480:	f7fe fbf0 	bl	8001c64 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d901      	bls.n	8003492 <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e007      	b.n	80034a2 <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003492:	4b09      	ldr	r3, [pc, #36]	; (80034b8 <RCC_SetFlashLatency+0x108>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0307 	and.w	r3, r3, #7
 800349a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800349c:	429a      	cmp	r2, r3
 800349e:	d1ef      	bne.n	8003480 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3738      	adds	r7, #56	; 0x38
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	0800bbbc 	.word	0x0800bbbc
 80034b0:	0800bbc4 	.word	0x0800bbc4
 80034b4:	0800bbcc 	.word	0x0800bbcc
 80034b8:	58004000 	.word	0x58004000

080034bc <LL_RCC_LSE_IsReady>:
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80034c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034c8:	f003 0302 	and.w	r3, r3, #2
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d101      	bne.n	80034d4 <LL_RCC_LSE_IsReady+0x18>
 80034d0:	2301      	movs	r3, #1
 80034d2:	e000      	b.n	80034d6 <LL_RCC_LSE_IsReady+0x1a>
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	46bd      	mov	sp, r7
 80034da:	bc80      	pop	{r7}
 80034dc:	4770      	bx	lr

080034de <LL_RCC_SetUSARTClockSource>:
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80034e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034ea:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	0c1b      	lsrs	r3, r3, #16
 80034f2:	43db      	mvns	r3, r3
 80034f4:	401a      	ands	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034fe:	4313      	orrs	r3, r2
 8003500:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003504:	bf00      	nop
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	bc80      	pop	{r7}
 800350c:	4770      	bx	lr

0800350e <LL_RCC_SetI2SClockSource>:
{
 800350e:	b480      	push	{r7}
 8003510:	b083      	sub	sp, #12
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8003516:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800351a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800351e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003522:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4313      	orrs	r3, r2
 800352a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800352e:	bf00      	nop
 8003530:	370c      	adds	r7, #12
 8003532:	46bd      	mov	sp, r7
 8003534:	bc80      	pop	{r7}
 8003536:	4770      	bx	lr

08003538 <LL_RCC_SetLPUARTClockSource>:
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003540:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003548:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800354c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4313      	orrs	r3, r2
 8003554:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	bc80      	pop	{r7}
 8003560:	4770      	bx	lr

08003562 <LL_RCC_SetI2CClockSource>:
{
 8003562:	b480      	push	{r7}
 8003564:	b083      	sub	sp, #12
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800356a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800356e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	091b      	lsrs	r3, r3, #4
 8003576:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800357a:	43db      	mvns	r3, r3
 800357c:	401a      	ands	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	011b      	lsls	r3, r3, #4
 8003582:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003586:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800358a:	4313      	orrs	r3, r2
 800358c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr

0800359a <LL_RCC_SetLPTIMClockSource>:
{
 800359a:	b480      	push	{r7}
 800359c:	b083      	sub	sp, #12
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80035a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035a6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	0c1b      	lsrs	r3, r3, #16
 80035ae:	041b      	lsls	r3, r3, #16
 80035b0:	43db      	mvns	r3, r3
 80035b2:	401a      	ands	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	041b      	lsls	r3, r3, #16
 80035b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80035bc:	4313      	orrs	r3, r2
 80035be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr

080035cc <LL_RCC_SetRNGClockSource>:
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80035d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035dc:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80035e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bc80      	pop	{r7}
 80035f4:	4770      	bx	lr

080035f6 <LL_RCC_SetADCClockSource>:
{
 80035f6:	b480      	push	{r7}
 80035f8:	b083      	sub	sp, #12
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80035fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003606:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800360a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003616:	bf00      	nop
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	bc80      	pop	{r7}
 800361e:	4770      	bx	lr

08003620 <LL_RCC_SetRTCClockSource>:
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003628:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800362c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003630:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003634:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	4313      	orrs	r3, r2
 800363c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	bc80      	pop	{r7}
 8003648:	4770      	bx	lr

0800364a <LL_RCC_GetRTCClockSource>:
{
 800364a:	b480      	push	{r7}
 800364c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800364e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003656:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800365a:	4618      	mov	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr

08003662 <LL_RCC_ForceBackupDomainReset>:
{
 8003662:	b480      	push	{r7}
 8003664:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003666:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800366e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003672:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003676:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800367a:	bf00      	nop
 800367c:	46bd      	mov	sp, r7
 800367e:	bc80      	pop	{r7}
 8003680:	4770      	bx	lr

08003682 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003682:	b480      	push	{r7}
 8003684:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003686:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800368a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800368e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003692:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003696:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800369a:	bf00      	nop
 800369c:	46bd      	mov	sp, r7
 800369e:	bc80      	pop	{r7}
 80036a0:	4770      	bx	lr
	...

080036a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80036ac:	2300      	movs	r3, #0
 80036ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80036b0:	2300      	movs	r3, #0
 80036b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80036b4:	2300      	movs	r3, #0
 80036b6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d058      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80036c4:	f7fe fe04 	bl	80022d0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036c8:	f7fe facc 	bl	8001c64 <HAL_GetTick>
 80036cc:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80036ce:	e009      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036d0:	f7fe fac8 	bl	8001c64 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d902      	bls.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	74fb      	strb	r3, [r7, #19]
        break;
 80036e2:	e006      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80036e4:	4b7b      	ldr	r3, [pc, #492]	; (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036f0:	d1ee      	bne.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80036f2:	7cfb      	ldrb	r3, [r7, #19]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d13c      	bne.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80036f8:	f7ff ffa7 	bl	800364a <LL_RCC_GetRTCClockSource>
 80036fc:	4602      	mov	r2, r0
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003702:	429a      	cmp	r2, r3
 8003704:	d00f      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003706:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800370a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800370e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003712:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003714:	f7ff ffa5 	bl	8003662 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003718:	f7ff ffb3 	bl	8003682 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800371c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d014      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003730:	f7fe fa98 	bl	8001c64 <HAL_GetTick>
 8003734:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8003736:	e00b      	b.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003738:	f7fe fa94 	bl	8001c64 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	f241 3288 	movw	r2, #5000	; 0x1388
 8003746:	4293      	cmp	r3, r2
 8003748:	d902      	bls.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	74fb      	strb	r3, [r7, #19]
            break;
 800374e:	e004      	b.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8003750:	f7ff feb4 	bl	80034bc <LL_RCC_LSE_IsReady>
 8003754:	4603      	mov	r3, r0
 8003756:	2b01      	cmp	r3, #1
 8003758:	d1ee      	bne.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800375a:	7cfb      	ldrb	r3, [r7, #19]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d105      	bne.n	800376c <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff ff5b 	bl	8003620 <LL_RCC_SetRTCClockSource>
 800376a:	e004      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800376c:	7cfb      	ldrb	r3, [r7, #19]
 800376e:	74bb      	strb	r3, [r7, #18]
 8003770:	e001      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003772:	7cfb      	ldrb	r3, [r7, #19]
 8003774:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d004      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff fea9 	bl	80034de <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	2b00      	cmp	r3, #0
 8003796:	d004      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	4618      	mov	r0, r3
 800379e:	f7ff fe9e 	bl	80034de <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d004      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7ff fec0 	bl	8003538 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d004      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff fee6 	bl	800359a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d004      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037de:	4618      	mov	r0, r3
 80037e0:	f7ff fedb 	bl	800359a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d004      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7ff fed0 	bl	800359a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003802:	2b00      	cmp	r3, #0
 8003804:	d004      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff fea9 	bl	8003562 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003818:	2b00      	cmp	r3, #0
 800381a:	d004      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff fe9e 	bl	8003562 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800382e:	2b00      	cmp	r3, #0
 8003830:	d004      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	69db      	ldr	r3, [r3, #28]
 8003836:	4618      	mov	r0, r3
 8003838:	f7ff fe93 	bl	8003562 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0310 	and.w	r3, r3, #16
 8003844:	2b00      	cmp	r3, #0
 8003846:	d011      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff fe5e 	bl	800350e <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800385a:	d107      	bne.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800385c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003866:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800386a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d010      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff fea5 	bl	80035cc <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003886:	2b00      	cmp	r3, #0
 8003888:	d107      	bne.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800388a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003894:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003898:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d011      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff fea3 	bl	80035f6 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038b8:	d107      	bne.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80038ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80038c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c8:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80038ca:	7cbb      	ldrb	r3, [r7, #18]
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3718      	adds	r7, #24
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	58000400 	.word	0x58000400

080038d8 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80038e0:	4b06      	ldr	r3, [pc, #24]	; (80038fc <LL_PWR_SetRadioBusyTrigger+0x24>)
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80038e8:	4904      	ldr	r1, [pc, #16]	; (80038fc <LL_PWR_SetRadioBusyTrigger+0x24>)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	608b      	str	r3, [r1, #8]
}
 80038f0:	bf00      	nop
 80038f2:	370c      	adds	r7, #12
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bc80      	pop	{r7}
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	58000400 	.word	0x58000400

08003900 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003904:	4b05      	ldr	r3, [pc, #20]	; (800391c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800390a:	4a04      	ldr	r2, [pc, #16]	; (800391c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800390c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003910:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003914:	bf00      	nop
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr
 800391c:	58000400 	.word	0x58000400

08003920 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003924:	4b05      	ldr	r3, [pc, #20]	; (800393c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8003926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800392a:	4a04      	ldr	r2, [pc, #16]	; (800393c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800392c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003930:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003934:	bf00      	nop
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr
 800393c:	58000400 	.word	0x58000400

08003940 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8003944:	4b03      	ldr	r3, [pc, #12]	; (8003954 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8003946:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800394a:	619a      	str	r2, [r3, #24]
}
 800394c:	bf00      	nop
 800394e:	46bd      	mov	sp, r7
 8003950:	bc80      	pop	{r7}
 8003952:	4770      	bx	lr
 8003954:	58000400 	.word	0x58000400

08003958 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8003958:	b480      	push	{r7}
 800395a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 800395c:	4b06      	ldr	r3, [pc, #24]	; (8003978 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b02      	cmp	r3, #2
 8003966:	d101      	bne.n	800396c <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8003968:	2301      	movs	r3, #1
 800396a:	e000      	b.n	800396e <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	58000400 	.word	0x58000400

0800397c <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8003980:	4b06      	ldr	r3, [pc, #24]	; (800399c <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	f003 0304 	and.w	r3, r3, #4
 8003988:	2b04      	cmp	r3, #4
 800398a:	d101      	bne.n	8003990 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 800398c:	2301      	movs	r3, #1
 800398e:	e000      	b.n	8003992 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	46bd      	mov	sp, r7
 8003996:	bc80      	pop	{r7}
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	58000400 	.word	0x58000400

080039a0 <LL_RCC_RF_DisableReset>:
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80039a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039b0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80039b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80039b8:	bf00      	nop
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bc80      	pop	{r7}
 80039be:	4770      	bx	lr

080039c0 <LL_RCC_IsRFUnderReset>:
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80039c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039d4:	d101      	bne.n	80039da <LL_RCC_IsRFUnderReset+0x1a>
 80039d6:	2301      	movs	r3, #1
 80039d8:	e000      	b.n	80039dc <LL_RCC_IsRFUnderReset+0x1c>
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	bc80      	pop	{r7}
 80039e2:	4770      	bx	lr

080039e4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80039ec:	4b06      	ldr	r3, [pc, #24]	; (8003a08 <LL_EXTI_EnableIT_32_63+0x24>)
 80039ee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80039f2:	4905      	ldr	r1, [pc, #20]	; (8003a08 <LL_EXTI_EnableIT_32_63+0x24>)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	58000800 	.word	0x58000800

08003a0c <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d103      	bne.n	8003a22 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	73fb      	strb	r3, [r7, #15]
    return status;
 8003a1e:	7bfb      	ldrb	r3, [r7, #15]
 8003a20:	e04b      	b.n	8003aba <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	799b      	ldrb	r3, [r3, #6]
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d105      	bne.n	8003a3c <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f7fd fd5e 	bl	80014f8 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2202      	movs	r2, #2
 8003a40:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8003a42:	f7ff ffad 	bl	80039a0 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003a46:	4b1f      	ldr	r3, [pc, #124]	; (8003ac4 <HAL_SUBGHZ_Init+0xb8>)
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	1a9b      	subs	r3, r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	0cdb      	lsrs	r3, r3, #19
 8003a54:	2264      	movs	r2, #100	; 0x64
 8003a56:	fb02 f303 	mul.w	r3, r2, r3
 8003a5a:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d105      	bne.n	8003a6e <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	609a      	str	r2, [r3, #8]
      break;
 8003a6c:	e007      	b.n	8003a7e <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	3b01      	subs	r3, #1
 8003a72:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8003a74:	f7ff ffa4 	bl	80039c0 <LL_RCC_IsRFUnderReset>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1ee      	bne.n	8003a5c <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8003a7e:	f7ff ff3f 	bl	8003900 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8003a82:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003a86:	f7ff ffad 	bl	80039e4 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8003a8a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003a8e:	f7ff ff23 	bl	80038d8 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8003a92:	f7ff ff55 	bl	8003940 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8003a96:	7bfb      	ldrb	r3, [r7, #15]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d10a      	bne.n	8003ab2 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 fab3 	bl	800400c <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	719a      	strb	r2, [r3, #6]

  return status;
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	20000000 	.word	0x20000000

08003ac8 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	607a      	str	r2, [r7, #4]
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	817b      	strh	r3, [r7, #10]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	799b      	ldrb	r3, [r3, #6]
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d14a      	bne.n	8003b7c <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	795b      	ldrb	r3, [r3, #5]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d101      	bne.n	8003af2 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8003aee:	2302      	movs	r3, #2
 8003af0:	e045      	b.n	8003b7e <HAL_SUBGHZ_WriteRegisters+0xb6>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2201      	movs	r2, #1
 8003af6:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2202      	movs	r2, #2
 8003afc:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f000 fb52 	bl	80041a8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003b04:	f7ff ff0c 	bl	8003920 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8003b08:	210d      	movs	r1, #13
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 fa9e 	bl	800404c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8003b10:	897b      	ldrh	r3, [r7, #10]
 8003b12:	0a1b      	lsrs	r3, r3, #8
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	4619      	mov	r1, r3
 8003b1a:	68f8      	ldr	r0, [r7, #12]
 8003b1c:	f000 fa96 	bl	800404c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003b20:	897b      	ldrh	r3, [r7, #10]
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	4619      	mov	r1, r3
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 fa90 	bl	800404c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	82bb      	strh	r3, [r7, #20]
 8003b30:	e00a      	b.n	8003b48 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003b32:	8abb      	ldrh	r3, [r7, #20]
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	4413      	add	r3, r2
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f000 fa85 	bl	800404c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003b42:	8abb      	ldrh	r3, [r7, #20]
 8003b44:	3301      	adds	r3, #1
 8003b46:	82bb      	strh	r3, [r7, #20]
 8003b48:	8aba      	ldrh	r2, [r7, #20]
 8003b4a:	893b      	ldrh	r3, [r7, #8]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d3f0      	bcc.n	8003b32 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003b50:	f7ff fed6 	bl	8003900 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f000 fb4b 	bl	80041f0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d002      	beq.n	8003b68 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	75fb      	strb	r3, [r7, #23]
 8003b66:	e001      	b.n	8003b6c <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2200      	movs	r2, #0
 8003b76:	715a      	strb	r2, [r3, #5]

    return status;
 8003b78:	7dfb      	ldrb	r3, [r7, #23]
 8003b7a:	e000      	b.n	8003b7e <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8003b7c:	2302      	movs	r3, #2
  }
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3718      	adds	r7, #24
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b088      	sub	sp, #32
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	60f8      	str	r0, [r7, #12]
 8003b8e:	607a      	str	r2, [r7, #4]
 8003b90:	461a      	mov	r2, r3
 8003b92:	460b      	mov	r3, r1
 8003b94:	817b      	strh	r3, [r7, #10]
 8003b96:	4613      	mov	r3, r2
 8003b98:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	799b      	ldrb	r3, [r3, #6]
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d14a      	bne.n	8003c3e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	795b      	ldrb	r3, [r3, #5]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d101      	bne.n	8003bb4 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	e045      	b.n	8003c40 <HAL_SUBGHZ_ReadRegisters+0xba>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 faf4 	bl	80041a8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003bc0:	f7ff feae 	bl	8003920 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8003bc4:	211d      	movs	r1, #29
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 fa40 	bl	800404c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8003bcc:	897b      	ldrh	r3, [r7, #10]
 8003bce:	0a1b      	lsrs	r3, r3, #8
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fa38 	bl	800404c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003bdc:	897b      	ldrh	r3, [r7, #10]
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	4619      	mov	r1, r3
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 fa32 	bl	800404c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8003be8:	2100      	movs	r1, #0
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f000 fa2e 	bl	800404c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	82fb      	strh	r3, [r7, #22]
 8003bf4:	e009      	b.n	8003c0a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003bf6:	69b9      	ldr	r1, [r7, #24]
 8003bf8:	68f8      	ldr	r0, [r7, #12]
 8003bfa:	f000 fa7d 	bl	80040f8 <SUBGHZSPI_Receive>
      pData++;
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	3301      	adds	r3, #1
 8003c02:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8003c04:	8afb      	ldrh	r3, [r7, #22]
 8003c06:	3301      	adds	r3, #1
 8003c08:	82fb      	strh	r3, [r7, #22]
 8003c0a:	8afa      	ldrh	r2, [r7, #22]
 8003c0c:	893b      	ldrh	r3, [r7, #8]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d3f1      	bcc.n	8003bf6 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003c12:	f7ff fe75 	bl	8003900 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f000 faea 	bl	80041f0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	77fb      	strb	r3, [r7, #31]
 8003c28:	e001      	b.n	8003c2e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2201      	movs	r2, #1
 8003c32:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	715a      	strb	r2, [r3, #5]

    return status;
 8003c3a:	7ffb      	ldrb	r3, [r7, #31]
 8003c3c:	e000      	b.n	8003c40 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8003c3e:	2302      	movs	r3, #2
  }
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3720      	adds	r7, #32
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	607a      	str	r2, [r7, #4]
 8003c52:	461a      	mov	r2, r3
 8003c54:	460b      	mov	r3, r1
 8003c56:	72fb      	strb	r3, [r7, #11]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	799b      	ldrb	r3, [r3, #6]
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d14a      	bne.n	8003cfc <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	795b      	ldrb	r3, [r3, #5]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d101      	bne.n	8003c72 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	e045      	b.n	8003cfe <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2201      	movs	r2, #1
 8003c76:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 fa95 	bl	80041a8 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8003c7e:	7afb      	ldrb	r3, [r7, #11]
 8003c80:	2b84      	cmp	r3, #132	; 0x84
 8003c82:	d002      	beq.n	8003c8a <HAL_SUBGHZ_ExecSetCmd+0x42>
 8003c84:	7afb      	ldrb	r3, [r7, #11]
 8003c86:	2b94      	cmp	r3, #148	; 0x94
 8003c88:	d103      	bne.n	8003c92 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	711a      	strb	r2, [r3, #4]
 8003c90:	e002      	b.n	8003c98 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003c98:	f7ff fe42 	bl	8003920 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8003c9c:	7afb      	ldrb	r3, [r7, #11]
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f000 f9d3 	bl	800404c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	82bb      	strh	r3, [r7, #20]
 8003caa:	e00a      	b.n	8003cc2 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003cac:	8abb      	ldrh	r3, [r7, #20]
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	4413      	add	r3, r2
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 f9c8 	bl	800404c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003cbc:	8abb      	ldrh	r3, [r7, #20]
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	82bb      	strh	r3, [r7, #20]
 8003cc2:	8aba      	ldrh	r2, [r7, #20]
 8003cc4:	893b      	ldrh	r3, [r7, #8]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d3f0      	bcc.n	8003cac <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003cca:	f7ff fe19 	bl	8003900 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8003cce:	7afb      	ldrb	r3, [r7, #11]
 8003cd0:	2b84      	cmp	r3, #132	; 0x84
 8003cd2:	d002      	beq.n	8003cda <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f000 fa8b 	bl	80041f0 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d002      	beq.n	8003ce8 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	75fb      	strb	r3, [r7, #23]
 8003ce6:	e001      	b.n	8003cec <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	715a      	strb	r2, [r3, #5]

    return status;
 8003cf8:	7dfb      	ldrb	r3, [r7, #23]
 8003cfa:	e000      	b.n	8003cfe <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8003cfc:	2302      	movs	r3, #2
  }
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3718      	adds	r7, #24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b088      	sub	sp, #32
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	60f8      	str	r0, [r7, #12]
 8003d0e:	607a      	str	r2, [r7, #4]
 8003d10:	461a      	mov	r2, r3
 8003d12:	460b      	mov	r3, r1
 8003d14:	72fb      	strb	r3, [r7, #11]
 8003d16:	4613      	mov	r3, r2
 8003d18:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	799b      	ldrb	r3, [r3, #6]
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d13d      	bne.n	8003da4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	795b      	ldrb	r3, [r3, #5]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d101      	bne.n	8003d34 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8003d30:	2302      	movs	r3, #2
 8003d32:	e038      	b.n	8003da6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2201      	movs	r2, #1
 8003d38:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 fa34 	bl	80041a8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003d40:	f7ff fdee 	bl	8003920 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8003d44:	7afb      	ldrb	r3, [r7, #11]
 8003d46:	4619      	mov	r1, r3
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 f97f 	bl	800404c <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8003d4e:	2100      	movs	r1, #0
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f000 f97b 	bl	800404c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003d56:	2300      	movs	r3, #0
 8003d58:	82fb      	strh	r3, [r7, #22]
 8003d5a:	e009      	b.n	8003d70 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003d5c:	69b9      	ldr	r1, [r7, #24]
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 f9ca 	bl	80040f8 <SUBGHZSPI_Receive>
      pData++;
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	3301      	adds	r3, #1
 8003d68:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8003d6a:	8afb      	ldrh	r3, [r7, #22]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	82fb      	strh	r3, [r7, #22]
 8003d70:	8afa      	ldrh	r2, [r7, #22]
 8003d72:	893b      	ldrh	r3, [r7, #8]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d3f1      	bcc.n	8003d5c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003d78:	f7ff fdc2 	bl	8003900 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f000 fa37 	bl	80041f0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d002      	beq.n	8003d90 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	77fb      	strb	r3, [r7, #31]
 8003d8e:	e001      	b.n	8003d94 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8003d90:	2300      	movs	r3, #0
 8003d92:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2201      	movs	r2, #1
 8003d98:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	715a      	strb	r2, [r3, #5]

    return status;
 8003da0:	7ffb      	ldrb	r3, [r7, #31]
 8003da2:	e000      	b.n	8003da6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003da4:	2302      	movs	r3, #2
  }
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3720      	adds	r7, #32
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b086      	sub	sp, #24
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	60f8      	str	r0, [r7, #12]
 8003db6:	607a      	str	r2, [r7, #4]
 8003db8:	461a      	mov	r2, r3
 8003dba:	460b      	mov	r3, r1
 8003dbc:	72fb      	strb	r3, [r7, #11]
 8003dbe:	4613      	mov	r3, r2
 8003dc0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	799b      	ldrb	r3, [r3, #6]
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d13e      	bne.n	8003e4a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	795b      	ldrb	r3, [r3, #5]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d101      	bne.n	8003dd8 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	e039      	b.n	8003e4c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 f9e2 	bl	80041a8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003de4:	f7ff fd9c 	bl	8003920 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8003de8:	210e      	movs	r1, #14
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 f92e 	bl	800404c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8003df0:	7afb      	ldrb	r3, [r7, #11]
 8003df2:	4619      	mov	r1, r3
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 f929 	bl	800404c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	82bb      	strh	r3, [r7, #20]
 8003dfe:	e00a      	b.n	8003e16 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003e00:	8abb      	ldrh	r3, [r7, #20]
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	4413      	add	r3, r2
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	4619      	mov	r1, r3
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 f91e 	bl	800404c <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003e10:	8abb      	ldrh	r3, [r7, #20]
 8003e12:	3301      	adds	r3, #1
 8003e14:	82bb      	strh	r3, [r7, #20]
 8003e16:	8aba      	ldrh	r2, [r7, #20]
 8003e18:	893b      	ldrh	r3, [r7, #8]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d3f0      	bcc.n	8003e00 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003e1e:	f7ff fd6f 	bl	8003900 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f000 f9e4 	bl	80041f0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d002      	beq.n	8003e36 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	75fb      	strb	r3, [r7, #23]
 8003e34:	e001      	b.n	8003e3a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8003e36:	2300      	movs	r3, #0
 8003e38:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2200      	movs	r2, #0
 8003e44:	715a      	strb	r2, [r3, #5]

    return status;
 8003e46:	7dfb      	ldrb	r3, [r7, #23]
 8003e48:	e000      	b.n	8003e4c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003e4a:	2302      	movs	r3, #2
  }
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b088      	sub	sp, #32
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	607a      	str	r2, [r7, #4]
 8003e5e:	461a      	mov	r2, r3
 8003e60:	460b      	mov	r3, r1
 8003e62:	72fb      	strb	r3, [r7, #11]
 8003e64:	4613      	mov	r3, r2
 8003e66:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	799b      	ldrb	r3, [r3, #6]
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d141      	bne.n	8003efa <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	795b      	ldrb	r3, [r3, #5]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d101      	bne.n	8003e82 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8003e7e:	2302      	movs	r3, #2
 8003e80:	e03c      	b.n	8003efc <HAL_SUBGHZ_ReadBuffer+0xa8>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2201      	movs	r2, #1
 8003e86:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003e88:	68f8      	ldr	r0, [r7, #12]
 8003e8a:	f000 f98d 	bl	80041a8 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003e8e:	f7ff fd47 	bl	8003920 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8003e92:	211e      	movs	r1, #30
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 f8d9 	bl	800404c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8003e9a:	7afb      	ldrb	r3, [r7, #11]
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 f8d4 	bl	800404c <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 f8d0 	bl	800404c <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003eac:	2300      	movs	r3, #0
 8003eae:	82fb      	strh	r3, [r7, #22]
 8003eb0:	e009      	b.n	8003ec6 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003eb2:	69b9      	ldr	r1, [r7, #24]
 8003eb4:	68f8      	ldr	r0, [r7, #12]
 8003eb6:	f000 f91f 	bl	80040f8 <SUBGHZSPI_Receive>
      pData++;
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8003ec0:	8afb      	ldrh	r3, [r7, #22]
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	82fb      	strh	r3, [r7, #22]
 8003ec6:	8afa      	ldrh	r2, [r7, #22]
 8003ec8:	893b      	ldrh	r3, [r7, #8]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d3f1      	bcc.n	8003eb2 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003ece:	f7ff fd17 	bl	8003900 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f000 f98c 	bl	80041f0 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	77fb      	strb	r3, [r7, #31]
 8003ee4:	e001      	b.n	8003eea <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2201      	movs	r2, #1
 8003eee:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	715a      	strb	r2, [r3, #5]

    return status;
 8003ef6:	7ffb      	ldrb	r3, [r7, #31]
 8003ef8:	e000      	b.n	8003efc <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8003efa:	2302      	movs	r3, #2
  }
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3720      	adds	r7, #32
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 8003f10:	f107 020c 	add.w	r2, r7, #12
 8003f14:	2302      	movs	r3, #2
 8003f16:	2112      	movs	r1, #18
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7ff fef4 	bl	8003d06 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 8003f1e:	7b3b      	ldrb	r3, [r7, #12]
 8003f20:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 8003f22:	89fb      	ldrh	r3, [r7, #14]
 8003f24:	021b      	lsls	r3, r3, #8
 8003f26:	b21a      	sxth	r2, r3
 8003f28:	7b7b      	ldrb	r3, [r7, #13]
 8003f2a:	b21b      	sxth	r3, r3
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	b21b      	sxth	r3, r3
 8003f30:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8003f32:	89fb      	ldrh	r3, [r7, #14]
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d002      	beq.n	8003f42 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    //APP_LOG(TS_ON, VLEVEL_L, "callback\n\r");
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f003 fdd9 	bl	8007af4 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8003f42:	89fb      	ldrh	r3, [r7, #14]
 8003f44:	085b      	lsrs	r3, r3, #1
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d005      	beq.n	8003f5a <HAL_SUBGHZ_IRQHandler+0x56>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    printf("rx callback\n\r");
 8003f4e:	482e      	ldr	r0, [pc, #184]	; (8004008 <HAL_SUBGHZ_IRQHandler+0x104>)
 8003f50:	f005 fa6e 	bl	8009430 <iprintf>
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f003 fddb 	bl	8007b10 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8003f5a:	89fb      	ldrh	r3, [r7, #14]
 8003f5c:	089b      	lsrs	r3, r3, #2
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d002      	beq.n	8003f6c <HAL_SUBGHZ_IRQHandler+0x68>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f003 fe2a 	bl	8007bc0 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8003f6c:	89fb      	ldrh	r3, [r7, #14]
 8003f6e:	08db      	lsrs	r3, r3, #3
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <HAL_SUBGHZ_IRQHandler+0x7a>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f003 fe2f 	bl	8007bdc <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8003f7e:	89fb      	ldrh	r3, [r7, #14]
 8003f80:	091b      	lsrs	r3, r3, #4
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d002      	beq.n	8003f90 <HAL_SUBGHZ_IRQHandler+0x8c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f003 fe34 	bl	8007bf8 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8003f90:	89fb      	ldrh	r3, [r7, #14]
 8003f92:	095b      	lsrs	r3, r3, #5
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d002      	beq.n	8003fa2 <HAL_SUBGHZ_IRQHandler+0x9e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f003 fe01 	bl	8007ba4 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8003fa2:	89fb      	ldrh	r3, [r7, #14]
 8003fa4:	099b      	lsrs	r3, r3, #6
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d002      	beq.n	8003fb4 <HAL_SUBGHZ_IRQHandler+0xb0>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f003 fdbc 	bl	8007b2c <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8003fb4:	89fb      	ldrh	r3, [r7, #14]
 8003fb6:	09db      	lsrs	r3, r3, #7
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00e      	beq.n	8003fde <HAL_SUBGHZ_IRQHandler+0xda>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8003fc0:	89fb      	ldrh	r3, [r7, #14]
 8003fc2:	0a1b      	lsrs	r3, r3, #8
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d004      	beq.n	8003fd6 <HAL_SUBGHZ_IRQHandler+0xd2>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8003fcc:	2101      	movs	r1, #1
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f003 fdba 	bl	8007b48 <HAL_SUBGHZ_CADStatusCallback>
 8003fd4:	e003      	b.n	8003fde <HAL_SUBGHZ_IRQHandler+0xda>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f003 fdb5 	bl	8007b48 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8003fde:	89fb      	ldrh	r3, [r7, #14]
 8003fe0:	0a5b      	lsrs	r3, r3, #9
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <HAL_SUBGHZ_IRQHandler+0xec>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f003 fdca 	bl	8007b84 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8003ff0:	f107 020c 	add.w	r2, r7, #12
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	2102      	movs	r1, #2
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7ff fe25 	bl	8003c48 <HAL_SUBGHZ_ExecSetCmd>
}
 8003ffe:	bf00      	nop
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	0800bbd8 	.word	0x0800bbd8

0800400c <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004014:	4b0c      	ldr	r3, [pc, #48]	; (8004048 <SUBGHZSPI_Init+0x3c>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a0b      	ldr	r2, [pc, #44]	; (8004048 <SUBGHZSPI_Init+0x3c>)
 800401a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800401e:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8004020:	4a09      	ldr	r2, [pc, #36]	; (8004048 <SUBGHZSPI_Init+0x3c>)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8004028:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800402a:	4b07      	ldr	r3, [pc, #28]	; (8004048 <SUBGHZSPI_Init+0x3c>)
 800402c:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8004030:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004032:	4b05      	ldr	r3, [pc, #20]	; (8004048 <SUBGHZSPI_Init+0x3c>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a04      	ldr	r2, [pc, #16]	; (8004048 <SUBGHZSPI_Init+0x3c>)
 8004038:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800403c:	6013      	str	r3, [r2, #0]
}
 800403e:	bf00      	nop
 8004040:	370c      	adds	r7, #12
 8004042:	46bd      	mov	sp, r7
 8004044:	bc80      	pop	{r7}
 8004046:	4770      	bx	lr
 8004048:	58010000 	.word	0x58010000

0800404c <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800404c:	b480      	push	{r7}
 800404e:	b087      	sub	sp, #28
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	460b      	mov	r3, r1
 8004056:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004058:	2300      	movs	r3, #0
 800405a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800405c:	4b23      	ldr	r3, [pc, #140]	; (80040ec <SUBGHZSPI_Transmit+0xa0>)
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	4613      	mov	r3, r2
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	1a9b      	subs	r3, r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	0cdb      	lsrs	r3, r3, #19
 800406a:	2264      	movs	r2, #100	; 0x64
 800406c:	fb02 f303 	mul.w	r3, r2, r3
 8004070:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d105      	bne.n	8004084 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	609a      	str	r2, [r3, #8]
      break;
 8004082:	e008      	b.n	8004096 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	3b01      	subs	r3, #1
 8004088:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800408a:	4b19      	ldr	r3, [pc, #100]	; (80040f0 <SUBGHZSPI_Transmit+0xa4>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 0302 	and.w	r3, r3, #2
 8004092:	2b02      	cmp	r3, #2
 8004094:	d1ed      	bne.n	8004072 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004096:	4b17      	ldr	r3, [pc, #92]	; (80040f4 <SUBGHZSPI_Transmit+0xa8>)
 8004098:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	78fa      	ldrb	r2, [r7, #3]
 800409e:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80040a0:	4b12      	ldr	r3, [pc, #72]	; (80040ec <SUBGHZSPI_Transmit+0xa0>)
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	4613      	mov	r3, r2
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	1a9b      	subs	r3, r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	0cdb      	lsrs	r3, r3, #19
 80040ae:	2264      	movs	r2, #100	; 0x64
 80040b0:	fb02 f303 	mul.w	r3, r2, r3
 80040b4:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d105      	bne.n	80040c8 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	609a      	str	r2, [r3, #8]
      break;
 80040c6:	e008      	b.n	80040da <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	3b01      	subs	r3, #1
 80040cc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80040ce:	4b08      	ldr	r3, [pc, #32]	; (80040f0 <SUBGHZSPI_Transmit+0xa4>)
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d1ed      	bne.n	80040b6 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80040da:	4b05      	ldr	r3, [pc, #20]	; (80040f0 <SUBGHZSPI_Transmit+0xa4>)
 80040dc:	68db      	ldr	r3, [r3, #12]

  return status;
 80040de:	7dfb      	ldrb	r3, [r7, #23]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	371c      	adds	r7, #28
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bc80      	pop	{r7}
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	20000000 	.word	0x20000000
 80040f0:	58010000 	.word	0x58010000
 80040f4:	5801000c 	.word	0x5801000c

080040f8 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b087      	sub	sp, #28
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004102:	2300      	movs	r3, #0
 8004104:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004106:	4b25      	ldr	r3, [pc, #148]	; (800419c <SUBGHZSPI_Receive+0xa4>)
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	4613      	mov	r3, r2
 800410c:	00db      	lsls	r3, r3, #3
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	0cdb      	lsrs	r3, r3, #19
 8004114:	2264      	movs	r2, #100	; 0x64
 8004116:	fb02 f303 	mul.w	r3, r2, r3
 800411a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d105      	bne.n	800412e <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	609a      	str	r2, [r3, #8]
      break;
 800412c:	e008      	b.n	8004140 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	3b01      	subs	r3, #1
 8004132:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004134:	4b1a      	ldr	r3, [pc, #104]	; (80041a0 <SUBGHZSPI_Receive+0xa8>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b02      	cmp	r3, #2
 800413e:	d1ed      	bne.n	800411c <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004140:	4b18      	ldr	r3, [pc, #96]	; (80041a4 <SUBGHZSPI_Receive+0xac>)
 8004142:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	22ff      	movs	r2, #255	; 0xff
 8004148:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800414a:	4b14      	ldr	r3, [pc, #80]	; (800419c <SUBGHZSPI_Receive+0xa4>)
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	4613      	mov	r3, r2
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	1a9b      	subs	r3, r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	0cdb      	lsrs	r3, r3, #19
 8004158:	2264      	movs	r2, #100	; 0x64
 800415a:	fb02 f303 	mul.w	r3, r2, r3
 800415e:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d105      	bne.n	8004172 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2201      	movs	r2, #1
 800416e:	609a      	str	r2, [r3, #8]
      break;
 8004170:	e008      	b.n	8004184 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	3b01      	subs	r3, #1
 8004176:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004178:	4b09      	ldr	r3, [pc, #36]	; (80041a0 <SUBGHZSPI_Receive+0xa8>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f003 0301 	and.w	r3, r3, #1
 8004180:	2b01      	cmp	r3, #1
 8004182:	d1ed      	bne.n	8004160 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8004184:	4b06      	ldr	r3, [pc, #24]	; (80041a0 <SUBGHZSPI_Receive+0xa8>)
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	b2da      	uxtb	r2, r3
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	701a      	strb	r2, [r3, #0]

  return status;
 800418e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004190:	4618      	mov	r0, r3
 8004192:	371c      	adds	r7, #28
 8004194:	46bd      	mov	sp, r7
 8004196:	bc80      	pop	{r7}
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	20000000 	.word	0x20000000
 80041a0:	58010000 	.word	0x58010000
 80041a4:	5801000c 	.word	0x5801000c

080041a8 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	791b      	ldrb	r3, [r3, #4]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d111      	bne.n	80041dc <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80041b8:	4b0c      	ldr	r3, [pc, #48]	; (80041ec <SUBGHZ_CheckDeviceReady+0x44>)
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	4613      	mov	r3, r2
 80041be:	005b      	lsls	r3, r3, #1
 80041c0:	4413      	add	r3, r2
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	0c1b      	lsrs	r3, r3, #16
 80041c6:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80041c8:	f7ff fbaa 	bl	8003920 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	3b01      	subs	r3, #1
 80041d0:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1f9      	bne.n	80041cc <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80041d8:	f7ff fb92 	bl	8003900 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 f807 	bl	80041f0 <SUBGHZ_WaitOnBusy>
 80041e2:	4603      	mov	r3, r0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	20000000 	.word	0x20000000

080041f0 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80041fc:	4b12      	ldr	r3, [pc, #72]	; (8004248 <SUBGHZ_WaitOnBusy+0x58>)
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	4613      	mov	r3, r2
 8004202:	005b      	lsls	r3, r3, #1
 8004204:	4413      	add	r3, r2
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	0d1b      	lsrs	r3, r3, #20
 800420a:	2264      	movs	r2, #100	; 0x64
 800420c:	fb02 f303 	mul.w	r3, r2, r3
 8004210:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8004212:	f7ff fbb3 	bl	800397c <LL_PWR_IsActiveFlag_RFBUSYMS>
 8004216:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d105      	bne.n	800422a <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2202      	movs	r2, #2
 8004226:	609a      	str	r2, [r3, #8]
      break;
 8004228:	e009      	b.n	800423e <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	3b01      	subs	r3, #1
 800422e:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8004230:	f7ff fb92 	bl	8003958 <LL_PWR_IsActiveFlag_RFBUSYS>
 8004234:	4602      	mov	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	4013      	ands	r3, r2
 800423a:	2b01      	cmp	r3, #1
 800423c:	d0e9      	beq.n	8004212 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800423e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004240:	4618      	mov	r0, r3
 8004242:	3718      	adds	r7, #24
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	20000000 	.word	0x20000000

0800424c <LL_RCC_GetUSARTClockSource>:
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004254:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004258:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	401a      	ands	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	041b      	lsls	r3, r3, #16
 8004264:	4313      	orrs	r3, r2
}
 8004266:	4618      	mov	r0, r3
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	bc80      	pop	{r7}
 800426e:	4770      	bx	lr

08004270 <LL_RCC_GetLPUARTClockSource>:
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004278:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800427c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4013      	ands	r3, r2
}
 8004284:	4618      	mov	r0, r3
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	bc80      	pop	{r7}
 800428c:	4770      	bx	lr

0800428e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b082      	sub	sp, #8
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d101      	bne.n	80042a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e042      	b.n	8004326 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d106      	bne.n	80042b8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f7fd f85e 	bl	8001374 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2224      	movs	r2, #36	; 0x24
 80042bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 0201 	bic.w	r2, r2, #1
 80042ce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 f995 	bl	8004600 <UART_SetConfig>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d101      	bne.n	80042e0 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e022      	b.n	8004326 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d002      	beq.n	80042ee <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 fbd9 	bl	8004aa0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042fc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800430c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f042 0201 	orr.w	r2, r2, #1
 800431c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 fc5f 	bl	8004be2 <UART_CheckIdleState>
 8004324:	4603      	mov	r3, r0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}

0800432e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800432e:	b580      	push	{r7, lr}
 8004330:	b08a      	sub	sp, #40	; 0x28
 8004332:	af02      	add	r7, sp, #8
 8004334:	60f8      	str	r0, [r7, #12]
 8004336:	60b9      	str	r1, [r7, #8]
 8004338:	603b      	str	r3, [r7, #0]
 800433a:	4613      	mov	r3, r2
 800433c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004344:	2b20      	cmp	r3, #32
 8004346:	f040 8083 	bne.w	8004450 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d002      	beq.n	8004356 <HAL_UART_Transmit+0x28>
 8004350:	88fb      	ldrh	r3, [r7, #6]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d101      	bne.n	800435a <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e07b      	b.n	8004452 <HAL_UART_Transmit+0x124>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004360:	2b01      	cmp	r3, #1
 8004362:	d101      	bne.n	8004368 <HAL_UART_Transmit+0x3a>
 8004364:	2302      	movs	r3, #2
 8004366:	e074      	b.n	8004452 <HAL_UART_Transmit+0x124>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2200      	movs	r2, #0
 8004374:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2221      	movs	r2, #33	; 0x21
 800437c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004380:	f7fd fc70 	bl	8001c64 <HAL_GetTick>
 8004384:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	88fa      	ldrh	r2, [r7, #6]
 800438a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	88fa      	ldrh	r2, [r7, #6]
 8004392:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800439e:	d108      	bne.n	80043b2 <HAL_UART_Transmit+0x84>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d104      	bne.n	80043b2 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80043a8:	2300      	movs	r3, #0
 80043aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	61bb      	str	r3, [r7, #24]
 80043b0:	e003      	b.n	80043ba <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043b6:	2300      	movs	r3, #0
 80043b8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80043c2:	e02c      	b.n	800441e <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	2200      	movs	r2, #0
 80043cc:	2180      	movs	r1, #128	; 0x80
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f000 fc52 	bl	8004c78 <UART_WaitOnFlagUntilTimeout>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e039      	b.n	8004452 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10b      	bne.n	80043fc <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	881b      	ldrh	r3, [r3, #0]
 80043e8:	461a      	mov	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043f2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	3302      	adds	r3, #2
 80043f8:	61bb      	str	r3, [r7, #24]
 80043fa:	e007      	b.n	800440c <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	781a      	ldrb	r2, [r3, #0]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	3301      	adds	r3, #1
 800440a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004412:	b29b      	uxth	r3, r3
 8004414:	3b01      	subs	r3, #1
 8004416:	b29a      	uxth	r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004424:	b29b      	uxth	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1cc      	bne.n	80043c4 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	2200      	movs	r2, #0
 8004432:	2140      	movs	r1, #64	; 0x40
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 fc1f 	bl	8004c78 <UART_WaitOnFlagUntilTimeout>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e006      	b.n	8004452 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2220      	movs	r2, #32
 8004448:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800444c:	2300      	movs	r3, #0
 800444e:	e000      	b.n	8004452 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8004450:	2302      	movs	r3, #2
  }
}
 8004452:	4618      	mov	r0, r3
 8004454:	3720      	adds	r7, #32
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b08a      	sub	sp, #40	; 0x28
 800445e:	af02      	add	r7, sp, #8
 8004460:	60f8      	str	r0, [r7, #12]
 8004462:	60b9      	str	r1, [r7, #8]
 8004464:	603b      	str	r3, [r7, #0]
 8004466:	4613      	mov	r3, r2
 8004468:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004470:	2b20      	cmp	r3, #32
 8004472:	f040 80c0 	bne.w	80045f6 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d002      	beq.n	8004482 <HAL_UART_Receive+0x28>
 800447c:	88fb      	ldrh	r3, [r7, #6]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e0b8      	b.n	80045f8 <HAL_UART_Receive+0x19e>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800448c:	2b01      	cmp	r3, #1
 800448e:	d101      	bne.n	8004494 <HAL_UART_Receive+0x3a>
 8004490:	2302      	movs	r3, #2
 8004492:	e0b1      	b.n	80045f8 <HAL_UART_Receive+0x19e>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2222      	movs	r2, #34	; 0x22
 80044a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044b2:	f7fd fbd7 	bl	8001c64 <HAL_GetTick>
 80044b6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	88fa      	ldrh	r2, [r7, #6]
 80044bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	88fa      	ldrh	r2, [r7, #6]
 80044c4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044d0:	d10e      	bne.n	80044f0 <HAL_UART_Receive+0x96>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	691b      	ldr	r3, [r3, #16]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d105      	bne.n	80044e6 <HAL_UART_Receive+0x8c>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f240 12ff 	movw	r2, #511	; 0x1ff
 80044e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80044e4:	e02d      	b.n	8004542 <HAL_UART_Receive+0xe8>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	22ff      	movs	r2, #255	; 0xff
 80044ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80044ee:	e028      	b.n	8004542 <HAL_UART_Receive+0xe8>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d10d      	bne.n	8004514 <HAL_UART_Receive+0xba>
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d104      	bne.n	800450a <HAL_UART_Receive+0xb0>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	22ff      	movs	r2, #255	; 0xff
 8004504:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004508:	e01b      	b.n	8004542 <HAL_UART_Receive+0xe8>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	227f      	movs	r2, #127	; 0x7f
 800450e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004512:	e016      	b.n	8004542 <HAL_UART_Receive+0xe8>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800451c:	d10d      	bne.n	800453a <HAL_UART_Receive+0xe0>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d104      	bne.n	8004530 <HAL_UART_Receive+0xd6>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	227f      	movs	r2, #127	; 0x7f
 800452a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800452e:	e008      	b.n	8004542 <HAL_UART_Receive+0xe8>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	223f      	movs	r2, #63	; 0x3f
 8004534:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004538:	e003      	b.n	8004542 <HAL_UART_Receive+0xe8>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004548:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004552:	d108      	bne.n	8004566 <HAL_UART_Receive+0x10c>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d104      	bne.n	8004566 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 800455c:	2300      	movs	r3, #0
 800455e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	61bb      	str	r3, [r7, #24]
 8004564:	e003      	b.n	800456e <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800456a:	2300      	movs	r3, #0
 800456c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004576:	e032      	b.n	80045de <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	2200      	movs	r2, #0
 8004580:	2120      	movs	r1, #32
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f000 fb78 	bl	8004c78 <UART_WaitOnFlagUntilTimeout>
 8004588:	4603      	mov	r3, r0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d001      	beq.n	8004592 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e032      	b.n	80045f8 <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d10c      	bne.n	80045b2 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459e:	b29a      	uxth	r2, r3
 80045a0:	8a7b      	ldrh	r3, [r7, #18]
 80045a2:	4013      	ands	r3, r2
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	3302      	adds	r3, #2
 80045ae:	61bb      	str	r3, [r7, #24]
 80045b0:	e00c      	b.n	80045cc <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b8:	b2da      	uxtb	r2, r3
 80045ba:	8a7b      	ldrh	r3, [r7, #18]
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	4013      	ands	r3, r2
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	3301      	adds	r3, #1
 80045ca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	3b01      	subs	r3, #1
 80045d6:	b29a      	uxth	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1c6      	bne.n	8004578 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2220      	movs	r2, #32
 80045ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	e000      	b.n	80045f8 <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 80045f6:	2302      	movs	r3, #2
  }
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3720      	adds	r7, #32
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004600:	b5b0      	push	{r4, r5, r7, lr}
 8004602:	b088      	sub	sp, #32
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004608:	2300      	movs	r3, #0
 800460a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	691b      	ldr	r3, [r3, #16]
 8004614:	431a      	orrs	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	69db      	ldr	r3, [r3, #28]
 8004620:	4313      	orrs	r3, r2
 8004622:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	4bab      	ldr	r3, [pc, #684]	; (80048d8 <UART_SetConfig+0x2d8>)
 800462c:	4013      	ands	r3, r2
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	6812      	ldr	r2, [r2, #0]
 8004632:	69f9      	ldr	r1, [r7, #28]
 8004634:	430b      	orrs	r3, r1
 8004636:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	68da      	ldr	r2, [r3, #12]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	430a      	orrs	r2, r1
 800464c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4aa0      	ldr	r2, [pc, #640]	; (80048dc <UART_SetConfig+0x2dc>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d004      	beq.n	8004668 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	69fa      	ldr	r2, [r7, #28]
 8004664:	4313      	orrs	r3, r2
 8004666:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004672:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6812      	ldr	r2, [r2, #0]
 800467a:	69f9      	ldr	r1, [r7, #28]
 800467c:	430b      	orrs	r3, r1
 800467e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004686:	f023 010f 	bic.w	r1, r3, #15
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a91      	ldr	r2, [pc, #580]	; (80048e0 <UART_SetConfig+0x2e0>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d122      	bne.n	80046e6 <UART_SetConfig+0xe6>
 80046a0:	2003      	movs	r0, #3
 80046a2:	f7ff fdd3 	bl	800424c <LL_RCC_GetUSARTClockSource>
 80046a6:	4603      	mov	r3, r0
 80046a8:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 80046ac:	2b03      	cmp	r3, #3
 80046ae:	d817      	bhi.n	80046e0 <UART_SetConfig+0xe0>
 80046b0:	a201      	add	r2, pc, #4	; (adr r2, 80046b8 <UART_SetConfig+0xb8>)
 80046b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b6:	bf00      	nop
 80046b8:	080046c9 	.word	0x080046c9
 80046bc:	080046d5 	.word	0x080046d5
 80046c0:	080046cf 	.word	0x080046cf
 80046c4:	080046db 	.word	0x080046db
 80046c8:	2301      	movs	r3, #1
 80046ca:	76fb      	strb	r3, [r7, #27]
 80046cc:	e072      	b.n	80047b4 <UART_SetConfig+0x1b4>
 80046ce:	2302      	movs	r3, #2
 80046d0:	76fb      	strb	r3, [r7, #27]
 80046d2:	e06f      	b.n	80047b4 <UART_SetConfig+0x1b4>
 80046d4:	2304      	movs	r3, #4
 80046d6:	76fb      	strb	r3, [r7, #27]
 80046d8:	e06c      	b.n	80047b4 <UART_SetConfig+0x1b4>
 80046da:	2308      	movs	r3, #8
 80046dc:	76fb      	strb	r3, [r7, #27]
 80046de:	e069      	b.n	80047b4 <UART_SetConfig+0x1b4>
 80046e0:	2310      	movs	r3, #16
 80046e2:	76fb      	strb	r3, [r7, #27]
 80046e4:	e066      	b.n	80047b4 <UART_SetConfig+0x1b4>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a7e      	ldr	r2, [pc, #504]	; (80048e4 <UART_SetConfig+0x2e4>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d134      	bne.n	800475a <UART_SetConfig+0x15a>
 80046f0:	200c      	movs	r0, #12
 80046f2:	f7ff fdab 	bl	800424c <LL_RCC_GetUSARTClockSource>
 80046f6:	4603      	mov	r3, r0
 80046f8:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80046fc:	2b0c      	cmp	r3, #12
 80046fe:	d829      	bhi.n	8004754 <UART_SetConfig+0x154>
 8004700:	a201      	add	r2, pc, #4	; (adr r2, 8004708 <UART_SetConfig+0x108>)
 8004702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004706:	bf00      	nop
 8004708:	0800473d 	.word	0x0800473d
 800470c:	08004755 	.word	0x08004755
 8004710:	08004755 	.word	0x08004755
 8004714:	08004755 	.word	0x08004755
 8004718:	08004749 	.word	0x08004749
 800471c:	08004755 	.word	0x08004755
 8004720:	08004755 	.word	0x08004755
 8004724:	08004755 	.word	0x08004755
 8004728:	08004743 	.word	0x08004743
 800472c:	08004755 	.word	0x08004755
 8004730:	08004755 	.word	0x08004755
 8004734:	08004755 	.word	0x08004755
 8004738:	0800474f 	.word	0x0800474f
 800473c:	2300      	movs	r3, #0
 800473e:	76fb      	strb	r3, [r7, #27]
 8004740:	e038      	b.n	80047b4 <UART_SetConfig+0x1b4>
 8004742:	2302      	movs	r3, #2
 8004744:	76fb      	strb	r3, [r7, #27]
 8004746:	e035      	b.n	80047b4 <UART_SetConfig+0x1b4>
 8004748:	2304      	movs	r3, #4
 800474a:	76fb      	strb	r3, [r7, #27]
 800474c:	e032      	b.n	80047b4 <UART_SetConfig+0x1b4>
 800474e:	2308      	movs	r3, #8
 8004750:	76fb      	strb	r3, [r7, #27]
 8004752:	e02f      	b.n	80047b4 <UART_SetConfig+0x1b4>
 8004754:	2310      	movs	r3, #16
 8004756:	76fb      	strb	r3, [r7, #27]
 8004758:	e02c      	b.n	80047b4 <UART_SetConfig+0x1b4>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a5f      	ldr	r2, [pc, #380]	; (80048dc <UART_SetConfig+0x2dc>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d125      	bne.n	80047b0 <UART_SetConfig+0x1b0>
 8004764:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8004768:	f7ff fd82 	bl	8004270 <LL_RCC_GetLPUARTClockSource>
 800476c:	4603      	mov	r3, r0
 800476e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004772:	d017      	beq.n	80047a4 <UART_SetConfig+0x1a4>
 8004774:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004778:	d817      	bhi.n	80047aa <UART_SetConfig+0x1aa>
 800477a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800477e:	d00b      	beq.n	8004798 <UART_SetConfig+0x198>
 8004780:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004784:	d811      	bhi.n	80047aa <UART_SetConfig+0x1aa>
 8004786:	2b00      	cmp	r3, #0
 8004788:	d003      	beq.n	8004792 <UART_SetConfig+0x192>
 800478a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800478e:	d006      	beq.n	800479e <UART_SetConfig+0x19e>
 8004790:	e00b      	b.n	80047aa <UART_SetConfig+0x1aa>
 8004792:	2300      	movs	r3, #0
 8004794:	76fb      	strb	r3, [r7, #27]
 8004796:	e00d      	b.n	80047b4 <UART_SetConfig+0x1b4>
 8004798:	2302      	movs	r3, #2
 800479a:	76fb      	strb	r3, [r7, #27]
 800479c:	e00a      	b.n	80047b4 <UART_SetConfig+0x1b4>
 800479e:	2304      	movs	r3, #4
 80047a0:	76fb      	strb	r3, [r7, #27]
 80047a2:	e007      	b.n	80047b4 <UART_SetConfig+0x1b4>
 80047a4:	2308      	movs	r3, #8
 80047a6:	76fb      	strb	r3, [r7, #27]
 80047a8:	e004      	b.n	80047b4 <UART_SetConfig+0x1b4>
 80047aa:	2310      	movs	r3, #16
 80047ac:	76fb      	strb	r3, [r7, #27]
 80047ae:	e001      	b.n	80047b4 <UART_SetConfig+0x1b4>
 80047b0:	2310      	movs	r3, #16
 80047b2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a48      	ldr	r2, [pc, #288]	; (80048dc <UART_SetConfig+0x2dc>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	f040 8098 	bne.w	80048f0 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80047c0:	7efb      	ldrb	r3, [r7, #27]
 80047c2:	2b08      	cmp	r3, #8
 80047c4:	d823      	bhi.n	800480e <UART_SetConfig+0x20e>
 80047c6:	a201      	add	r2, pc, #4	; (adr r2, 80047cc <UART_SetConfig+0x1cc>)
 80047c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047cc:	080047f1 	.word	0x080047f1
 80047d0:	0800480f 	.word	0x0800480f
 80047d4:	080047f9 	.word	0x080047f9
 80047d8:	0800480f 	.word	0x0800480f
 80047dc:	080047ff 	.word	0x080047ff
 80047e0:	0800480f 	.word	0x0800480f
 80047e4:	0800480f 	.word	0x0800480f
 80047e8:	0800480f 	.word	0x0800480f
 80047ec:	08004807 	.word	0x08004807
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047f0:	f7fe fd8a 	bl	8003308 <HAL_RCC_GetPCLK1Freq>
 80047f4:	6178      	str	r0, [r7, #20]
        break;
 80047f6:	e00f      	b.n	8004818 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047f8:	4b3b      	ldr	r3, [pc, #236]	; (80048e8 <UART_SetConfig+0x2e8>)
 80047fa:	617b      	str	r3, [r7, #20]
        break;
 80047fc:	e00c      	b.n	8004818 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047fe:	f7fe fccf 	bl	80031a0 <HAL_RCC_GetSysClockFreq>
 8004802:	6178      	str	r0, [r7, #20]
        break;
 8004804:	e008      	b.n	8004818 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004806:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800480a:	617b      	str	r3, [r7, #20]
        break;
 800480c:	e004      	b.n	8004818 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 800480e:	2300      	movs	r3, #0
 8004810:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	76bb      	strb	r3, [r7, #26]
        break;
 8004816:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	2b00      	cmp	r3, #0
 800481c:	f000 8128 	beq.w	8004a70 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004824:	4a31      	ldr	r2, [pc, #196]	; (80048ec <UART_SetConfig+0x2ec>)
 8004826:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800482a:	461a      	mov	r2, r3
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004832:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	4613      	mov	r3, r2
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	4413      	add	r3, r2
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	429a      	cmp	r2, r3
 8004842:	d305      	bcc.n	8004850 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800484a:	68ba      	ldr	r2, [r7, #8]
 800484c:	429a      	cmp	r2, r3
 800484e:	d902      	bls.n	8004856 <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	76bb      	strb	r3, [r7, #26]
 8004854:	e10c      	b.n	8004a70 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	4618      	mov	r0, r3
 800485a:	f04f 0100 	mov.w	r1, #0
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004862:	4a22      	ldr	r2, [pc, #136]	; (80048ec <UART_SetConfig+0x2ec>)
 8004864:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004868:	b29a      	uxth	r2, r3
 800486a:	f04f 0300 	mov.w	r3, #0
 800486e:	f7fc f983 	bl	8000b78 <__aeabi_uldivmod>
 8004872:	4602      	mov	r2, r0
 8004874:	460b      	mov	r3, r1
 8004876:	4610      	mov	r0, r2
 8004878:	4619      	mov	r1, r3
 800487a:	f04f 0200 	mov.w	r2, #0
 800487e:	f04f 0300 	mov.w	r3, #0
 8004882:	020b      	lsls	r3, r1, #8
 8004884:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004888:	0202      	lsls	r2, r0, #8
 800488a:	6879      	ldr	r1, [r7, #4]
 800488c:	6849      	ldr	r1, [r1, #4]
 800488e:	0849      	lsrs	r1, r1, #1
 8004890:	4608      	mov	r0, r1
 8004892:	f04f 0100 	mov.w	r1, #0
 8004896:	1814      	adds	r4, r2, r0
 8004898:	eb43 0501 	adc.w	r5, r3, r1
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	461a      	mov	r2, r3
 80048a2:	f04f 0300 	mov.w	r3, #0
 80048a6:	4620      	mov	r0, r4
 80048a8:	4629      	mov	r1, r5
 80048aa:	f7fc f965 	bl	8000b78 <__aeabi_uldivmod>
 80048ae:	4602      	mov	r2, r0
 80048b0:	460b      	mov	r3, r1
 80048b2:	4613      	mov	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048bc:	d308      	bcc.n	80048d0 <UART_SetConfig+0x2d0>
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048c4:	d204      	bcs.n	80048d0 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	60da      	str	r2, [r3, #12]
 80048ce:	e0cf      	b.n	8004a70 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	76bb      	strb	r3, [r7, #26]
 80048d4:	e0cc      	b.n	8004a70 <UART_SetConfig+0x470>
 80048d6:	bf00      	nop
 80048d8:	cfff69f3 	.word	0xcfff69f3
 80048dc:	40008000 	.word	0x40008000
 80048e0:	40013800 	.word	0x40013800
 80048e4:	40004400 	.word	0x40004400
 80048e8:	00f42400 	.word	0x00f42400
 80048ec:	0800bf48 	.word	0x0800bf48
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	69db      	ldr	r3, [r3, #28]
 80048f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048f8:	d165      	bne.n	80049c6 <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 80048fa:	7efb      	ldrb	r3, [r7, #27]
 80048fc:	2b08      	cmp	r3, #8
 80048fe:	d828      	bhi.n	8004952 <UART_SetConfig+0x352>
 8004900:	a201      	add	r2, pc, #4	; (adr r2, 8004908 <UART_SetConfig+0x308>)
 8004902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004906:	bf00      	nop
 8004908:	0800492d 	.word	0x0800492d
 800490c:	08004935 	.word	0x08004935
 8004910:	0800493d 	.word	0x0800493d
 8004914:	08004953 	.word	0x08004953
 8004918:	08004943 	.word	0x08004943
 800491c:	08004953 	.word	0x08004953
 8004920:	08004953 	.word	0x08004953
 8004924:	08004953 	.word	0x08004953
 8004928:	0800494b 	.word	0x0800494b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800492c:	f7fe fcec 	bl	8003308 <HAL_RCC_GetPCLK1Freq>
 8004930:	6178      	str	r0, [r7, #20]
        break;
 8004932:	e013      	b.n	800495c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004934:	f7fe fcfa 	bl	800332c <HAL_RCC_GetPCLK2Freq>
 8004938:	6178      	str	r0, [r7, #20]
        break;
 800493a:	e00f      	b.n	800495c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800493c:	4b56      	ldr	r3, [pc, #344]	; (8004a98 <UART_SetConfig+0x498>)
 800493e:	617b      	str	r3, [r7, #20]
        break;
 8004940:	e00c      	b.n	800495c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004942:	f7fe fc2d 	bl	80031a0 <HAL_RCC_GetSysClockFreq>
 8004946:	6178      	str	r0, [r7, #20]
        break;
 8004948:	e008      	b.n	800495c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800494a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800494e:	617b      	str	r3, [r7, #20]
        break;
 8004950:	e004      	b.n	800495c <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8004952:	2300      	movs	r3, #0
 8004954:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	76bb      	strb	r3, [r7, #26]
        break;
 800495a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	2b00      	cmp	r3, #0
 8004960:	f000 8086 	beq.w	8004a70 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004968:	4a4c      	ldr	r2, [pc, #304]	; (8004a9c <UART_SetConfig+0x49c>)
 800496a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800496e:	461a      	mov	r2, r3
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	fbb3 f3f2 	udiv	r3, r3, r2
 8004976:	005a      	lsls	r2, r3, #1
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	085b      	lsrs	r3, r3, #1
 800497e:	441a      	add	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	fbb2 f3f3 	udiv	r3, r2, r3
 8004988:	b29b      	uxth	r3, r3
 800498a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	2b0f      	cmp	r3, #15
 8004990:	d916      	bls.n	80049c0 <UART_SetConfig+0x3c0>
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004998:	d212      	bcs.n	80049c0 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	b29b      	uxth	r3, r3
 800499e:	f023 030f 	bic.w	r3, r3, #15
 80049a2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	085b      	lsrs	r3, r3, #1
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	b29a      	uxth	r2, r3
 80049b0:	89fb      	ldrh	r3, [r7, #14]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	89fa      	ldrh	r2, [r7, #14]
 80049bc:	60da      	str	r2, [r3, #12]
 80049be:	e057      	b.n	8004a70 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	76bb      	strb	r3, [r7, #26]
 80049c4:	e054      	b.n	8004a70 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049c6:	7efb      	ldrb	r3, [r7, #27]
 80049c8:	2b08      	cmp	r3, #8
 80049ca:	d828      	bhi.n	8004a1e <UART_SetConfig+0x41e>
 80049cc:	a201      	add	r2, pc, #4	; (adr r2, 80049d4 <UART_SetConfig+0x3d4>)
 80049ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d2:	bf00      	nop
 80049d4:	080049f9 	.word	0x080049f9
 80049d8:	08004a01 	.word	0x08004a01
 80049dc:	08004a09 	.word	0x08004a09
 80049e0:	08004a1f 	.word	0x08004a1f
 80049e4:	08004a0f 	.word	0x08004a0f
 80049e8:	08004a1f 	.word	0x08004a1f
 80049ec:	08004a1f 	.word	0x08004a1f
 80049f0:	08004a1f 	.word	0x08004a1f
 80049f4:	08004a17 	.word	0x08004a17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049f8:	f7fe fc86 	bl	8003308 <HAL_RCC_GetPCLK1Freq>
 80049fc:	6178      	str	r0, [r7, #20]
        break;
 80049fe:	e013      	b.n	8004a28 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a00:	f7fe fc94 	bl	800332c <HAL_RCC_GetPCLK2Freq>
 8004a04:	6178      	str	r0, [r7, #20]
        break;
 8004a06:	e00f      	b.n	8004a28 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a08:	4b23      	ldr	r3, [pc, #140]	; (8004a98 <UART_SetConfig+0x498>)
 8004a0a:	617b      	str	r3, [r7, #20]
        break;
 8004a0c:	e00c      	b.n	8004a28 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a0e:	f7fe fbc7 	bl	80031a0 <HAL_RCC_GetSysClockFreq>
 8004a12:	6178      	str	r0, [r7, #20]
        break;
 8004a14:	e008      	b.n	8004a28 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a1a:	617b      	str	r3, [r7, #20]
        break;
 8004a1c:	e004      	b.n	8004a28 <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	76bb      	strb	r3, [r7, #26]
        break;
 8004a26:	bf00      	nop
    }

    if (pclk != 0U)
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d020      	beq.n	8004a70 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a32:	4a1a      	ldr	r2, [pc, #104]	; (8004a9c <UART_SetConfig+0x49c>)
 8004a34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a38:	461a      	mov	r2, r3
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	fbb3 f2f2 	udiv	r2, r3, r2
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	085b      	lsrs	r3, r3, #1
 8004a46:	441a      	add	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	2b0f      	cmp	r3, #15
 8004a58:	d908      	bls.n	8004a6c <UART_SetConfig+0x46c>
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a60:	d204      	bcs.n	8004a6c <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	60da      	str	r2, [r3, #12]
 8004a6a:	e001      	b.n	8004a70 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004a8c:	7ebb      	ldrb	r3, [r7, #26]
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3720      	adds	r7, #32
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bdb0      	pop	{r4, r5, r7, pc}
 8004a96:	bf00      	nop
 8004a98:	00f42400 	.word	0x00f42400
 8004a9c:	0800bf48 	.word	0x0800bf48

08004aa0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d00a      	beq.n	8004aca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ace:	f003 0302 	and.w	r3, r3, #2
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00a      	beq.n	8004aec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af0:	f003 0304 	and.w	r3, r3, #4
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d00a      	beq.n	8004b0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b12:	f003 0308 	and.w	r3, r3, #8
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00a      	beq.n	8004b30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00a      	beq.n	8004b52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b56:	f003 0320 	and.w	r3, r3, #32
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d00a      	beq.n	8004b74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	430a      	orrs	r2, r1
 8004b72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d01a      	beq.n	8004bb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	430a      	orrs	r2, r1
 8004b94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b9e:	d10a      	bne.n	8004bb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00a      	beq.n	8004bd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	605a      	str	r2, [r3, #4]
  }
}
 8004bd8:	bf00      	nop
 8004bda:	370c      	adds	r7, #12
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bc80      	pop	{r7}
 8004be0:	4770      	bx	lr

08004be2 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b086      	sub	sp, #24
 8004be6:	af02      	add	r7, sp, #8
 8004be8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004bf2:	f7fd f837 	bl	8001c64 <HAL_GetTick>
 8004bf6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0308 	and.w	r3, r3, #8
 8004c02:	2b08      	cmp	r3, #8
 8004c04:	d10e      	bne.n	8004c24 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c06:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 f82f 	bl	8004c78 <UART_WaitOnFlagUntilTimeout>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d001      	beq.n	8004c24 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e025      	b.n	8004c70 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0304 	and.w	r3, r3, #4
 8004c2e:	2b04      	cmp	r3, #4
 8004c30:	d10e      	bne.n	8004c50 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c32:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c36:	9300      	str	r3, [sp, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 f819 	bl	8004c78 <UART_WaitOnFlagUntilTimeout>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d001      	beq.n	8004c50 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e00f      	b.n	8004c70 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2220      	movs	r2, #32
 8004c54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2220      	movs	r2, #32
 8004c5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004c6e:	2300      	movs	r3, #0
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3710      	adds	r7, #16
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b09c      	sub	sp, #112	; 0x70
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	603b      	str	r3, [r7, #0]
 8004c84:	4613      	mov	r3, r2
 8004c86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c88:	e0a9      	b.n	8004dde <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c90:	f000 80a5 	beq.w	8004dde <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c94:	f7fc ffe6 	bl	8001c64 <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d302      	bcc.n	8004caa <UART_WaitOnFlagUntilTimeout+0x32>
 8004ca4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d140      	bne.n	8004d2c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cb2:	e853 3f00 	ldrex	r3, [r3]
 8004cb6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004cb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cba:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004cbe:	667b      	str	r3, [r7, #100]	; 0x64
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004cc8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004cca:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ccc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004cce:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004cd0:	e841 2300 	strex	r3, r2, [r1]
 8004cd4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004cd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1e6      	bne.n	8004caa <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	3308      	adds	r3, #8
 8004ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ce6:	e853 3f00 	ldrex	r3, [r3]
 8004cea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cee:	f023 0301 	bic.w	r3, r3, #1
 8004cf2:	663b      	str	r3, [r7, #96]	; 0x60
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	3308      	adds	r3, #8
 8004cfa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004cfc:	64ba      	str	r2, [r7, #72]	; 0x48
 8004cfe:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d00:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004d02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d04:	e841 2300 	strex	r3, r2, [r1]
 8004d08:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004d0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1e5      	bne.n	8004cdc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2220      	movs	r2, #32
 8004d14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e069      	b.n	8004e00 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0304 	and.w	r3, r3, #4
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d051      	beq.n	8004dde <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	69db      	ldr	r3, [r3, #28]
 8004d40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d48:	d149      	bne.n	8004dde <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d52:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5c:	e853 3f00 	ldrex	r3, [r3]
 8004d60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d64:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d68:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	461a      	mov	r2, r3
 8004d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d72:	637b      	str	r3, [r7, #52]	; 0x34
 8004d74:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d76:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d7a:	e841 2300 	strex	r3, r2, [r1]
 8004d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1e6      	bne.n	8004d54 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3308      	adds	r3, #8
 8004d8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	e853 3f00 	ldrex	r3, [r3]
 8004d94:	613b      	str	r3, [r7, #16]
   return(result);
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	f023 0301 	bic.w	r3, r3, #1
 8004d9c:	66bb      	str	r3, [r7, #104]	; 0x68
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	3308      	adds	r3, #8
 8004da4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004da6:	623a      	str	r2, [r7, #32]
 8004da8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004daa:	69f9      	ldr	r1, [r7, #28]
 8004dac:	6a3a      	ldr	r2, [r7, #32]
 8004dae:	e841 2300 	strex	r3, r2, [r1]
 8004db2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1e5      	bne.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2220      	movs	r2, #32
 8004dbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2220      	movs	r2, #32
 8004dce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e010      	b.n	8004e00 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	69da      	ldr	r2, [r3, #28]
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	4013      	ands	r3, r2
 8004de8:	68ba      	ldr	r2, [r7, #8]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	bf0c      	ite	eq
 8004dee:	2301      	moveq	r3, #1
 8004df0:	2300      	movne	r3, #0
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	461a      	mov	r2, r3
 8004df6:	79fb      	ldrb	r3, [r7, #7]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	f43f af46 	beq.w	8004c8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3770      	adds	r7, #112	; 0x70
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d101      	bne.n	8004e1e <HAL_UARTEx_DisableFifoMode+0x16>
 8004e1a:	2302      	movs	r3, #2
 8004e1c:	e027      	b.n	8004e6e <HAL_UARTEx_DisableFifoMode+0x66>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2224      	movs	r2, #36	; 0x24
 8004e2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f022 0201 	bic.w	r2, r2, #1
 8004e44:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004e4c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3714      	adds	r7, #20
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bc80      	pop	{r7}
 8004e76:	4770      	bx	lr

08004e78 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b084      	sub	sp, #16
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d101      	bne.n	8004e90 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004e8c:	2302      	movs	r3, #2
 8004e8e:	e02d      	b.n	8004eec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2224      	movs	r2, #36	; 0x24
 8004e9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 0201 	bic.w	r2, r2, #1
 8004eb6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f000 f84f 	bl	8004f70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2220      	movs	r2, #32
 8004ede:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d101      	bne.n	8004f0c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004f08:	2302      	movs	r3, #2
 8004f0a:	e02d      	b.n	8004f68 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2224      	movs	r2, #36	; 0x24
 8004f18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0201 	bic.w	r2, r2, #1
 8004f32:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	683a      	ldr	r2, [r7, #0]
 8004f44:	430a      	orrs	r2, r1
 8004f46:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 f811 	bl	8004f70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d108      	bne.n	8004f92 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004f90:	e031      	b.n	8004ff6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004f92:	2308      	movs	r3, #8
 8004f94:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004f96:	2308      	movs	r3, #8
 8004f98:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	0e5b      	lsrs	r3, r3, #25
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	f003 0307 	and.w	r3, r3, #7
 8004fa8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	0f5b      	lsrs	r3, r3, #29
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	f003 0307 	and.w	r3, r3, #7
 8004fb8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004fba:	7bbb      	ldrb	r3, [r7, #14]
 8004fbc:	7b3a      	ldrb	r2, [r7, #12]
 8004fbe:	4910      	ldr	r1, [pc, #64]	; (8005000 <UARTEx_SetNbDataToProcess+0x90>)
 8004fc0:	5c8a      	ldrb	r2, [r1, r2]
 8004fc2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004fc6:	7b3a      	ldrb	r2, [r7, #12]
 8004fc8:	490e      	ldr	r1, [pc, #56]	; (8005004 <UARTEx_SetNbDataToProcess+0x94>)
 8004fca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004fcc:	fb93 f3f2 	sdiv	r3, r3, r2
 8004fd0:	b29a      	uxth	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004fd8:	7bfb      	ldrb	r3, [r7, #15]
 8004fda:	7b7a      	ldrb	r2, [r7, #13]
 8004fdc:	4908      	ldr	r1, [pc, #32]	; (8005000 <UARTEx_SetNbDataToProcess+0x90>)
 8004fde:	5c8a      	ldrb	r2, [r1, r2]
 8004fe0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004fe4:	7b7a      	ldrb	r2, [r7, #13]
 8004fe6:	4907      	ldr	r1, [pc, #28]	; (8005004 <UARTEx_SetNbDataToProcess+0x94>)
 8004fe8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004fea:	fb93 f3f2 	sdiv	r3, r3, r2
 8004fee:	b29a      	uxth	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004ff6:	bf00      	nop
 8004ff8:	3714      	adds	r7, #20
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bc80      	pop	{r7}
 8004ffe:	4770      	bx	lr
 8005000:	0800bf60 	.word	0x0800bf60
 8005004:	0800bf68 	.word	0x0800bf68

08005008 <RadioInit>:


/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8005010:	4a15      	ldr	r2, [pc, #84]	; (8005068 <RadioInit+0x60>)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8005016:	4b15      	ldr	r3, [pc, #84]	; (800506c <RadioInit+0x64>)
 8005018:	2200      	movs	r2, #0
 800501a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 800501c:	4b13      	ldr	r3, [pc, #76]	; (800506c <RadioInit+0x64>)
 800501e:	2200      	movs	r2, #0
 8005020:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8005022:	4b12      	ldr	r3, [pc, #72]	; (800506c <RadioInit+0x64>)
 8005024:	2200      	movs	r2, #0
 8005026:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8005028:	4811      	ldr	r0, [pc, #68]	; (8005070 <RadioInit+0x68>)
 800502a:	f001 fdc1 	bl	8006bb0 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 800502e:	2000      	movs	r0, #0
 8005030:	f000 ffb0 	bl	8005f94 <RadioSetPublicNetwork>

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode(  );
 8005034:	f002 f852 	bl	80070dc <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8005038:	2100      	movs	r1, #0
 800503a:	2000      	movs	r0, #0
 800503c:	f002 fba8 	bl	8007790 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8005040:	2204      	movs	r2, #4
 8005042:	2100      	movs	r1, #0
 8005044:	2001      	movs	r0, #1
 8005046:	f002 f9d3 	bl	80073f0 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800504a:	2300      	movs	r3, #0
 800504c:	2200      	movs	r2, #0
 800504e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005052:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005056:	f002 f907 	bl	8007268 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 800505a:	f000 fe4f 	bl	8005cfc <RadioSleep>
    // Initialize driver timeout timers
    //TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
   // TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
  //  TimerStop( &TxTimeoutTimer );
   // TimerStop( &RxTimeoutTimer );
}
 800505e:	bf00      	nop
 8005060:	3708      	adds	r7, #8
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	20000540 	.word	0x20000540
 800506c:	20000684 	.word	0x20000684
 8005070:	08006001 	.word	0x08006001

08005074 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8005074:	b580      	push	{r7, lr}
 8005076:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8005078:	f001 fddc 	bl	8006c34 <SUBGRF_GetOperatingMode>
 800507c:	4603      	mov	r3, r0
 800507e:	2b07      	cmp	r3, #7
 8005080:	d00a      	beq.n	8005098 <RadioGetStatus+0x24>
 8005082:	2b07      	cmp	r3, #7
 8005084:	dc0a      	bgt.n	800509c <RadioGetStatus+0x28>
 8005086:	2b04      	cmp	r3, #4
 8005088:	d002      	beq.n	8005090 <RadioGetStatus+0x1c>
 800508a:	2b05      	cmp	r3, #5
 800508c:	d002      	beq.n	8005094 <RadioGetStatus+0x20>
 800508e:	e005      	b.n	800509c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8005090:	2302      	movs	r3, #2
 8005092:	e004      	b.n	800509e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8005094:	2301      	movs	r3, #1
 8005096:	e002      	b.n	800509e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8005098:	2303      	movs	r3, #3
 800509a:	e000      	b.n	800509e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 800509c:	2300      	movs	r3, #0
    }
}
 800509e:	4618      	mov	r0, r3
 80050a0:	bd80      	pop	{r7, pc}
	...

080050a4 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	4603      	mov	r3, r0
 80050ac:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 80050ae:	4a25      	ldr	r2, [pc, #148]	; (8005144 <RadioSetModem+0xa0>)
 80050b0:	79fb      	ldrb	r3, [r7, #7]
 80050b2:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem(modem);
 80050b4:	79fb      	ldrb	r3, [r7, #7]
 80050b6:	4618      	mov	r0, r3
 80050b8:	f002 fedf 	bl	8007e7a <RFW_SetRadioModem>
    switch( modem )
 80050bc:	79fb      	ldrb	r3, [r7, #7]
 80050be:	3b01      	subs	r3, #1
 80050c0:	2b03      	cmp	r3, #3
 80050c2:	d80b      	bhi.n	80050dc <RadioSetModem+0x38>
 80050c4:	a201      	add	r2, pc, #4	; (adr r2, 80050cc <RadioSetModem+0x28>)
 80050c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ca:	bf00      	nop
 80050cc:	080050eb 	.word	0x080050eb
 80050d0:	08005111 	.word	0x08005111
 80050d4:	0800511f 	.word	0x0800511f
 80050d8:	0800512d 	.word	0x0800512d
    {
    default:
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80050dc:	2000      	movs	r0, #0
 80050de:	f002 f961 	bl	80073a4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80050e2:	4b18      	ldr	r3, [pc, #96]	; (8005144 <RadioSetModem+0xa0>)
 80050e4:	2200      	movs	r2, #0
 80050e6:	735a      	strb	r2, [r3, #13]
        break;
 80050e8:	e028      	b.n	800513c <RadioSetModem+0x98>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 80050ea:	2001      	movs	r0, #1
 80050ec:	f002 f95a 	bl	80073a4 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 80050f0:	4b14      	ldr	r3, [pc, #80]	; (8005144 <RadioSetModem+0xa0>)
 80050f2:	7b5a      	ldrb	r2, [r3, #13]
 80050f4:	4b13      	ldr	r3, [pc, #76]	; (8005144 <RadioSetModem+0xa0>)
 80050f6:	7b1b      	ldrb	r3, [r3, #12]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d01e      	beq.n	800513a <RadioSetModem+0x96>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 80050fc:	4b11      	ldr	r3, [pc, #68]	; (8005144 <RadioSetModem+0xa0>)
 80050fe:	7b1a      	ldrb	r2, [r3, #12]
 8005100:	4b10      	ldr	r3, [pc, #64]	; (8005144 <RadioSetModem+0xa0>)
 8005102:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8005104:	4b0f      	ldr	r3, [pc, #60]	; (8005144 <RadioSetModem+0xa0>)
 8005106:	7b5b      	ldrb	r3, [r3, #13]
 8005108:	4618      	mov	r0, r3
 800510a:	f000 ff43 	bl	8005f94 <RadioSetPublicNetwork>
        }
        break;
 800510e:	e014      	b.n	800513a <RadioSetModem+0x96>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8005110:	2002      	movs	r0, #2
 8005112:	f002 f947 	bl	80073a4 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8005116:	4b0b      	ldr	r3, [pc, #44]	; (8005144 <RadioSetModem+0xa0>)
 8005118:	2200      	movs	r2, #0
 800511a:	735a      	strb	r2, [r3, #13]
        break;
 800511c:	e00e      	b.n	800513c <RadioSetModem+0x98>
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 800511e:	2002      	movs	r0, #2
 8005120:	f002 f940 	bl	80073a4 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8005124:	4b07      	ldr	r3, [pc, #28]	; (8005144 <RadioSetModem+0xa0>)
 8005126:	2200      	movs	r2, #0
 8005128:	735a      	strb	r2, [r3, #13]
        break;
 800512a:	e007      	b.n	800513c <RadioSetModem+0x98>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800512c:	2000      	movs	r0, #0
 800512e:	f002 f939 	bl	80073a4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8005132:	4b04      	ldr	r3, [pc, #16]	; (8005144 <RadioSetModem+0xa0>)
 8005134:	2200      	movs	r2, #0
 8005136:	735a      	strb	r2, [r3, #13]
        break;
 8005138:	e000      	b.n	800513c <RadioSetModem+0x98>
        break;
 800513a:	bf00      	nop
    }
}
 800513c:	bf00      	nop
 800513e:	3708      	adds	r7, #8
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}
 8005144:	20000684 	.word	0x20000684

08005148 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f002 f8e5 	bl	8007320 <SUBGRF_SetRfFrequency>
}
 8005156:	bf00      	nop
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}

0800515e <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800515e:	b580      	push	{r7, lr}
 8005160:	b090      	sub	sp, #64	; 0x40
 8005162:	af0a      	add	r7, sp, #40	; 0x28
 8005164:	60f8      	str	r0, [r7, #12]
 8005166:	60b9      	str	r1, [r7, #8]
 8005168:	603b      	str	r3, [r7, #0]
 800516a:	4613      	mov	r3, r2
 800516c:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 800516e:	2301      	movs	r3, #1
 8005170:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8005172:	2300      	movs	r3, #0
 8005174:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8005176:	2300      	movs	r3, #0
 8005178:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 800517a:	f000 fdd2 	bl	8005d22 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 800517e:	2000      	movs	r0, #0
 8005180:	f7ff ff90 	bl	80050a4 <RadioSetModem>

    RadioSetChannel( freq );
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f7ff ffdf 	bl	8005148 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 800518a:	2301      	movs	r3, #1
 800518c:	9309      	str	r3, [sp, #36]	; 0x24
 800518e:	2300      	movs	r3, #0
 8005190:	9308      	str	r3, [sp, #32]
 8005192:	2300      	movs	r3, #0
 8005194:	9307      	str	r3, [sp, #28]
 8005196:	2300      	movs	r3, #0
 8005198:	9306      	str	r3, [sp, #24]
 800519a:	2300      	movs	r3, #0
 800519c:	9305      	str	r3, [sp, #20]
 800519e:	2300      	movs	r3, #0
 80051a0:	9304      	str	r3, [sp, #16]
 80051a2:	2300      	movs	r3, #0
 80051a4:	9303      	str	r3, [sp, #12]
 80051a6:	2300      	movs	r3, #0
 80051a8:	9302      	str	r3, [sp, #8]
 80051aa:	2303      	movs	r3, #3
 80051ac:	9301      	str	r3, [sp, #4]
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	9300      	str	r3, [sp, #0]
 80051b2:	2300      	movs	r3, #0
 80051b4:	f44f 7216 	mov.w	r2, #600	; 0x258
 80051b8:	68b9      	ldr	r1, [r7, #8]
 80051ba:	2000      	movs	r0, #0
 80051bc:	f000 f826 	bl	800520c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80051c0:	2000      	movs	r0, #0
 80051c2:	f000 fdb5 	bl	8005d30 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80051c6:	f000 ff13 	bl	8005ff0 <RadioGetWakeupTime>
 80051ca:	4603      	mov	r3, r0
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7fc fd53 	bl	8001c78 <HAL_Delay>
            break;
        }
    }
    */
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 80051d2:	f000 fda6 	bl	8005d22 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 80051d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3718      	adds	r7, #24
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 80051e6:	2300      	movs	r3, #0
 80051e8:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    RadioSetModem( MODEM_LORA );
 80051ea:	2001      	movs	r0, #1
 80051ec:	f7ff ff5a 	bl	80050a4 <RadioSetModem>

    // Disable LoRa modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80051f0:	2300      	movs	r3, #0
 80051f2:	2200      	movs	r2, #0
 80051f4:	2100      	movs	r1, #0
 80051f6:	2000      	movs	r0, #0
 80051f8:	f002 f836 	bl	8007268 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 80051fc:	f001 fdeb 	bl	8006dd6 <SUBGRF_GetRandom>
 8005200:	6078      	str	r0, [r7, #4]

    return rnd;
 8005202:	687b      	ldr	r3, [r7, #4]
}
 8005204:	4618      	mov	r0, r3
 8005206:	3708      	adds	r7, #8
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08a      	sub	sp, #40	; 0x28
 8005210:	af00      	add	r7, sp, #0
 8005212:	60b9      	str	r1, [r7, #8]
 8005214:	607a      	str	r2, [r7, #4]
 8005216:	461a      	mov	r2, r3
 8005218:	4603      	mov	r3, r0
 800521a:	73fb      	strb	r3, [r7, #15]
 800521c:	4613      	mov	r3, r2
 800521e:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8005220:	4abd      	ldr	r2, [pc, #756]	; (8005518 <RadioSetRxConfig+0x30c>)
 8005222:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8005226:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8005228:	f002 fde5 	bl	8007df6 <RFW_DeInit>
    if( rxContinuous == true )
 800522c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8005230:	2b00      	cmp	r3, #0
 8005232:	d001      	beq.n	8005238 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8005234:	2300      	movs	r3, #0
 8005236:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8005238:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800523c:	2b00      	cmp	r3, #0
 800523e:	d004      	beq.n	800524a <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8005240:	4ab6      	ldr	r2, [pc, #728]	; (800551c <RadioSetRxConfig+0x310>)
 8005242:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8005246:	7013      	strb	r3, [r2, #0]
 8005248:	e002      	b.n	8005250 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 800524a:	4bb4      	ldr	r3, [pc, #720]	; (800551c <RadioSetRxConfig+0x310>)
 800524c:	22ff      	movs	r2, #255	; 0xff
 800524e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8005250:	7bfb      	ldrb	r3, [r7, #15]
 8005252:	2b04      	cmp	r3, #4
 8005254:	d009      	beq.n	800526a <RadioSetRxConfig+0x5e>
 8005256:	2b04      	cmp	r3, #4
 8005258:	f300 81da 	bgt.w	8005610 <RadioSetRxConfig+0x404>
 800525c:	2b00      	cmp	r3, #0
 800525e:	f000 80bf 	beq.w	80053e0 <RadioSetRxConfig+0x1d4>
 8005262:	2b01      	cmp	r3, #1
 8005264:	f000 812c 	beq.w	80054c0 <RadioSetRxConfig+0x2b4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8005268:	e1d2      	b.n	8005610 <RadioSetRxConfig+0x404>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 800526a:	2001      	movs	r0, #1
 800526c:	f001 fef8 	bl	8007060 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8005270:	4ba9      	ldr	r3, [pc, #676]	; (8005518 <RadioSetRxConfig+0x30c>)
 8005272:	2200      	movs	r2, #0
 8005274:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8005278:	4aa7      	ldr	r2, [pc, #668]	; (8005518 <RadioSetRxConfig+0x30c>)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 800527e:	4ba6      	ldr	r3, [pc, #664]	; (8005518 <RadioSetRxConfig+0x30c>)
 8005280:	2209      	movs	r2, #9
 8005282:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8005286:	4ba4      	ldr	r3, [pc, #656]	; (8005518 <RadioSetRxConfig+0x30c>)
 8005288:	f44f 7248 	mov.w	r2, #800	; 0x320
 800528c:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800528e:	68b8      	ldr	r0, [r7, #8]
 8005290:	f002 fce2 	bl	8007c58 <SUBGRF_GetFskBandwidthRegValue>
 8005294:	4603      	mov	r3, r0
 8005296:	461a      	mov	r2, r3
 8005298:	4b9f      	ldr	r3, [pc, #636]	; (8005518 <RadioSetRxConfig+0x30c>)
 800529a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800529e:	4b9e      	ldr	r3, [pc, #632]	; (8005518 <RadioSetRxConfig+0x30c>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80052a4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80052a6:	00db      	lsls	r3, r3, #3
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	4b9b      	ldr	r3, [pc, #620]	; (8005518 <RadioSetRxConfig+0x30c>)
 80052ac:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80052ae:	4b9a      	ldr	r3, [pc, #616]	; (8005518 <RadioSetRxConfig+0x30c>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80052b4:	4b98      	ldr	r3, [pc, #608]	; (8005518 <RadioSetRxConfig+0x30c>)
 80052b6:	2210      	movs	r2, #16
 80052b8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80052ba:	4b97      	ldr	r3, [pc, #604]	; (8005518 <RadioSetRxConfig+0x30c>)
 80052bc:	2200      	movs	r2, #0
 80052be:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80052c0:	4b95      	ldr	r3, [pc, #596]	; (8005518 <RadioSetRxConfig+0x30c>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80052c6:	4b95      	ldr	r3, [pc, #596]	; (800551c <RadioSetRxConfig+0x310>)
 80052c8:	781a      	ldrb	r2, [r3, #0]
 80052ca:	4b93      	ldr	r3, [pc, #588]	; (8005518 <RadioSetRxConfig+0x30c>)
 80052cc:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80052ce:	4b92      	ldr	r3, [pc, #584]	; (8005518 <RadioSetRxConfig+0x30c>)
 80052d0:	2201      	movs	r2, #1
 80052d2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 80052d4:	4b90      	ldr	r3, [pc, #576]	; (8005518 <RadioSetRxConfig+0x30c>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 80052da:	2004      	movs	r0, #4
 80052dc:	f7ff fee2 	bl	80050a4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80052e0:	488f      	ldr	r0, [pc, #572]	; (8005520 <RadioSetRxConfig+0x314>)
 80052e2:	f002 f8eb 	bl	80074bc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80052e6:	488f      	ldr	r0, [pc, #572]	; (8005524 <RadioSetRxConfig+0x318>)
 80052e8:	f002 f9b4 	bl	8007654 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80052ec:	4a8e      	ldr	r2, [pc, #568]	; (8005528 <RadioSetRxConfig+0x31c>)
 80052ee:	f107 031c 	add.w	r3, r7, #28
 80052f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80052f6:	e883 0003 	stmia.w	r3, {r0, r1}
 80052fa:	f107 031c 	add.w	r3, r7, #28
 80052fe:	4618      	mov	r0, r3
 8005300:	f001 fce7 	bl	8006cd2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8005304:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005308:	f001 fd32 	bl	8006d70 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 800530c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8005310:	f000 fdde 	bl	8005ed0 <RadioRead>
 8005314:	4603      	mov	r3, r0
 8005316:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 800531a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800531e:	f023 0310 	bic.w	r3, r3, #16
 8005322:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8005326:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800532a:	4619      	mov	r1, r3
 800532c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8005330:	f000 fdbc 	bl	8005eac <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8005334:	2104      	movs	r1, #4
 8005336:	f640 00b9 	movw	r0, #2233	; 0x8b9
 800533a:	f000 fdb7 	bl	8005eac <RadioWrite>
            modReg= RadioRead(0x89b);
 800533e:	f640 009b 	movw	r0, #2203	; 0x89b
 8005342:	f000 fdc5 	bl	8005ed0 <RadioRead>
 8005346:	4603      	mov	r3, r0
 8005348:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800534c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005350:	f023 031c 	bic.w	r3, r3, #28
 8005354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8005358:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800535c:	f043 0308 	orr.w	r3, r3, #8
 8005360:	b2db      	uxtb	r3, r3
 8005362:	4619      	mov	r1, r3
 8005364:	f640 009b 	movw	r0, #2203	; 0x89b
 8005368:	f000 fda0 	bl	8005eac <RadioWrite>
            modReg= RadioRead(0x6d1);
 800536c:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8005370:	f000 fdae 	bl	8005ed0 <RadioRead>
 8005374:	4603      	mov	r3, r0
 8005376:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 800537a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800537e:	f023 0318 	bic.w	r3, r3, #24
 8005382:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 8005386:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800538a:	f043 0318 	orr.w	r3, r3, #24
 800538e:	b2db      	uxtb	r3, r3
 8005390:	4619      	mov	r1, r3
 8005392:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8005396:	f000 fd89 	bl	8005eac <RadioWrite>
            modReg= RadioRead(0x6ac);
 800539a:	f240 60ac 	movw	r0, #1708	; 0x6ac
 800539e:	f000 fd97 	bl	8005ed0 <RadioRead>
 80053a2:	4603      	mov	r3, r0
 80053a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80053a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80053ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 80053b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80053b8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	4619      	mov	r1, r3
 80053c0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80053c4:	f000 fd72 	bl	8005eac <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80053c8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80053ca:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80053ce:	fb02 f303 	mul.w	r3, r2, r3
 80053d2:	461a      	mov	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053da:	4a4f      	ldr	r2, [pc, #316]	; (8005518 <RadioSetRxConfig+0x30c>)
 80053dc:	6093      	str	r3, [r2, #8]
            break;
 80053de:	e118      	b.n	8005612 <RadioSetRxConfig+0x406>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80053e0:	2000      	movs	r0, #0
 80053e2:	f001 fe3d 	bl	8007060 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80053e6:	4b4c      	ldr	r3, [pc, #304]	; (8005518 <RadioSetRxConfig+0x30c>)
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80053ee:	4a4a      	ldr	r2, [pc, #296]	; (8005518 <RadioSetRxConfig+0x30c>)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80053f4:	4b48      	ldr	r3, [pc, #288]	; (8005518 <RadioSetRxConfig+0x30c>)
 80053f6:	220b      	movs	r2, #11
 80053f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80053fc:	68b8      	ldr	r0, [r7, #8]
 80053fe:	f002 fc2b 	bl	8007c58 <SUBGRF_GetFskBandwidthRegValue>
 8005402:	4603      	mov	r3, r0
 8005404:	461a      	mov	r2, r3
 8005406:	4b44      	ldr	r3, [pc, #272]	; (8005518 <RadioSetRxConfig+0x30c>)
 8005408:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800540c:	4b42      	ldr	r3, [pc, #264]	; (8005518 <RadioSetRxConfig+0x30c>)
 800540e:	2200      	movs	r2, #0
 8005410:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8005412:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005414:	00db      	lsls	r3, r3, #3
 8005416:	b29a      	uxth	r2, r3
 8005418:	4b3f      	ldr	r3, [pc, #252]	; (8005518 <RadioSetRxConfig+0x30c>)
 800541a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 800541c:	4b3e      	ldr	r3, [pc, #248]	; (8005518 <RadioSetRxConfig+0x30c>)
 800541e:	2204      	movs	r2, #4
 8005420:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8005422:	4b3d      	ldr	r3, [pc, #244]	; (8005518 <RadioSetRxConfig+0x30c>)
 8005424:	2218      	movs	r2, #24
 8005426:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8005428:	4b3b      	ldr	r3, [pc, #236]	; (8005518 <RadioSetRxConfig+0x30c>)
 800542a:	2200      	movs	r2, #0
 800542c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800542e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8005432:	f083 0301 	eor.w	r3, r3, #1
 8005436:	b2db      	uxtb	r3, r3
 8005438:	461a      	mov	r2, r3
 800543a:	4b37      	ldr	r3, [pc, #220]	; (8005518 <RadioSetRxConfig+0x30c>)
 800543c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800543e:	4b37      	ldr	r3, [pc, #220]	; (800551c <RadioSetRxConfig+0x310>)
 8005440:	781a      	ldrb	r2, [r3, #0]
 8005442:	4b35      	ldr	r3, [pc, #212]	; (8005518 <RadioSetRxConfig+0x30c>)
 8005444:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8005446:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800544a:	2b00      	cmp	r3, #0
 800544c:	d003      	beq.n	8005456 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800544e:	4b32      	ldr	r3, [pc, #200]	; (8005518 <RadioSetRxConfig+0x30c>)
 8005450:	22f2      	movs	r2, #242	; 0xf2
 8005452:	75da      	strb	r2, [r3, #23]
 8005454:	e002      	b.n	800545c <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8005456:	4b30      	ldr	r3, [pc, #192]	; (8005518 <RadioSetRxConfig+0x30c>)
 8005458:	2201      	movs	r2, #1
 800545a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800545c:	4b2e      	ldr	r3, [pc, #184]	; (8005518 <RadioSetRxConfig+0x30c>)
 800545e:	2201      	movs	r2, #1
 8005460:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8005462:	f000 fc5e 	bl	8005d22 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8005466:	4b2c      	ldr	r3, [pc, #176]	; (8005518 <RadioSetRxConfig+0x30c>)
 8005468:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800546c:	2b00      	cmp	r3, #0
 800546e:	bf14      	ite	ne
 8005470:	2301      	movne	r3, #1
 8005472:	2300      	moveq	r3, #0
 8005474:	b2db      	uxtb	r3, r3
 8005476:	4618      	mov	r0, r3
 8005478:	f7ff fe14 	bl	80050a4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800547c:	4828      	ldr	r0, [pc, #160]	; (8005520 <RadioSetRxConfig+0x314>)
 800547e:	f002 f81d 	bl	80074bc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005482:	4828      	ldr	r0, [pc, #160]	; (8005524 <RadioSetRxConfig+0x318>)
 8005484:	f002 f8e6 	bl	8007654 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8005488:	4a28      	ldr	r2, [pc, #160]	; (800552c <RadioSetRxConfig+0x320>)
 800548a:	f107 0314 	add.w	r3, r7, #20
 800548e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005492:	e883 0003 	stmia.w	r3, {r0, r1}
 8005496:	f107 0314 	add.w	r3, r7, #20
 800549a:	4618      	mov	r0, r3
 800549c:	f001 fc19 	bl	8006cd2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80054a0:	f240 10ff 	movw	r0, #511	; 0x1ff
 80054a4:	f001 fc64 	bl	8006d70 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80054a8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80054aa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80054ae:	fb02 f303 	mul.w	r3, r2, r3
 80054b2:	461a      	mov	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ba:	4a17      	ldr	r2, [pc, #92]	; (8005518 <RadioSetRxConfig+0x30c>)
 80054bc:	6093      	str	r3, [r2, #8]
            break;
 80054be:	e0a8      	b.n	8005612 <RadioSetRxConfig+0x406>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80054c0:	2000      	movs	r0, #0
 80054c2:	f001 fdcd 	bl	8007060 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80054c6:	4b14      	ldr	r3, [pc, #80]	; (8005518 <RadioSetRxConfig+0x30c>)
 80054c8:	2201      	movs	r2, #1
 80054ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	4b11      	ldr	r3, [pc, #68]	; (8005518 <RadioSetRxConfig+0x30c>)
 80054d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 80054d8:	4a15      	ldr	r2, [pc, #84]	; (8005530 <RadioSetRxConfig+0x324>)
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	4413      	add	r3, r2
 80054de:	781a      	ldrb	r2, [r3, #0]
 80054e0:	4b0d      	ldr	r3, [pc, #52]	; (8005518 <RadioSetRxConfig+0x30c>)
 80054e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 80054e6:	4a0c      	ldr	r2, [pc, #48]	; (8005518 <RadioSetRxConfig+0x30c>)
 80054e8:	7bbb      	ldrb	r3, [r7, #14]
 80054ea:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d105      	bne.n	8005500 <RadioSetRxConfig+0x2f4>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2b0b      	cmp	r3, #11
 80054f8:	d008      	beq.n	800550c <RadioSetRxConfig+0x300>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2b0c      	cmp	r3, #12
 80054fe:	d005      	beq.n	800550c <RadioSetRxConfig+0x300>
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d116      	bne.n	8005534 <RadioSetRxConfig+0x328>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b0c      	cmp	r3, #12
 800550a:	d113      	bne.n	8005534 <RadioSetRxConfig+0x328>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800550c:	4b02      	ldr	r3, [pc, #8]	; (8005518 <RadioSetRxConfig+0x30c>)
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8005514:	e012      	b.n	800553c <RadioSetRxConfig+0x330>
 8005516:	bf00      	nop
 8005518:	20000684 	.word	0x20000684
 800551c:	20000009 	.word	0x20000009
 8005520:	200006bc 	.word	0x200006bc
 8005524:	20000692 	.word	0x20000692
 8005528:	0800bbe8 	.word	0x0800bbe8
 800552c:	0800bbf0 	.word	0x0800bbf0
 8005530:	0800bff4 	.word	0x0800bff4
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8005534:	4b39      	ldr	r3, [pc, #228]	; (800561c <RadioSetRxConfig+0x410>)
 8005536:	2200      	movs	r2, #0
 8005538:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 800553c:	4b37      	ldr	r3, [pc, #220]	; (800561c <RadioSetRxConfig+0x410>)
 800553e:	2201      	movs	r2, #1
 8005540:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8005542:	4b36      	ldr	r3, [pc, #216]	; (800561c <RadioSetRxConfig+0x410>)
 8005544:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005548:	2b05      	cmp	r3, #5
 800554a:	d004      	beq.n	8005556 <RadioSetRxConfig+0x34a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 800554c:	4b33      	ldr	r3, [pc, #204]	; (800561c <RadioSetRxConfig+0x410>)
 800554e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8005552:	2b06      	cmp	r3, #6
 8005554:	d10a      	bne.n	800556c <RadioSetRxConfig+0x360>
                if( preambleLen < 12 )
 8005556:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005558:	2b0b      	cmp	r3, #11
 800555a:	d803      	bhi.n	8005564 <RadioSetRxConfig+0x358>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800555c:	4b2f      	ldr	r3, [pc, #188]	; (800561c <RadioSetRxConfig+0x410>)
 800555e:	220c      	movs	r2, #12
 8005560:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8005562:	e006      	b.n	8005572 <RadioSetRxConfig+0x366>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8005564:	4a2d      	ldr	r2, [pc, #180]	; (800561c <RadioSetRxConfig+0x410>)
 8005566:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005568:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 800556a:	e002      	b.n	8005572 <RadioSetRxConfig+0x366>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800556c:	4a2b      	ldr	r2, [pc, #172]	; (800561c <RadioSetRxConfig+0x410>)
 800556e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005570:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8005572:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8005576:	4b29      	ldr	r3, [pc, #164]	; (800561c <RadioSetRxConfig+0x410>)
 8005578:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 800557a:	4b29      	ldr	r3, [pc, #164]	; (8005620 <RadioSetRxConfig+0x414>)
 800557c:	781a      	ldrb	r2, [r3, #0]
 800557e:	4b27      	ldr	r3, [pc, #156]	; (800561c <RadioSetRxConfig+0x410>)
 8005580:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8005582:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8005586:	4b25      	ldr	r3, [pc, #148]	; (800561c <RadioSetRxConfig+0x410>)
 8005588:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800558c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8005590:	4b22      	ldr	r3, [pc, #136]	; (800561c <RadioSetRxConfig+0x410>)
 8005592:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8005596:	f000 fbc4 	bl	8005d22 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800559a:	4b20      	ldr	r3, [pc, #128]	; (800561c <RadioSetRxConfig+0x410>)
 800559c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	bf14      	ite	ne
 80055a4:	2301      	movne	r3, #1
 80055a6:	2300      	moveq	r3, #0
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	4618      	mov	r0, r3
 80055ac:	f7ff fd7a 	bl	80050a4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80055b0:	481c      	ldr	r0, [pc, #112]	; (8005624 <RadioSetRxConfig+0x418>)
 80055b2:	f001 ff83 	bl	80074bc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80055b6:	481c      	ldr	r0, [pc, #112]	; (8005628 <RadioSetRxConfig+0x41c>)
 80055b8:	f002 f84c 	bl	8007654 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80055bc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	4618      	mov	r0, r3
 80055c2:	f001 fd5c 	bl	800707e <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80055c6:	4b15      	ldr	r3, [pc, #84]	; (800561c <RadioSetRxConfig+0x410>)
 80055c8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d10d      	bne.n	80055ec <RadioSetRxConfig+0x3e0>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 80055d0:	f240 7036 	movw	r0, #1846	; 0x736
 80055d4:	f002 f99a 	bl	800790c <SUBGRF_ReadRegister>
 80055d8:	4603      	mov	r3, r0
 80055da:	f023 0304 	bic.w	r3, r3, #4
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	4619      	mov	r1, r3
 80055e2:	f240 7036 	movw	r0, #1846	; 0x736
 80055e6:	f002 f97d 	bl	80078e4 <SUBGRF_WriteRegister>
 80055ea:	e00c      	b.n	8005606 <RadioSetRxConfig+0x3fa>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 80055ec:	f240 7036 	movw	r0, #1846	; 0x736
 80055f0:	f002 f98c 	bl	800790c <SUBGRF_ReadRegister>
 80055f4:	4603      	mov	r3, r0
 80055f6:	f043 0304 	orr.w	r3, r3, #4
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	4619      	mov	r1, r3
 80055fe:	f240 7036 	movw	r0, #1846	; 0x736
 8005602:	f002 f96f 	bl	80078e4 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8005606:	4b05      	ldr	r3, [pc, #20]	; (800561c <RadioSetRxConfig+0x410>)
 8005608:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800560c:	609a      	str	r2, [r3, #8]
            break;
 800560e:	e000      	b.n	8005612 <RadioSetRxConfig+0x406>
            break;
 8005610:	bf00      	nop
    }
}
 8005612:	bf00      	nop
 8005614:	3728      	adds	r7, #40	; 0x28
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	20000684 	.word	0x20000684
 8005620:	20000009 	.word	0x20000009
 8005624:	200006bc 	.word	0x200006bc
 8005628:	20000692 	.word	0x20000692

0800562c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b086      	sub	sp, #24
 8005630:	af00      	add	r7, sp, #0
 8005632:	60ba      	str	r2, [r7, #8]
 8005634:	607b      	str	r3, [r7, #4]
 8005636:	4603      	mov	r3, r0
 8005638:	73fb      	strb	r3, [r7, #15]
 800563a:	460b      	mov	r3, r1
 800563c:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 800563e:	f002 fbda 	bl	8007df6 <RFW_DeInit>
    switch( modem )
 8005642:	7bfb      	ldrb	r3, [r7, #15]
 8005644:	2b03      	cmp	r3, #3
 8005646:	f000 80d7 	beq.w	80057f8 <RadioSetTxConfig+0x1cc>
 800564a:	2b03      	cmp	r3, #3
 800564c:	f300 80e6 	bgt.w	800581c <RadioSetTxConfig+0x1f0>
 8005650:	2b00      	cmp	r3, #0
 8005652:	d002      	beq.n	800565a <RadioSetTxConfig+0x2e>
 8005654:	2b01      	cmp	r3, #1
 8005656:	d061      	beq.n	800571c <RadioSetTxConfig+0xf0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;

        default:
            break;
 8005658:	e0e0      	b.n	800581c <RadioSetTxConfig+0x1f0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800565a:	4b7c      	ldr	r3, [pc, #496]	; (800584c <RadioSetTxConfig+0x220>)
 800565c:	2200      	movs	r2, #0
 800565e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8005662:	4a7a      	ldr	r2, [pc, #488]	; (800584c <RadioSetTxConfig+0x220>)
 8005664:	6a3b      	ldr	r3, [r7, #32]
 8005666:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8005668:	4b78      	ldr	r3, [pc, #480]	; (800584c <RadioSetTxConfig+0x220>)
 800566a:	220b      	movs	r2, #11
 800566c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f002 faf1 	bl	8007c58 <SUBGRF_GetFskBandwidthRegValue>
 8005676:	4603      	mov	r3, r0
 8005678:	461a      	mov	r2, r3
 800567a:	4b74      	ldr	r3, [pc, #464]	; (800584c <RadioSetTxConfig+0x220>)
 800567c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8005680:	4a72      	ldr	r2, [pc, #456]	; (800584c <RadioSetTxConfig+0x220>)
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8005686:	4b71      	ldr	r3, [pc, #452]	; (800584c <RadioSetTxConfig+0x220>)
 8005688:	2200      	movs	r2, #0
 800568a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800568c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800568e:	00db      	lsls	r3, r3, #3
 8005690:	b29a      	uxth	r2, r3
 8005692:	4b6e      	ldr	r3, [pc, #440]	; (800584c <RadioSetTxConfig+0x220>)
 8005694:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8005696:	4b6d      	ldr	r3, [pc, #436]	; (800584c <RadioSetTxConfig+0x220>)
 8005698:	2204      	movs	r2, #4
 800569a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 800569c:	4b6b      	ldr	r3, [pc, #428]	; (800584c <RadioSetTxConfig+0x220>)
 800569e:	2218      	movs	r2, #24
 80056a0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80056a2:	4b6a      	ldr	r3, [pc, #424]	; (800584c <RadioSetTxConfig+0x220>)
 80056a4:	2200      	movs	r2, #0
 80056a6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80056a8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80056ac:	f083 0301 	eor.w	r3, r3, #1
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	461a      	mov	r2, r3
 80056b4:	4b65      	ldr	r3, [pc, #404]	; (800584c <RadioSetTxConfig+0x220>)
 80056b6:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 80056b8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d003      	beq.n	80056c8 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80056c0:	4b62      	ldr	r3, [pc, #392]	; (800584c <RadioSetTxConfig+0x220>)
 80056c2:	22f2      	movs	r2, #242	; 0xf2
 80056c4:	75da      	strb	r2, [r3, #23]
 80056c6:	e002      	b.n	80056ce <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80056c8:	4b60      	ldr	r3, [pc, #384]	; (800584c <RadioSetTxConfig+0x220>)
 80056ca:	2201      	movs	r2, #1
 80056cc:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80056ce:	4b5f      	ldr	r3, [pc, #380]	; (800584c <RadioSetTxConfig+0x220>)
 80056d0:	2201      	movs	r2, #1
 80056d2:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80056d4:	f000 fb25 	bl	8005d22 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80056d8:	4b5c      	ldr	r3, [pc, #368]	; (800584c <RadioSetTxConfig+0x220>)
 80056da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80056de:	2b00      	cmp	r3, #0
 80056e0:	bf14      	ite	ne
 80056e2:	2301      	movne	r3, #1
 80056e4:	2300      	moveq	r3, #0
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7ff fcdb 	bl	80050a4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80056ee:	4858      	ldr	r0, [pc, #352]	; (8005850 <RadioSetTxConfig+0x224>)
 80056f0:	f001 fee4 	bl	80074bc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80056f4:	4857      	ldr	r0, [pc, #348]	; (8005854 <RadioSetTxConfig+0x228>)
 80056f6:	f001 ffad 	bl	8007654 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80056fa:	4a57      	ldr	r2, [pc, #348]	; (8005858 <RadioSetTxConfig+0x22c>)
 80056fc:	f107 0310 	add.w	r3, r7, #16
 8005700:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005704:	e883 0003 	stmia.w	r3, {r0, r1}
 8005708:	f107 0310 	add.w	r3, r7, #16
 800570c:	4618      	mov	r0, r3
 800570e:	f001 fae0 	bl	8006cd2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8005712:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005716:	f001 fb2b 	bl	8006d70 <SUBGRF_SetWhiteningSeed>
            break;
 800571a:	e080      	b.n	800581e <RadioSetTxConfig+0x1f2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 800571c:	4b4b      	ldr	r3, [pc, #300]	; (800584c <RadioSetTxConfig+0x220>)
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8005724:	6a3b      	ldr	r3, [r7, #32]
 8005726:	b2da      	uxtb	r2, r3
 8005728:	4b48      	ldr	r3, [pc, #288]	; (800584c <RadioSetTxConfig+0x220>)
 800572a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 800572e:	4a4b      	ldr	r2, [pc, #300]	; (800585c <RadioSetTxConfig+0x230>)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	4413      	add	r3, r2
 8005734:	781a      	ldrb	r2, [r3, #0]
 8005736:	4b45      	ldr	r3, [pc, #276]	; (800584c <RadioSetTxConfig+0x220>)
 8005738:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 800573c:	4a43      	ldr	r2, [pc, #268]	; (800584c <RadioSetTxConfig+0x220>)
 800573e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005742:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d105      	bne.n	8005758 <RadioSetTxConfig+0x12c>
 800574c:	6a3b      	ldr	r3, [r7, #32]
 800574e:	2b0b      	cmp	r3, #11
 8005750:	d008      	beq.n	8005764 <RadioSetTxConfig+0x138>
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	2b0c      	cmp	r3, #12
 8005756:	d005      	beq.n	8005764 <RadioSetTxConfig+0x138>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d107      	bne.n	800576e <RadioSetTxConfig+0x142>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800575e:	6a3b      	ldr	r3, [r7, #32]
 8005760:	2b0c      	cmp	r3, #12
 8005762:	d104      	bne.n	800576e <RadioSetTxConfig+0x142>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8005764:	4b39      	ldr	r3, [pc, #228]	; (800584c <RadioSetTxConfig+0x220>)
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800576c:	e003      	b.n	8005776 <RadioSetTxConfig+0x14a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800576e:	4b37      	ldr	r3, [pc, #220]	; (800584c <RadioSetTxConfig+0x220>)
 8005770:	2200      	movs	r2, #0
 8005772:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8005776:	4b35      	ldr	r3, [pc, #212]	; (800584c <RadioSetTxConfig+0x220>)
 8005778:	2201      	movs	r2, #1
 800577a:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800577c:	4b33      	ldr	r3, [pc, #204]	; (800584c <RadioSetTxConfig+0x220>)
 800577e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005782:	2b05      	cmp	r3, #5
 8005784:	d004      	beq.n	8005790 <RadioSetTxConfig+0x164>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8005786:	4b31      	ldr	r3, [pc, #196]	; (800584c <RadioSetTxConfig+0x220>)
 8005788:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800578c:	2b06      	cmp	r3, #6
 800578e:	d10a      	bne.n	80057a6 <RadioSetTxConfig+0x17a>
                if( preambleLen < 12 )
 8005790:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005792:	2b0b      	cmp	r3, #11
 8005794:	d803      	bhi.n	800579e <RadioSetTxConfig+0x172>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8005796:	4b2d      	ldr	r3, [pc, #180]	; (800584c <RadioSetTxConfig+0x220>)
 8005798:	220c      	movs	r2, #12
 800579a:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800579c:	e006      	b.n	80057ac <RadioSetTxConfig+0x180>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800579e:	4a2b      	ldr	r2, [pc, #172]	; (800584c <RadioSetTxConfig+0x220>)
 80057a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80057a2:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80057a4:	e002      	b.n	80057ac <RadioSetTxConfig+0x180>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80057a6:	4a29      	ldr	r2, [pc, #164]	; (800584c <RadioSetTxConfig+0x220>)
 80057a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80057aa:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80057ac:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80057b0:	4b26      	ldr	r3, [pc, #152]	; (800584c <RadioSetTxConfig+0x220>)
 80057b2:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80057b4:	4b2a      	ldr	r3, [pc, #168]	; (8005860 <RadioSetTxConfig+0x234>)
 80057b6:	781a      	ldrb	r2, [r3, #0]
 80057b8:	4b24      	ldr	r3, [pc, #144]	; (800584c <RadioSetTxConfig+0x220>)
 80057ba:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80057bc:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80057c0:	4b22      	ldr	r3, [pc, #136]	; (800584c <RadioSetTxConfig+0x220>)
 80057c2:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80057c6:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80057ca:	4b20      	ldr	r3, [pc, #128]	; (800584c <RadioSetTxConfig+0x220>)
 80057cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80057d0:	f000 faa7 	bl	8005d22 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80057d4:	4b1d      	ldr	r3, [pc, #116]	; (800584c <RadioSetTxConfig+0x220>)
 80057d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80057da:	2b00      	cmp	r3, #0
 80057dc:	bf14      	ite	ne
 80057de:	2301      	movne	r3, #1
 80057e0:	2300      	moveq	r3, #0
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	4618      	mov	r0, r3
 80057e6:	f7ff fc5d 	bl	80050a4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80057ea:	4819      	ldr	r0, [pc, #100]	; (8005850 <RadioSetTxConfig+0x224>)
 80057ec:	f001 fe66 	bl	80074bc <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80057f0:	4818      	ldr	r0, [pc, #96]	; (8005854 <RadioSetTxConfig+0x228>)
 80057f2:	f001 ff2f 	bl	8007654 <SUBGRF_SetPacketParams>
            break;
 80057f6:	e012      	b.n	800581e <RadioSetTxConfig+0x1f2>
            RadioSetModem(MODEM_SIGFOX_TX);
 80057f8:	2003      	movs	r0, #3
 80057fa:	f7ff fc53 	bl	80050a4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 80057fe:	4b13      	ldr	r3, [pc, #76]	; (800584c <RadioSetTxConfig+0x220>)
 8005800:	2202      	movs	r2, #2
 8005802:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8005806:	4a11      	ldr	r2, [pc, #68]	; (800584c <RadioSetTxConfig+0x220>)
 8005808:	6a3b      	ldr	r3, [r7, #32]
 800580a:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 800580c:	4b0f      	ldr	r3, [pc, #60]	; (800584c <RadioSetTxConfig+0x220>)
 800580e:	2216      	movs	r2, #22
 8005810:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8005814:	480e      	ldr	r0, [pc, #56]	; (8005850 <RadioSetTxConfig+0x224>)
 8005816:	f001 fe51 	bl	80074bc <SUBGRF_SetModulationParams>
            break;
 800581a:	e000      	b.n	800581e <RadioSetTxConfig+0x1f2>
            break;
 800581c:	bf00      	nop
    }



    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800581e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005822:	4618      	mov	r0, r3
 8005824:	f002 f92a 	bl	8007a7c <SUBGRF_SetRfTxPower>
 8005828:	4603      	mov	r3, r0
 800582a:	461a      	mov	r2, r3
 800582c:	4b07      	ldr	r3, [pc, #28]	; (800584c <RadioSetTxConfig+0x220>)
 800582e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 8005832:	4b06      	ldr	r3, [pc, #24]	; (800584c <RadioSetTxConfig+0x220>)
 8005834:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8005838:	4618      	mov	r0, r3
 800583a:	f002 faf0 	bl	8007e1e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800583e:	4a03      	ldr	r2, [pc, #12]	; (800584c <RadioSetTxConfig+0x220>)
 8005840:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005842:	6053      	str	r3, [r2, #4]
}
 8005844:	bf00      	nop
 8005846:	3718      	adds	r7, #24
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}
 800584c:	20000684 	.word	0x20000684
 8005850:	200006bc 	.word	0x200006bc
 8005854:	20000692 	.word	0x20000692
 8005858:	0800bbf0 	.word	0x0800bbf0
 800585c:	0800bff4 	.word	0x0800bff4
 8005860:	20000009 	.word	0x20000009

08005864 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
    return true;
 800586c:	2301      	movs	r3, #1
}
 800586e:	4618      	mov	r0, r3
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	bc80      	pop	{r7}
 8005876:	4770      	bx	lr

08005878 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	4603      	mov	r3, r0
 8005880:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8005882:	2300      	movs	r3, #0
 8005884:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8005886:	79fb      	ldrb	r3, [r7, #7]
 8005888:	2b0a      	cmp	r3, #10
 800588a:	d83e      	bhi.n	800590a <RadioGetLoRaBandwidthInHz+0x92>
 800588c:	a201      	add	r2, pc, #4	; (adr r2, 8005894 <RadioGetLoRaBandwidthInHz+0x1c>)
 800588e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005892:	bf00      	nop
 8005894:	080058c1 	.word	0x080058c1
 8005898:	080058d1 	.word	0x080058d1
 800589c:	080058e1 	.word	0x080058e1
 80058a0:	080058f1 	.word	0x080058f1
 80058a4:	080058f9 	.word	0x080058f9
 80058a8:	080058ff 	.word	0x080058ff
 80058ac:	08005905 	.word	0x08005905
 80058b0:	0800590b 	.word	0x0800590b
 80058b4:	080058c9 	.word	0x080058c9
 80058b8:	080058d9 	.word	0x080058d9
 80058bc:	080058e9 	.word	0x080058e9
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80058c0:	f641 6384 	movw	r3, #7812	; 0x1e84
 80058c4:	60fb      	str	r3, [r7, #12]
        break;
 80058c6:	e020      	b.n	800590a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80058c8:	f642 03b1 	movw	r3, #10417	; 0x28b1
 80058cc:	60fb      	str	r3, [r7, #12]
        break;
 80058ce:	e01c      	b.n	800590a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 80058d0:	f643 5309 	movw	r3, #15625	; 0x3d09
 80058d4:	60fb      	str	r3, [r7, #12]
        break;
 80058d6:	e018      	b.n	800590a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 80058d8:	f245 1361 	movw	r3, #20833	; 0x5161
 80058dc:	60fb      	str	r3, [r7, #12]
        break;
 80058de:	e014      	b.n	800590a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 80058e0:	f647 2312 	movw	r3, #31250	; 0x7a12
 80058e4:	60fb      	str	r3, [r7, #12]
        break;
 80058e6:	e010      	b.n	800590a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 80058e8:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 80058ec:	60fb      	str	r3, [r7, #12]
        break;
 80058ee:	e00c      	b.n	800590a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 80058f0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80058f4:	60fb      	str	r3, [r7, #12]
        break;
 80058f6:	e008      	b.n	800590a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 80058f8:	4b07      	ldr	r3, [pc, #28]	; (8005918 <RadioGetLoRaBandwidthInHz+0xa0>)
 80058fa:	60fb      	str	r3, [r7, #12]
        break;
 80058fc:	e005      	b.n	800590a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 80058fe:	4b07      	ldr	r3, [pc, #28]	; (800591c <RadioGetLoRaBandwidthInHz+0xa4>)
 8005900:	60fb      	str	r3, [r7, #12]
        break;
 8005902:	e002      	b.n	800590a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8005904:	4b06      	ldr	r3, [pc, #24]	; (8005920 <RadioGetLoRaBandwidthInHz+0xa8>)
 8005906:	60fb      	str	r3, [r7, #12]
        break;
 8005908:	bf00      	nop
    }

    return bandwidthInHz;
 800590a:	68fb      	ldr	r3, [r7, #12]
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	bc80      	pop	{r7}
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	0001e848 	.word	0x0001e848
 800591c:	0003d090 	.word	0x0003d090
 8005920:	0007a120 	.word	0x0007a120

08005924 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	4608      	mov	r0, r1
 800592e:	4611      	mov	r1, r2
 8005930:	461a      	mov	r2, r3
 8005932:	4603      	mov	r3, r0
 8005934:	70fb      	strb	r3, [r7, #3]
 8005936:	460b      	mov	r3, r1
 8005938:	803b      	strh	r3, [r7, #0]
 800593a:	4613      	mov	r3, r2
 800593c:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 800593e:	883b      	ldrh	r3, [r7, #0]
 8005940:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8005942:	78ba      	ldrb	r2, [r7, #2]
 8005944:	f082 0201 	eor.w	r2, r2, #1
 8005948:	b2d2      	uxtb	r2, r2
 800594a:	2a00      	cmp	r2, #0
 800594c:	d001      	beq.n	8005952 <RadioGetGfskTimeOnAirNumerator+0x2e>
 800594e:	2208      	movs	r2, #8
 8005950:	e000      	b.n	8005954 <RadioGetGfskTimeOnAirNumerator+0x30>
 8005952:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8005954:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8005956:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 800595a:	7c3b      	ldrb	r3, [r7, #16]
 800595c:	7d39      	ldrb	r1, [r7, #20]
 800595e:	2900      	cmp	r1, #0
 8005960:	d001      	beq.n	8005966 <RadioGetGfskTimeOnAirNumerator+0x42>
 8005962:	2102      	movs	r1, #2
 8005964:	e000      	b.n	8005968 <RadioGetGfskTimeOnAirNumerator+0x44>
 8005966:	2100      	movs	r1, #0
 8005968:	440b      	add	r3, r1
 800596a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 800596c:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 800596e:	4618      	mov	r0, r3
 8005970:	370c      	adds	r7, #12
 8005972:	46bd      	mov	sp, r7
 8005974:	bc80      	pop	{r7}
 8005976:	4770      	bx	lr

08005978 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8005978:	b480      	push	{r7}
 800597a:	b08b      	sub	sp, #44	; 0x2c
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	4611      	mov	r1, r2
 8005984:	461a      	mov	r2, r3
 8005986:	460b      	mov	r3, r1
 8005988:	71fb      	strb	r3, [r7, #7]
 800598a:	4613      	mov	r3, r2
 800598c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 800598e:	79fb      	ldrb	r3, [r7, #7]
 8005990:	3304      	adds	r3, #4
 8005992:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8005994:	2300      	movs	r3, #0
 8005996:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	2b05      	cmp	r3, #5
 800599e:	d002      	beq.n	80059a6 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	2b06      	cmp	r3, #6
 80059a4:	d104      	bne.n	80059b0 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 80059a6:	88bb      	ldrh	r3, [r7, #4]
 80059a8:	2b0b      	cmp	r3, #11
 80059aa:	d801      	bhi.n	80059b0 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 80059ac:	230c      	movs	r3, #12
 80059ae:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d105      	bne.n	80059c2 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	2b0b      	cmp	r3, #11
 80059ba:	d008      	beq.n	80059ce <RadioGetLoRaTimeOnAirNumerator+0x56>
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	2b0c      	cmp	r3, #12
 80059c0:	d005      	beq.n	80059ce <RadioGetLoRaTimeOnAirNumerator+0x56>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d105      	bne.n	80059d4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	2b0c      	cmp	r3, #12
 80059cc:	d102      	bne.n	80059d4 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 80059ce:	2301      	movs	r3, #1
 80059d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80059d4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80059d8:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 80059da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80059de:	2a00      	cmp	r2, #0
 80059e0:	d001      	beq.n	80059e6 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 80059e2:	2210      	movs	r2, #16
 80059e4:	e000      	b.n	80059e8 <RadioGetLoRaTimeOnAirNumerator+0x70>
 80059e6:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80059e8:	4413      	add	r3, r2
 80059ea:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 80059f0:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 80059f2:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80059f6:	2a00      	cmp	r2, #0
 80059f8:	d001      	beq.n	80059fe <RadioGetLoRaTimeOnAirNumerator+0x86>
 80059fa:	2200      	movs	r2, #0
 80059fc:	e000      	b.n	8005a00 <RadioGetLoRaTimeOnAirNumerator+0x88>
 80059fe:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8005a00:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8005a02:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	2b06      	cmp	r3, #6
 8005a08:	d803      	bhi.n	8005a12 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	623b      	str	r3, [r7, #32]
 8005a10:	e00e      	b.n	8005a30 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	3308      	adds	r3, #8
 8005a16:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8005a18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d004      	beq.n	8005a2a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	3b02      	subs	r3, #2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	623b      	str	r3, [r7, #32]
 8005a28:	e002      	b.n	8005a30 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	da01      	bge.n	8005a3a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8005a36:	2300      	movs	r3, #0
 8005a38:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8005a3a:	69fa      	ldr	r2, [r7, #28]
 8005a3c:	6a3b      	ldr	r3, [r7, #32]
 8005a3e:	4413      	add	r3, r2
 8005a40:	1e5a      	subs	r2, r3, #1
 8005a42:	6a3b      	ldr	r3, [r7, #32]
 8005a44:	fb92 f3f3 	sdiv	r3, r2, r3
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	fb02 f203 	mul.w	r2, r2, r3
 8005a4e:	88bb      	ldrh	r3, [r7, #4]
 8005a50:	4413      	add	r3, r2
    int32_t intermediate =
 8005a52:	330c      	adds	r3, #12
 8005a54:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	2b06      	cmp	r3, #6
 8005a5a:	d802      	bhi.n	8005a62 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	3302      	adds	r3, #2
 8005a60:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8005a62:	69bb      	ldr	r3, [r7, #24]
 8005a64:	009b      	lsls	r3, r3, #2
 8005a66:	1c5a      	adds	r2, r3, #1
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	3b02      	subs	r3, #2
 8005a6c:	fa02 f303 	lsl.w	r3, r2, r3
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	372c      	adds	r7, #44	; 0x2c
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bc80      	pop	{r7}
 8005a78:	4770      	bx	lr
	...

08005a7c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b08a      	sub	sp, #40	; 0x28
 8005a80:	af04      	add	r7, sp, #16
 8005a82:	60b9      	str	r1, [r7, #8]
 8005a84:	607a      	str	r2, [r7, #4]
 8005a86:	461a      	mov	r2, r3
 8005a88:	4603      	mov	r3, r0
 8005a8a:	73fb      	strb	r3, [r7, #15]
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8005a90:	2300      	movs	r3, #0
 8005a92:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8005a94:	2301      	movs	r3, #1
 8005a96:	613b      	str	r3, [r7, #16]

    switch( modem )
 8005a98:	7bfb      	ldrb	r3, [r7, #15]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d002      	beq.n	8005aa4 <RadioTimeOnAir+0x28>
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d017      	beq.n	8005ad2 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8005aa2:	e035      	b.n	8005b10 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8005aa4:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8005aa8:	8c3a      	ldrh	r2, [r7, #32]
 8005aaa:	7bb9      	ldrb	r1, [r7, #14]
 8005aac:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005ab0:	9301      	str	r3, [sp, #4]
 8005ab2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005ab6:	9300      	str	r3, [sp, #0]
 8005ab8:	4603      	mov	r3, r0
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f7ff ff32 	bl	8005924 <RadioGetGfskTimeOnAirNumerator>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005ac6:	fb02 f303 	mul.w	r3, r2, r3
 8005aca:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	613b      	str	r3, [r7, #16]
        break;
 8005ad0:	e01e      	b.n	8005b10 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8005ad2:	8c39      	ldrh	r1, [r7, #32]
 8005ad4:	7bba      	ldrb	r2, [r7, #14]
 8005ad6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005ada:	9302      	str	r3, [sp, #8]
 8005adc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005ae0:	9301      	str	r3, [sp, #4]
 8005ae2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005ae6:	9300      	str	r3, [sp, #0]
 8005ae8:	460b      	mov	r3, r1
 8005aea:	6879      	ldr	r1, [r7, #4]
 8005aec:	68b8      	ldr	r0, [r7, #8]
 8005aee:	f7ff ff43 	bl	8005978 <RadioGetLoRaTimeOnAirNumerator>
 8005af2:	4603      	mov	r3, r0
 8005af4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005af8:	fb02 f303 	mul.w	r3, r2, r3
 8005afc:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8005afe:	4a0a      	ldr	r2, [pc, #40]	; (8005b28 <RadioTimeOnAir+0xac>)
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	4413      	add	r3, r2
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f7ff feb6 	bl	8005878 <RadioGetLoRaBandwidthInHz>
 8005b0c:	6138      	str	r0, [r7, #16]
        break;
 8005b0e:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator); /* ST_WORKAROUND : simplified calculation with macro usage */
 8005b10:	697a      	ldr	r2, [r7, #20]
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	4413      	add	r3, r2
 8005b16:	1e5a      	subs	r2, r3, #1
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3718      	adds	r7, #24
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	0800bff4 	.word	0x0800bff4

08005b2c <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	460b      	mov	r3, r1
 8005b36:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8005b38:	2300      	movs	r3, #0
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f240 2101 	movw	r1, #513	; 0x201
 8005b40:	f240 2001 	movw	r0, #513	; 0x201
 8005b44:	f001 fb90 	bl	8007268 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8005b48:	4b69      	ldr	r3, [pc, #420]	; (8005cf0 <RadioSend+0x1c4>)
 8005b4a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8005b4e:	2101      	movs	r1, #1
 8005b50:	4618      	mov	r0, r3
 8005b52:	f001 ff6b 	bl	8007a2c <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if((SubgRf.Modem==MODEM_LORA) && (SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ))
 8005b56:	4b66      	ldr	r3, [pc, #408]	; (8005cf0 <RadioSend+0x1c4>)
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d112      	bne.n	8005b84 <RadioSend+0x58>
 8005b5e:	4b64      	ldr	r3, [pc, #400]	; (8005cf0 <RadioSend+0x1c4>)
 8005b60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b64:	2b06      	cmp	r3, #6
 8005b66:	d10d      	bne.n	8005b84 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8005b68:	f640 0089 	movw	r0, #2185	; 0x889
 8005b6c:	f001 fece 	bl	800790c <SUBGRF_ReadRegister>
 8005b70:	4603      	mov	r3, r0
 8005b72:	f023 0304 	bic.w	r3, r3, #4
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	4619      	mov	r1, r3
 8005b7a:	f640 0089 	movw	r0, #2185	; 0x889
 8005b7e:	f001 feb1 	bl	80078e4 <SUBGRF_WriteRegister>
 8005b82:	e00c      	b.n	8005b9e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8005b84:	f640 0089 	movw	r0, #2185	; 0x889
 8005b88:	f001 fec0 	bl	800790c <SUBGRF_ReadRegister>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	f043 0304 	orr.w	r3, r3, #4
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	4619      	mov	r1, r3
 8005b96:	f640 0089 	movw	r0, #2185	; 0x889
 8005b9a:	f001 fea3 	bl	80078e4 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch(SubgRf.Modem)
 8005b9e:	4b54      	ldr	r3, [pc, #336]	; (8005cf0 <RadioSend+0x1c4>)
 8005ba0:	781b      	ldrb	r3, [r3, #0]
 8005ba2:	2b03      	cmp	r3, #3
 8005ba4:	f200 809e 	bhi.w	8005ce4 <RadioSend+0x1b8>
 8005ba8:	a201      	add	r2, pc, #4	; (adr r2, 8005bb0 <RadioSend+0x84>)
 8005baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bae:	bf00      	nop
 8005bb0:	08005bdb 	.word	0x08005bdb
 8005bb4:	08005bc1 	.word	0x08005bc1
 8005bb8:	08005c2d 	.word	0x08005c2d
 8005bbc:	08005c4d 	.word	0x08005c4d
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8005bc0:	4a4b      	ldr	r2, [pc, #300]	; (8005cf0 <RadioSend+0x1c4>)
 8005bc2:	78fb      	ldrb	r3, [r7, #3]
 8005bc4:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005bc6:	484b      	ldr	r0, [pc, #300]	; (8005cf4 <RadioSend+0x1c8>)
 8005bc8:	f001 fd44 	bl	8007654 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8005bcc:	78fb      	ldrb	r3, [r7, #3]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f001 f86a 	bl	8006cac <SUBGRF_SendPayload>
            break;
 8005bd8:	e087      	b.n	8005cea <RadioSend+0x1be>
        }
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8005bda:	f002 f912 	bl	8007e02 <RFW_Is_Init>
 8005bde:	4603      	mov	r3, r0
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d116      	bne.n	8005c12 <RadioSend+0xe6>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8005be4:	f107 020d 	add.w	r2, r7, #13
 8005be8:	78fb      	ldrb	r3, [r7, #3]
 8005bea:	4619      	mov	r1, r3
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f002 f920 	bl	8007e32 <RFW_TransmitInit>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d177      	bne.n	8005ce8 <RadioSend+0x1bc>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8005bf8:	7b7a      	ldrb	r2, [r7, #13]
 8005bfa:	4b3d      	ldr	r3, [pc, #244]	; (8005cf0 <RadioSend+0x1c4>)
 8005bfc:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005bfe:	483d      	ldr	r0, [pc, #244]	; (8005cf4 <RadioSend+0x1c8>)
 8005c00:	f001 fd28 	bl	8007654 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 8005c04:	7b7b      	ldrb	r3, [r7, #13]
 8005c06:	2200      	movs	r2, #0
 8005c08:	4619      	mov	r1, r3
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f001 f84e 	bl	8006cac <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8005c10:	e06b      	b.n	8005cea <RadioSend+0x1be>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8005c12:	4a37      	ldr	r2, [pc, #220]	; (8005cf0 <RadioSend+0x1c4>)
 8005c14:	78fb      	ldrb	r3, [r7, #3]
 8005c16:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005c18:	4836      	ldr	r0, [pc, #216]	; (8005cf4 <RadioSend+0x1c8>)
 8005c1a:	f001 fd1b 	bl	8007654 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 8005c1e:	78fb      	ldrb	r3, [r7, #3]
 8005c20:	2200      	movs	r2, #0
 8005c22:	4619      	mov	r1, r3
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f001 f841 	bl	8006cac <SUBGRF_SendPayload>
            break;
 8005c2a:	e05e      	b.n	8005cea <RadioSend+0x1be>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8005c2c:	4b30      	ldr	r3, [pc, #192]	; (8005cf0 <RadioSend+0x1c4>)
 8005c2e:	2202      	movs	r2, #2
 8005c30:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8005c32:	4a2f      	ldr	r2, [pc, #188]	; (8005cf0 <RadioSend+0x1c4>)
 8005c34:	78fb      	ldrb	r3, [r7, #3]
 8005c36:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005c38:	482e      	ldr	r0, [pc, #184]	; (8005cf4 <RadioSend+0x1c8>)
 8005c3a:	f001 fd0b 	bl	8007654 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8005c3e:	78fb      	ldrb	r3, [r7, #3]
 8005c40:	2200      	movs	r2, #0
 8005c42:	4619      	mov	r1, r3
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f001 f831 	bl	8006cac <SUBGRF_SendPayload>
            break;
 8005c4a:	e04e      	b.n	8005cea <RadioSend+0x1be>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8005c4c:	78fb      	ldrb	r3, [r7, #3]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	6879      	ldr	r1, [r7, #4]
 8005c52:	4829      	ldr	r0, [pc, #164]	; (8005cf8 <RadioSend+0x1cc>)
 8005c54:	f000 fbb1 	bl	80063ba <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8005c58:	4b25      	ldr	r3, [pc, #148]	; (8005cf0 <RadioSend+0x1c4>)
 8005c5a:	2202      	movs	r2, #2
 8005c5c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8005c5e:	78fb      	ldrb	r3, [r7, #3]
 8005c60:	3301      	adds	r3, #1
 8005c62:	b2da      	uxtb	r2, r3
 8005c64:	4b22      	ldr	r3, [pc, #136]	; (8005cf0 <RadioSend+0x1c4>)
 8005c66:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005c68:	4822      	ldr	r0, [pc, #136]	; (8005cf4 <RadioSend+0x1c8>)
 8005c6a:	f001 fcf3 	bl	8007654 <SUBGRF_SetPacketParams>

            RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8005c6e:	2100      	movs	r1, #0
 8005c70:	20f1      	movs	r0, #241	; 0xf1
 8005c72:	f000 f91b 	bl	8005eac <RadioWrite>
            RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8005c76:	2100      	movs	r1, #0
 8005c78:	20f0      	movs	r0, #240	; 0xf0
 8005c7a:	f000 f917 	bl	8005eac <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8005c7e:	4b1c      	ldr	r3, [pc, #112]	; (8005cf0 <RadioSend+0x1c4>)
 8005c80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c82:	2b64      	cmp	r3, #100	; 0x64
 8005c84:	d108      	bne.n	8005c98 <RadioSend+0x16c>
            {
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8005c86:	2170      	movs	r1, #112	; 0x70
 8005c88:	20f3      	movs	r0, #243	; 0xf3
 8005c8a:	f000 f90f 	bl	8005eac <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 8005c8e:	211d      	movs	r1, #29
 8005c90:	20f2      	movs	r0, #242	; 0xf2
 8005c92:	f000 f90b 	bl	8005eac <RadioWrite>
 8005c96:	e007      	b.n	8005ca8 <RadioSend+0x17c>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8005c98:	21e1      	movs	r1, #225	; 0xe1
 8005c9a:	20f3      	movs	r0, #243	; 0xf3
 8005c9c:	f000 f906 	bl	8005eac <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 8005ca0:	2104      	movs	r1, #4
 8005ca2:	20f2      	movs	r0, #242	; 0xf2
 8005ca4:	f000 f902 	bl	8005eac <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8005ca8:	78fb      	ldrb	r3, [r7, #3]
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	00db      	lsls	r3, r3, #3
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	3302      	adds	r3, #2
 8005cb2:	81fb      	strh	r3, [r7, #14]
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8005cb4:	89fb      	ldrh	r3, [r7, #14]
 8005cb6:	0a1b      	lsrs	r3, r3, #8
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	20f4      	movs	r0, #244	; 0xf4
 8005cc0:	f000 f8f4 	bl	8005eac <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 8005cc4:	89fb      	ldrh	r3, [r7, #14]
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	4619      	mov	r1, r3
 8005cca:	20f5      	movs	r0, #245	; 0xf5
 8005ccc:	f000 f8ee 	bl	8005eac <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 8005cd0:	78fb      	ldrb	r3, [r7, #3]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8005cda:	4619      	mov	r1, r3
 8005cdc:	4806      	ldr	r0, [pc, #24]	; (8005cf8 <RadioSend+0x1cc>)
 8005cde:	f000 ffe5 	bl	8006cac <SUBGRF_SendPayload>
            break;
 8005ce2:	e002      	b.n	8005cea <RadioSend+0x1be>
        }
        default:
            break;
 8005ce4:	bf00      	nop
 8005ce6:	e000      	b.n	8005cea <RadioSend+0x1be>
                return;
 8005ce8:	bf00      	nop
    }

    //TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
    //TimerStart( &TxTimeoutTimer );
}
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	20000684 	.word	0x20000684
 8005cf4:	20000692 	.word	0x20000692
 8005cf8:	20000440 	.word	0x20000440

08005cfc <RadioSleep>:

static void RadioSleep( void )
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8005d02:	2300      	movs	r3, #0
 8005d04:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8005d06:	793b      	ldrb	r3, [r7, #4]
 8005d08:	f043 0304 	orr.w	r3, r3, #4
 8005d0c:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8005d0e:	7938      	ldrb	r0, [r7, #4]
 8005d10:	f001 f8a8 	bl	8006e64 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8005d14:	2002      	movs	r0, #2
 8005d16:	f7fb ffaf 	bl	8001c78 <HAL_Delay>
}
 8005d1a:	bf00      	nop
 8005d1c:	3708      	adds	r7, #8
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}

08005d22 <RadioStandby>:

static void RadioStandby( void )
{
 8005d22:	b580      	push	{r7, lr}
 8005d24:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8005d26:	2000      	movs	r0, #0
 8005d28:	f001 f8ce 	bl	8006ec8 <SUBGRF_SetStandby>
}
 8005d2c:	bf00      	nop
 8005d2e:	bd80      	pop	{r7, pc}

08005d30 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b082      	sub	sp, #8
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
    if ( 1UL == RFW_Is_Init( ) )
 8005d38:	f002 f863 	bl	8007e02 <RFW_Is_Init>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d102      	bne.n	8005d48 <RadioRx+0x18>
    {
      RFW_ReceiveInit( );
 8005d42:	f002 f886 	bl	8007e52 <RFW_ReceiveInit>
 8005d46:	e007      	b.n	8005d58 <RadioRx+0x28>
    }
    else
    {
      SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8005d48:	2300      	movs	r3, #0
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f240 2162 	movw	r1, #610	; 0x262
 8005d50:	f240 2062 	movw	r0, #610	; 0x262
 8005d54:	f001 fa88 	bl	8007268 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8005d58:	4b0c      	ldr	r3, [pc, #48]	; (8005d8c <RadioRx+0x5c>)
 8005d5a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8005d5e:	2100      	movs	r1, #0
 8005d60:	4618      	mov	r0, r3
 8005d62:	f001 fe63 	bl	8007a2c <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8005d66:	4b09      	ldr	r3, [pc, #36]	; (8005d8c <RadioRx+0x5c>)
 8005d68:	785b      	ldrb	r3, [r3, #1]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d004      	beq.n	8005d78 <RadioRx+0x48>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8005d6e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8005d72:	f001 f8e5 	bl	8006f40 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8005d76:	e005      	b.n	8005d84 <RadioRx+0x54>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8005d78:	4b04      	ldr	r3, [pc, #16]	; (8005d8c <RadioRx+0x5c>)
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	019b      	lsls	r3, r3, #6
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f001 f8de 	bl	8006f40 <SUBGRF_SetRx>
}
 8005d84:	bf00      	nop
 8005d86:	3708      	adds	r7, #8
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}
 8005d8c:	20000684 	.word	0x20000684

08005d90 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
    if (1UL==RFW_Is_Init())
 8005d98:	f002 f833 	bl	8007e02 <RFW_Is_Init>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d102      	bne.n	8005da8 <RadioRxBoosted+0x18>
    {
      RFW_ReceiveInit();
 8005da2:	f002 f856 	bl	8007e52 <RFW_ReceiveInit>
 8005da6:	e007      	b.n	8005db8 <RadioRxBoosted+0x28>
    }
    else
    {
      SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8005da8:	2300      	movs	r3, #0
 8005daa:	2200      	movs	r2, #0
 8005dac:	f240 2162 	movw	r1, #610	; 0x262
 8005db0:	f240 2062 	movw	r0, #610	; 0x262
 8005db4:	f001 fa58 	bl	8007268 <SUBGRF_SetDioIrqParams>
        //TimerSetValue( &RxTimeoutTimer, timeout );
        //TimerStart( &RxTimeoutTimer );
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8005db8:	4b0c      	ldr	r3, [pc, #48]	; (8005dec <RadioRxBoosted+0x5c>)
 8005dba:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8005dbe:	2100      	movs	r1, #0
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f001 fe33 	bl	8007a2c <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8005dc6:	4b09      	ldr	r3, [pc, #36]	; (8005dec <RadioRxBoosted+0x5c>)
 8005dc8:	785b      	ldrb	r3, [r3, #1]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d004      	beq.n	8005dd8 <RadioRxBoosted+0x48>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8005dce:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8005dd2:	f001 f8d5 	bl	8006f80 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8005dd6:	e005      	b.n	8005de4 <RadioRxBoosted+0x54>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8005dd8:	4b04      	ldr	r3, [pc, #16]	; (8005dec <RadioRxBoosted+0x5c>)
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	019b      	lsls	r3, r3, #6
 8005dde:	4618      	mov	r0, r3
 8005de0:	f001 f8ce 	bl	8006f80 <SUBGRF_SetRxBoosted>
}
 8005de4:	bf00      	nop
 8005de6:	3708      	adds	r7, #8
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	20000684 	.word	0x20000684

08005df0 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b082      	sub	sp, #8
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8005dfa:	4b07      	ldr	r3, [pc, #28]	; (8005e18 <RadioSetRxDutyCycle+0x28>)
 8005dfc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8005e00:	2100      	movs	r1, #0
 8005e02:	4618      	mov	r0, r3
 8005e04:	f001 fe12 	bl	8007a2c <SUBGRF_SetSwitch>

    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8005e08:	6839      	ldr	r1, [r7, #0]
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f001 f8dc 	bl	8006fc8 <SUBGRF_SetRxDutyCycle>
}
 8005e10:	bf00      	nop
 8005e12:	3708      	adds	r7, #8
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	20000684 	.word	0x20000684

08005e1c <RadioStartCad>:

static void RadioStartCad( void )
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8005e20:	4b09      	ldr	r3, [pc, #36]	; (8005e48 <RadioStartCad+0x2c>)
 8005e22:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8005e26:	2100      	movs	r1, #0
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f001 fdff 	bl	8007a2c <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8005e2e:	2300      	movs	r3, #0
 8005e30:	2200      	movs	r2, #0
 8005e32:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8005e36:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8005e3a:	f001 fa15 	bl	8007268 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8005e3e:	f001 f8ef 	bl	8007020 <SUBGRF_SetCad>
}
 8005e42:	bf00      	nop
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	20000684 	.word	0x20000684

08005e4c <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	460b      	mov	r3, r1
 8005e56:	70fb      	strb	r3, [r7, #3]
 8005e58:	4613      	mov	r3, r2
 8005e5a:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 8005e5c:	883b      	ldrh	r3, [r7, #0]
 8005e5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005e62:	fb02 f303 	mul.w	r3, r2, r3
 8005e66:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f001 fa59 	bl	8007320 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8005e6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e72:	4618      	mov	r0, r3
 8005e74:	f001 fe02 	bl	8007a7c <SUBGRF_SetRfTxPower>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8005e7c:	7afb      	ldrb	r3, [r7, #11]
 8005e7e:	2101      	movs	r1, #1
 8005e80:	4618      	mov	r0, r3
 8005e82:	f001 fdd3 	bl	8007a2c <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8005e86:	f001 f8d9 	bl	800703c <SUBGRF_SetTxContinuousWave>

    //TimerSetValue( &TxTimeoutTimer, timeout );
    //TimerStart( &TxTimeoutTimer );
}
 8005e8a:	bf00      	nop
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}

08005e92 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8005e92:	b580      	push	{r7, lr}
 8005e94:	b082      	sub	sp, #8
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	4603      	mov	r3, r0
 8005e9a:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8005e9c:	f001 fc8f 	bl	80077be <SUBGRF_GetRssiInst>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	b21b      	sxth	r3, r3
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3708      	adds	r7, #8
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b082      	sub	sp, #8
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	460a      	mov	r2, r1
 8005eb6:	80fb      	strh	r3, [r7, #6]
 8005eb8:	4613      	mov	r3, r2
 8005eba:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 8005ebc:	797a      	ldrb	r2, [r7, #5]
 8005ebe:	88fb      	ldrh	r3, [r7, #6]
 8005ec0:	4611      	mov	r1, r2
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f001 fd0e 	bl	80078e4 <SUBGRF_WriteRegister>
}
 8005ec8:	bf00      	nop
 8005eca:	3708      	adds	r7, #8
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 8005eda:	88fb      	ldrh	r3, [r7, #6]
 8005edc:	4618      	mov	r0, r3
 8005ede:	f001 fd15 	bl	800790c <SUBGRF_ReadRegister>
 8005ee2:	4603      	mov	r3, r0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3708      	adds	r7, #8
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b082      	sub	sp, #8
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	6039      	str	r1, [r7, #0]
 8005ef6:	80fb      	strh	r3, [r7, #6]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8005efc:	797b      	ldrb	r3, [r7, #5]
 8005efe:	b29a      	uxth	r2, r3
 8005f00:	88fb      	ldrh	r3, [r7, #6]
 8005f02:	6839      	ldr	r1, [r7, #0]
 8005f04:	4618      	mov	r0, r3
 8005f06:	f001 fd15 	bl	8007934 <SUBGRF_WriteRegisters>
}
 8005f0a:	bf00      	nop
 8005f0c:	3708      	adds	r7, #8
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8005f12:	b580      	push	{r7, lr}
 8005f14:	b082      	sub	sp, #8
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	4603      	mov	r3, r0
 8005f1a:	6039      	str	r1, [r7, #0]
 8005f1c:	80fb      	strh	r3, [r7, #6]
 8005f1e:	4613      	mov	r3, r2
 8005f20:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8005f22:	797b      	ldrb	r3, [r7, #5]
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	88fb      	ldrh	r3, [r7, #6]
 8005f28:	6839      	ldr	r1, [r7, #0]
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f001 fd16 	bl	800795c <SUBGRF_ReadRegisters>
}
 8005f30:	bf00      	nop
 8005f32:	3708      	adds	r7, #8
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b082      	sub	sp, #8
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	4603      	mov	r3, r0
 8005f40:	460a      	mov	r2, r1
 8005f42:	71fb      	strb	r3, [r7, #7]
 8005f44:	4613      	mov	r3, r2
 8005f46:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8005f48:	79fb      	ldrb	r3, [r7, #7]
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d10a      	bne.n	8005f64 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8005f4e:	4a0e      	ldr	r2, [pc, #56]	; (8005f88 <RadioSetMaxPayloadLength+0x50>)
 8005f50:	79bb      	ldrb	r3, [r7, #6]
 8005f52:	7013      	strb	r3, [r2, #0]
 8005f54:	4b0c      	ldr	r3, [pc, #48]	; (8005f88 <RadioSetMaxPayloadLength+0x50>)
 8005f56:	781a      	ldrb	r2, [r3, #0]
 8005f58:	4b0c      	ldr	r3, [pc, #48]	; (8005f8c <RadioSetMaxPayloadLength+0x54>)
 8005f5a:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005f5c:	480c      	ldr	r0, [pc, #48]	; (8005f90 <RadioSetMaxPayloadLength+0x58>)
 8005f5e:	f001 fb79 	bl	8007654 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8005f62:	e00d      	b.n	8005f80 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8005f64:	4b09      	ldr	r3, [pc, #36]	; (8005f8c <RadioSetMaxPayloadLength+0x54>)
 8005f66:	7d5b      	ldrb	r3, [r3, #21]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d109      	bne.n	8005f80 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8005f6c:	4a06      	ldr	r2, [pc, #24]	; (8005f88 <RadioSetMaxPayloadLength+0x50>)
 8005f6e:	79bb      	ldrb	r3, [r7, #6]
 8005f70:	7013      	strb	r3, [r2, #0]
 8005f72:	4b05      	ldr	r3, [pc, #20]	; (8005f88 <RadioSetMaxPayloadLength+0x50>)
 8005f74:	781a      	ldrb	r2, [r3, #0]
 8005f76:	4b05      	ldr	r3, [pc, #20]	; (8005f8c <RadioSetMaxPayloadLength+0x54>)
 8005f78:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005f7a:	4805      	ldr	r0, [pc, #20]	; (8005f90 <RadioSetMaxPayloadLength+0x58>)
 8005f7c:	f001 fb6a 	bl	8007654 <SUBGRF_SetPacketParams>
}
 8005f80:	bf00      	nop
 8005f82:	3708      	adds	r7, #8
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	20000009 	.word	0x20000009
 8005f8c:	20000684 	.word	0x20000684
 8005f90:	20000692 	.word	0x20000692

08005f94 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b082      	sub	sp, #8
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8005f9e:	4a13      	ldr	r2, [pc, #76]	; (8005fec <RadioSetPublicNetwork+0x58>)
 8005fa0:	79fb      	ldrb	r3, [r7, #7]
 8005fa2:	7313      	strb	r3, [r2, #12]
 8005fa4:	4b11      	ldr	r3, [pc, #68]	; (8005fec <RadioSetPublicNetwork+0x58>)
 8005fa6:	7b1a      	ldrb	r2, [r3, #12]
 8005fa8:	4b10      	ldr	r3, [pc, #64]	; (8005fec <RadioSetPublicNetwork+0x58>)
 8005faa:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8005fac:	2001      	movs	r0, #1
 8005fae:	f7ff f879 	bl	80050a4 <RadioSetModem>
    if( enable == true )
 8005fb2:	79fb      	ldrb	r3, [r7, #7]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00a      	beq.n	8005fce <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8005fb8:	2134      	movs	r1, #52	; 0x34
 8005fba:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8005fbe:	f001 fc91 	bl	80078e4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8005fc2:	2144      	movs	r1, #68	; 0x44
 8005fc4:	f240 7041 	movw	r0, #1857	; 0x741
 8005fc8:	f001 fc8c 	bl	80078e4 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8005fcc:	e009      	b.n	8005fe2 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8005fce:	2114      	movs	r1, #20
 8005fd0:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8005fd4:	f001 fc86 	bl	80078e4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8005fd8:	2124      	movs	r1, #36	; 0x24
 8005fda:	f240 7041 	movw	r0, #1857	; 0x741
 8005fde:	f001 fc81 	bl	80078e4 <SUBGRF_WriteRegister>
}
 8005fe2:	bf00      	nop
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	20000684 	.word	0x20000684

08005ff0 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8005ff4:	f001 fd76 	bl	8007ae4 <SUBGRF_GetRadioWakeUpTime>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	3303      	adds	r3, #3
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <RadioOnDioIrq>:
        RadioEvents->RxTimeout( );
    }
}

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b082      	sub	sp, #8
 8006004:	af00      	add	r7, sp, #0
 8006006:	4603      	mov	r3, r0
 8006008:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 800600a:	4a05      	ldr	r2, [pc, #20]	; (8006020 <RadioOnDioIrq+0x20>)
 800600c:	88fb      	ldrh	r3, [r7, #6]
 800600e:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

    RADIO_IRQ_PROCESS();
 8006012:	f000 f807 	bl	8006024 <RadioIrqProcess>
}
 8006016:	bf00      	nop
 8006018:	3708      	adds	r7, #8
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	20000684 	.word	0x20000684

08006024 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8006024:	b590      	push	{r4, r7, lr}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 800602a:	2300      	movs	r3, #0
 800602c:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 800602e:	2300      	movs	r3, #0
 8006030:	603b      	str	r3, [r7, #0]

    switch ( SubgRf.RadioIrq )
 8006032:	4bab      	ldr	r3, [pc, #684]	; (80062e0 <RadioIrqProcess+0x2bc>)
 8006034:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8006038:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800603c:	f000 8104 	beq.w	8006248 <RadioIrqProcess+0x224>
 8006040:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006044:	f300 816e 	bgt.w	8006324 <RadioIrqProcess+0x300>
 8006048:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800604c:	f000 80ea 	beq.w	8006224 <RadioIrqProcess+0x200>
 8006050:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006054:	f300 8166 	bgt.w	8006324 <RadioIrqProcess+0x300>
 8006058:	2b80      	cmp	r3, #128	; 0x80
 800605a:	f000 80cf 	beq.w	80061fc <RadioIrqProcess+0x1d8>
 800605e:	2b80      	cmp	r3, #128	; 0x80
 8006060:	f300 8160 	bgt.w	8006324 <RadioIrqProcess+0x300>
 8006064:	2b20      	cmp	r3, #32
 8006066:	dc49      	bgt.n	80060fc <RadioIrqProcess+0xd8>
 8006068:	2b00      	cmp	r3, #0
 800606a:	f340 815b 	ble.w	8006324 <RadioIrqProcess+0x300>
 800606e:	3b01      	subs	r3, #1
 8006070:	2b1f      	cmp	r3, #31
 8006072:	f200 8157 	bhi.w	8006324 <RadioIrqProcess+0x300>
 8006076:	a201      	add	r2, pc, #4	; (adr r2, 800607c <RadioIrqProcess+0x58>)
 8006078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607c:	08006105 	.word	0x08006105
 8006080:	08006139 	.word	0x08006139
 8006084:	08006325 	.word	0x08006325
 8006088:	08006325 	.word	0x08006325
 800608c:	08006325 	.word	0x08006325
 8006090:	08006325 	.word	0x08006325
 8006094:	08006325 	.word	0x08006325
 8006098:	080062a1 	.word	0x080062a1
 800609c:	08006325 	.word	0x08006325
 80060a0:	08006325 	.word	0x08006325
 80060a4:	08006325 	.word	0x08006325
 80060a8:	08006325 	.word	0x08006325
 80060ac:	08006325 	.word	0x08006325
 80060b0:	08006325 	.word	0x08006325
 80060b4:	08006325 	.word	0x08006325
 80060b8:	08006325 	.word	0x08006325
 80060bc:	08006325 	.word	0x08006325
 80060c0:	08006325 	.word	0x08006325
 80060c4:	08006325 	.word	0x08006325
 80060c8:	08006325 	.word	0x08006325
 80060cc:	08006325 	.word	0x08006325
 80060d0:	08006325 	.word	0x08006325
 80060d4:	08006325 	.word	0x08006325
 80060d8:	08006325 	.word	0x08006325
 80060dc:	08006325 	.word	0x08006325
 80060e0:	08006325 	.word	0x08006325
 80060e4:	08006325 	.word	0x08006325
 80060e8:	08006325 	.word	0x08006325
 80060ec:	08006325 	.word	0x08006325
 80060f0:	08006325 	.word	0x08006325
 80060f4:	08006325 	.word	0x08006325
 80060f8:	080062b1 	.word	0x080062b1
 80060fc:	2b40      	cmp	r3, #64	; 0x40
 80060fe:	f000 80f9 	beq.w	80062f4 <RadioIrqProcess+0x2d0>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 8006102:	e10f      	b.n	8006324 <RadioIrqProcess+0x300>
        SUBGRF_SetStandby( STDBY_RC );
 8006104:	2000      	movs	r0, #0
 8006106:	f000 fedf 	bl	8006ec8 <SUBGRF_SetStandby>
        if ( RFW_Is_LongPacketModeEnabled() == 1 )
 800610a:	f001 fe81 	bl	8007e10 <RFW_Is_LongPacketModeEnabled>
 800610e:	4603      	mov	r3, r0
 8006110:	2b01      	cmp	r3, #1
 8006112:	d101      	bne.n	8006118 <RadioIrqProcess+0xf4>
            RFW_DeInit_TxLongPacket( );
 8006114:	f001 fea5 	bl	8007e62 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8006118:	4b72      	ldr	r3, [pc, #456]	; (80062e4 <RadioIrqProcess+0x2c0>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	f000 8103 	beq.w	8006328 <RadioIrqProcess+0x304>
 8006122:	4b70      	ldr	r3, [pc, #448]	; (80062e4 <RadioIrqProcess+0x2c0>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	f000 80fd 	beq.w	8006328 <RadioIrqProcess+0x304>
            RadioEvents->TxDone( );
 800612e:	4b6d      	ldr	r3, [pc, #436]	; (80062e4 <RadioIrqProcess+0x2c0>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4798      	blx	r3
        break;
 8006136:	e0f7      	b.n	8006328 <RadioIrqProcess+0x304>
        if( SubgRf.RxContinuous == false )
 8006138:	4b69      	ldr	r3, [pc, #420]	; (80062e0 <RadioIrqProcess+0x2bc>)
 800613a:	785b      	ldrb	r3, [r3, #1]
 800613c:	f083 0301 	eor.w	r3, r3, #1
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d014      	beq.n	8006170 <RadioIrqProcess+0x14c>
            SUBGRF_SetStandby( STDBY_RC );
 8006146:	2000      	movs	r0, #0
 8006148:	f000 febe 	bl	8006ec8 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( 0x0902, 0x00 );
 800614c:	2100      	movs	r1, #0
 800614e:	f640 1002 	movw	r0, #2306	; 0x902
 8006152:	f001 fbc7 	bl	80078e4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 8006156:	f640 1044 	movw	r0, #2372	; 0x944
 800615a:	f001 fbd7 	bl	800790c <SUBGRF_ReadRegister>
 800615e:	4603      	mov	r3, r0
 8006160:	f043 0302 	orr.w	r3, r3, #2
 8006164:	b2db      	uxtb	r3, r3
 8006166:	4619      	mov	r1, r3
 8006168:	f640 1044 	movw	r0, #2372	; 0x944
 800616c:	f001 fbba 	bl	80078e4 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size , 255 );
 8006170:	1dfb      	adds	r3, r7, #7
 8006172:	22ff      	movs	r2, #255	; 0xff
 8006174:	4619      	mov	r1, r3
 8006176:	485c      	ldr	r0, [pc, #368]	; (80062e8 <RadioIrqProcess+0x2c4>)
 8006178:	f000 fd76 	bl	8006c68 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 800617c:	485b      	ldr	r0, [pc, #364]	; (80062ec <RadioIrqProcess+0x2c8>)
 800617e:	f001 fb5f 	bl	8007840 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8006182:	4b58      	ldr	r3, [pc, #352]	; (80062e4 <RadioIrqProcess+0x2c0>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d036      	beq.n	80061f8 <RadioIrqProcess+0x1d4>
 800618a:	4b56      	ldr	r3, [pc, #344]	; (80062e4 <RadioIrqProcess+0x2c0>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d031      	beq.n	80061f8 <RadioIrqProcess+0x1d4>
            switch ( SubgRf.PacketStatus.packetType )
 8006194:	4b52      	ldr	r3, [pc, #328]	; (80062e0 <RadioIrqProcess+0x2bc>)
 8006196:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800619a:	2b01      	cmp	r3, #1
 800619c:	d10e      	bne.n	80061bc <RadioIrqProcess+0x198>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 800619e:	4b51      	ldr	r3, [pc, #324]	; (80062e4 <RadioIrqProcess+0x2c0>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	689c      	ldr	r4, [r3, #8]
 80061a4:	79fb      	ldrb	r3, [r7, #7]
 80061a6:	b299      	uxth	r1, r3
 80061a8:	4b4d      	ldr	r3, [pc, #308]	; (80062e0 <RadioIrqProcess+0x2bc>)
 80061aa:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 80061ae:	b21a      	sxth	r2, r3
 80061b0:	4b4b      	ldr	r3, [pc, #300]	; (80062e0 <RadioIrqProcess+0x2bc>)
 80061b2:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 80061b6:	484c      	ldr	r0, [pc, #304]	; (80062e8 <RadioIrqProcess+0x2c4>)
 80061b8:	47a0      	blx	r4
                break;
 80061ba:	e01e      	b.n	80061fa <RadioIrqProcess+0x1d6>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 80061bc:	4b48      	ldr	r3, [pc, #288]	; (80062e0 <RadioIrqProcess+0x2bc>)
 80061be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061c0:	463a      	mov	r2, r7
 80061c2:	4611      	mov	r1, r2
 80061c4:	4618      	mov	r0, r3
 80061c6:	f001 fd6f 	bl	8007ca8 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 80061ca:	4b46      	ldr	r3, [pc, #280]	; (80062e4 <RadioIrqProcess+0x2c0>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	689c      	ldr	r4, [r3, #8]
 80061d0:	79fb      	ldrb	r3, [r7, #7]
 80061d2:	b299      	uxth	r1, r3
 80061d4:	4b42      	ldr	r3, [pc, #264]	; (80062e0 <RadioIrqProcess+0x2bc>)
 80061d6:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 80061da:	b218      	sxth	r0, r3
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80061e2:	4a43      	ldr	r2, [pc, #268]	; (80062f0 <RadioIrqProcess+0x2cc>)
 80061e4:	fb82 c203 	smull	ip, r2, r2, r3
 80061e8:	1192      	asrs	r2, r2, #6
 80061ea:	17db      	asrs	r3, r3, #31
 80061ec:	1ad3      	subs	r3, r2, r3
 80061ee:	b25b      	sxtb	r3, r3
 80061f0:	4602      	mov	r2, r0
 80061f2:	483d      	ldr	r0, [pc, #244]	; (80062e8 <RadioIrqProcess+0x2c4>)
 80061f4:	47a0      	blx	r4
                break;
 80061f6:	e000      	b.n	80061fa <RadioIrqProcess+0x1d6>
        }
 80061f8:	bf00      	nop
        break;
 80061fa:	e0a2      	b.n	8006342 <RadioIrqProcess+0x31e>
        SUBGRF_SetStandby( STDBY_RC );
 80061fc:	2000      	movs	r0, #0
 80061fe:	f000 fe63 	bl	8006ec8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8006202:	4b38      	ldr	r3, [pc, #224]	; (80062e4 <RadioIrqProcess+0x2c0>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	f000 8090 	beq.w	800632c <RadioIrqProcess+0x308>
 800620c:	4b35      	ldr	r3, [pc, #212]	; (80062e4 <RadioIrqProcess+0x2c0>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 808a 	beq.w	800632c <RadioIrqProcess+0x308>
            RadioEvents->CadDone( false );
 8006218:	4b32      	ldr	r3, [pc, #200]	; (80062e4 <RadioIrqProcess+0x2c0>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	699b      	ldr	r3, [r3, #24]
 800621e:	2000      	movs	r0, #0
 8006220:	4798      	blx	r3
        break;
 8006222:	e083      	b.n	800632c <RadioIrqProcess+0x308>
        SUBGRF_SetStandby( STDBY_RC );
 8006224:	2000      	movs	r0, #0
 8006226:	f000 fe4f 	bl	8006ec8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800622a:	4b2e      	ldr	r3, [pc, #184]	; (80062e4 <RadioIrqProcess+0x2c0>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d07e      	beq.n	8006330 <RadioIrqProcess+0x30c>
 8006232:	4b2c      	ldr	r3, [pc, #176]	; (80062e4 <RadioIrqProcess+0x2c0>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	699b      	ldr	r3, [r3, #24]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d079      	beq.n	8006330 <RadioIrqProcess+0x30c>
            RadioEvents->CadDone( true );
 800623c:	4b29      	ldr	r3, [pc, #164]	; (80062e4 <RadioIrqProcess+0x2c0>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	2001      	movs	r0, #1
 8006244:	4798      	blx	r3
        break;
 8006246:	e073      	b.n	8006330 <RadioIrqProcess+0x30c>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8006248:	f000 fcf4 	bl	8006c34 <SUBGRF_GetOperatingMode>
 800624c:	4603      	mov	r3, r0
 800624e:	2b04      	cmp	r3, #4
 8006250:	d110      	bne.n	8006274 <RadioIrqProcess+0x250>
            SUBGRF_SetStandby( STDBY_RC );
 8006252:	2000      	movs	r0, #0
 8006254:	f000 fe38 	bl	8006ec8 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8006258:	4b22      	ldr	r3, [pc, #136]	; (80062e4 <RadioIrqProcess+0x2c0>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d069      	beq.n	8006334 <RadioIrqProcess+0x310>
 8006260:	4b20      	ldr	r3, [pc, #128]	; (80062e4 <RadioIrqProcess+0x2c0>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d064      	beq.n	8006334 <RadioIrqProcess+0x310>
                RadioEvents->TxTimeout( );
 800626a:	4b1e      	ldr	r3, [pc, #120]	; (80062e4 <RadioIrqProcess+0x2c0>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	4798      	blx	r3
        break;
 8006272:	e05f      	b.n	8006334 <RadioIrqProcess+0x310>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8006274:	f000 fcde 	bl	8006c34 <SUBGRF_GetOperatingMode>
 8006278:	4603      	mov	r3, r0
 800627a:	2b05      	cmp	r3, #5
 800627c:	d15a      	bne.n	8006334 <RadioIrqProcess+0x310>
            SUBGRF_SetStandby( STDBY_RC );
 800627e:	2000      	movs	r0, #0
 8006280:	f000 fe22 	bl	8006ec8 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8006284:	4b17      	ldr	r3, [pc, #92]	; (80062e4 <RadioIrqProcess+0x2c0>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d053      	beq.n	8006334 <RadioIrqProcess+0x310>
 800628c:	4b15      	ldr	r3, [pc, #84]	; (80062e4 <RadioIrqProcess+0x2c0>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d04e      	beq.n	8006334 <RadioIrqProcess+0x310>
                RadioEvents->RxTimeout( );
 8006296:	4b13      	ldr	r3, [pc, #76]	; (80062e4 <RadioIrqProcess+0x2c0>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	4798      	blx	r3
        break;
 800629e:	e049      	b.n	8006334 <RadioIrqProcess+0x310>
        if ( 1UL == RFW_Is_Init( ) )
 80062a0:	f001 fdaf 	bl	8007e02 <RFW_Is_Init>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d146      	bne.n	8006338 <RadioIrqProcess+0x314>
            RFW_ReceivePayload( );
 80062aa:	f001 fde0 	bl	8007e6e <RFW_ReceivePayload>
        break;
 80062ae:	e043      	b.n	8006338 <RadioIrqProcess+0x314>
        if( SubgRf.RxContinuous == false )
 80062b0:	4b0b      	ldr	r3, [pc, #44]	; (80062e0 <RadioIrqProcess+0x2bc>)
 80062b2:	785b      	ldrb	r3, [r3, #1]
 80062b4:	f083 0301 	eor.w	r3, r3, #1
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d002      	beq.n	80062c4 <RadioIrqProcess+0x2a0>
            SUBGRF_SetStandby( STDBY_RC );
 80062be:	2000      	movs	r0, #0
 80062c0:	f000 fe02 	bl	8006ec8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80062c4:	4b07      	ldr	r3, [pc, #28]	; (80062e4 <RadioIrqProcess+0x2c0>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d037      	beq.n	800633c <RadioIrqProcess+0x318>
 80062cc:	4b05      	ldr	r3, [pc, #20]	; (80062e4 <RadioIrqProcess+0x2c0>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d032      	beq.n	800633c <RadioIrqProcess+0x318>
            RadioEvents->RxTimeout( );
 80062d6:	4b03      	ldr	r3, [pc, #12]	; (80062e4 <RadioIrqProcess+0x2c0>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	4798      	blx	r3
        break;
 80062de:	e02d      	b.n	800633c <RadioIrqProcess+0x318>
 80062e0:	20000684 	.word	0x20000684
 80062e4:	20000540 	.word	0x20000540
 80062e8:	20000440 	.word	0x20000440
 80062ec:	200006a8 	.word	0x200006a8
 80062f0:	10624dd3 	.word	0x10624dd3
        if( SubgRf.RxContinuous == false )
 80062f4:	4b15      	ldr	r3, [pc, #84]	; (800634c <RadioIrqProcess+0x328>)
 80062f6:	785b      	ldrb	r3, [r3, #1]
 80062f8:	f083 0301 	eor.w	r3, r3, #1
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d002      	beq.n	8006308 <RadioIrqProcess+0x2e4>
            SUBGRF_SetStandby( STDBY_RC );
 8006302:	2000      	movs	r0, #0
 8006304:	f000 fde0 	bl	8006ec8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8006308:	4b11      	ldr	r3, [pc, #68]	; (8006350 <RadioIrqProcess+0x32c>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d017      	beq.n	8006340 <RadioIrqProcess+0x31c>
 8006310:	4b0f      	ldr	r3, [pc, #60]	; (8006350 <RadioIrqProcess+0x32c>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	691b      	ldr	r3, [r3, #16]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d012      	beq.n	8006340 <RadioIrqProcess+0x31c>
            RadioEvents->RxError( );
 800631a:	4b0d      	ldr	r3, [pc, #52]	; (8006350 <RadioIrqProcess+0x32c>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	4798      	blx	r3
        break;
 8006322:	e00d      	b.n	8006340 <RadioIrqProcess+0x31c>
        break;
 8006324:	bf00      	nop
 8006326:	e00c      	b.n	8006342 <RadioIrqProcess+0x31e>
        break;
 8006328:	bf00      	nop
 800632a:	e00a      	b.n	8006342 <RadioIrqProcess+0x31e>
        break;
 800632c:	bf00      	nop
 800632e:	e008      	b.n	8006342 <RadioIrqProcess+0x31e>
        break;
 8006330:	bf00      	nop
 8006332:	e006      	b.n	8006342 <RadioIrqProcess+0x31e>
        break;
 8006334:	bf00      	nop
 8006336:	e004      	b.n	8006342 <RadioIrqProcess+0x31e>
        break;
 8006338:	bf00      	nop
 800633a:	e002      	b.n	8006342 <RadioIrqProcess+0x31e>
        break;
 800633c:	bf00      	nop
 800633e:	e000      	b.n	8006342 <RadioIrqProcess+0x31e>
        break;
 8006340:	bf00      	nop
  }
}
 8006342:	bf00      	nop
 8006344:	370c      	adds	r7, #12
 8006346:	46bd      	mov	sp, r7
 8006348:	bd90      	pop	{r4, r7, pc}
 800634a:	bf00      	nop
 800634c:	20000684 	.word	0x20000684
 8006350:	20000540 	.word	0x20000540

08006354 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 8006354:	b580      	push	{r7, lr}
 8006356:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8006358:	4b09      	ldr	r3, [pc, #36]	; (8006380 <RadioTxPrbs+0x2c>)
 800635a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800635e:	2101      	movs	r1, #1
 8006360:	4618      	mov	r0, r3
 8006362:	f001 fb63 	bl	8007a2c <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_PKTCTL1A, 0x2d );  // sel mode prbs9 instead of preamble
 8006366:	4b07      	ldr	r3, [pc, #28]	; (8006384 <RadioTxPrbs+0x30>)
 8006368:	212d      	movs	r1, #45	; 0x2d
 800636a:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800636e:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8006370:	f000 fe6d 	bl	800704e <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8006374:	4804      	ldr	r0, [pc, #16]	; (8006388 <RadioTxPrbs+0x34>)
 8006376:	f000 fdc3 	bl	8006f00 <SUBGRF_SetTx>
}
 800637a:	bf00      	nop
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	20000684 	.word	0x20000684
 8006384:	08005ead 	.word	0x08005ead
 8006388:	000fffff 	.word	0x000fffff

0800638c <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	4603      	mov	r3, r0
 8006394:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8006396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800639a:	4618      	mov	r0, r3
 800639c:	f001 fb6e 	bl	8007a7c <SUBGRF_SetRfTxPower>
 80063a0:	4603      	mov	r3, r0
 80063a2:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 80063a4:	7bfb      	ldrb	r3, [r7, #15]
 80063a6:	2101      	movs	r1, #1
 80063a8:	4618      	mov	r0, r3
 80063aa:	f001 fb3f 	bl	8007a2c <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 80063ae:	f000 fe45 	bl	800703c <SUBGRF_SetTxContinuousWave>
}
 80063b2:	bf00      	nop
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 80063ba:	b480      	push	{r7}
 80063bc:	b089      	sub	sp, #36	; 0x24
 80063be:	af00      	add	r7, sp, #0
 80063c0:	60f8      	str	r0, [r7, #12]
 80063c2:	60b9      	str	r1, [r7, #8]
 80063c4:	4613      	mov	r3, r2
 80063c6:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 80063c8:	2300      	movs	r3, #0
 80063ca:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int i = 0;
 80063cc:	2300      	movs	r3, #0
 80063ce:	61bb      	str	r3, [r7, #24]

    for (i = 0; i < size; i++)
 80063d0:	2300      	movs	r3, #0
 80063d2:	61bb      	str	r3, [r7, #24]
 80063d4:	e011      	b.n	80063fa <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 80063d6:	69bb      	ldr	r3, [r7, #24]
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	4413      	add	r3, r2
 80063dc:	781a      	ldrb	r2, [r3, #0]
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	68b9      	ldr	r1, [r7, #8]
 80063e2:	440b      	add	r3, r1
 80063e4:	43d2      	mvns	r2, r2
 80063e6:	b2d2      	uxtb	r2, r2
 80063e8:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	4413      	add	r3, r2
 80063f0:	2200      	movs	r2, #0
 80063f2:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < size; i++)
 80063f4:	69bb      	ldr	r3, [r7, #24]
 80063f6:	3301      	adds	r3, #1
 80063f8:	61bb      	str	r3, [r7, #24]
 80063fa:	79fb      	ldrb	r3, [r7, #7]
 80063fc:	69ba      	ldr	r2, [r7, #24]
 80063fe:	429a      	cmp	r2, r3
 8006400:	dbe9      	blt.n	80063d6 <payload_integration+0x1c>
    }

    for (i = 0; i < (size * 8); i++)
 8006402:	2300      	movs	r3, #0
 8006404:	61bb      	str	r3, [r7, #24]
 8006406:	e049      	b.n	800649c <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	425a      	negs	r2, r3
 800640c:	f003 0307 	and.w	r3, r3, #7
 8006410:	f002 0207 	and.w	r2, r2, #7
 8006414:	bf58      	it	pl
 8006416:	4253      	negpl	r3, r2
 8006418:	b2db      	uxtb	r3, r3
 800641a:	f1c3 0307 	rsb	r3, r3, #7
 800641e:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8006420:	69bb      	ldr	r3, [r7, #24]
 8006422:	2b00      	cmp	r3, #0
 8006424:	da00      	bge.n	8006428 <payload_integration+0x6e>
 8006426:	3307      	adds	r3, #7
 8006428:	10db      	asrs	r3, r3, #3
 800642a:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	3301      	adds	r3, #1
 8006430:	425a      	negs	r2, r3
 8006432:	f003 0307 	and.w	r3, r3, #7
 8006436:	f002 0207 	and.w	r2, r2, #7
 800643a:	bf58      	it	pl
 800643c:	4253      	negpl	r3, r2
 800643e:	b2db      	uxtb	r3, r3
 8006440:	f1c3 0307 	rsb	r3, r3, #7
 8006444:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	3301      	adds	r3, #1
 800644a:	2b00      	cmp	r3, #0
 800644c:	da00      	bge.n	8006450 <payload_integration+0x96>
 800644e:	3307      	adds	r3, #7
 8006450:	10db      	asrs	r3, r3, #3
 8006452:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8006454:	7dbb      	ldrb	r3, [r7, #22]
 8006456:	68ba      	ldr	r2, [r7, #8]
 8006458:	4413      	add	r3, r2
 800645a:	781b      	ldrb	r3, [r3, #0]
 800645c:	461a      	mov	r2, r3
 800645e:	7dfb      	ldrb	r3, [r7, #23]
 8006460:	fa42 f303 	asr.w	r3, r2, r3
 8006464:	b2db      	uxtb	r3, r3
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 800646c:	7ffa      	ldrb	r2, [r7, #31]
 800646e:	7cfb      	ldrb	r3, [r7, #19]
 8006470:	4053      	eors	r3, r2
 8006472:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8006474:	7d3b      	ldrb	r3, [r7, #20]
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	4413      	add	r3, r2
 800647a:	781b      	ldrb	r3, [r3, #0]
 800647c:	b25a      	sxtb	r2, r3
 800647e:	7ff9      	ldrb	r1, [r7, #31]
 8006480:	7d7b      	ldrb	r3, [r7, #21]
 8006482:	fa01 f303 	lsl.w	r3, r1, r3
 8006486:	b25b      	sxtb	r3, r3
 8006488:	4313      	orrs	r3, r2
 800648a:	b259      	sxtb	r1, r3
 800648c:	7d3b      	ldrb	r3, [r7, #20]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	4413      	add	r3, r2
 8006492:	b2ca      	uxtb	r2, r1
 8006494:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < (size * 8); i++)
 8006496:	69bb      	ldr	r3, [r7, #24]
 8006498:	3301      	adds	r3, #1
 800649a:	61bb      	str	r3, [r7, #24]
 800649c:	79fb      	ldrb	r3, [r7, #7]
 800649e:	00db      	lsls	r3, r3, #3
 80064a0:	69ba      	ldr	r2, [r7, #24]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	dbb0      	blt.n	8006408 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 80064a6:	7ffb      	ldrb	r3, [r7, #31]
 80064a8:	01db      	lsls	r3, r3, #7
 80064aa:	b25a      	sxtb	r2, r3
 80064ac:	7ffb      	ldrb	r3, [r7, #31]
 80064ae:	019b      	lsls	r3, r3, #6
 80064b0:	b25b      	sxtb	r3, r3
 80064b2:	4313      	orrs	r3, r2
 80064b4:	b25b      	sxtb	r3, r3
 80064b6:	7ffa      	ldrb	r2, [r7, #31]
 80064b8:	2a00      	cmp	r2, #0
 80064ba:	d101      	bne.n	80064c0 <payload_integration+0x106>
 80064bc:	2220      	movs	r2, #32
 80064be:	e000      	b.n	80064c2 <payload_integration+0x108>
 80064c0:	2200      	movs	r2, #0
 80064c2:	4313      	orrs	r3, r2
 80064c4:	b259      	sxtb	r1, r3
 80064c6:	79fb      	ldrb	r3, [r7, #7]
 80064c8:	68fa      	ldr	r2, [r7, #12]
 80064ca:	4413      	add	r3, r2
 80064cc:	b2ca      	uxtb	r2, r1
 80064ce:	701a      	strb	r2, [r3, #0]
}
 80064d0:	bf00      	nop
 80064d2:	3724      	adds	r7, #36	; 0x24
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bc80      	pop	{r7}
 80064d8:	4770      	bx	lr
	...

080064dc <RadioSetRxGenericConfig>:

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b08c      	sub	sp, #48	; 0x30
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60b9      	str	r1, [r7, #8]
 80064e4:	607a      	str	r2, [r7, #4]
 80064e6:	603b      	str	r3, [r7, #0]
 80064e8:	4603      	mov	r3, r0
 80064ea:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 80064ec:	2300      	movs	r3, #0
 80064ee:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t syncword[8] = {0};
 80064f0:	2300      	movs	r3, #0
 80064f2:	61fb      	str	r3, [r7, #28]
 80064f4:	2300      	movs	r3, #0
 80064f6:	623b      	str	r3, [r7, #32]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 80064f8:	f001 fc7d 	bl	8007df6 <RFW_DeInit>

    if( rxContinuous != 0 )
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d001      	beq.n	8006506 <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 8006502:	2300      	movs	r3, #0
 8006504:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b00      	cmp	r3, #0
 800650a:	bf14      	ite	ne
 800650c:	2301      	movne	r3, #1
 800650e:	2300      	moveq	r3, #0
 8006510:	b2da      	uxtb	r2, r3
 8006512:	4ba9      	ldr	r3, [pc, #676]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 8006514:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8006516:	7bfb      	ldrb	r3, [r7, #15]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d003      	beq.n	8006524 <RadioSetRxGenericConfig+0x48>
 800651c:	2b01      	cmp	r3, #1
 800651e:	f000 80e8 	beq.w	80066f2 <RadioSetRxGenericConfig+0x216>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 8006522:	e1a0      	b.n	8006866 <RadioSetRxGenericConfig+0x38a>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d003      	beq.n	8006534 <RadioSetRxGenericConfig+0x58>
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	691b      	ldr	r3, [r3, #16]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d102      	bne.n	800653a <RadioSetRxGenericConfig+0x5e>
            return -1;
 8006534:	f04f 33ff 	mov.w	r3, #4294967295
 8006538:	e196      	b.n	8006868 <RadioSetRxGenericConfig+0x38c>
        if( config->fsk.SyncWordLength > 8 )
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	7d5b      	ldrb	r3, [r3, #21]
 800653e:	2b08      	cmp	r3, #8
 8006540:	d902      	bls.n	8006548 <RadioSetRxGenericConfig+0x6c>
            return -1;
 8006542:	f04f 33ff 	mov.w	r3, #4294967295
 8006546:	e18f      	b.n	8006868 <RadioSetRxGenericConfig+0x38c>
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 8006548:	2300      	movs	r3, #0
 800654a:	62bb      	str	r3, [r7, #40]	; 0x28
 800654c:	e00d      	b.n	800656a <RadioSetRxGenericConfig+0x8e>
                syncword[i] = config->fsk.SyncWord[i];
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	699a      	ldr	r2, [r3, #24]
 8006552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006554:	4413      	add	r3, r2
 8006556:	7819      	ldrb	r1, [r3, #0]
 8006558:	f107 021c 	add.w	r2, r7, #28
 800655c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655e:	4413      	add	r3, r2
 8006560:	460a      	mov	r2, r1
 8006562:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 8006564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006566:	3301      	adds	r3, #1
 8006568:	62bb      	str	r3, [r7, #40]	; 0x28
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	7d5b      	ldrb	r3, [r3, #21]
 800656e:	461a      	mov	r2, r3
 8006570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006572:	4293      	cmp	r3, r2
 8006574:	dbeb      	blt.n	800654e <RadioSetRxGenericConfig+0x72>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2b00      	cmp	r3, #0
 800657c:	bf14      	ite	ne
 800657e:	2301      	movne	r3, #1
 8006580:	2300      	moveq	r3, #0
 8006582:	b2db      	uxtb	r3, r3
 8006584:	4618      	mov	r0, r3
 8006586:	f000 fd6b 	bl	8007060 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800658a:	4b8b      	ldr	r3, [pc, #556]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 800658c:	2200      	movs	r2, #0
 800658e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	4a88      	ldr	r2, [pc, #544]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 8006598:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	791a      	ldrb	r2, [r3, #4]
 800659e:	4b86      	ldr	r3, [pc, #536]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80065a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	4618      	mov	r0, r3
 80065aa:	f001 fb55 	bl	8007c58 <SUBGRF_GetFskBandwidthRegValue>
 80065ae:	4603      	mov	r3, r0
 80065b0:	461a      	mov	r2, r3
 80065b2:	4b81      	ldr	r3, [pc, #516]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80065b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80065b8:	4b7f      	ldr	r3, [pc, #508]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	00db      	lsls	r3, r3, #3
 80065c6:	b29a      	uxth	r2, r3
 80065c8:	4b7b      	ldr	r3, [pc, #492]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80065ca:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	7d1a      	ldrb	r2, [r3, #20]
 80065d0:	4b79      	ldr	r3, [pc, #484]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80065d2:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	7d5b      	ldrb	r3, [r3, #21]
 80065d8:	00db      	lsls	r3, r3, #3
 80065da:	b2da      	uxtb	r2, r3
 80065dc:	4b76      	ldr	r3, [pc, #472]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80065de:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80065e6:	4b74      	ldr	r3, [pc, #464]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80065e8:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d105      	bne.n	8006600 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	69db      	ldr	r3, [r3, #28]
 80065f8:	b2da      	uxtb	r2, r3
 80065fa:	4b6f      	ldr	r3, [pc, #444]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80065fc:	759a      	strb	r2, [r3, #22]
 80065fe:	e00b      	b.n	8006618 <RadioSetRxGenericConfig+0x13c>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8006606:	2b02      	cmp	r3, #2
 8006608:	d103      	bne.n	8006612 <RadioSetRxGenericConfig+0x136>
          SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 800660a:	4b6b      	ldr	r3, [pc, #428]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 800660c:	22ff      	movs	r2, #255	; 0xff
 800660e:	759a      	strb	r2, [r3, #22]
 8006610:	e002      	b.n	8006618 <RadioSetRxGenericConfig+0x13c>
          SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8006612:	4b69      	ldr	r3, [pc, #420]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 8006614:	22ff      	movs	r2, #255	; 0xff
 8006616:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800661e:	2b02      	cmp	r3, #2
 8006620:	d004      	beq.n	800662c <RadioSetRxGenericConfig+0x150>
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8006628:	2b02      	cmp	r3, #2
 800662a:	d12d      	bne.n	8006688 <RadioSetRxGenericConfig+0x1ac>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006632:	2bf1      	cmp	r3, #241	; 0xf1
 8006634:	d00c      	beq.n	8006650 <RadioSetRxGenericConfig+0x174>
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800663c:	2bf2      	cmp	r3, #242	; 0xf2
 800663e:	d007      	beq.n	8006650 <RadioSetRxGenericConfig+0x174>
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006646:	2b01      	cmp	r3, #1
 8006648:	d002      	beq.n	8006650 <RadioSetRxGenericConfig+0x174>
            return -1;
 800664a:	f04f 33ff 	mov.w	r3, #4294967295
 800664e:	e10b      	b.n	8006868 <RadioSetRxGenericConfig+0x38c>
          ConfigGeneric.rtx = CONFIG_RX;
 8006650:	2300      	movs	r3, #0
 8006652:	763b      	strb	r3, [r7, #24]
          ConfigGeneric.RxConfig = config;
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	617b      	str	r3, [r7, #20]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8006658:	4b58      	ldr	r3, [pc, #352]	; (80067bc <RadioSetRxGenericConfig+0x2e0>)
 800665a:	6819      	ldr	r1, [r3, #0]
 800665c:	f107 0310 	add.w	r3, r7, #16
 8006660:	4a57      	ldr	r2, [pc, #348]	; (80067c0 <RadioSetRxGenericConfig+0x2e4>)
 8006662:	4618      	mov	r0, r3
 8006664:	f001 fbba 	bl	8007ddc <RFW_Init>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d002      	beq.n	8006674 <RadioSetRxGenericConfig+0x198>
            return -1;
 800666e:	f04f 33ff 	mov.w	r3, #4294967295
 8006672:	e0f9      	b.n	8006868 <RadioSetRxGenericConfig+0x38c>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8006674:	4b50      	ldr	r3, [pc, #320]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 8006676:	2200      	movs	r2, #0
 8006678:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 800667a:	4b4f      	ldr	r3, [pc, #316]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 800667c:	2201      	movs	r2, #1
 800667e:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8006680:	4b4d      	ldr	r3, [pc, #308]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 8006682:	2200      	movs	r2, #0
 8006684:	755a      	strb	r2, [r3, #21]
        {
 8006686:	e00e      	b.n	80066a6 <RadioSetRxGenericConfig+0x1ca>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800668e:	4b4a      	ldr	r3, [pc, #296]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 8006690:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8006698:	4b47      	ldr	r3, [pc, #284]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 800669a:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 80066a2:	4b45      	ldr	r3, [pc, #276]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80066a4:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 80066a6:	f7ff fb3c 	bl	8005d22 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80066aa:	2000      	movs	r0, #0
 80066ac:	f7fe fcfa 	bl	80050a4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80066b0:	4844      	ldr	r0, [pc, #272]	; (80067c4 <RadioSetRxGenericConfig+0x2e8>)
 80066b2:	f000 ff03 	bl	80074bc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80066b6:	4844      	ldr	r0, [pc, #272]	; (80067c8 <RadioSetRxGenericConfig+0x2ec>)
 80066b8:	f000 ffcc 	bl	8007654 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80066bc:	f107 031c 	add.w	r3, r7, #28
 80066c0:	4618      	mov	r0, r3
 80066c2:	f000 fb06 	bl	8006cd2 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	8c1b      	ldrh	r3, [r3, #32]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f000 fb50 	bl	8006d70 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80066d4:	4618      	mov	r0, r3
 80066d6:	f000 fb2b 	bl	8006d30 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80066e0:	fb02 f203 	mul.w	r2, r2, r3
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ec:	4a32      	ldr	r2, [pc, #200]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80066ee:	6093      	str	r3, [r2, #8]
        break;
 80066f0:	e0b9      	b.n	8006866 <RadioSetRxGenericConfig+0x38a>
        if( config->lora.PreambleLen == 0 )
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d102      	bne.n	8006700 <RadioSetRxGenericConfig+0x224>
            return -1;
 80066fa:	f04f 33ff 	mov.w	r3, #4294967295
 80066fe:	e0b3      	b.n	8006868 <RadioSetRxGenericConfig+0x38c>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006706:	2b01      	cmp	r3, #1
 8006708:	d104      	bne.n	8006714 <RadioSetRxGenericConfig+0x238>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8006712:	e002      	b.n	800671a <RadioSetRxGenericConfig+0x23e>
            MaxPayloadLength = 0xFF;
 8006714:	23ff      	movs	r3, #255	; 0xff
 8006716:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800671e:	2b00      	cmp	r3, #0
 8006720:	bf14      	ite	ne
 8006722:	2301      	movne	r3, #1
 8006724:	2300      	moveq	r3, #0
 8006726:	b2db      	uxtb	r3, r3
 8006728:	4618      	mov	r0, r3
 800672a:	f000 fc99 	bl	8007060 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	b2db      	uxtb	r3, r3
 8006732:	4618      	mov	r0, r3
 8006734:	f000 fca3 	bl	800707e <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006738:	4b1f      	ldr	r3, [pc, #124]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 800673a:	2201      	movs	r2, #1
 800673c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8006746:	4b1c      	ldr	r3, [pc, #112]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 8006748:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8006752:	4b19      	ldr	r3, [pc, #100]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 8006754:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 800675e:	4b16      	ldr	r3, [pc, #88]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 8006760:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800676a:	2b02      	cmp	r3, #2
 800676c:	d010      	beq.n	8006790 <RadioSetRxGenericConfig+0x2b4>
 800676e:	2b02      	cmp	r3, #2
 8006770:	dc2c      	bgt.n	80067cc <RadioSetRxGenericConfig+0x2f0>
 8006772:	2b00      	cmp	r3, #0
 8006774:	d002      	beq.n	800677c <RadioSetRxGenericConfig+0x2a0>
 8006776:	2b01      	cmp	r3, #1
 8006778:	d005      	beq.n	8006786 <RadioSetRxGenericConfig+0x2aa>
            break;
 800677a:	e027      	b.n	80067cc <RadioSetRxGenericConfig+0x2f0>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 800677c:	4b0e      	ldr	r3, [pc, #56]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 800677e:	2200      	movs	r2, #0
 8006780:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8006784:	e023      	b.n	80067ce <RadioSetRxGenericConfig+0x2f2>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006786:	4b0c      	ldr	r3, [pc, #48]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 8006788:	2201      	movs	r2, #1
 800678a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800678e:	e01e      	b.n	80067ce <RadioSetRxGenericConfig+0x2f2>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006796:	2b0b      	cmp	r3, #11
 8006798:	d004      	beq.n	80067a4 <RadioSetRxGenericConfig+0x2c8>
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80067a0:	2b0c      	cmp	r3, #12
 80067a2:	d104      	bne.n	80067ae <RadioSetRxGenericConfig+0x2d2>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80067a4:	4b04      	ldr	r3, [pc, #16]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 80067ac:	e00f      	b.n	80067ce <RadioSetRxGenericConfig+0x2f2>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80067ae:	4b02      	ldr	r3, [pc, #8]	; (80067b8 <RadioSetRxGenericConfig+0x2dc>)
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 80067b6:	e00a      	b.n	80067ce <RadioSetRxGenericConfig+0x2f2>
 80067b8:	20000684 	.word	0x20000684
 80067bc:	20000540 	.word	0x20000540
 80067c0:	200006dd 	.word	0x200006dd
 80067c4:	200006bc 	.word	0x200006bc
 80067c8:	20000692 	.word	0x20000692
            break;
 80067cc:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80067ce:	4b28      	ldr	r3, [pc, #160]	; (8006870 <RadioSetRxGenericConfig+0x394>)
 80067d0:	2201      	movs	r2, #1
 80067d2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80067d8:	4b25      	ldr	r3, [pc, #148]	; (8006870 <RadioSetRxGenericConfig+0x394>)
 80067da:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 80067e2:	4b23      	ldr	r3, [pc, #140]	; (8006870 <RadioSetRxGenericConfig+0x394>)
 80067e4:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80067e6:	4a22      	ldr	r2, [pc, #136]	; (8006870 <RadioSetRxGenericConfig+0x394>)
 80067e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80067ec:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80067f4:	4b1e      	ldr	r3, [pc, #120]	; (8006870 <RadioSetRxGenericConfig+0x394>)
 80067f6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8006800:	4b1b      	ldr	r3, [pc, #108]	; (8006870 <RadioSetRxGenericConfig+0x394>)
 8006802:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 8006806:	f7ff fa8c 	bl	8005d22 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 800680a:	2001      	movs	r0, #1
 800680c:	f7fe fc4a 	bl	80050a4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006810:	4818      	ldr	r0, [pc, #96]	; (8006874 <RadioSetRxGenericConfig+0x398>)
 8006812:	f000 fe53 	bl	80074bc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006816:	4818      	ldr	r0, [pc, #96]	; (8006878 <RadioSetRxGenericConfig+0x39c>)
 8006818:	f000 ff1c 	bl	8007654 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 800681c:	4b14      	ldr	r3, [pc, #80]	; (8006870 <RadioSetRxGenericConfig+0x394>)
 800681e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006822:	2b01      	cmp	r3, #1
 8006824:	d10d      	bne.n	8006842 <RadioSetRxGenericConfig+0x366>
            SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8006826:	f240 7036 	movw	r0, #1846	; 0x736
 800682a:	f001 f86f 	bl	800790c <SUBGRF_ReadRegister>
 800682e:	4603      	mov	r3, r0
 8006830:	f023 0304 	bic.w	r3, r3, #4
 8006834:	b2db      	uxtb	r3, r3
 8006836:	4619      	mov	r1, r3
 8006838:	f240 7036 	movw	r0, #1846	; 0x736
 800683c:	f001 f852 	bl	80078e4 <SUBGRF_WriteRegister>
 8006840:	e00c      	b.n	800685c <RadioSetRxGenericConfig+0x380>
            SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8006842:	f240 7036 	movw	r0, #1846	; 0x736
 8006846:	f001 f861 	bl	800790c <SUBGRF_ReadRegister>
 800684a:	4603      	mov	r3, r0
 800684c:	f043 0304 	orr.w	r3, r3, #4
 8006850:	b2db      	uxtb	r3, r3
 8006852:	4619      	mov	r1, r3
 8006854:	f240 7036 	movw	r0, #1846	; 0x736
 8006858:	f001 f844 	bl	80078e4 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 800685c:	4b04      	ldr	r3, [pc, #16]	; (8006870 <RadioSetRxGenericConfig+0x394>)
 800685e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006862:	609a      	str	r2, [r3, #8]
        break;
 8006864:	bf00      	nop
    }
    return status;
 8006866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006868:	4618      	mov	r0, r3
 800686a:	3730      	adds	r7, #48	; 0x30
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}
 8006870:	20000684 	.word	0x20000684
 8006874:	200006bc 	.word	0x200006bc
 8006878:	20000692 	.word	0x20000692

0800687c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b08a      	sub	sp, #40	; 0x28
 8006880:	af00      	add	r7, sp, #0
 8006882:	60b9      	str	r1, [r7, #8]
 8006884:	607b      	str	r3, [r7, #4]
 8006886:	4603      	mov	r3, r0
 8006888:	73fb      	strb	r3, [r7, #15]
 800688a:	4613      	mov	r3, r2
 800688c:	73bb      	strb	r3, [r7, #14]
    uint8_t syncword[8] = {0};
 800688e:	2300      	movs	r3, #0
 8006890:	61fb      	str	r3, [r7, #28]
 8006892:	2300      	movs	r3, #0
 8006894:	623b      	str	r3, [r7, #32]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8006896:	f001 faae 	bl	8007df6 <RFW_DeInit>
    switch( modem )
 800689a:	7bfb      	ldrb	r3, [r7, #15]
 800689c:	2b02      	cmp	r3, #2
 800689e:	f000 8144 	beq.w	8006b2a <RadioSetTxGenericConfig+0x2ae>
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	f300 8160 	bgt.w	8006b68 <RadioSetTxGenericConfig+0x2ec>
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d003      	beq.n	80068b4 <RadioSetTxGenericConfig+0x38>
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	f000 80b7 	beq.w	8006a20 <RadioSetTxGenericConfig+0x1a4>
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
        break;
    default:
        break;
 80068b2:	e159      	b.n	8006b68 <RadioSetTxGenericConfig+0x2ec>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d003      	beq.n	80068c4 <RadioSetTxGenericConfig+0x48>
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	691b      	ldr	r3, [r3, #16]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d102      	bne.n	80068ca <RadioSetTxGenericConfig+0x4e>
            return -1;
 80068c4:	f04f 33ff 	mov.w	r3, #4294967295
 80068c8:	e163      	b.n	8006b92 <RadioSetTxGenericConfig+0x316>
        if( config->fsk.SyncWordLength > 8 )
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	7d1b      	ldrb	r3, [r3, #20]
 80068ce:	2b08      	cmp	r3, #8
 80068d0:	d902      	bls.n	80068d8 <RadioSetTxGenericConfig+0x5c>
            return -1;
 80068d2:	f04f 33ff 	mov.w	r3, #4294967295
 80068d6:	e15c      	b.n	8006b92 <RadioSetTxGenericConfig+0x316>
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 80068d8:	2300      	movs	r3, #0
 80068da:	627b      	str	r3, [r7, #36]	; 0x24
 80068dc:	e00d      	b.n	80068fa <RadioSetTxGenericConfig+0x7e>
                syncword[i] = config->fsk.SyncWord[i];
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	699a      	ldr	r2, [r3, #24]
 80068e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e4:	4413      	add	r3, r2
 80068e6:	7819      	ldrb	r1, [r3, #0]
 80068e8:	f107 021c 	add.w	r2, r7, #28
 80068ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ee:	4413      	add	r3, r2
 80068f0:	460a      	mov	r2, r1
 80068f2:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < config->fsk.SyncWordLength; i++)
 80068f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f6:	3301      	adds	r3, #1
 80068f8:	627b      	str	r3, [r7, #36]	; 0x24
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	7d1b      	ldrb	r3, [r3, #20]
 80068fe:	461a      	mov	r2, r3
 8006900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006902:	4293      	cmp	r3, r2
 8006904:	dbeb      	blt.n	80068de <RadioSetTxGenericConfig+0x62>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006906:	4ba5      	ldr	r3, [pc, #660]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006908:	2200      	movs	r2, #0
 800690a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	4aa2      	ldr	r2, [pc, #648]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006914:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	781a      	ldrb	r2, [r3, #0]
 800691a:	4ba0      	ldr	r3, [pc, #640]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 800691c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	4618      	mov	r0, r3
 8006926:	f001 f997 	bl	8007c58 <SUBGRF_GetFskBandwidthRegValue>
 800692a:	4603      	mov	r3, r0
 800692c:	461a      	mov	r2, r3
 800692e:	4b9b      	ldr	r3, [pc, #620]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006930:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	4a98      	ldr	r2, [pc, #608]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 800693a:	6413      	str	r3, [r2, #64]	; 0x40
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800693c:	4b97      	ldr	r3, [pc, #604]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 800693e:	2200      	movs	r2, #0
 8006940:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	b29b      	uxth	r3, r3
 8006948:	00db      	lsls	r3, r3, #3
 800694a:	b29a      	uxth	r2, r3
 800694c:	4b93      	ldr	r3, [pc, #588]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 800694e:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8006950:	4b92      	ldr	r3, [pc, #584]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006952:	2204      	movs	r2, #4
 8006954:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	7d1b      	ldrb	r3, [r3, #20]
 800695a:	00db      	lsls	r3, r3, #3
 800695c:	b2da      	uxtb	r2, r3
 800695e:	4b8f      	ldr	r3, [pc, #572]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006960:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8006962:	4b8e      	ldr	r3, [pc, #568]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006964:	2200      	movs	r2, #0
 8006966:	751a      	strb	r2, [r3, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800696e:	2b02      	cmp	r3, #2
 8006970:	d003      	beq.n	800697a <RadioSetTxGenericConfig+0xfe>
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	7f9b      	ldrb	r3, [r3, #30]
 8006976:	2b02      	cmp	r3, #2
 8006978:	d12a      	bne.n	80069d0 <RadioSetTxGenericConfig+0x154>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	7fdb      	ldrb	r3, [r3, #31]
 800697e:	2bf1      	cmp	r3, #241	; 0xf1
 8006980:	d00a      	beq.n	8006998 <RadioSetTxGenericConfig+0x11c>
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	7fdb      	ldrb	r3, [r3, #31]
 8006986:	2bf2      	cmp	r3, #242	; 0xf2
 8006988:	d006      	beq.n	8006998 <RadioSetTxGenericConfig+0x11c>
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	7fdb      	ldrb	r3, [r3, #31]
 800698e:	2b01      	cmp	r3, #1
 8006990:	d002      	beq.n	8006998 <RadioSetTxGenericConfig+0x11c>
                return -1;
 8006992:	f04f 33ff 	mov.w	r3, #4294967295
 8006996:	e0fc      	b.n	8006b92 <RadioSetTxGenericConfig+0x316>
            ConfigGeneric.rtx = CONFIG_TX;
 8006998:	2301      	movs	r3, #1
 800699a:	763b      	strb	r3, [r7, #24]
            ConfigGeneric.TxConfig = config;
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	613b      	str	r3, [r7, #16]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80069a0:	4b7f      	ldr	r3, [pc, #508]	; (8006ba0 <RadioSetTxGenericConfig+0x324>)
 80069a2:	6819      	ldr	r1, [r3, #0]
 80069a4:	f107 0310 	add.w	r3, r7, #16
 80069a8:	4a7e      	ldr	r2, [pc, #504]	; (8006ba4 <RadioSetTxGenericConfig+0x328>)
 80069aa:	4618      	mov	r0, r3
 80069ac:	f001 fa16 	bl	8007ddc <RFW_Init>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d002      	beq.n	80069bc <RadioSetTxGenericConfig+0x140>
              return -1;
 80069b6:	f04f 33ff 	mov.w	r3, #4294967295
 80069ba:	e0ea      	b.n	8006b92 <RadioSetTxGenericConfig+0x316>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80069bc:	4b77      	ldr	r3, [pc, #476]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 80069be:	2200      	movs	r2, #0
 80069c0:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 80069c2:	4b76      	ldr	r3, [pc, #472]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 80069c4:	2201      	movs	r2, #1
 80069c6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80069c8:	4b74      	ldr	r3, [pc, #464]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	755a      	strb	r2, [r3, #21]
        {
 80069ce:	e00c      	b.n	80069ea <RadioSetTxGenericConfig+0x16e>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	7fda      	ldrb	r2, [r3, #31]
 80069d4:	4b71      	ldr	r3, [pc, #452]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 80069d6:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80069de:	4b6f      	ldr	r3, [pc, #444]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 80069e0:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	7f9a      	ldrb	r2, [r3, #30]
 80069e6:	4b6d      	ldr	r3, [pc, #436]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 80069e8:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 80069ea:	f7ff f99a 	bl	8005d22 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 80069ee:	2000      	movs	r0, #0
 80069f0:	f7fe fb58 	bl	80050a4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80069f4:	486c      	ldr	r0, [pc, #432]	; (8006ba8 <RadioSetTxGenericConfig+0x32c>)
 80069f6:	f000 fd61 	bl	80074bc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80069fa:	486c      	ldr	r0, [pc, #432]	; (8006bac <RadioSetTxGenericConfig+0x330>)
 80069fc:	f000 fe2a 	bl	8007654 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8006a00:	f107 031c 	add.w	r3, r7, #28
 8006a04:	4618      	mov	r0, r3
 8006a06:	f000 f964 	bl	8006cd2 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	8b9b      	ldrh	r3, [r3, #28]
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f000 f9ae 	bl	8006d70 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	8c1b      	ldrh	r3, [r3, #32]
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f000 f989 	bl	8006d30 <SUBGRF_SetCrcPolynomial>
        break;
 8006a1e:	e0a4      	b.n	8006b6a <RadioSetTxGenericConfig+0x2ee>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006a20:	4b5e      	ldr	r3, [pc, #376]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006a22:	2201      	movs	r2, #1
 8006a24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8006a2e:	4b5b      	ldr	r3, [pc, #364]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006a30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8006a3a:	4b58      	ldr	r3, [pc, #352]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006a3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8006a46:	4b55      	ldr	r3, [pc, #340]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006a48:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8006a52:	2b02      	cmp	r3, #2
 8006a54:	d010      	beq.n	8006a78 <RadioSetTxGenericConfig+0x1fc>
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	dc22      	bgt.n	8006aa0 <RadioSetTxGenericConfig+0x224>
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d002      	beq.n	8006a64 <RadioSetTxGenericConfig+0x1e8>
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d005      	beq.n	8006a6e <RadioSetTxGenericConfig+0x1f2>
            break;
 8006a62:	e01d      	b.n	8006aa0 <RadioSetTxGenericConfig+0x224>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006a64:	4b4d      	ldr	r3, [pc, #308]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8006a6c:	e019      	b.n	8006aa2 <RadioSetTxGenericConfig+0x226>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006a6e:	4b4b      	ldr	r3, [pc, #300]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006a70:	2201      	movs	r2, #1
 8006a72:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8006a76:	e014      	b.n	8006aa2 <RadioSetTxGenericConfig+0x226>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a7e:	2b0b      	cmp	r3, #11
 8006a80:	d004      	beq.n	8006a8c <RadioSetTxGenericConfig+0x210>
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a88:	2b0c      	cmp	r3, #12
 8006a8a:	d104      	bne.n	8006a96 <RadioSetTxGenericConfig+0x21a>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006a8c:	4b43      	ldr	r3, [pc, #268]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8006a94:	e005      	b.n	8006aa2 <RadioSetTxGenericConfig+0x226>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006a96:	4b41      	ldr	r3, [pc, #260]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8006a9e:	e000      	b.n	8006aa2 <RadioSetTxGenericConfig+0x226>
            break;
 8006aa0:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8006aa2:	4b3e      	ldr	r3, [pc, #248]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006aac:	4b3b      	ldr	r3, [pc, #236]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006aae:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8006ab6:	4b39      	ldr	r3, [pc, #228]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006ab8:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8006ac0:	4b36      	ldr	r3, [pc, #216]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006ac2:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8006acc:	4b33      	ldr	r3, [pc, #204]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006ace:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 8006ad2:	f7ff f926 	bl	8005d22 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8006ad6:	2001      	movs	r0, #1
 8006ad8:	f7fe fae4 	bl	80050a4 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006adc:	4832      	ldr	r0, [pc, #200]	; (8006ba8 <RadioSetTxGenericConfig+0x32c>)
 8006ade:	f000 fced 	bl	80074bc <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006ae2:	4832      	ldr	r0, [pc, #200]	; (8006bac <RadioSetTxGenericConfig+0x330>)
 8006ae4:	f000 fdb6 	bl	8007654 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8006ae8:	4b2c      	ldr	r3, [pc, #176]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006aea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006aee:	2b06      	cmp	r3, #6
 8006af0:	d10d      	bne.n	8006b0e <RadioSetTxGenericConfig+0x292>
            SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8006af2:	f640 0089 	movw	r0, #2185	; 0x889
 8006af6:	f000 ff09 	bl	800790c <SUBGRF_ReadRegister>
 8006afa:	4603      	mov	r3, r0
 8006afc:	f023 0304 	bic.w	r3, r3, #4
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	4619      	mov	r1, r3
 8006b04:	f640 0089 	movw	r0, #2185	; 0x889
 8006b08:	f000 feec 	bl	80078e4 <SUBGRF_WriteRegister>
        break;
 8006b0c:	e02d      	b.n	8006b6a <RadioSetTxGenericConfig+0x2ee>
            SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8006b0e:	f640 0089 	movw	r0, #2185	; 0x889
 8006b12:	f000 fefb 	bl	800790c <SUBGRF_ReadRegister>
 8006b16:	4603      	mov	r3, r0
 8006b18:	f043 0304 	orr.w	r3, r3, #4
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	4619      	mov	r1, r3
 8006b20:	f640 0089 	movw	r0, #2185	; 0x889
 8006b24:	f000 fede 	bl	80078e4 <SUBGRF_WriteRegister>
        break;
 8006b28:	e01f      	b.n	8006b6a <RadioSetTxGenericConfig+0x2ee>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d004      	beq.n	8006b3c <RadioSetTxGenericConfig+0x2c0>
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b3a:	d902      	bls.n	8006b42 <RadioSetTxGenericConfig+0x2c6>
            return -1;
 8006b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8006b40:	e027      	b.n	8006b92 <RadioSetTxGenericConfig+0x316>
        RadioSetModem( MODEM_BPSK );
 8006b42:	2002      	movs	r0, #2
 8006b44:	f7fe faae 	bl	80050a4 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8006b48:	4b14      	ldr	r3, [pc, #80]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006b4a:	2202      	movs	r2, #2
 8006b4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b54:	4a11      	ldr	r2, [pc, #68]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006b56:	6493      	str	r3, [r2, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8006b58:	4b10      	ldr	r3, [pc, #64]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006b5a:	2216      	movs	r2, #22
 8006b5c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006b60:	4811      	ldr	r0, [pc, #68]	; (8006ba8 <RadioSetTxGenericConfig+0x32c>)
 8006b62:	f000 fcab 	bl	80074bc <SUBGRF_SetModulationParams>
        break;
 8006b66:	e000      	b.n	8006b6a <RadioSetTxGenericConfig+0x2ee>
        break;
 8006b68:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8006b6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f000 ff84 	bl	8007a7c <SUBGRF_SetRfTxPower>
 8006b74:	4603      	mov	r3, r0
 8006b76:	461a      	mov	r2, r3
 8006b78:	4b08      	ldr	r3, [pc, #32]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006b7a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8006b7e:	4b07      	ldr	r3, [pc, #28]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006b80:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8006b84:	4618      	mov	r0, r3
 8006b86:	f001 f94a 	bl	8007e1e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8006b8a:	4a04      	ldr	r2, [pc, #16]	; (8006b9c <RadioSetTxGenericConfig+0x320>)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6053      	str	r3, [r2, #4]
    return 0;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3728      	adds	r7, #40	; 0x28
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	20000684 	.word	0x20000684
 8006ba0:	20000540 	.word	0x20000540
 8006ba4:	200006dc 	.word	0x200006dc
 8006ba8:	200006bc 	.word	0x200006bc
 8006bac:	20000692 	.word	0x20000692

08006bb0 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b084      	sub	sp, #16
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d002      	beq.n	8006bc4 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8006bbe:	4a1a      	ldr	r2, [pc, #104]	; (8006c28 <SUBGRF_Init+0x78>)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 8006bc4:	f7fa fc86 	bl	80014d4 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8006bc8:	2002      	movs	r0, #2
 8006bca:	f001 f823 	bl	8007c14 <Radio_SMPS_Set>

    ImageCalibrated = false;
 8006bce:	4b17      	ldr	r3, [pc, #92]	; (8006c2c <SUBGRF_Init+0x7c>)
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8006bd4:	2000      	movs	r0, #0
 8006bd6:	f000 f977 	bl	8006ec8 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8006bda:	f7fa fb51 	bl	8001280 <RBI_IsTCXO>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d10e      	bne.n	8006c02 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8006be4:	2140      	movs	r1, #64	; 0x40
 8006be6:	2001      	movs	r0, #1
 8006be8:	f000 fb78 	bl	80072dc <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8006bec:	2100      	movs	r1, #0
 8006bee:	f640 1011 	movw	r0, #2321	; 0x911
 8006bf2:	f000 fe77 	bl	80078e4 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8006bf6:	237f      	movs	r3, #127	; 0x7f
 8006bf8:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8006bfa:	7b38      	ldrb	r0, [r7, #12]
 8006bfc:	f000 fa85 	bl	800710a <SUBGRF_Calibrate>
 8006c00:	e009      	b.n	8006c16 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8006c02:	2120      	movs	r1, #32
 8006c04:	f640 1011 	movw	r0, #2321	; 0x911
 8006c08:	f000 fe6c 	bl	80078e4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8006c0c:	2120      	movs	r1, #32
 8006c0e:	f640 1012 	movw	r0, #2322	; 0x912
 8006c12:	f000 fe67 	bl	80078e4 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 8006c16:	f7fa fb17 	bl	8001248 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8006c1a:	4b05      	ldr	r3, [pc, #20]	; (8006c30 <SUBGRF_Init+0x80>)
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	701a      	strb	r2, [r3, #0]
}
 8006c20:	bf00      	nop
 8006c22:	3710      	adds	r7, #16
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	20000550 	.word	0x20000550
 8006c2c:	2000054c 	.word	0x2000054c
 8006c30:	20000544 	.word	0x20000544

08006c34 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8006c34:	b480      	push	{r7}
 8006c36:	af00      	add	r7, sp, #0
    return OperatingMode;
 8006c38:	4b02      	ldr	r3, [pc, #8]	; (8006c44 <SUBGRF_GetOperatingMode+0x10>)
 8006c3a:	781b      	ldrb	r3, [r3, #0]
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bc80      	pop	{r7}
 8006c42:	4770      	bx	lr
 8006c44:	20000544 	.word	0x20000544

08006c48 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	460b      	mov	r3, r1
 8006c52:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8006c54:	78fb      	ldrb	r3, [r7, #3]
 8006c56:	461a      	mov	r2, r3
 8006c58:	6879      	ldr	r1, [r7, #4]
 8006c5a:	2000      	movs	r0, #0
 8006c5c:	f000 fe92 	bl	8007984 <SUBGRF_WriteBuffer>
}
 8006c60:	bf00      	nop
 8006c62:	3708      	adds	r7, #8
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b086      	sub	sp, #24
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	4613      	mov	r3, r2
 8006c74:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8006c76:	2300      	movs	r3, #0
 8006c78:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8006c7a:	f107 0317 	add.w	r3, r7, #23
 8006c7e:	4619      	mov	r1, r3
 8006c80:	68b8      	ldr	r0, [r7, #8]
 8006c82:	f000 fdb1 	bl	80077e8 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	79fa      	ldrb	r2, [r7, #7]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d201      	bcs.n	8006c94 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e007      	b.n	8006ca4 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8006c94:	7df8      	ldrb	r0, [r7, #23]
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	68f9      	ldr	r1, [r7, #12]
 8006c9e:	f000 fe87 	bl	80079b0 <SUBGRF_ReadBuffer>

    return 0;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3718      	adds	r7, #24
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	607a      	str	r2, [r7, #4]
 8006cb8:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8006cba:	7afb      	ldrb	r3, [r7, #11]
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	68f8      	ldr	r0, [r7, #12]
 8006cc0:	f7ff ffc2 	bl	8006c48 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 f91b 	bl	8006f00 <SUBGRF_SetTx>
}
 8006cca:	bf00      	nop
 8006ccc:	3710      	adds	r7, #16
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}

08006cd2 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 8006cd2:	b580      	push	{r7, lr}
 8006cd4:	b082      	sub	sp, #8
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8006cda:	2208      	movs	r2, #8
 8006cdc:	6879      	ldr	r1, [r7, #4]
 8006cde:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8006ce2:	f000 fe27 	bl	8007934 <SUBGRF_WriteRegisters>
    return 0;
 8006ce6:	2300      	movs	r3, #0
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3708      	adds	r7, #8
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8006cfa:	88fb      	ldrh	r3, [r7, #6]
 8006cfc:	0a1b      	lsrs	r3, r3, #8
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8006d04:	88fb      	ldrh	r3, [r7, #6]
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8006d0a:	f000 fb67 	bl	80073dc <SUBGRF_GetPacketType>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d108      	bne.n	8006d26 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8006d14:	f107 030c 	add.w	r3, r7, #12
 8006d18:	2202      	movs	r2, #2
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8006d20:	f000 fe08 	bl	8007934 <SUBGRF_WriteRegisters>
            break;
 8006d24:	e000      	b.n	8006d28 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8006d26:	bf00      	nop
    }
}
 8006d28:	bf00      	nop
 8006d2a:	3710      	adds	r7, #16
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b084      	sub	sp, #16
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	4603      	mov	r3, r0
 8006d38:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8006d3a:	88fb      	ldrh	r3, [r7, #6]
 8006d3c:	0a1b      	lsrs	r3, r3, #8
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8006d44:	88fb      	ldrh	r3, [r7, #6]
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8006d4a:	f000 fb47 	bl	80073dc <SUBGRF_GetPacketType>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d108      	bne.n	8006d66 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8006d54:	f107 030c 	add.w	r3, r7, #12
 8006d58:	2202      	movs	r2, #2
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	f240 60be 	movw	r0, #1726	; 0x6be
 8006d60:	f000 fde8 	bl	8007934 <SUBGRF_WriteRegisters>
            break;
 8006d64:	e000      	b.n	8006d68 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8006d66:	bf00      	nop
    }
}
 8006d68:	bf00      	nop
 8006d6a:	3710      	adds	r7, #16
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	4603      	mov	r3, r0
 8006d78:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8006d7e:	f000 fb2d 	bl	80073dc <SUBGRF_GetPacketType>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d121      	bne.n	8006dcc <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8006d88:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8006d8c:	f000 fdbe 	bl	800790c <SUBGRF_ReadRegister>
 8006d90:	4603      	mov	r3, r0
 8006d92:	f023 0301 	bic.w	r3, r3, #1
 8006d96:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8006d98:	88fb      	ldrh	r3, [r7, #6]
 8006d9a:	0a1b      	lsrs	r3, r3, #8
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	b25b      	sxtb	r3, r3
 8006da0:	f003 0301 	and.w	r3, r3, #1
 8006da4:	b25a      	sxtb	r2, r3
 8006da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	b25b      	sxtb	r3, r3
 8006dae:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8006db0:	7bfb      	ldrb	r3, [r7, #15]
 8006db2:	4619      	mov	r1, r3
 8006db4:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8006db8:	f000 fd94 	bl	80078e4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8006dbc:	88fb      	ldrh	r3, [r7, #6]
 8006dbe:	b2db      	uxtb	r3, r3
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8006dc6:	f000 fd8d 	bl	80078e4 <SUBGRF_WriteRegister>
            break;
 8006dca:	e000      	b.n	8006dce <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8006dcc:	bf00      	nop
    }
}
 8006dce:	bf00      	nop
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}

08006dd6 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 8006dd6:	b580      	push	{r7, lr}
 8006dd8:	b082      	sub	sp, #8
 8006dda:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8006de0:	2300      	movs	r3, #0
 8006de2:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8006de4:	2300      	movs	r3, #0
 8006de6:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8006de8:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8006dec:	f000 fd8e 	bl	800790c <SUBGRF_ReadRegister>
 8006df0:	4603      	mov	r3, r0
 8006df2:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8006df4:	79fb      	ldrb	r3, [r7, #7]
 8006df6:	f023 0301 	bic.w	r3, r3, #1
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8006e02:	f000 fd6f 	bl	80078e4 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8006e06:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8006e0a:	f000 fd7f 	bl	800790c <SUBGRF_ReadRegister>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8006e12:	79bb      	ldrb	r3, [r7, #6]
 8006e14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	4619      	mov	r1, r3
 8006e1c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8006e20:	f000 fd60 	bl	80078e4 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8006e24:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8006e28:	f000 f88a 	bl	8006f40 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8006e2c:	463b      	mov	r3, r7
 8006e2e:	2204      	movs	r2, #4
 8006e30:	4619      	mov	r1, r3
 8006e32:	f640 0019 	movw	r0, #2073	; 0x819
 8006e36:	f000 fd91 	bl	800795c <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	f000 f844 	bl	8006ec8 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8006e40:	79fb      	ldrb	r3, [r7, #7]
 8006e42:	4619      	mov	r1, r3
 8006e44:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8006e48:	f000 fd4c 	bl	80078e4 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8006e4c:	79bb      	ldrb	r3, [r7, #6]
 8006e4e:	4619      	mov	r1, r3
 8006e50:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8006e54:	f000 fd46 	bl	80078e4 <SUBGRF_WriteRegister>

    return number;
 8006e58:	683b      	ldr	r3, [r7, #0]
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3708      	adds	r7, #8
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}
	...

08006e64 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8006e6c:	2000      	movs	r0, #0
 8006e6e:	f7fa f9f2 	bl	8001256 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8006e72:	2002      	movs	r0, #2
 8006e74:	f000 fece 	bl	8007c14 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8006e78:	793b      	ldrb	r3, [r7, #4]
 8006e7a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	009b      	lsls	r3, r3, #2
 8006e82:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8006e84:	793b      	ldrb	r3, [r7, #4]
 8006e86:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8006e8e:	b25b      	sxtb	r3, r3
 8006e90:	4313      	orrs	r3, r2
 8006e92:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8006e94:	793b      	ldrb	r3, [r7, #4]
 8006e96:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	b25b      	sxtb	r3, r3
 8006ea2:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8006ea4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8006ea6:	f107 030f 	add.w	r3, r7, #15
 8006eaa:	2201      	movs	r2, #1
 8006eac:	4619      	mov	r1, r3
 8006eae:	2084      	movs	r0, #132	; 0x84
 8006eb0:	f000 fd94 	bl	80079dc <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8006eb4:	4b03      	ldr	r3, [pc, #12]	; (8006ec4 <SUBGRF_SetSleep+0x60>)
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	701a      	strb	r2, [r3, #0]
}
 8006eba:	bf00      	nop
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	20000544 	.word	0x20000544

08006ec8 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b082      	sub	sp, #8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	4603      	mov	r3, r0
 8006ed0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8006ed2:	1dfb      	adds	r3, r7, #7
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	2080      	movs	r0, #128	; 0x80
 8006eda:	f000 fd7f 	bl	80079dc <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8006ede:	79fb      	ldrb	r3, [r7, #7]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d103      	bne.n	8006eec <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8006ee4:	4b05      	ldr	r3, [pc, #20]	; (8006efc <SUBGRF_SetStandby+0x34>)
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8006eea:	e002      	b.n	8006ef2 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8006eec:	4b03      	ldr	r3, [pc, #12]	; (8006efc <SUBGRF_SetStandby+0x34>)
 8006eee:	2202      	movs	r2, #2
 8006ef0:	701a      	strb	r2, [r3, #0]
}
 8006ef2:	bf00      	nop
 8006ef4:	3708      	adds	r7, #8
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	bf00      	nop
 8006efc:	20000544 	.word	0x20000544

08006f00 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8006f08:	4b0c      	ldr	r3, [pc, #48]	; (8006f3c <SUBGRF_SetTx+0x3c>)
 8006f0a:	2204      	movs	r2, #4
 8006f0c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	0c1b      	lsrs	r3, r3, #16
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	0a1b      	lsrs	r3, r3, #8
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8006f24:	f107 030c 	add.w	r3, r7, #12
 8006f28:	2203      	movs	r2, #3
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	2083      	movs	r0, #131	; 0x83
 8006f2e:	f000 fd55 	bl	80079dc <SUBGRF_WriteCommand>
}
 8006f32:	bf00      	nop
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
 8006f3a:	bf00      	nop
 8006f3c:	20000544 	.word	0x20000544

08006f40 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b084      	sub	sp, #16
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8006f48:	4b0c      	ldr	r3, [pc, #48]	; (8006f7c <SUBGRF_SetRx+0x3c>)
 8006f4a:	2205      	movs	r2, #5
 8006f4c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	0c1b      	lsrs	r3, r3, #16
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	0a1b      	lsrs	r3, r3, #8
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8006f64:	f107 030c 	add.w	r3, r7, #12
 8006f68:	2203      	movs	r2, #3
 8006f6a:	4619      	mov	r1, r3
 8006f6c:	2082      	movs	r0, #130	; 0x82
 8006f6e:	f000 fd35 	bl	80079dc <SUBGRF_WriteCommand>
}
 8006f72:	bf00      	nop
 8006f74:	3710      	adds	r7, #16
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	bf00      	nop
 8006f7c:	20000544 	.word	0x20000544

08006f80 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8006f88:	4b0e      	ldr	r3, [pc, #56]	; (8006fc4 <SUBGRF_SetRxBoosted+0x44>)
 8006f8a:	2205      	movs	r2, #5
 8006f8c:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8006f8e:	2197      	movs	r1, #151	; 0x97
 8006f90:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8006f94:	f000 fca6 	bl	80078e4 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	0c1b      	lsrs	r3, r3, #16
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	0a1b      	lsrs	r3, r3, #8
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8006fae:	f107 030c 	add.w	r3, r7, #12
 8006fb2:	2203      	movs	r2, #3
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	2082      	movs	r0, #130	; 0x82
 8006fb8:	f000 fd10 	bl	80079dc <SUBGRF_WriteCommand>
}
 8006fbc:	bf00      	nop
 8006fbe:	3710      	adds	r7, #16
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	20000544 	.word	0x20000544

08006fc8 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	0c1b      	lsrs	r3, r3, #16
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	0a1b      	lsrs	r3, r3, #8
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	0c1b      	lsrs	r3, r3, #16
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	0a1b      	lsrs	r3, r3, #8
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8006ffe:	f107 0308 	add.w	r3, r7, #8
 8007002:	2206      	movs	r2, #6
 8007004:	4619      	mov	r1, r3
 8007006:	2094      	movs	r0, #148	; 0x94
 8007008:	f000 fce8 	bl	80079dc <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 800700c:	4b03      	ldr	r3, [pc, #12]	; (800701c <SUBGRF_SetRxDutyCycle+0x54>)
 800700e:	2206      	movs	r2, #6
 8007010:	701a      	strb	r2, [r3, #0]
}
 8007012:	bf00      	nop
 8007014:	3710      	adds	r7, #16
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	20000544 	.word	0x20000544

08007020 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8007020:	b580      	push	{r7, lr}
 8007022:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8007024:	2200      	movs	r2, #0
 8007026:	2100      	movs	r1, #0
 8007028:	20c5      	movs	r0, #197	; 0xc5
 800702a:	f000 fcd7 	bl	80079dc <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 800702e:	4b02      	ldr	r3, [pc, #8]	; (8007038 <SUBGRF_SetCad+0x18>)
 8007030:	2207      	movs	r2, #7
 8007032:	701a      	strb	r2, [r3, #0]
}
 8007034:	bf00      	nop
 8007036:	bd80      	pop	{r7, pc}
 8007038:	20000544 	.word	0x20000544

0800703c <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 800703c:	b580      	push	{r7, lr}
 800703e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8007040:	2200      	movs	r2, #0
 8007042:	2100      	movs	r1, #0
 8007044:	20d1      	movs	r0, #209	; 0xd1
 8007046:	f000 fcc9 	bl	80079dc <SUBGRF_WriteCommand>
}
 800704a:	bf00      	nop
 800704c:	bd80      	pop	{r7, pc}

0800704e <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 800704e:	b580      	push	{r7, lr}
 8007050:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8007052:	2200      	movs	r2, #0
 8007054:	2100      	movs	r1, #0
 8007056:	20d2      	movs	r0, #210	; 0xd2
 8007058:	f000 fcc0 	bl	80079dc <SUBGRF_WriteCommand>
}
 800705c:	bf00      	nop
 800705e:	bd80      	pop	{r7, pc}

08007060 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
 8007066:	4603      	mov	r3, r0
 8007068:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800706a:	1dfb      	adds	r3, r7, #7
 800706c:	2201      	movs	r2, #1
 800706e:	4619      	mov	r1, r3
 8007070:	209f      	movs	r0, #159	; 0x9f
 8007072:	f000 fcb3 	bl	80079dc <SUBGRF_WriteCommand>
}
 8007076:	bf00      	nop
 8007078:	3708      	adds	r7, #8
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}

0800707e <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 800707e:	b580      	push	{r7, lr}
 8007080:	b084      	sub	sp, #16
 8007082:	af00      	add	r7, sp, #0
 8007084:	4603      	mov	r3, r0
 8007086:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8007088:	1dfb      	adds	r3, r7, #7
 800708a:	2201      	movs	r2, #1
 800708c:	4619      	mov	r1, r3
 800708e:	20a0      	movs	r0, #160	; 0xa0
 8007090:	f000 fca4 	bl	80079dc <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 8007094:	79fb      	ldrb	r3, [r7, #7]
 8007096:	2b3f      	cmp	r3, #63	; 0x3f
 8007098:	d91c      	bls.n	80070d4 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 800709a:	79fb      	ldrb	r3, [r7, #7]
 800709c:	085b      	lsrs	r3, r3, #1
 800709e:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80070a0:	2300      	movs	r3, #0
 80070a2:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80070a4:	2300      	movs	r3, #0
 80070a6:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 80070a8:	e005      	b.n	80070b6 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 80070aa:	7bfb      	ldrb	r3, [r7, #15]
 80070ac:	089b      	lsrs	r3, r3, #2
 80070ae:	73fb      	strb	r3, [r7, #15]
            exp++;
 80070b0:	7bbb      	ldrb	r3, [r7, #14]
 80070b2:	3301      	adds	r3, #1
 80070b4:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 80070b6:	7bfb      	ldrb	r3, [r7, #15]
 80070b8:	2b1f      	cmp	r3, #31
 80070ba:	d8f6      	bhi.n	80070aa <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 80070bc:	7bfb      	ldrb	r3, [r7, #15]
 80070be:	00db      	lsls	r3, r3, #3
 80070c0:	b2da      	uxtb	r2, r3
 80070c2:	7bbb      	ldrb	r3, [r7, #14]
 80070c4:	4413      	add	r3, r2
 80070c6:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 80070c8:	7b7b      	ldrb	r3, [r7, #13]
 80070ca:	4619      	mov	r1, r3
 80070cc:	f240 7006 	movw	r0, #1798	; 0x706
 80070d0:	f000 fc08 	bl	80078e4 <SUBGRF_WriteRegister>
    }
}
 80070d4:	bf00      	nop
 80070d6:	3710      	adds	r7, #16
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b082      	sub	sp, #8
 80070e0:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 80070e2:	f7fa f8d4 	bl	800128e <RBI_IsDCDC>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d102      	bne.n	80070f2 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 80070ec:	2301      	movs	r3, #1
 80070ee:	71fb      	strb	r3, [r7, #7]
 80070f0:	e001      	b.n	80070f6 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 80070f2:	2300      	movs	r3, #0
 80070f4:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 80070f6:	1dfb      	adds	r3, r7, #7
 80070f8:	2201      	movs	r2, #1
 80070fa:	4619      	mov	r1, r3
 80070fc:	2096      	movs	r0, #150	; 0x96
 80070fe:	f000 fc6d 	bl	80079dc <SUBGRF_WriteCommand>
}
 8007102:	bf00      	nop
 8007104:	3708      	adds	r7, #8
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 800710a:	b580      	push	{r7, lr}
 800710c:	b084      	sub	sp, #16
 800710e:	af00      	add	r7, sp, #0
 8007110:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8007112:	793b      	ldrb	r3, [r7, #4]
 8007114:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007118:	b2db      	uxtb	r3, r3
 800711a:	019b      	lsls	r3, r3, #6
 800711c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800711e:	793b      	ldrb	r3, [r7, #4]
 8007120:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007124:	b2db      	uxtb	r3, r3
 8007126:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8007128:	b25b      	sxtb	r3, r3
 800712a:	4313      	orrs	r3, r2
 800712c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800712e:	793b      	ldrb	r3, [r7, #4]
 8007130:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007134:	b2db      	uxtb	r3, r3
 8007136:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8007138:	b25b      	sxtb	r3, r3
 800713a:	4313      	orrs	r3, r2
 800713c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800713e:	793b      	ldrb	r3, [r7, #4]
 8007140:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007144:	b2db      	uxtb	r3, r3
 8007146:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8007148:	b25b      	sxtb	r3, r3
 800714a:	4313      	orrs	r3, r2
 800714c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800714e:	793b      	ldrb	r3, [r7, #4]
 8007150:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007154:	b2db      	uxtb	r3, r3
 8007156:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8007158:	b25b      	sxtb	r3, r3
 800715a:	4313      	orrs	r3, r2
 800715c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800715e:	793b      	ldrb	r3, [r7, #4]
 8007160:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007164:	b2db      	uxtb	r3, r3
 8007166:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8007168:	b25b      	sxtb	r3, r3
 800716a:	4313      	orrs	r3, r2
 800716c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800716e:	793b      	ldrb	r3, [r7, #4]
 8007170:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007174:	b2db      	uxtb	r3, r3
 8007176:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8007178:	4313      	orrs	r3, r2
 800717a:	b25b      	sxtb	r3, r3
 800717c:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800717e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8007180:	f107 030f 	add.w	r3, r7, #15
 8007184:	2201      	movs	r2, #1
 8007186:	4619      	mov	r1, r3
 8007188:	2089      	movs	r0, #137	; 0x89
 800718a:	f000 fc27 	bl	80079dc <SUBGRF_WriteCommand>
}
 800718e:	bf00      	nop
 8007190:	3710      	adds	r7, #16
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
	...

08007198 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a1b      	ldr	r2, [pc, #108]	; (8007210 <SUBGRF_CalibrateImage+0x78>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d904      	bls.n	80071b2 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 80071a8:	23e1      	movs	r3, #225	; 0xe1
 80071aa:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 80071ac:	23e9      	movs	r3, #233	; 0xe9
 80071ae:	737b      	strb	r3, [r7, #13]
 80071b0:	e022      	b.n	80071f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	4a17      	ldr	r2, [pc, #92]	; (8007214 <SUBGRF_CalibrateImage+0x7c>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d904      	bls.n	80071c4 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 80071ba:	23d7      	movs	r3, #215	; 0xd7
 80071bc:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 80071be:	23db      	movs	r3, #219	; 0xdb
 80071c0:	737b      	strb	r3, [r7, #13]
 80071c2:	e019      	b.n	80071f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	4a14      	ldr	r2, [pc, #80]	; (8007218 <SUBGRF_CalibrateImage+0x80>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d904      	bls.n	80071d6 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 80071cc:	23c1      	movs	r3, #193	; 0xc1
 80071ce:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 80071d0:	23c5      	movs	r3, #197	; 0xc5
 80071d2:	737b      	strb	r3, [r7, #13]
 80071d4:	e010      	b.n	80071f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a10      	ldr	r2, [pc, #64]	; (800721c <SUBGRF_CalibrateImage+0x84>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d904      	bls.n	80071e8 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 80071de:	2375      	movs	r3, #117	; 0x75
 80071e0:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 80071e2:	2381      	movs	r3, #129	; 0x81
 80071e4:	737b      	strb	r3, [r7, #13]
 80071e6:	e007      	b.n	80071f8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a0d      	ldr	r2, [pc, #52]	; (8007220 <SUBGRF_CalibrateImage+0x88>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d903      	bls.n	80071f8 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 80071f0:	236b      	movs	r3, #107	; 0x6b
 80071f2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 80071f4:	236f      	movs	r3, #111	; 0x6f
 80071f6:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80071f8:	f107 030c 	add.w	r3, r7, #12
 80071fc:	2202      	movs	r2, #2
 80071fe:	4619      	mov	r1, r3
 8007200:	2098      	movs	r0, #152	; 0x98
 8007202:	f000 fbeb 	bl	80079dc <SUBGRF_WriteCommand>
}
 8007206:	bf00      	nop
 8007208:	3710      	adds	r7, #16
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	35a4e900 	.word	0x35a4e900
 8007214:	32a9f880 	.word	0x32a9f880
 8007218:	2de54480 	.word	0x2de54480
 800721c:	1b6b0b00 	.word	0x1b6b0b00
 8007220:	1954fc40 	.word	0x1954fc40

08007224 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8007224:	b590      	push	{r4, r7, lr}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	4604      	mov	r4, r0
 800722c:	4608      	mov	r0, r1
 800722e:	4611      	mov	r1, r2
 8007230:	461a      	mov	r2, r3
 8007232:	4623      	mov	r3, r4
 8007234:	71fb      	strb	r3, [r7, #7]
 8007236:	4603      	mov	r3, r0
 8007238:	71bb      	strb	r3, [r7, #6]
 800723a:	460b      	mov	r3, r1
 800723c:	717b      	strb	r3, [r7, #5]
 800723e:	4613      	mov	r3, r2
 8007240:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8007242:	79fb      	ldrb	r3, [r7, #7]
 8007244:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8007246:	79bb      	ldrb	r3, [r7, #6]
 8007248:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800724a:	797b      	ldrb	r3, [r7, #5]
 800724c:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800724e:	793b      	ldrb	r3, [r7, #4]
 8007250:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8007252:	f107 030c 	add.w	r3, r7, #12
 8007256:	2204      	movs	r2, #4
 8007258:	4619      	mov	r1, r3
 800725a:	2095      	movs	r0, #149	; 0x95
 800725c:	f000 fbbe 	bl	80079dc <SUBGRF_WriteCommand>
}
 8007260:	bf00      	nop
 8007262:	3714      	adds	r7, #20
 8007264:	46bd      	mov	sp, r7
 8007266:	bd90      	pop	{r4, r7, pc}

08007268 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8007268:	b590      	push	{r4, r7, lr}
 800726a:	b085      	sub	sp, #20
 800726c:	af00      	add	r7, sp, #0
 800726e:	4604      	mov	r4, r0
 8007270:	4608      	mov	r0, r1
 8007272:	4611      	mov	r1, r2
 8007274:	461a      	mov	r2, r3
 8007276:	4623      	mov	r3, r4
 8007278:	80fb      	strh	r3, [r7, #6]
 800727a:	4603      	mov	r3, r0
 800727c:	80bb      	strh	r3, [r7, #4]
 800727e:	460b      	mov	r3, r1
 8007280:	807b      	strh	r3, [r7, #2]
 8007282:	4613      	mov	r3, r2
 8007284:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8007286:	88fb      	ldrh	r3, [r7, #6]
 8007288:	0a1b      	lsrs	r3, r3, #8
 800728a:	b29b      	uxth	r3, r3
 800728c:	b2db      	uxtb	r3, r3
 800728e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8007290:	88fb      	ldrh	r3, [r7, #6]
 8007292:	b2db      	uxtb	r3, r3
 8007294:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8007296:	88bb      	ldrh	r3, [r7, #4]
 8007298:	0a1b      	lsrs	r3, r3, #8
 800729a:	b29b      	uxth	r3, r3
 800729c:	b2db      	uxtb	r3, r3
 800729e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 80072a0:	88bb      	ldrh	r3, [r7, #4]
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 80072a6:	887b      	ldrh	r3, [r7, #2]
 80072a8:	0a1b      	lsrs	r3, r3, #8
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 80072b0:	887b      	ldrh	r3, [r7, #2]
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 80072b6:	883b      	ldrh	r3, [r7, #0]
 80072b8:	0a1b      	lsrs	r3, r3, #8
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 80072c0:	883b      	ldrh	r3, [r7, #0]
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 80072c6:	f107 0308 	add.w	r3, r7, #8
 80072ca:	2208      	movs	r2, #8
 80072cc:	4619      	mov	r1, r3
 80072ce:	2008      	movs	r0, #8
 80072d0:	f000 fb84 	bl	80079dc <SUBGRF_WriteCommand>
}
 80072d4:	bf00      	nop
 80072d6:	3714      	adds	r7, #20
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd90      	pop	{r4, r7, pc}

080072dc <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b084      	sub	sp, #16
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	4603      	mov	r3, r0
 80072e4:	6039      	str	r1, [r7, #0]
 80072e6:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 80072e8:	79fb      	ldrb	r3, [r7, #7]
 80072ea:	f003 0307 	and.w	r3, r3, #7
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	0c1b      	lsrs	r3, r3, #16
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	0a1b      	lsrs	r3, r3, #8
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	b2db      	uxtb	r3, r3
 8007306:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8007308:	f107 030c 	add.w	r3, r7, #12
 800730c:	2204      	movs	r2, #4
 800730e:	4619      	mov	r1, r3
 8007310:	2097      	movs	r0, #151	; 0x97
 8007312:	f000 fb63 	bl	80079dc <SUBGRF_WriteCommand>
}
 8007316:	bf00      	nop
 8007318:	3710      	adds	r7, #16
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
	...

08007320 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8007320:	b5b0      	push	{r4, r5, r7, lr}
 8007322:	b084      	sub	sp, #16
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8007328:	2300      	movs	r3, #0
 800732a:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 800732c:	4b1b      	ldr	r3, [pc, #108]	; (800739c <SUBGRF_SetRfFrequency+0x7c>)
 800732e:	781b      	ldrb	r3, [r3, #0]
 8007330:	f083 0301 	eor.w	r3, r3, #1
 8007334:	b2db      	uxtb	r3, r3
 8007336:	2b00      	cmp	r3, #0
 8007338:	d005      	beq.n	8007346 <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f7ff ff2c 	bl	8007198 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8007340:	4b16      	ldr	r3, [pc, #88]	; (800739c <SUBGRF_SetRfFrequency+0x7c>)
 8007342:	2201      	movs	r2, #1
 8007344:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	461a      	mov	r2, r3
 800734a:	f04f 0300 	mov.w	r3, #0
 800734e:	09d5      	lsrs	r5, r2, #7
 8007350:	0654      	lsls	r4, r2, #25
 8007352:	4a13      	ldr	r2, [pc, #76]	; (80073a0 <SUBGRF_SetRfFrequency+0x80>)
 8007354:	f04f 0300 	mov.w	r3, #0
 8007358:	4620      	mov	r0, r4
 800735a:	4629      	mov	r1, r5
 800735c:	f7f9 fc0c 	bl	8000b78 <__aeabi_uldivmod>
 8007360:	4602      	mov	r2, r0
 8007362:	460b      	mov	r3, r1
 8007364:	4613      	mov	r3, r2
 8007366:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	0e1b      	lsrs	r3, r3, #24
 800736c:	b2db      	uxtb	r3, r3
 800736e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	0c1b      	lsrs	r3, r3, #16
 8007374:	b2db      	uxtb	r3, r3
 8007376:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	0a1b      	lsrs	r3, r3, #8
 800737c:	b2db      	uxtb	r3, r3
 800737e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	b2db      	uxtb	r3, r3
 8007384:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8007386:	f107 0308 	add.w	r3, r7, #8
 800738a:	2204      	movs	r2, #4
 800738c:	4619      	mov	r1, r3
 800738e:	2086      	movs	r0, #134	; 0x86
 8007390:	f000 fb24 	bl	80079dc <SUBGRF_WriteCommand>
}
 8007394:	bf00      	nop
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bdb0      	pop	{r4, r5, r7, pc}
 800739c:	2000054c 	.word	0x2000054c
 80073a0:	01e84800 	.word	0x01e84800

080073a4 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b082      	sub	sp, #8
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	4603      	mov	r3, r0
 80073ac:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 80073ae:	79fa      	ldrb	r2, [r7, #7]
 80073b0:	4b09      	ldr	r3, [pc, #36]	; (80073d8 <SUBGRF_SetPacketType+0x34>)
 80073b2:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 80073b4:	79fb      	ldrb	r3, [r7, #7]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d104      	bne.n	80073c4 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 80073ba:	2100      	movs	r1, #0
 80073bc:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80073c0:	f000 fa90 	bl	80078e4 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 80073c4:	1dfb      	adds	r3, r7, #7
 80073c6:	2201      	movs	r2, #1
 80073c8:	4619      	mov	r1, r3
 80073ca:	208a      	movs	r0, #138	; 0x8a
 80073cc:	f000 fb06 	bl	80079dc <SUBGRF_WriteCommand>
}
 80073d0:	bf00      	nop
 80073d2:	3708      	adds	r7, #8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	20000545 	.word	0x20000545

080073dc <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 80073dc:	b480      	push	{r7}
 80073de:	af00      	add	r7, sp, #0
    return PacketType;
 80073e0:	4b02      	ldr	r3, [pc, #8]	; (80073ec <SUBGRF_GetPacketType+0x10>)
 80073e2:	781b      	ldrb	r3, [r3, #0]
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bc80      	pop	{r7}
 80073ea:	4770      	bx	lr
 80073ec:	20000545 	.word	0x20000545

080073f0 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	4603      	mov	r3, r0
 80073f8:	71fb      	strb	r3, [r7, #7]
 80073fa:	460b      	mov	r3, r1
 80073fc:	71bb      	strb	r3, [r7, #6]
 80073fe:	4613      	mov	r3, r2
 8007400:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8007402:	79fb      	ldrb	r3, [r7, #7]
 8007404:	2b01      	cmp	r3, #1
 8007406:	d124      	bne.n	8007452 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8007408:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800740c:	2b0f      	cmp	r3, #15
 800740e:	d106      	bne.n	800741e <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8007410:	2301      	movs	r3, #1
 8007412:	2201      	movs	r2, #1
 8007414:	2100      	movs	r1, #0
 8007416:	2006      	movs	r0, #6
 8007418:	f7ff ff04 	bl	8007224 <SUBGRF_SetPaConfig>
 800741c:	e005      	b.n	800742a <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 800741e:	2301      	movs	r3, #1
 8007420:	2201      	movs	r2, #1
 8007422:	2100      	movs	r1, #0
 8007424:	2004      	movs	r0, #4
 8007426:	f7ff fefd 	bl	8007224 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 800742a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800742e:	2b0d      	cmp	r3, #13
 8007430:	dd02      	ble.n	8007438 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 8007432:	230e      	movs	r3, #14
 8007434:	71bb      	strb	r3, [r7, #6]
 8007436:	e006      	b.n	8007446 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8007438:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800743c:	f113 0f11 	cmn.w	r3, #17
 8007440:	da01      	bge.n	8007446 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 8007442:	23ef      	movs	r3, #239	; 0xef
 8007444:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 8007446:	2118      	movs	r1, #24
 8007448:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800744c:	f000 fa4a 	bl	80078e4 <SUBGRF_WriteRegister>
 8007450:	e025      	b.n	800749e <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 8007452:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8007456:	f000 fa59 	bl	800790c <SUBGRF_ReadRegister>
 800745a:	4603      	mov	r3, r0
 800745c:	f043 031e 	orr.w	r3, r3, #30
 8007460:	b2db      	uxtb	r3, r3
 8007462:	4619      	mov	r1, r3
 8007464:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8007468:	f000 fa3c 	bl	80078e4 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 800746c:	2301      	movs	r3, #1
 800746e:	2200      	movs	r2, #0
 8007470:	2107      	movs	r1, #7
 8007472:	2004      	movs	r0, #4
 8007474:	f7ff fed6 	bl	8007224 <SUBGRF_SetPaConfig>
        if( power > 22 )
 8007478:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800747c:	2b16      	cmp	r3, #22
 800747e:	dd02      	ble.n	8007486 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8007480:	2316      	movs	r3, #22
 8007482:	71bb      	strb	r3, [r7, #6]
 8007484:	e006      	b.n	8007494 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 8007486:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800748a:	f113 0f09 	cmn.w	r3, #9
 800748e:	da01      	bge.n	8007494 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8007490:	23f7      	movs	r3, #247	; 0xf7
 8007492:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8007494:	2138      	movs	r1, #56	; 0x38
 8007496:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800749a:	f000 fa23 	bl	80078e4 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 800749e:	79bb      	ldrb	r3, [r7, #6]
 80074a0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 80074a2:	797b      	ldrb	r3, [r7, #5]
 80074a4:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 80074a6:	f107 030c 	add.w	r3, r7, #12
 80074aa:	2202      	movs	r2, #2
 80074ac:	4619      	mov	r1, r3
 80074ae:	208e      	movs	r0, #142	; 0x8e
 80074b0:	f000 fa94 	bl	80079dc <SUBGRF_WriteCommand>
}
 80074b4:	bf00      	nop
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 80074bc:	b5b0      	push	{r4, r5, r7, lr}
 80074be:	b086      	sub	sp, #24
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 80074c4:	2300      	movs	r3, #0
 80074c6:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80074c8:	4a5e      	ldr	r2, [pc, #376]	; (8007644 <SUBGRF_SetModulationParams+0x188>)
 80074ca:	f107 0308 	add.w	r3, r7, #8
 80074ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80074d2:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	781a      	ldrb	r2, [r3, #0]
 80074da:	4b5b      	ldr	r3, [pc, #364]	; (8007648 <SUBGRF_SetModulationParams+0x18c>)
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	429a      	cmp	r2, r3
 80074e0:	d004      	beq.n	80074ec <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7ff ff5c 	bl	80073a4 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	2b03      	cmp	r3, #3
 80074f2:	f200 80a2 	bhi.w	800763a <SUBGRF_SetModulationParams+0x17e>
 80074f6:	a201      	add	r2, pc, #4	; (adr r2, 80074fc <SUBGRF_SetModulationParams+0x40>)
 80074f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074fc:	0800750d 	.word	0x0800750d
 8007500:	080075c9 	.word	0x080075c9
 8007504:	0800758b 	.word	0x0800758b
 8007508:	080075f7 	.word	0x080075f7
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 800750c:	2308      	movs	r3, #8
 800750e:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	4a4d      	ldr	r2, [pc, #308]	; (800764c <SUBGRF_SetModulationParams+0x190>)
 8007516:	fbb2 f3f3 	udiv	r3, r2, r3
 800751a:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	0c1b      	lsrs	r3, r3, #16
 8007520:	b2db      	uxtb	r3, r3
 8007522:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	0a1b      	lsrs	r3, r3, #8
 8007528:	b2db      	uxtb	r3, r3
 800752a:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	b2db      	uxtb	r3, r3
 8007530:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	7b1b      	ldrb	r3, [r3, #12]
 8007536:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	7b5b      	ldrb	r3, [r3, #13]
 800753c:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	461a      	mov	r2, r3
 8007544:	f04f 0300 	mov.w	r3, #0
 8007548:	09d5      	lsrs	r5, r2, #7
 800754a:	0654      	lsls	r4, r2, #25
 800754c:	4a40      	ldr	r2, [pc, #256]	; (8007650 <SUBGRF_SetModulationParams+0x194>)
 800754e:	f04f 0300 	mov.w	r3, #0
 8007552:	4620      	mov	r0, r4
 8007554:	4629      	mov	r1, r5
 8007556:	f7f9 fb0f 	bl	8000b78 <__aeabi_uldivmod>
 800755a:	4602      	mov	r2, r0
 800755c:	460b      	mov	r3, r1
 800755e:	4613      	mov	r3, r2
 8007560:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	0c1b      	lsrs	r3, r3, #16
 8007566:	b2db      	uxtb	r3, r3
 8007568:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	0a1b      	lsrs	r3, r3, #8
 800756e:	b2db      	uxtb	r3, r3
 8007570:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	b2db      	uxtb	r3, r3
 8007576:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8007578:	7cfb      	ldrb	r3, [r7, #19]
 800757a:	b29a      	uxth	r2, r3
 800757c:	f107 0308 	add.w	r3, r7, #8
 8007580:	4619      	mov	r1, r3
 8007582:	208b      	movs	r0, #139	; 0x8b
 8007584:	f000 fa2a 	bl	80079dc <SUBGRF_WriteCommand>
        break;
 8007588:	e058      	b.n	800763c <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 800758a:	2304      	movs	r3, #4
 800758c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	4a2e      	ldr	r2, [pc, #184]	; (800764c <SUBGRF_SetModulationParams+0x190>)
 8007594:	fbb2 f3f3 	udiv	r3, r2, r3
 8007598:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	0c1b      	lsrs	r3, r3, #16
 800759e:	b2db      	uxtb	r3, r3
 80075a0:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	0a1b      	lsrs	r3, r3, #8
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	7d1b      	ldrb	r3, [r3, #20]
 80075b4:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80075b6:	7cfb      	ldrb	r3, [r7, #19]
 80075b8:	b29a      	uxth	r2, r3
 80075ba:	f107 0308 	add.w	r3, r7, #8
 80075be:	4619      	mov	r1, r3
 80075c0:	208b      	movs	r0, #139	; 0x8b
 80075c2:	f000 fa0b 	bl	80079dc <SUBGRF_WriteCommand>
        break;
 80075c6:	e039      	b.n	800763c <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 80075c8:	2304      	movs	r3, #4
 80075ca:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	7e1b      	ldrb	r3, [r3, #24]
 80075d0:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	7e5b      	ldrb	r3, [r3, #25]
 80075d6:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	7e9b      	ldrb	r3, [r3, #26]
 80075dc:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	7edb      	ldrb	r3, [r3, #27]
 80075e2:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80075e4:	7cfb      	ldrb	r3, [r7, #19]
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	f107 0308 	add.w	r3, r7, #8
 80075ec:	4619      	mov	r1, r3
 80075ee:	208b      	movs	r0, #139	; 0x8b
 80075f0:	f000 f9f4 	bl	80079dc <SUBGRF_WriteCommand>

        break;
 80075f4:	e022      	b.n	800763c <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 80075f6:	2305      	movs	r3, #5
 80075f8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	4a13      	ldr	r2, [pc, #76]	; (800764c <SUBGRF_SetModulationParams+0x190>)
 8007600:	fbb2 f3f3 	udiv	r3, r2, r3
 8007604:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	0c1b      	lsrs	r3, r3, #16
 800760a:	b2db      	uxtb	r3, r3
 800760c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	0a1b      	lsrs	r3, r3, #8
 8007612:	b2db      	uxtb	r3, r3
 8007614:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	b2db      	uxtb	r3, r3
 800761a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	7b1b      	ldrb	r3, [r3, #12]
 8007620:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	7b5b      	ldrb	r3, [r3, #13]
 8007626:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8007628:	7cfb      	ldrb	r3, [r7, #19]
 800762a:	b29a      	uxth	r2, r3
 800762c:	f107 0308 	add.w	r3, r7, #8
 8007630:	4619      	mov	r1, r3
 8007632:	208b      	movs	r0, #139	; 0x8b
 8007634:	f000 f9d2 	bl	80079dc <SUBGRF_WriteCommand>
        break;
 8007638:	e000      	b.n	800763c <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 800763a:	bf00      	nop
    }
}
 800763c:	bf00      	nop
 800763e:	3718      	adds	r7, #24
 8007640:	46bd      	mov	sp, r7
 8007642:	bdb0      	pop	{r4, r5, r7, pc}
 8007644:	0800bbf8 	.word	0x0800bbf8
 8007648:	20000545 	.word	0x20000545
 800764c:	3d090000 	.word	0x3d090000
 8007650:	01e84800 	.word	0x01e84800

08007654 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b086      	sub	sp, #24
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800765c:	2300      	movs	r3, #0
 800765e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8007660:	4a48      	ldr	r2, [pc, #288]	; (8007784 <SUBGRF_SetPacketParams+0x130>)
 8007662:	f107 030c 	add.w	r3, r7, #12
 8007666:	ca07      	ldmia	r2, {r0, r1, r2}
 8007668:	c303      	stmia	r3!, {r0, r1}
 800766a:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	781a      	ldrb	r2, [r3, #0]
 8007670:	4b45      	ldr	r3, [pc, #276]	; (8007788 <SUBGRF_SetPacketParams+0x134>)
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	429a      	cmp	r2, r3
 8007676:	d004      	beq.n	8007682 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	4618      	mov	r0, r3
 800767e:	f7ff fe91 	bl	80073a4 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	2b03      	cmp	r3, #3
 8007688:	d878      	bhi.n	800777c <SUBGRF_SetPacketParams+0x128>
 800768a:	a201      	add	r2, pc, #4	; (adr r2, 8007690 <SUBGRF_SetPacketParams+0x3c>)
 800768c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007690:	080076a1 	.word	0x080076a1
 8007694:	08007731 	.word	0x08007731
 8007698:	08007725 	.word	0x08007725
 800769c:	080076a1 	.word	0x080076a1
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	7a5b      	ldrb	r3, [r3, #9]
 80076a4:	2bf1      	cmp	r3, #241	; 0xf1
 80076a6:	d10a      	bne.n	80076be <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 80076a8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80076ac:	f7ff fb20 	bl	8006cf0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 80076b0:	f248 0005 	movw	r0, #32773	; 0x8005
 80076b4:	f7ff fb3c 	bl	8006d30 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 80076b8:	2302      	movs	r3, #2
 80076ba:	75bb      	strb	r3, [r7, #22]
 80076bc:	e011      	b.n	80076e2 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	7a5b      	ldrb	r3, [r3, #9]
 80076c2:	2bf2      	cmp	r3, #242	; 0xf2
 80076c4:	d10a      	bne.n	80076dc <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 80076c6:	f641 500f 	movw	r0, #7439	; 0x1d0f
 80076ca:	f7ff fb11 	bl	8006cf0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80076ce:	f241 0021 	movw	r0, #4129	; 0x1021
 80076d2:	f7ff fb2d 	bl	8006d30 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80076d6:	2306      	movs	r3, #6
 80076d8:	75bb      	strb	r3, [r7, #22]
 80076da:	e002      	b.n	80076e2 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	7a5b      	ldrb	r3, [r3, #9]
 80076e0:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 80076e2:	2309      	movs	r3, #9
 80076e4:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	885b      	ldrh	r3, [r3, #2]
 80076ea:	0a1b      	lsrs	r3, r3, #8
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	885b      	ldrh	r3, [r3, #2]
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	791b      	ldrb	r3, [r3, #4]
 80076fe:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	795b      	ldrb	r3, [r3, #5]
 8007704:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	799b      	ldrb	r3, [r3, #6]
 800770a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	79db      	ldrb	r3, [r3, #7]
 8007710:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	7a1b      	ldrb	r3, [r3, #8]
 8007716:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8007718:	7dbb      	ldrb	r3, [r7, #22]
 800771a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	7a9b      	ldrb	r3, [r3, #10]
 8007720:	753b      	strb	r3, [r7, #20]
        break;
 8007722:	e022      	b.n	800776a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8007724:	2301      	movs	r3, #1
 8007726:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	7b1b      	ldrb	r3, [r3, #12]
 800772c:	733b      	strb	r3, [r7, #12]
        break;
 800772e:	e01c      	b.n	800776a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8007730:	2306      	movs	r3, #6
 8007732:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	89db      	ldrh	r3, [r3, #14]
 8007738:	0a1b      	lsrs	r3, r3, #8
 800773a:	b29b      	uxth	r3, r3
 800773c:	b2db      	uxtb	r3, r3
 800773e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	89db      	ldrh	r3, [r3, #14]
 8007744:	b2db      	uxtb	r3, r3
 8007746:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	7c1a      	ldrb	r2, [r3, #16]
 800774c:	4b0f      	ldr	r3, [pc, #60]	; (800778c <SUBGRF_SetPacketParams+0x138>)
 800774e:	4611      	mov	r1, r2
 8007750:	7019      	strb	r1, [r3, #0]
 8007752:	4613      	mov	r3, r2
 8007754:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	7c5b      	ldrb	r3, [r3, #17]
 800775a:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	7c9b      	ldrb	r3, [r3, #18]
 8007760:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	7cdb      	ldrb	r3, [r3, #19]
 8007766:	747b      	strb	r3, [r7, #17]
        break;
 8007768:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800776a:	7dfb      	ldrb	r3, [r7, #23]
 800776c:	b29a      	uxth	r2, r3
 800776e:	f107 030c 	add.w	r3, r7, #12
 8007772:	4619      	mov	r1, r3
 8007774:	208c      	movs	r0, #140	; 0x8c
 8007776:	f000 f931 	bl	80079dc <SUBGRF_WriteCommand>
 800777a:	e000      	b.n	800777e <SUBGRF_SetPacketParams+0x12a>
        return;
 800777c:	bf00      	nop
}
 800777e:	3718      	adds	r7, #24
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}
 8007784:	0800bc00 	.word	0x0800bc00
 8007788:	20000545 	.word	0x20000545
 800778c:	20000546 	.word	0x20000546

08007790 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
 8007796:	4603      	mov	r3, r0
 8007798:	460a      	mov	r2, r1
 800779a:	71fb      	strb	r3, [r7, #7]
 800779c:	4613      	mov	r3, r2
 800779e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 80077a0:	79fb      	ldrb	r3, [r7, #7]
 80077a2:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 80077a4:	79bb      	ldrb	r3, [r7, #6]
 80077a6:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 80077a8:	f107 030c 	add.w	r3, r7, #12
 80077ac:	2202      	movs	r2, #2
 80077ae:	4619      	mov	r1, r3
 80077b0:	208f      	movs	r0, #143	; 0x8f
 80077b2:	f000 f913 	bl	80079dc <SUBGRF_WriteCommand>
}
 80077b6:	bf00      	nop
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}

080077be <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 80077be:	b580      	push	{r7, lr}
 80077c0:	b082      	sub	sp, #8
 80077c2:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 80077c4:	2300      	movs	r3, #0
 80077c6:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 80077c8:	1d3b      	adds	r3, r7, #4
 80077ca:	2201      	movs	r2, #1
 80077cc:	4619      	mov	r1, r3
 80077ce:	2015      	movs	r0, #21
 80077d0:	f000 f918 	bl	8007a04 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 80077d4:	793b      	ldrb	r3, [r7, #4]
 80077d6:	425b      	negs	r3, r3
 80077d8:	105b      	asrs	r3, r3, #1
 80077da:	71fb      	strb	r3, [r7, #7]
    return rssi;
 80077dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3708      	adds	r7, #8
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
 80077f0:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 80077f2:	f107 030c 	add.w	r3, r7, #12
 80077f6:	2202      	movs	r2, #2
 80077f8:	4619      	mov	r1, r3
 80077fa:	2013      	movs	r0, #19
 80077fc:	f000 f902 	bl	8007a04 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8007800:	f7ff fdec 	bl	80073dc <SUBGRF_GetPacketType>
 8007804:	4603      	mov	r3, r0
 8007806:	2b01      	cmp	r3, #1
 8007808:	d10d      	bne.n	8007826 <SUBGRF_GetRxBufferStatus+0x3e>
 800780a:	4b0c      	ldr	r3, [pc, #48]	; (800783c <SUBGRF_GetRxBufferStatus+0x54>)
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	b2db      	uxtb	r3, r3
 8007810:	2b01      	cmp	r3, #1
 8007812:	d108      	bne.n	8007826 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8007814:	f240 7002 	movw	r0, #1794	; 0x702
 8007818:	f000 f878 	bl	800790c <SUBGRF_ReadRegister>
 800781c:	4603      	mov	r3, r0
 800781e:	461a      	mov	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	701a      	strb	r2, [r3, #0]
 8007824:	e002      	b.n	800782c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8007826:	7b3a      	ldrb	r2, [r7, #12]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 800782c:	7b7a      	ldrb	r2, [r7, #13]
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	701a      	strb	r2, [r3, #0]
}
 8007832:	bf00      	nop
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
 800783a:	bf00      	nop
 800783c:	20000546 	.word	0x20000546

08007840 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8007848:	f107 030c 	add.w	r3, r7, #12
 800784c:	2203      	movs	r2, #3
 800784e:	4619      	mov	r1, r3
 8007850:	2014      	movs	r0, #20
 8007852:	f000 f8d7 	bl	8007a04 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8007856:	f7ff fdc1 	bl	80073dc <SUBGRF_GetPacketType>
 800785a:	4603      	mov	r3, r0
 800785c:	461a      	mov	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	781b      	ldrb	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d002      	beq.n	8007870 <SUBGRF_GetPacketStatus+0x30>
 800786a:	2b01      	cmp	r3, #1
 800786c:	d013      	beq.n	8007896 <SUBGRF_GetPacketStatus+0x56>
 800786e:	e02a      	b.n	80078c6 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8007870:	7b3a      	ldrb	r2, [r7, #12]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8007876:	7b7b      	ldrb	r3, [r7, #13]
 8007878:	425b      	negs	r3, r3
 800787a:	105b      	asrs	r3, r3, #1
 800787c:	b25a      	sxtb	r2, r3
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8007882:	7bbb      	ldrb	r3, [r7, #14]
 8007884:	425b      	negs	r3, r3
 8007886:	105b      	asrs	r3, r3, #1
 8007888:	b25a      	sxtb	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2200      	movs	r2, #0
 8007892:	609a      	str	r2, [r3, #8]
            break;
 8007894:	e020      	b.n	80078d8 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8007896:	7b3b      	ldrb	r3, [r7, #12]
 8007898:	425b      	negs	r3, r3
 800789a:	105b      	asrs	r3, r3, #1
 800789c:	b25a      	sxtb	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 80078a2:	7b7b      	ldrb	r3, [r7, #13]
 80078a4:	b25b      	sxtb	r3, r3
 80078a6:	3302      	adds	r3, #2
 80078a8:	109b      	asrs	r3, r3, #2
 80078aa:	b25a      	sxtb	r2, r3
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 80078b0:	7bbb      	ldrb	r3, [r7, #14]
 80078b2:	425b      	negs	r3, r3
 80078b4:	105b      	asrs	r3, r3, #1
 80078b6:	b25a      	sxtb	r2, r3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80078bc:	4b08      	ldr	r3, [pc, #32]	; (80078e0 <SUBGRF_GetPacketStatus+0xa0>)
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	611a      	str	r2, [r3, #16]
            break;
 80078c4:	e008      	b.n	80078d8 <SUBGRF_GetPacketStatus+0x98>
        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            //RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
        	memset( pktStatus, 0, sizeof( PacketStatus_t ) );
 80078c6:	2214      	movs	r2, #20
 80078c8:	2100      	movs	r1, #0
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f001 f802 	bl	80088d4 <memset>
            pktStatus->packetType = PACKET_TYPE_NONE;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	220f      	movs	r2, #15
 80078d4:	701a      	strb	r2, [r3, #0]
            break;
 80078d6:	bf00      	nop
    }
}
 80078d8:	bf00      	nop
 80078da:	3710      	adds	r7, #16
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	20000548 	.word	0x20000548

080078e4 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b082      	sub	sp, #8
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	4603      	mov	r3, r0
 80078ec:	460a      	mov	r2, r1
 80078ee:	80fb      	strh	r3, [r7, #6]
 80078f0:	4613      	mov	r3, r2
 80078f2:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 80078f4:	1d7a      	adds	r2, r7, #5
 80078f6:	88f9      	ldrh	r1, [r7, #6]
 80078f8:	2301      	movs	r3, #1
 80078fa:	4803      	ldr	r0, [pc, #12]	; (8007908 <SUBGRF_WriteRegister+0x24>)
 80078fc:	f7fc f8e4 	bl	8003ac8 <HAL_SUBGHZ_WriteRegisters>
}
 8007900:	bf00      	nop
 8007902:	3708      	adds	r7, #8
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}
 8007908:	20000600 	.word	0x20000600

0800790c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	4603      	mov	r3, r0
 8007914:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8007916:	f107 020f 	add.w	r2, r7, #15
 800791a:	88f9      	ldrh	r1, [r7, #6]
 800791c:	2301      	movs	r3, #1
 800791e:	4804      	ldr	r0, [pc, #16]	; (8007930 <SUBGRF_ReadRegister+0x24>)
 8007920:	f7fc f931 	bl	8003b86 <HAL_SUBGHZ_ReadRegisters>
    return data;
 8007924:	7bfb      	ldrb	r3, [r7, #15]
}
 8007926:	4618      	mov	r0, r3
 8007928:	3710      	adds	r7, #16
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
 800792e:	bf00      	nop
 8007930:	20000600 	.word	0x20000600

08007934 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b082      	sub	sp, #8
 8007938:	af00      	add	r7, sp, #0
 800793a:	4603      	mov	r3, r0
 800793c:	6039      	str	r1, [r7, #0]
 800793e:	80fb      	strh	r3, [r7, #6]
 8007940:	4613      	mov	r3, r2
 8007942:	80bb      	strh	r3, [r7, #4]
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8007944:	88bb      	ldrh	r3, [r7, #4]
 8007946:	88f9      	ldrh	r1, [r7, #6]
 8007948:	683a      	ldr	r2, [r7, #0]
 800794a:	4803      	ldr	r0, [pc, #12]	; (8007958 <SUBGRF_WriteRegisters+0x24>)
 800794c:	f7fc f8bc 	bl	8003ac8 <HAL_SUBGHZ_WriteRegisters>
    CRITICAL_SECTION_END();
}
 8007950:	bf00      	nop
 8007952:	3708      	adds	r7, #8
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}
 8007958:	20000600 	.word	0x20000600

0800795c <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	4603      	mov	r3, r0
 8007964:	6039      	str	r1, [r7, #0]
 8007966:	80fb      	strh	r3, [r7, #6]
 8007968:	4613      	mov	r3, r2
 800796a:	80bb      	strh	r3, [r7, #4]
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800796c:	88bb      	ldrh	r3, [r7, #4]
 800796e:	88f9      	ldrh	r1, [r7, #6]
 8007970:	683a      	ldr	r2, [r7, #0]
 8007972:	4803      	ldr	r0, [pc, #12]	; (8007980 <SUBGRF_ReadRegisters+0x24>)
 8007974:	f7fc f907 	bl	8003b86 <HAL_SUBGHZ_ReadRegisters>
    CRITICAL_SECTION_END();
}
 8007978:	bf00      	nop
 800797a:	3708      	adds	r7, #8
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}
 8007980:	20000600 	.word	0x20000600

08007984 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	4603      	mov	r3, r0
 800798c:	6039      	str	r1, [r7, #0]
 800798e:	71fb      	strb	r3, [r7, #7]
 8007990:	4613      	mov	r3, r2
 8007992:	71bb      	strb	r3, [r7, #6]
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8007994:	79bb      	ldrb	r3, [r7, #6]
 8007996:	b29b      	uxth	r3, r3
 8007998:	79f9      	ldrb	r1, [r7, #7]
 800799a:	683a      	ldr	r2, [r7, #0]
 800799c:	4803      	ldr	r0, [pc, #12]	; (80079ac <SUBGRF_WriteBuffer+0x28>)
 800799e:	f7fc fa06 	bl	8003dae <HAL_SUBGHZ_WriteBuffer>
    CRITICAL_SECTION_END();
}
 80079a2:	bf00      	nop
 80079a4:	3708      	adds	r7, #8
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	20000600 	.word	0x20000600

080079b0 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b082      	sub	sp, #8
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	4603      	mov	r3, r0
 80079b8:	6039      	str	r1, [r7, #0]
 80079ba:	71fb      	strb	r3, [r7, #7]
 80079bc:	4613      	mov	r3, r2
 80079be:	71bb      	strb	r3, [r7, #6]
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 80079c0:	79bb      	ldrb	r3, [r7, #6]
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	79f9      	ldrb	r1, [r7, #7]
 80079c6:	683a      	ldr	r2, [r7, #0]
 80079c8:	4803      	ldr	r0, [pc, #12]	; (80079d8 <SUBGRF_ReadBuffer+0x28>)
 80079ca:	f7fc fa43 	bl	8003e54 <HAL_SUBGHZ_ReadBuffer>
    CRITICAL_SECTION_END();
}
 80079ce:	bf00      	nop
 80079d0:	3708      	adds	r7, #8
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	20000600 	.word	0x20000600

080079dc <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b082      	sub	sp, #8
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	4603      	mov	r3, r0
 80079e4:	6039      	str	r1, [r7, #0]
 80079e6:	71fb      	strb	r3, [r7, #7]
 80079e8:	4613      	mov	r3, r2
 80079ea:	80bb      	strh	r3, [r7, #4]
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 80079ec:	88bb      	ldrh	r3, [r7, #4]
 80079ee:	79f9      	ldrb	r1, [r7, #7]
 80079f0:	683a      	ldr	r2, [r7, #0]
 80079f2:	4803      	ldr	r0, [pc, #12]	; (8007a00 <SUBGRF_WriteCommand+0x24>)
 80079f4:	f7fc f928 	bl	8003c48 <HAL_SUBGHZ_ExecSetCmd>
    CRITICAL_SECTION_END();
}
 80079f8:	bf00      	nop
 80079fa:	3708      	adds	r7, #8
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}
 8007a00:	20000600 	.word	0x20000600

08007a04 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b082      	sub	sp, #8
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	6039      	str	r1, [r7, #0]
 8007a0e:	71fb      	strb	r3, [r7, #7]
 8007a10:	4613      	mov	r3, r2
 8007a12:	80bb      	strh	r3, [r7, #4]
    CRITICAL_SECTION_BEGIN();
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8007a14:	88bb      	ldrh	r3, [r7, #4]
 8007a16:	79f9      	ldrb	r1, [r7, #7]
 8007a18:	683a      	ldr	r2, [r7, #0]
 8007a1a:	4803      	ldr	r0, [pc, #12]	; (8007a28 <SUBGRF_ReadCommand+0x24>)
 8007a1c:	f7fc f973 	bl	8003d06 <HAL_SUBGHZ_ExecGetCmd>
    CRITICAL_SECTION_END();
}
 8007a20:	bf00      	nop
 8007a22:	3708      	adds	r7, #8
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}
 8007a28:	20000600 	.word	0x20000600

08007a2c <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	4603      	mov	r3, r0
 8007a34:	460a      	mov	r2, r1
 8007a36:	71fb      	strb	r3, [r7, #7]
 8007a38:	4613      	mov	r3, r2
 8007a3a:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8007a40:	79bb      	ldrb	r3, [r7, #6]
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d10d      	bne.n	8007a62 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8007a46:	79fb      	ldrb	r3, [r7, #7]
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d104      	bne.n	8007a56 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8007a4c:	2302      	movs	r3, #2
 8007a4e:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8007a50:	2004      	movs	r0, #4
 8007a52:	f000 f8df 	bl	8007c14 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8007a56:	79fb      	ldrb	r3, [r7, #7]
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d107      	bne.n	8007a6c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	73fb      	strb	r3, [r7, #15]
 8007a60:	e004      	b.n	8007a6c <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8007a62:	79bb      	ldrb	r3, [r7, #6]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d101      	bne.n	8007a6c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8007a6c:	7bfb      	ldrb	r3, [r7, #15]
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f7f9 fbf1 	bl	8001256 <RBI_ConfigRFSwitch>
}
 8007a74:	bf00      	nop
 8007a76:	3710      	adds	r7, #16
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}

08007a7c <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b084      	sub	sp, #16
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	4603      	mov	r3, r0
 8007a84:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8007a86:	2301      	movs	r3, #1
 8007a88:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8007a8a:	f7f9 fbf2 	bl	8001272 <RBI_GetTxConfig>
 8007a8e:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	2b02      	cmp	r3, #2
 8007a94:	d016      	beq.n	8007ac4 <SUBGRF_SetRfTxPower+0x48>
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	2b02      	cmp	r3, #2
 8007a9a:	dc16      	bgt.n	8007aca <SUBGRF_SetRfTxPower+0x4e>
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d003      	beq.n	8007aaa <SUBGRF_SetRfTxPower+0x2e>
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d00a      	beq.n	8007abe <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8007aa8:	e00f      	b.n	8007aca <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8007aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007aae:	2b0f      	cmp	r3, #15
 8007ab0:	dd02      	ble.n	8007ab8 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	73fb      	strb	r3, [r7, #15]
            break;
 8007ab6:	e009      	b.n	8007acc <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	73fb      	strb	r3, [r7, #15]
            break;
 8007abc:	e006      	b.n	8007acc <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	73fb      	strb	r3, [r7, #15]
            break;
 8007ac2:	e003      	b.n	8007acc <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8007ac4:	2302      	movs	r3, #2
 8007ac6:	73fb      	strb	r3, [r7, #15]
            break;
 8007ac8:	e000      	b.n	8007acc <SUBGRF_SetRfTxPower+0x50>
            break;
 8007aca:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8007acc:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8007ad0:	7bfb      	ldrb	r3, [r7, #15]
 8007ad2:	2202      	movs	r2, #2
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f7ff fc8b 	bl	80073f0 <SUBGRF_SetTxParams>

    return paSelect;
 8007ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3710      	adds	r7, #16
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 8007ae8:	2301      	movs	r3, #1
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bc80      	pop	{r7}
 8007af0:	4770      	bx	lr
	...

08007af4 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b082      	sub	sp, #8
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8007afc:	4b03      	ldr	r3, [pc, #12]	; (8007b0c <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2001      	movs	r0, #1
 8007b02:	4798      	blx	r3
}
 8007b04:	bf00      	nop
 8007b06:	3708      	adds	r7, #8
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}
 8007b0c:	20000550 	.word	0x20000550

08007b10 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b082      	sub	sp, #8
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8007b18:	4b03      	ldr	r3, [pc, #12]	; (8007b28 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2002      	movs	r0, #2
 8007b1e:	4798      	blx	r3
}
 8007b20:	bf00      	nop
 8007b22:	3708      	adds	r7, #8
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	20000550 	.word	0x20000550

08007b2c <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b082      	sub	sp, #8
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8007b34:	4b03      	ldr	r3, [pc, #12]	; (8007b44 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	2040      	movs	r0, #64	; 0x40
 8007b3a:	4798      	blx	r3
}
 8007b3c:	bf00      	nop
 8007b3e:	3708      	adds	r7, #8
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}
 8007b44:	20000550 	.word	0x20000550

08007b48 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b082      	sub	sp, #8
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	460b      	mov	r3, r1
 8007b52:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8007b54:	78fb      	ldrb	r3, [r7, #3]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d002      	beq.n	8007b60 <HAL_SUBGHZ_CADStatusCallback+0x18>
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d005      	beq.n	8007b6a <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8007b5e:	e00a      	b.n	8007b76 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8007b60:	4b07      	ldr	r3, [pc, #28]	; (8007b80 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2080      	movs	r0, #128	; 0x80
 8007b66:	4798      	blx	r3
            break;
 8007b68:	e005      	b.n	8007b76 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8007b6a:	4b05      	ldr	r3, [pc, #20]	; (8007b80 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007b72:	4798      	blx	r3
            break;
 8007b74:	bf00      	nop
    }
}
 8007b76:	bf00      	nop
 8007b78:	3708      	adds	r7, #8
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
 8007b7e:	bf00      	nop
 8007b80:	20000550 	.word	0x20000550

08007b84 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b082      	sub	sp, #8
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8007b8c:	4b04      	ldr	r3, [pc, #16]	; (8007ba0 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007b94:	4798      	blx	r3
}
 8007b96:	bf00      	nop
 8007b98:	3708      	adds	r7, #8
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	20000550 	.word	0x20000550

08007ba4 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b082      	sub	sp, #8
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8007bac:	4b03      	ldr	r3, [pc, #12]	; (8007bbc <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2020      	movs	r0, #32
 8007bb2:	4798      	blx	r3
}
 8007bb4:	bf00      	nop
 8007bb6:	3708      	adds	r7, #8
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bd80      	pop	{r7, pc}
 8007bbc:	20000550 	.word	0x20000550

08007bc0 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b082      	sub	sp, #8
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8007bc8:	4b03      	ldr	r3, [pc, #12]	; (8007bd8 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2004      	movs	r0, #4
 8007bce:	4798      	blx	r3
}
 8007bd0:	bf00      	nop
 8007bd2:	3708      	adds	r7, #8
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}
 8007bd8:	20000550 	.word	0x20000550

08007bdc <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b082      	sub	sp, #8
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8007be4:	4b03      	ldr	r3, [pc, #12]	; (8007bf4 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2008      	movs	r0, #8
 8007bea:	4798      	blx	r3
}
 8007bec:	bf00      	nop
 8007bee:	3708      	adds	r7, #8
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	20000550 	.word	0x20000550

08007bf8 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b082      	sub	sp, #8
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8007c00:	4b03      	ldr	r3, [pc, #12]	; (8007c10 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2010      	movs	r0, #16
 8007c06:	4798      	blx	r3
}
 8007c08:	bf00      	nop
 8007c0a:	3708      	adds	r7, #8
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}
 8007c10:	20000550 	.word	0x20000550

08007c14 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8007c1e:	f7f9 fb36 	bl	800128e <RBI_IsDCDC>
 8007c22:	4603      	mov	r3, r0
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	d112      	bne.n	8007c4e <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8007c28:	f640 1023 	movw	r0, #2339	; 0x923
 8007c2c:	f7ff fe6e 	bl	800790c <SUBGRF_ReadRegister>
 8007c30:	4603      	mov	r3, r0
 8007c32:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8007c34:	7bfb      	ldrb	r3, [r7, #15]
 8007c36:	f023 0306 	bic.w	r3, r3, #6
 8007c3a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8007c3c:	7bfa      	ldrb	r2, [r7, #15]
 8007c3e:	79fb      	ldrb	r3, [r7, #7]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	b2db      	uxtb	r3, r3
 8007c44:	4619      	mov	r1, r3
 8007c46:	f640 1023 	movw	r0, #2339	; 0x923
 8007c4a:	f7ff fe4b 	bl	80078e4 <SUBGRF_WriteRegister>
  }
}
 8007c4e:	bf00      	nop
 8007c50:	3710      	adds	r7, #16
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
	...

08007c58 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b085      	sub	sp, #20
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d101      	bne.n	8007c6a <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8007c66:	231f      	movs	r3, #31
 8007c68:	e016      	b.n	8007c98 <SUBGRF_GetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	73fb      	strb	r3, [r7, #15]
 8007c6e:	e00f      	b.n	8007c90 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8007c70:	7bfb      	ldrb	r3, [r7, #15]
 8007c72:	4a0c      	ldr	r2, [pc, #48]	; (8007ca4 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 8007c74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007c78:	687a      	ldr	r2, [r7, #4]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d205      	bcs.n	8007c8a <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8007c7e:	7bfb      	ldrb	r3, [r7, #15]
 8007c80:	4a08      	ldr	r2, [pc, #32]	; (8007ca4 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 8007c82:	00db      	lsls	r3, r3, #3
 8007c84:	4413      	add	r3, r2
 8007c86:	791b      	ldrb	r3, [r3, #4]
 8007c88:	e006      	b.n	8007c98 <SUBGRF_GetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8007c8a:	7bfb      	ldrb	r3, [r7, #15]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	73fb      	strb	r3, [r7, #15]
 8007c90:	7bfb      	ldrb	r3, [r7, #15]
 8007c92:	2b15      	cmp	r3, #21
 8007c94:	d9ec      	bls.n	8007c70 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8007c96:	e7fe      	b.n	8007c96 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3714      	adds	r7, #20
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bc80      	pop	{r7}
 8007ca0:	4770      	bx	lr
 8007ca2:	bf00      	nop
 8007ca4:	0800bff8 	.word	0x0800bff8

08007ca8 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b08a      	sub	sp, #40	; 0x28
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 8007cb2:	4b36      	ldr	r3, [pc, #216]	; (8007d8c <SUBGRF_GetCFO+0xe4>)
 8007cb4:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSEL ));
 8007cb6:	f640 0007 	movw	r0, #2055	; 0x807
 8007cba:	f7ff fe27 	bl	800790c <SUBGRF_ReadRegister>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 8007cc2:	7ffb      	ldrb	r3, [r7, #31]
 8007cc4:	08db      	lsrs	r3, r3, #3
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	f003 0303 	and.w	r3, r3, #3
 8007ccc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007cd0:	4413      	add	r3, r2
 8007cd2:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8007cd6:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 8007cd8:	7ffb      	ldrb	r3, [r7, #31]
 8007cda:	f003 0307 	and.w	r3, r3, #7
 8007cde:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 8007ce0:	7fba      	ldrb	r2, [r7, #30]
 8007ce2:	7f7b      	ldrb	r3, [r7, #29]
 8007ce4:	3b01      	subs	r3, #1
 8007ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cea:	461a      	mov	r2, r3
 8007cec:	4b28      	ldr	r3, [pc, #160]	; (8007d90 <SUBGRF_GetCFO+0xe8>)
 8007cee:	fbb3 f3f2 	udiv	r3, r3, r2
 8007cf2:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 8007cf4:	69ba      	ldr	r2, [r7, #24]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cfc:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 8007d04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007d08:	697a      	ldr	r2, [r7, #20]
 8007d0a:	fb02 f303 	mul.w	r3, r2, r3
 8007d0e:	2b07      	cmp	r3, #7
 8007d10:	d802      	bhi.n	8007d18 <SUBGRF_GetCFO+0x70>
  {
    interp = 2;
 8007d12:	2302      	movs	r3, #2
 8007d14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if (cf_osr * interp < 4)
 8007d18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007d1c:	697a      	ldr	r2, [r7, #20]
 8007d1e:	fb02 f303 	mul.w	r3, r2, r3
 8007d22:	2b03      	cmp	r3, #3
 8007d24:	d802      	bhi.n	8007d2c <SUBGRF_GetCFO+0x84>
  {
    interp = 4;
 8007d26:	2304      	movs	r3, #4
 8007d28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 8007d2c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007d30:	69bb      	ldr	r3, [r7, #24]
 8007d32:	fb02 f303 	mul.w	r3, r2, r3
 8007d36:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_CFO_H ) & 0xF ) << 8;
 8007d38:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 8007d3c:	f7ff fde6 	bl	800790c <SUBGRF_ReadRegister>
 8007d40:	4603      	mov	r3, r0
 8007d42:	021b      	lsls	r3, r3, #8
 8007d44:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007d48:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_CFO_L );
 8007d4a:	f240 60b1 	movw	r0, #1713	; 0x6b1
 8007d4e:	f7ff fddd 	bl	800790c <SUBGRF_ReadRegister>
 8007d52:	4603      	mov	r3, r0
 8007d54:	461a      	mov	r2, r3
 8007d56:	6a3b      	ldr	r3, [r7, #32]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 8007d5c:	6a3b      	ldr	r3, [r7, #32]
 8007d5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d005      	beq.n	8007d72 <SUBGRF_GetCFO+0xca>
  {
    cfo_bin |= 0xFFFFF000;
 8007d66:	6a3b      	ldr	r3, [r7, #32]
 8007d68:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8007d6c:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8007d70:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	095b      	lsrs	r3, r3, #5
 8007d76:	6a3a      	ldr	r2, [r7, #32]
 8007d78:	fb02 f303 	mul.w	r3, r2, r3
 8007d7c:	11da      	asrs	r2, r3, #7
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	601a      	str	r2, [r3, #0]
}
 8007d82:	bf00      	nop
 8007d84:	3728      	adds	r7, #40	; 0x28
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
 8007d8a:	bf00      	nop
 8007d8c:	0c0a0804 	.word	0x0c0a0804
 8007d90:	01e84800 	.word	0x01e84800

08007d94 <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 8007d94:	b480      	push	{r7}
 8007d96:	b087      	sub	sp, #28
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	607a      	str	r2, [r7, #4]
 8007da0:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 8007da2:	2300      	movs	r3, #0
 8007da4:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 8007da6:	f04f 33ff 	mov.w	r3, #4294967295
 8007daa:	617b      	str	r3, [r7, #20]
#endif
  return status;
 8007dac:	697b      	ldr	r3, [r7, #20]
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	371c      	adds	r7, #28
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bc80      	pop	{r7}
 8007db6:	4770      	bx	lr

08007db8 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 8007db8:	b480      	push	{r7}
 8007dba:	b087      	sub	sp, #28
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	607a      	str	r2, [r7, #4]
 8007dc4:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 8007dca:	f04f 33ff 	mov.w	r3, #4294967295
 8007dce:	617b      	str	r3, [r7, #20]
#endif
  return status;
 8007dd0:	697b      	ldr	r3, [r7, #20]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	371c      	adds	r7, #28
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bc80      	pop	{r7}
 8007dda:	4770      	bx	lr

08007ddc <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	60f8      	str	r0, [r7, #12]
 8007de4:	60b9      	str	r1, [r7, #8]
 8007de6:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 8007de8:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3714      	adds	r7, #20
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bc80      	pop	{r7}
 8007df4:	4770      	bx	lr

08007df6 <RFW_DeInit>:

void RFW_DeInit( void)
{
 8007df6:	b480      	push	{r7}
 8007df8:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 8007dfa:	bf00      	nop
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bc80      	pop	{r7}
 8007e00:	4770      	bx	lr

08007e02 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 8007e02:	b480      	push	{r7}
 8007e04:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 8007e06:	2300      	movs	r3, #0
#endif
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bc80      	pop	{r7}
 8007e0e:	4770      	bx	lr

08007e10 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 8007e10:	b480      	push	{r7}
 8007e12:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 8007e14:	2300      	movs	r3, #0
#endif
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bc80      	pop	{r7}
 8007e1c:	4770      	bx	lr

08007e1e <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 8007e1e:	b480      	push	{r7}
 8007e20:	b083      	sub	sp, #12
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	4603      	mov	r3, r0
 8007e26:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 8007e28:	bf00      	nop
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bc80      	pop	{r7}
 8007e30:	4770      	bx	lr

08007e32 <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 8007e32:	b480      	push	{r7}
 8007e34:	b087      	sub	sp, #28
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	60f8      	str	r0, [r7, #12]
 8007e3a:	460b      	mov	r3, r1
 8007e3c:	607a      	str	r2, [r7, #4]
 8007e3e:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 8007e40:	f04f 33ff 	mov.w	r3, #4294967295
 8007e44:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;
    
    status= 0;
  }
#endif
  return status;
 8007e46:	697b      	ldr	r3, [r7, #20]
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	371c      	adds	r7, #28
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bc80      	pop	{r7}
 8007e50:	4770      	bx	lr

08007e52 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 8007e52:	b480      	push	{r7}
 8007e54:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;
  
  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 8007e56:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bc80      	pop	{r7}
 8007e60:	4770      	bx	lr

08007e62 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 8007e62:	b480      	push	{r7}
 8007e64:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_PKTCTL1A);
  SUBGRF_WriteRegister(SUBGHZ_PKTCTL1A, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_RTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 8007e66:	bf00      	nop
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bc80      	pop	{r7}
 8007e6c:	4770      	bx	lr

08007e6e <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 8007e6e:	b480      	push	{r7}
 8007e70:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 8007e72:	bf00      	nop
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bc80      	pop	{r7}
 8007e78:	4770      	bx	lr

08007e7a <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 8007e7a:	b480      	push	{r7}
 8007e7c:	b083      	sub	sp, #12
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	4603      	mov	r3, r0
 8007e82:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 8007e84:	bf00      	nop
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bc80      	pop	{r7}
 8007e8c:	4770      	bx	lr
	...

08007e90 <list_new>:
/*
 * Returns allocated list with uncounted sentinel element.
 */
struct list *list_new(bool (*compare)(void *a, void *b),
                      void (*delete_)(void *data))
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b084      	sub	sp, #16
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
	struct list *l = malloc(sizeof(*l));
 8007e9a:	2010      	movs	r0, #16
 8007e9c:	f000 fcfc 	bl	8008898 <malloc>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	60fb      	str	r3, [r7, #12]
	if (l == NULL) {
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d104      	bne.n	8007eb4 <list_new+0x24>
		perror("list_new()");
 8007eaa:	4818      	ldr	r0, [pc, #96]	; (8007f0c <list_new+0x7c>)
 8007eac:	f001 fab8 	bl	8009420 <perror>
		return NULL;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	e027      	b.n	8007f04 <list_new+0x74>
	}

	/* A sentinel is used to elimnate edge cases everywhere else */
	struct list_node *sentinel = list_node_new(NULL ,0);
 8007eb4:	2100      	movs	r1, #0
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	f000 f930 	bl	800811c <list_node_new>
 8007ebc:	60b8      	str	r0, [r7, #8]
	if (sentinel == NULL) {
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d104      	bne.n	8007ece <list_new+0x3e>
		free(l);
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f000 fcef 	bl	80088a8 <free>
		return NULL;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	e01a      	b.n	8007f04 <list_new+0x74>
	}

	l->sentinel = sentinel;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	68ba      	ldr	r2, [r7, #8]
 8007ed2:	601a      	str	r2, [r3, #0]
	l->size = 0;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	605a      	str	r2, [r3, #4]

	sentinel->sentinel = true;
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	2201      	movs	r2, #1
 8007ede:	721a      	strb	r2, [r3, #8]
	sentinel->next = sentinel;
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	68ba      	ldr	r2, [r7, #8]
 8007ee4:	601a      	str	r2, [r3, #0]
	sentinel->prev = sentinel;
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	68ba      	ldr	r2, [r7, #8]
 8007eea:	605a      	str	r2, [r3, #4]


	l->compare = (compare == NULL)
		? &list_default_compare
		: compare;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d001      	beq.n	8007ef6 <list_new+0x66>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	e000      	b.n	8007ef8 <list_new+0x68>
 8007ef6:	4b06      	ldr	r3, [pc, #24]	; (8007f10 <list_new+0x80>)
	l->compare = (compare == NULL)
 8007ef8:	68fa      	ldr	r2, [r7, #12]
 8007efa:	6093      	str	r3, [r2, #8]

	l->delete_ = delete_;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	683a      	ldr	r2, [r7, #0]
 8007f00:	60da      	str	r2, [r3, #12]

	return l;
 8007f02:	68fb      	ldr	r3, [r7, #12]
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3710      	adds	r7, #16
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}
 8007f0c:	0800bc0c 	.word	0x0800bc0c
 8007f10:	080080f5 	.word	0x080080f5

08007f14 <list_insert>:
 * Inserts n at pos in O(n/2). Returns n if successful, else NULL.
 *
 * Position 0 inserts at the front and n inserts at the end in O(1).
 */
struct list_node *list_insert(struct list *self, int pos, struct list_node *n)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
	if (self == NULL) {
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d104      	bne.n	8007f30 <list_insert+0x1c>
		list_debug("list_insert(): self was NULL");
 8007f26:	480e      	ldr	r0, [pc, #56]	; (8007f60 <list_insert+0x4c>)
 8007f28:	f000 f973 	bl	8008212 <list_debug>
		return NULL;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	e012      	b.n	8007f56 <list_insert+0x42>
	}

	n = list_node_link(n, list_index(self, pos));
 8007f30:	68b9      	ldr	r1, [r7, #8]
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f000 f874 	bl	8008020 <list_index>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 f91d 	bl	800817c <list_node_link>
 8007f42:	6078      	str	r0, [r7, #4]
	if (n)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d004      	beq.n	8007f54 <list_insert+0x40>
		++self->size;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	1c5a      	adds	r2, r3, #1
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	605a      	str	r2, [r3, #4]
	return n;
 8007f54:	687b      	ldr	r3, [r7, #4]
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3710      	adds	r7, #16
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
 8007f5e:	bf00      	nop
 8007f60:	0800bc18 	.word	0x0800bc18

08007f64 <list_remove>:
 * Unlinks node from list at pos, returns node (to be freed).
 *
 * 0 is front, -1 (or n - 1), both are done in O(1). Else O(n/2).
 */
void list_remove(struct list *self, struct list_node * node)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	6039      	str	r1, [r7, #0]
	
	if (self == NULL) {
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d103      	bne.n	8007f7c <list_remove+0x18>
		//list_debug("list_delete(): self was NULL");
		printf("list_delete(): self was NULL");
 8007f74:	480b      	ldr	r0, [pc, #44]	; (8007fa4 <list_remove+0x40>)
 8007f76:	f001 fa5b 	bl	8009430 <iprintf>
		return ;
 8007f7a:	e010      	b.n	8007f9e <list_remove+0x3a>
	}

	if(node == NULL)
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00c      	beq.n	8007f9c <list_remove+0x38>
	{
		
		return ;
	}
		
	struct list_node *n = list_node_unlink(node);
 8007f82:	6838      	ldr	r0, [r7, #0]
 8007f84:	f000 f928 	bl	80081d8 <list_node_unlink>
 8007f88:	60f8      	str	r0, [r7, #12]
	if (n)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d006      	beq.n	8007f9e <list_remove+0x3a>
	{
		--self->size;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	1e5a      	subs	r2, r3, #1
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	605a      	str	r2, [r3, #4]
 8007f9a:	e000      	b.n	8007f9e <list_remove+0x3a>
		return ;
 8007f9c:	bf00      	nop
	
	}

}
 8007f9e:	3710      	adds	r7, #16
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}
 8007fa4:	0800bc38 	.word	0x0800bc38

08007fa8 <list_push_back>:

/*
 * Pushes n to back of list in O(1).
 */
struct list_node *list_push_back(struct list *self, struct list_node *n)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b082      	sub	sp, #8
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
	return list_insert(self, list_size(self), n);
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 f876 	bl	80080a4 <list_size>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	683a      	ldr	r2, [r7, #0]
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f7ff ffa8 	bl	8007f14 <list_insert>
 8007fc4:	4603      	mov	r3, r0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3708      	adds	r7, #8
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
	...

08007fd0 <list_head>:

/*
 * Returns pointer to head node of list in O(1).
 */
struct list_node *list_head(struct list *self)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b082      	sub	sp, #8
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
	if (self == NULL) {
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d104      	bne.n	8007fe8 <list_head+0x18>
		list_debug("list_head(): self was NULL");
 8007fde:	480e      	ldr	r0, [pc, #56]	; (8008018 <list_head+0x48>)
 8007fe0:	f000 f917 	bl	8008212 <list_debug>
		return NULL;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	e012      	b.n	800800e <list_head+0x3e>
	}

	if (!list_end(self->sentinel)) {
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4618      	mov	r0, r3
 8007fee:	f000 f86d 	bl	80080cc <list_end>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	f083 0301 	eor.w	r3, r3, #1
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d004      	beq.n	8008008 <list_head+0x38>
		list_debug("list_head(): sentinel was malformed");
 8007ffe:	4807      	ldr	r0, [pc, #28]	; (800801c <list_head+0x4c>)
 8008000:	f000 f907 	bl	8008212 <list_debug>
		return NULL;
 8008004:	2300      	movs	r3, #0
 8008006:	e002      	b.n	800800e <list_head+0x3e>
	}

	return self->sentinel->next;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681b      	ldr	r3, [r3, #0]
}
 800800e:	4618      	mov	r0, r3
 8008010:	3708      	adds	r7, #8
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	0800bc58 	.word	0x0800bc58
 800801c:	0800bc74 	.word	0x0800bc74

08008020 <list_index>:
 * Returns node at pos in O(n/2).
 *
 * Iterates from the closest end. Supports negative pos arguments.
 */
struct list_node *list_index(struct list *self, int pos)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b086      	sub	sp, #24
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]
	int s = list_size(self);
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 f83a 	bl	80080a4 <list_size>
 8008030:	4603      	mov	r3, r0
 8008032:	60bb      	str	r3, [r7, #8]

	/* handle negative positions */
	if (pos < 0)
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	2b00      	cmp	r3, #0
 8008038:	da03      	bge.n	8008042 <list_index+0x22>
		pos += s;
 800803a:	683a      	ldr	r2, [r7, #0]
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	4413      	add	r3, r2
 8008040:	603b      	str	r3, [r7, #0]

	struct list_node *n = NULL;
 8008042:	2300      	movs	r3, #0
 8008044:	617b      	str	r3, [r7, #20]


	if (pos <= s/2) {
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	0fda      	lsrs	r2, r3, #31
 800804a:	4413      	add	r3, r2
 800804c:	105b      	asrs	r3, r3, #1
 800804e:	461a      	mov	r2, r3
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	4293      	cmp	r3, r2
 8008054:	dc11      	bgt.n	800807a <list_index+0x5a>
		n = list_head(self);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f7ff ffba 	bl	8007fd0 <list_head>
 800805c:	6178      	str	r0, [r7, #20]
		for (int i = 0; i < pos; ++i)
 800805e:	2300      	movs	r3, #0
 8008060:	613b      	str	r3, [r7, #16]
 8008062:	e005      	b.n	8008070 <list_index+0x50>
			n = n->next;
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	617b      	str	r3, [r7, #20]
		for (int i = 0; i < pos; ++i)
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	3301      	adds	r3, #1
 800806e:	613b      	str	r3, [r7, #16]
 8008070:	693a      	ldr	r2, [r7, #16]
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	429a      	cmp	r2, r3
 8008076:	dbf5      	blt.n	8008064 <list_index+0x44>
 8008078:	e00f      	b.n	800809a <list_index+0x7a>
	} else {
		n = self->sentinel; /* for push_back */
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	617b      	str	r3, [r7, #20]
		for (int i = s; i > pos; --i)
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	60fb      	str	r3, [r7, #12]
 8008084:	e005      	b.n	8008092 <list_index+0x72>
			n = n->prev;
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	617b      	str	r3, [r7, #20]
		for (int i = s; i > pos; --i)
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	3b01      	subs	r3, #1
 8008090:	60fb      	str	r3, [r7, #12]
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	429a      	cmp	r2, r3
 8008098:	dcf5      	bgt.n	8008086 <list_index+0x66>
	}

	return n;
 800809a:	697b      	ldr	r3, [r7, #20]
}
 800809c:	4618      	mov	r0, r3
 800809e:	3718      	adds	r7, #24
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <list_size>:

/*
 * Returns the number of nodes in list. Does not count the sentinel.
 */
size_t list_size(struct list *self)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
	if (self == NULL) {
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d104      	bne.n	80080bc <list_size+0x18>
		list_debug("list_size(): self was NULL");
 80080b2:	4805      	ldr	r0, [pc, #20]	; (80080c8 <list_size+0x24>)
 80080b4:	f000 f8ad 	bl	8008212 <list_debug>
		return 0;
 80080b8:	2300      	movs	r3, #0
 80080ba:	e001      	b.n	80080c0 <list_size+0x1c>
	}

	return self->size;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	685b      	ldr	r3, [r3, #4]
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	3708      	adds	r7, #8
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}
 80080c8:	0800bcd8 	.word	0x0800bcd8

080080cc <list_end>:
 *
 * This is an indication that an iteration has reached the end of the
 * list. *Not* the last data-carrying node of the list.
 */
bool list_end(struct list_node *n)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b082      	sub	sp, #8
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
	if (n == NULL) {
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d104      	bne.n	80080e4 <list_end+0x18>
		list_debug("list_end(): n was NULL");
 80080da:	4805      	ldr	r0, [pc, #20]	; (80080f0 <list_end+0x24>)
 80080dc:	f000 f899 	bl	8008212 <list_debug>
		return false;
 80080e0:	2300      	movs	r3, #0
 80080e2:	e001      	b.n	80080e8 <list_end+0x1c>
	}

	return n->sentinel;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	7a1b      	ldrb	r3, [r3, #8]
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3708      	adds	r7, #8
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	0800bcf4 	.word	0x0800bcf4

080080f4 <list_default_compare>:

/*
 * Default comparison for list of strings.
 */
static bool list_default_compare(void *a, void *b)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
	return (strcmp((char *)a, (char *)b) == 0);
 80080fe:	6839      	ldr	r1, [r7, #0]
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f7f8 f83d 	bl	8000180 <strcmp>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	bf0c      	ite	eq
 800810c:	2301      	moveq	r3, #1
 800810e:	2300      	movne	r3, #0
 8008110:	b2db      	uxtb	r3, r3
}
 8008112:	4618      	mov	r0, r3
 8008114:	3708      	adds	r7, #8
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}
	...

0800811c <list_node_new>:
 * Allocates new list_node with data.
 *
 * Sentinel flag is false. The next and prev pointers are null.
 */
struct list_node *list_node_new(void *data , size_t siz)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b084      	sub	sp, #16
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
	struct list_node *n = malloc(sizeof(*n));
 8008126:	2010      	movs	r0, #16
 8008128:	f000 fbb6 	bl	8008898 <malloc>
 800812c:	4603      	mov	r3, r0
 800812e:	60fb      	str	r3, [r7, #12]
	if (n == NULL) {
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d104      	bne.n	8008140 <list_node_new+0x24>
		perror("list_node_new()");
 8008136:	4810      	ldr	r0, [pc, #64]	; (8008178 <list_node_new+0x5c>)
 8008138:	f001 f972 	bl	8009420 <perror>
		return NULL;
 800813c:	2300      	movs	r3, #0
 800813e:	e017      	b.n	8008170 <list_node_new+0x54>
	}

	n->sentinel = false;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2200      	movs	r2, #0
 8008144:	721a      	strb	r2, [r3, #8]
	n->next = NULL;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	601a      	str	r2, [r3, #0]
	n->prev = NULL;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	605a      	str	r2, [r3, #4]
	n->data =  malloc(siz) ;//data;
 8008152:	6838      	ldr	r0, [r7, #0]
 8008154:	f000 fba0 	bl	8008898 <malloc>
 8008158:	4603      	mov	r3, r0
 800815a:	461a      	mov	r2, r3
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	60da      	str	r2, [r3, #12]
	memcpy(n->data , data , siz);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	683a      	ldr	r2, [r7, #0]
 8008166:	6879      	ldr	r1, [r7, #4]
 8008168:	4618      	mov	r0, r3
 800816a:	f000 fba5 	bl	80088b8 <memcpy>
	return n;
 800816e:	68fb      	ldr	r3, [r7, #12]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}
 8008178:	0800bd80 	.word	0x0800bd80

0800817c <list_node_link>:
 * prepends (think cons).
 *
 * Size is not incremented!
 */
struct list_node *list_node_link(struct list_node *b, struct list_node *c)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b084      	sub	sp, #16
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
	if (b == NULL) {
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d104      	bne.n	8008196 <list_node_link+0x1a>
		list_debug("list_node_link(): b was NULL");
 800818c:	4810      	ldr	r0, [pc, #64]	; (80081d0 <list_node_link+0x54>)
 800818e:	f000 f840 	bl	8008212 <list_debug>
		return NULL;
 8008192:	2300      	movs	r3, #0
 8008194:	e017      	b.n	80081c6 <list_node_link+0x4a>
	}

	if (c == NULL) {
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d104      	bne.n	80081a6 <list_node_link+0x2a>
		list_debug("list_node_link(): c was NULL");
 800819c:	480d      	ldr	r0, [pc, #52]	; (80081d4 <list_node_link+0x58>)
 800819e:	f000 f838 	bl	8008212 <list_debug>
		return NULL;
 80081a2:	2300      	movs	r3, #0
 80081a4:	e00f      	b.n	80081c6 <list_node_link+0x4a>
	}

	struct list_node *a = c->prev;
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	60fb      	str	r3, [r7, #12]

	a->next = b;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	601a      	str	r2, [r3, #0]
	b->prev = a;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	68fa      	ldr	r2, [r7, #12]
 80081b6:	605a      	str	r2, [r3, #4]
	b->next = c;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	683a      	ldr	r2, [r7, #0]
 80081bc:	601a      	str	r2, [r3, #0]
	c->prev = b;
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	605a      	str	r2, [r3, #4]

	return b;
 80081c4:	687b      	ldr	r3, [r7, #4]
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3710      	adds	r7, #16
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	0800bd90 	.word	0x0800bd90
 80081d4:	0800bdb0 	.word	0x0800bdb0

080081d8 <list_node_unlink>:
 * Nodes a and c are found from b. Yay double links.
 *
 * Size is not decremented!
 */
struct list_node *list_node_unlink(struct list_node *b)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b084      	sub	sp, #16
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
	if (list_end(b)) {
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f7ff ff73 	bl	80080cc <list_end>
 80081e6:	4603      	mov	r3, r0
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d001      	beq.n	80081f0 <list_node_unlink+0x18>
		return NULL;
 80081ec:	2300      	movs	r3, #0
 80081ee:	e00c      	b.n	800820a <list_node_unlink+0x32>
	}

	struct list_node *a = b->prev;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	60fb      	str	r3, [r7, #12]
	struct list_node *c = b->next;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	60bb      	str	r3, [r7, #8]

	a->next = c;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	68ba      	ldr	r2, [r7, #8]
 8008200:	601a      	str	r2, [r3, #0]
	c->prev = a;
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	605a      	str	r2, [r3, #4]

	return b;
 8008208:	687b      	ldr	r3, [r7, #4]
}
 800820a:	4618      	mov	r0, r3
 800820c:	3710      	adds	r7, #16
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <list_debug>:

static void list_debug(const char *format, ...)
{
 8008212:	b40f      	push	{r0, r1, r2, r3}
 8008214:	b480      	push	{r7}
 8008216:	b083      	sub	sp, #12
 8008218:	af00      	add	r7, sp, #0
	fprintf(stderr, "debug: ");
	vfprintf(stderr, format, ap);
	fprintf(stderr, "\n");

	va_end(ap);
}
 800821a:	370c      	adds	r7, #12
 800821c:	46bd      	mov	sp, r7
 800821e:	bc80      	pop	{r7}
 8008220:	b004      	add	sp, #16
 8008222:	4770      	bx	lr

08008224 <find_packet_by_Id>:
u32 network_transmit_index = 0 ;
u8 device_address = 0xFF; 


bool find_packet_by_Id(void* packet_id ,void* arg2 )
{
 8008224:	b480      	push	{r7}
 8008226:	b085      	sub	sp, #20
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
 800822c:	6039      	str	r1, [r7, #0]
    int id = (int)packet_id;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	60fb      	str	r3, [r7, #12]
    packet_t * p2 = (packet_t*)arg2;
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	60bb      	str	r3, [r7, #8]

    if(id == p2->id)
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	789b      	ldrb	r3, [r3, #2]
 800823a:	461a      	mov	r2, r3
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	4293      	cmp	r3, r2
 8008240:	d101      	bne.n	8008246 <find_packet_by_Id+0x22>
    {
        return true ;
 8008242:	2301      	movs	r3, #1
 8008244:	e000      	b.n	8008248 <find_packet_by_Id+0x24>
    }
    else{
        return false ;
 8008246:	2300      	movs	r3, #0
    }
}
 8008248:	4618      	mov	r0, r3
 800824a:	3714      	adds	r7, #20
 800824c:	46bd      	mov	sp, r7
 800824e:	bc80      	pop	{r7}
 8008250:	4770      	bx	lr
	...

08008254 <ll_init>:

int ll_init(u8 addr)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b082      	sub	sp, #8
 8008258:	af00      	add	r7, sp, #0
 800825a:	4603      	mov	r3, r0
 800825c:	71fb      	strb	r3, [r7, #7]
	device_address = addr ;
 800825e:	4a0b      	ldr	r2, [pc, #44]	; (800828c <ll_init+0x38>)
 8008260:	79fb      	ldrb	r3, [r7, #7]
 8008262:	7013      	strb	r3, [r2, #0]

	Tx_packet_list = list_new(NULL , &free) ;
 8008264:	490a      	ldr	r1, [pc, #40]	; (8008290 <ll_init+0x3c>)
 8008266:	2000      	movs	r0, #0
 8008268:	f7ff fe12 	bl	8007e90 <list_new>
 800826c:	4603      	mov	r3, r0
 800826e:	4a09      	ldr	r2, [pc, #36]	; (8008294 <ll_init+0x40>)
 8008270:	6013      	str	r3, [r2, #0]
	Rx_packet_list = list_new(&find_packet_by_Id , &free) ;
 8008272:	4907      	ldr	r1, [pc, #28]	; (8008290 <ll_init+0x3c>)
 8008274:	4808      	ldr	r0, [pc, #32]	; (8008298 <ll_init+0x44>)
 8008276:	f7ff fe0b 	bl	8007e90 <list_new>
 800827a:	4603      	mov	r3, r0
 800827c:	4a07      	ldr	r2, [pc, #28]	; (800829c <ll_init+0x48>)
 800827e:	6013      	str	r3, [r2, #0]

	return 0 ;
 8008280:	2300      	movs	r3, #0
}
 8008282:	4618      	mov	r0, r3
 8008284:	3708      	adds	r7, #8
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	2000000a 	.word	0x2000000a
 8008290:	080088a9 	.word	0x080088a9
 8008294:	200006e4 	.word	0x200006e4
 8008298:	08008225 	.word	0x08008225
 800829c:	200006e0 	.word	0x200006e0

080082a0 <ll_send_packet>:

static int ll_send_packet(u8 dest,u8 type , u8 * data ,u8 len)
{
 80082a0:	b590      	push	{r4, r7, lr}
 80082a2:	b08f      	sub	sp, #60	; 0x3c
 80082a4:	af04      	add	r7, sp, #16
 80082a6:	603a      	str	r2, [r7, #0]
 80082a8:	461a      	mov	r2, r3
 80082aa:	4603      	mov	r3, r0
 80082ac:	71fb      	strb	r3, [r7, #7]
 80082ae:	460b      	mov	r3, r1
 80082b0:	71bb      	strb	r3, [r7, #6]
 80082b2:	4613      	mov	r3, r2
 80082b4:	717b      	strb	r3, [r7, #5]
	if(list_size(Tx_packet_list) >= TX_PACKET_LIST_SIZE )
 80082b6:	4b1a      	ldr	r3, [pc, #104]	; (8008320 <ll_send_packet+0x80>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4618      	mov	r0, r3
 80082bc:	f7ff fef2 	bl	80080a4 <list_size>
 80082c0:	4603      	mov	r3, r0
 80082c2:	2b09      	cmp	r3, #9
 80082c4:	d902      	bls.n	80082cc <ll_send_packet+0x2c>
	{
		return BUFFER_FULL ;
 80082c6:	f06f 0309 	mvn.w	r3, #9
 80082ca:	e025      	b.n	8008318 <ll_send_packet+0x78>
	}
	
	packet_t  tmp  ;
	packet_holder_t tmp_holder ;
	
	packet(&tmp , device_address , dest , type ,88,data , len);
 80082cc:	4b15      	ldr	r3, [pc, #84]	; (8008324 <ll_send_packet+0x84>)
 80082ce:	7819      	ldrb	r1, [r3, #0]
 80082d0:	79bc      	ldrb	r4, [r7, #6]
 80082d2:	79fa      	ldrb	r2, [r7, #7]
 80082d4:	f107 001c 	add.w	r0, r7, #28
 80082d8:	797b      	ldrb	r3, [r7, #5]
 80082da:	9302      	str	r3, [sp, #8]
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	9301      	str	r3, [sp, #4]
 80082e0:	2358      	movs	r3, #88	; 0x58
 80082e2:	9300      	str	r3, [sp, #0]
 80082e4:	4623      	mov	r3, r4
 80082e6:	f000 f8b5 	bl	8008454 <packet>
	
	tmp_holder.packet = tmp ;
 80082ea:	f107 0308 	add.w	r3, r7, #8
 80082ee:	f107 021c 	add.w	r2, r7, #28
 80082f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80082f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	tmp_holder.number_of_transmition = 0 ;
 80082f8:	2300      	movs	r3, #0
 80082fa:	61bb      	str	r3, [r7, #24]
	
	list_push_back(Tx_packet_list , list_node_new(&tmp_holder ,sizeof(packet_holder_t))) ;
 80082fc:	4b08      	ldr	r3, [pc, #32]	; (8008320 <ll_send_packet+0x80>)
 80082fe:	681c      	ldr	r4, [r3, #0]
 8008300:	f107 0308 	add.w	r3, r7, #8
 8008304:	2114      	movs	r1, #20
 8008306:	4618      	mov	r0, r3
 8008308:	f7ff ff08 	bl	800811c <list_node_new>
 800830c:	4603      	mov	r3, r0
 800830e:	4619      	mov	r1, r3
 8008310:	4620      	mov	r0, r4
 8008312:	f7ff fe49 	bl	8007fa8 <list_push_back>
	
	(void) tmp ;
	(void) tmp_holder ;

	return 0 ;
 8008316:	2300      	movs	r3, #0
}
 8008318:	4618      	mov	r0, r3
 800831a:	372c      	adds	r7, #44	; 0x2c
 800831c:	46bd      	mov	sp, r7
 800831e:	bd90      	pop	{r4, r7, pc}
 8008320:	200006e4 	.word	0x200006e4
 8008324:	2000000a 	.word	0x2000000a

08008328 <ll_send_to>:
{
	return ll_send_packet(dest , PACK_TYPE_NANK ,NULL , 0);
}

int ll_send_to(u8 dest ,u8 *data ,int data_len) 
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b084      	sub	sp, #16
 800832c:	af00      	add	r7, sp, #0
 800832e:	4603      	mov	r3, r0
 8008330:	60b9      	str	r1, [r7, #8]
 8008332:	607a      	str	r2, [r7, #4]
 8008334:	73fb      	strb	r3, [r7, #15]
	return ll_send_packet(dest , PACK_TYPE_DATA ,data , data_len);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	b2db      	uxtb	r3, r3
 800833a:	7bf8      	ldrb	r0, [r7, #15]
 800833c:	68ba      	ldr	r2, [r7, #8]
 800833e:	2101      	movs	r1, #1
 8008340:	f7ff ffae 	bl	80082a0 <ll_send_packet>
 8008344:	4603      	mov	r3, r0
}
 8008346:	4618      	mov	r0, r3
 8008348:	3710      	adds	r7, #16
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}
	...

08008350 <ll_transmit>:
{
	return list_size(Tx_packet_list)  ;
}

void ll_transmit(void) 
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af00      	add	r7, sp, #0
	//pop from TX queue , serialize and send to network
	// no data in tx list exit 
	if(list_size(Tx_packet_list) == 0)
 8008356:	4b3a      	ldr	r3, [pc, #232]	; (8008440 <ll_transmit+0xf0>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4618      	mov	r0, r3
 800835c:	f7ff fea2 	bl	80080a4 <list_size>
 8008360:	4603      	mov	r3, r0
 8008362:	2b00      	cmp	r3, #0
 8008364:	d067      	beq.n	8008436 <ll_transmit+0xe6>
		return ;
	// in case there is  data 


	// add timer here
	while(network_transmit_index < list_size(Tx_packet_list))
 8008366:	e04e      	b.n	8008406 <ll_transmit+0xb6>
	{
		printf("network transmit\n");
 8008368:	4836      	ldr	r0, [pc, #216]	; (8008444 <ll_transmit+0xf4>)
 800836a:	f001 f8fb 	bl	8009564 <puts>
		struct list_node * node = list_index(Tx_packet_list , network_transmit_index) ;
 800836e:	4b34      	ldr	r3, [pc, #208]	; (8008440 <ll_transmit+0xf0>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a35      	ldr	r2, [pc, #212]	; (8008448 <ll_transmit+0xf8>)
 8008374:	6812      	ldr	r2, [r2, #0]
 8008376:	4611      	mov	r1, r2
 8008378:	4618      	mov	r0, r3
 800837a:	f7ff fe51 	bl	8008020 <list_index>
 800837e:	6178      	str	r0, [r7, #20]
		packet_holder_t	* holder = (packet_holder_t*)node->data ;
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	68db      	ldr	r3, [r3, #12]
 8008384:	613b      	str	r3, [r7, #16]
		packet_t * pack = &(holder)->packet ;
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	60fb      	str	r3, [r7, #12]
		debug_packet(pack) ;
 800838a:	68f8      	ldr	r0, [r7, #12]
 800838c:	f000 f8ec 	bl	8008568 <debug_packet>

		//packet serialize and send to hardware 
		int packet_size = packet_get_size(pack) ;
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f000 fa4a 	bl	800882a <packet_get_size>
 8008396:	60b8      	str	r0, [r7, #8]

		u8 * buff = (u8 *) malloc(sizeof(u8) * packet_size) ;
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	4618      	mov	r0, r3
 800839c:	f000 fa7c 	bl	8008898 <malloc>
 80083a0:	4603      	mov	r3, r0
 80083a2:	607b      	str	r3, [r7, #4]

		packet_serialize(pack , buff) ;
 80083a4:	6879      	ldr	r1, [r7, #4]
 80083a6:	68f8      	ldr	r0, [r7, #12]
 80083a8:	f000 f94a 	bl	8008640 <packet_serialize>

		//send to network
		Radio.Send(buff , packet_size) ;
 80083ac:	4b27      	ldr	r3, [pc, #156]	; (800844c <ll_transmit+0xfc>)
 80083ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b0:	68ba      	ldr	r2, [r7, #8]
 80083b2:	b2d2      	uxtb	r2, r2
 80083b4:	4611      	mov	r1, r2
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	4798      	blx	r3

		//increment number of transmetion

		holder->number_of_transmition++ ;
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	1c5a      	adds	r2, r3, #1
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	611a      	str	r2, [r3, #16]

		free(buff) ;
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f000 fa6f 	bl	80088a8 <free>
		
		network_transmit_index++;
 80083ca:	4b1f      	ldr	r3, [pc, #124]	; (8008448 <ll_transmit+0xf8>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	3301      	adds	r3, #1
 80083d0:	4a1d      	ldr	r2, [pc, #116]	; (8008448 <ll_transmit+0xf8>)
 80083d2:	6013      	str	r3, [r2, #0]
		// should remove packets with number of transmition >= 2 (packet transmited 3 time) 
		
		// can define a time out for the packet to leave the list 

		// small delay or wait for TxDone interrupt
		sys_delay(100) ;
 80083d4:	2064      	movs	r0, #100	; 0x64
 80083d6:	f7f8 fdf8 	bl	8000fca <sys_delay>

		// remove the packet that sent equal or more than the maximum
		if(holder->number_of_transmition >= MAX_NUMBER_OF_TRANSMITION)
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	691b      	ldr	r3, [r3, #16]
 80083de:	2b04      	cmp	r3, #4
 80083e0:	dd11      	ble.n	8008406 <ll_transmit+0xb6>
		{
			//free memory
			free(pack) ;
 80083e2:	68f8      	ldr	r0, [r7, #12]
 80083e4:	f000 fa60 	bl	80088a8 <free>
			free(holder);
 80083e8:	6938      	ldr	r0, [r7, #16]
 80083ea:	f000 fa5d 	bl	80088a8 <free>
			list_remove(Tx_packet_list , node) ;
 80083ee:	4b14      	ldr	r3, [pc, #80]	; (8008440 <ll_transmit+0xf0>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	6979      	ldr	r1, [r7, #20]
 80083f4:	4618      	mov	r0, r3
 80083f6:	f7ff fdb5 	bl	8007f64 <list_remove>
			free(node);
 80083fa:	6978      	ldr	r0, [r7, #20]
 80083fc:	f000 fa54 	bl	80088a8 <free>
			printf("packet removed \ndeallocating memory\n");
 8008400:	4813      	ldr	r0, [pc, #76]	; (8008450 <ll_transmit+0x100>)
 8008402:	f001 f8af 	bl	8009564 <puts>
	while(network_transmit_index < list_size(Tx_packet_list))
 8008406:	4b0e      	ldr	r3, [pc, #56]	; (8008440 <ll_transmit+0xf0>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4618      	mov	r0, r3
 800840c:	f7ff fe4a 	bl	80080a4 <list_size>
 8008410:	4602      	mov	r2, r0
 8008412:	4b0d      	ldr	r3, [pc, #52]	; (8008448 <ll_transmit+0xf8>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	429a      	cmp	r2, r3
 8008418:	d8a6      	bhi.n	8008368 <ll_transmit+0x18>
		}
	}


	if(network_transmit_index >= list_size(Tx_packet_list))
 800841a:	4b09      	ldr	r3, [pc, #36]	; (8008440 <ll_transmit+0xf0>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4618      	mov	r0, r3
 8008420:	f7ff fe40 	bl	80080a4 <list_size>
 8008424:	4602      	mov	r2, r0
 8008426:	4b08      	ldr	r3, [pc, #32]	; (8008448 <ll_transmit+0xf8>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	429a      	cmp	r2, r3
 800842c:	d804      	bhi.n	8008438 <ll_transmit+0xe8>
	{
		network_transmit_index = 0 ;	
 800842e:	4b06      	ldr	r3, [pc, #24]	; (8008448 <ll_transmit+0xf8>)
 8008430:	2200      	movs	r2, #0
 8008432:	601a      	str	r2, [r3, #0]
 8008434:	e000      	b.n	8008438 <ll_transmit+0xe8>
		return ;
 8008436:	bf00      	nop
	}
}
 8008438:	3718      	adds	r7, #24
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	200006e4 	.word	0x200006e4
 8008444:	0800bdd0 	.word	0x0800bdd0
 8008448:	20000554 	.word	0x20000554
 800844c:	0800bf70 	.word	0x0800bf70
 8008450:	0800bde4 	.word	0x0800bde4

08008454 <packet>:
#include "stdio.h"
#include "stdlib.h"
#include "string.h"

void packet(packet_t * pack ,u8 src ,u8 dest ,u8 type ,u8 id, u8* data ,u8 len)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	4608      	mov	r0, r1
 800845e:	4611      	mov	r1, r2
 8008460:	461a      	mov	r2, r3
 8008462:	4603      	mov	r3, r0
 8008464:	70fb      	strb	r3, [r7, #3]
 8008466:	460b      	mov	r3, r1
 8008468:	70bb      	strb	r3, [r7, #2]
 800846a:	4613      	mov	r3, r2
 800846c:	707b      	strb	r3, [r7, #1]
	//set packet header
	packet_set_src (pack  , src) ;
 800846e:	78fb      	ldrb	r3, [r7, #3]
 8008470:	4619      	mov	r1, r3
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 f819 	bl	80084aa <packet_set_src>
	packet_set_dest(pack  , dest) ;
 8008478:	78bb      	ldrb	r3, [r7, #2]
 800847a:	4619      	mov	r1, r3
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f000 f822 	bl	80084c6 <packet_set_dest>
	packet_set_type(pack , type );
 8008482:	787b      	ldrb	r3, [r7, #1]
 8008484:	4619      	mov	r1, r3
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f000 f82b 	bl	80084e2 <packet_set_type>
	packet_set_id(pack ,id) ;
 800848c:	7c3b      	ldrb	r3, [r7, #16]
 800848e:	4619      	mov	r1, r3
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f000 f85a 	bl	800854a <packet_set_id>
	packet_set_payload(pack ,data , len) ;
 8008496:	7e3b      	ldrb	r3, [r7, #24]
 8008498:	461a      	mov	r2, r3
 800849a:	6979      	ldr	r1, [r7, #20]
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f000 f82e 	bl	80084fe <packet_set_payload>
}
 80084a2:	bf00      	nop
 80084a4:	3708      	adds	r7, #8
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}

080084aa <packet_set_src>:

void packet_set_src(packet_t *pack ,u8 src)
{
 80084aa:	b480      	push	{r7}
 80084ac:	b083      	sub	sp, #12
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
 80084b2:	460b      	mov	r3, r1
 80084b4:	70fb      	strb	r3, [r7, #3]
	pack->src = src ;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	78fa      	ldrb	r2, [r7, #3]
 80084ba:	701a      	strb	r2, [r3, #0]
}
 80084bc:	bf00      	nop
 80084be:	370c      	adds	r7, #12
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bc80      	pop	{r7}
 80084c4:	4770      	bx	lr

080084c6 <packet_set_dest>:

void packet_set_dest(packet_t *pack ,u8 dest)
{
 80084c6:	b480      	push	{r7}
 80084c8:	b083      	sub	sp, #12
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
 80084ce:	460b      	mov	r3, r1
 80084d0:	70fb      	strb	r3, [r7, #3]
	pack->dest = dest ;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	78fa      	ldrb	r2, [r7, #3]
 80084d6:	705a      	strb	r2, [r3, #1]
}
 80084d8:	bf00      	nop
 80084da:	370c      	adds	r7, #12
 80084dc:	46bd      	mov	sp, r7
 80084de:	bc80      	pop	{r7}
 80084e0:	4770      	bx	lr

080084e2 <packet_set_type>:

void packet_set_type(packet_t *pack ,u8 type) 
{
 80084e2:	b480      	push	{r7}
 80084e4:	b083      	sub	sp, #12
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
 80084ea:	460b      	mov	r3, r1
 80084ec:	70fb      	strb	r3, [r7, #3]
	pack->type = type ;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	78fa      	ldrb	r2, [r7, #3]
 80084f2:	70da      	strb	r2, [r3, #3]
}
 80084f4:	bf00      	nop
 80084f6:	370c      	adds	r7, #12
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bc80      	pop	{r7}
 80084fc:	4770      	bx	lr

080084fe <packet_set_payload>:

void packet_set_payload(packet_t *pack ,u8 * payload , int len) 
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b084      	sub	sp, #16
 8008502:	af00      	add	r7, sp, #0
 8008504:	60f8      	str	r0, [r7, #12]
 8008506:	60b9      	str	r1, [r7, #8]
 8008508:	607a      	str	r2, [r7, #4]
	if(payload != NULL && len != 0)
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d016      	beq.n	800853e <packet_set_payload+0x40>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d013      	beq.n	800853e <packet_set_payload+0x40>
	{
		pack->payload = (u8*) malloc(sizeof(u8) * len) ;//payload ;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	4618      	mov	r0, r3
 800851a:	f000 f9bd 	bl	8008898 <malloc>
 800851e:	4603      	mov	r3, r0
 8008520:	461a      	mov	r2, r3
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	609a      	str	r2, [r3, #8]
		memcpy(pack->payload , payload , len) ;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	68b9      	ldr	r1, [r7, #8]
 800852e:	4618      	mov	r0, r3
 8008530:	f000 f9c2 	bl	80088b8 <memcpy>
		pack->payload_length = len ;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	b2da      	uxtb	r2, r3
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	711a      	strb	r2, [r3, #4]
		return ;
 800853c:	e002      	b.n	8008544 <packet_set_payload+0x46>
	}
	pack->payload_length = 0 ;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2200      	movs	r2, #0
 8008542:	711a      	strb	r2, [r3, #4]
	
}
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <packet_set_id>:

void packet_set_id(packet_t *pack ,u8 id)
{
 800854a:	b480      	push	{r7}
 800854c:	b083      	sub	sp, #12
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
 8008552:	460b      	mov	r3, r1
 8008554:	70fb      	strb	r3, [r7, #3]
	pack->id = id ;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	78fa      	ldrb	r2, [r7, #3]
 800855a:	709a      	strb	r2, [r3, #2]
}
 800855c:	bf00      	nop
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	bc80      	pop	{r7}
 8008564:	4770      	bx	lr
	...

08008568 <debug_packet>:

void debug_packet(packet_t * pack)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b084      	sub	sp, #16
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
	printf("PAcket :\n");
 8008570:	4829      	ldr	r0, [pc, #164]	; (8008618 <debug_packet+0xb0>)
 8008572:	f000 fff7 	bl	8009564 <puts>
	printf("src  ->%d\n" , pack->src);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	4619      	mov	r1, r3
 800857c:	4827      	ldr	r0, [pc, #156]	; (800861c <debug_packet+0xb4>)
 800857e:	f000 ff57 	bl	8009430 <iprintf>
	printf("dest ->%d\n" , pack->dest);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	785b      	ldrb	r3, [r3, #1]
 8008586:	4619      	mov	r1, r3
 8008588:	4825      	ldr	r0, [pc, #148]	; (8008620 <debug_packet+0xb8>)
 800858a:	f000 ff51 	bl	8009430 <iprintf>
	printf("id   ->%d\n" , pack->id) ;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	789b      	ldrb	r3, [r3, #2]
 8008592:	4619      	mov	r1, r3
 8008594:	4823      	ldr	r0, [pc, #140]	; (8008624 <debug_packet+0xbc>)
 8008596:	f000 ff4b 	bl	8009430 <iprintf>
	if(pack->type == PACK_TYPE_DATA)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	78db      	ldrb	r3, [r3, #3]
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d103      	bne.n	80085aa <debug_packet+0x42>
	{
		printf("packet type data\n") ;
 80085a2:	4821      	ldr	r0, [pc, #132]	; (8008628 <debug_packet+0xc0>)
 80085a4:	f000 ffde 	bl	8009564 <puts>
 80085a8:	e012      	b.n	80085d0 <debug_packet+0x68>
	}
	else if(pack->type == PACK_TYPE_ASK)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	78db      	ldrb	r3, [r3, #3]
 80085ae:	2b02      	cmp	r3, #2
 80085b0:	d103      	bne.n	80085ba <debug_packet+0x52>
	{
		printf("packet type ask\n") ;
 80085b2:	481e      	ldr	r0, [pc, #120]	; (800862c <debug_packet+0xc4>)
 80085b4:	f000 ffd6 	bl	8009564 <puts>
 80085b8:	e00a      	b.n	80085d0 <debug_packet+0x68>
	}
	else if(pack->type == PACK_TYPE_NANK)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	78db      	ldrb	r3, [r3, #3]
 80085be:	2b03      	cmp	r3, #3
 80085c0:	d103      	bne.n	80085ca <debug_packet+0x62>
	{
		printf("packet type nank\n") ;
 80085c2:	481b      	ldr	r0, [pc, #108]	; (8008630 <debug_packet+0xc8>)
 80085c4:	f000 ffce 	bl	8009564 <puts>
 80085c8:	e002      	b.n	80085d0 <debug_packet+0x68>
	}
	else{
		printf("packet type not defined\n") ;
 80085ca:	481a      	ldr	r0, [pc, #104]	; (8008634 <debug_packet+0xcc>)
 80085cc:	f000 ffca 	bl	8009564 <puts>
	}
	
	
	printf("packet length :%d\n" , pack->payload_length );
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	791b      	ldrb	r3, [r3, #4]
 80085d4:	4619      	mov	r1, r3
 80085d6:	4818      	ldr	r0, [pc, #96]	; (8008638 <debug_packet+0xd0>)
 80085d8:	f000 ff2a 	bl	8009430 <iprintf>
	printf("payload :");
 80085dc:	4817      	ldr	r0, [pc, #92]	; (800863c <debug_packet+0xd4>)
 80085de:	f000 ff27 	bl	8009430 <iprintf>
	for(int i = 0 ; i<pack->payload_length ;i++)
 80085e2:	2300      	movs	r3, #0
 80085e4:	60fb      	str	r3, [r7, #12]
 80085e6:	e00a      	b.n	80085fe <debug_packet+0x96>
	{
		printf("%c" , pack->payload[i]);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	689a      	ldr	r2, [r3, #8]
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	4413      	add	r3, r2
 80085f0:	781b      	ldrb	r3, [r3, #0]
 80085f2:	4618      	mov	r0, r3
 80085f4:	f000 ff34 	bl	8009460 <putchar>
	for(int i = 0 ; i<pack->payload_length ;i++)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	3301      	adds	r3, #1
 80085fc:	60fb      	str	r3, [r7, #12]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	791b      	ldrb	r3, [r3, #4]
 8008602:	461a      	mov	r2, r3
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	4293      	cmp	r3, r2
 8008608:	dbee      	blt.n	80085e8 <debug_packet+0x80>
	}
	printf("\n");
 800860a:	200a      	movs	r0, #10
 800860c:	f000 ff28 	bl	8009460 <putchar>
	
}
 8008610:	bf00      	nop
 8008612:	3710      	adds	r7, #16
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}
 8008618:	0800be08 	.word	0x0800be08
 800861c:	0800be14 	.word	0x0800be14
 8008620:	0800be20 	.word	0x0800be20
 8008624:	0800be2c 	.word	0x0800be2c
 8008628:	0800be38 	.word	0x0800be38
 800862c:	0800be4c 	.word	0x0800be4c
 8008630:	0800be5c 	.word	0x0800be5c
 8008634:	0800be70 	.word	0x0800be70
 8008638:	0800be88 	.word	0x0800be88
 800863c:	0800be9c 	.word	0x0800be9c

08008640 <packet_serialize>:

int packet_serialize(packet_t * pack ,u8 * buffer ) 
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b086      	sub	sp, #24
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	6039      	str	r1, [r7, #0]
	/* buffer size = 1 byte src + 1 byte dest + 1 byte type + 
	1 byte payload_length + payload_length + 2 byte checksum*/
	int buffer_size  = 7 + pack->payload_length ;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	791b      	ldrb	r3, [r3, #4]
 800864e:	3307      	adds	r3, #7
 8008650:	617b      	str	r3, [r7, #20]
	
	//buffer = (u8*)malloc(sizeof(u8) * buffer_size) ;
	if( buffer != NULL)
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d04a      	beq.n	80086ee <packet_serialize+0xae>
	{
		u8 *pbuffer = buffer ;
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	613b      	str	r3, [r7, #16]
		*pbuffer = pack->dest ;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	785a      	ldrb	r2, [r3, #1]
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	701a      	strb	r2, [r3, #0]
		pbuffer++;
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	3301      	adds	r3, #1
 8008668:	613b      	str	r3, [r7, #16]
		*pbuffer = pack->src ;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	781a      	ldrb	r2, [r3, #0]
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	701a      	strb	r2, [r3, #0]
		pbuffer++;
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	3301      	adds	r3, #1
 8008676:	613b      	str	r3, [r7, #16]
		*pbuffer = pack->id ;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	789a      	ldrb	r2, [r3, #2]
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	701a      	strb	r2, [r3, #0]
		pbuffer++;
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	3301      	adds	r3, #1
 8008684:	613b      	str	r3, [r7, #16]
		*pbuffer = pack->type ;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	78da      	ldrb	r2, [r3, #3]
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	701a      	strb	r2, [r3, #0]
		pbuffer++;
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	3301      	adds	r3, #1
 8008692:	613b      	str	r3, [r7, #16]
		*pbuffer = pack->payload_length ;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	791a      	ldrb	r2, [r3, #4]
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	701a      	strb	r2, [r3, #0]
		pbuffer++;
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	3301      	adds	r3, #1
 80086a0:	613b      	str	r3, [r7, #16]
		memcpy(pbuffer , pack->payload , pack->payload_length );
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6899      	ldr	r1, [r3, #8]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	791b      	ldrb	r3, [r3, #4]
 80086aa:	461a      	mov	r2, r3
 80086ac:	6938      	ldr	r0, [r7, #16]
 80086ae:	f000 f903 	bl	80088b8 <memcpy>
		u16 checksum = check_sum(buffer , 5 + pack->payload_length );
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	791b      	ldrb	r3, [r3, #4]
 80086b6:	3305      	adds	r3, #5
 80086b8:	4619      	mov	r1, r3
 80086ba:	6838      	ldr	r0, [r7, #0]
 80086bc:	f000 f86c 	bl	8008798 <check_sum>
 80086c0:	4603      	mov	r3, r0
 80086c2:	81fb      	strh	r3, [r7, #14]
		pbuffer += pack->payload_length ;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	791b      	ldrb	r3, [r3, #4]
 80086c8:	461a      	mov	r2, r3
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	4413      	add	r3, r2
 80086ce:	613b      	str	r3, [r7, #16]
		*pbuffer = MSB16(checksum) ;
 80086d0:	89fb      	ldrh	r3, [r7, #14]
 80086d2:	0a1b      	lsrs	r3, r3, #8
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	b2da      	uxtb	r2, r3
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	701a      	strb	r2, [r3, #0]
		pbuffer++;
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	3301      	adds	r3, #1
 80086e0:	613b      	str	r3, [r7, #16]
		*pbuffer = LSB16(checksum) ;
 80086e2:	89fb      	ldrh	r3, [r7, #14]
 80086e4:	b2da      	uxtb	r2, r3
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	701a      	strb	r2, [r3, #0]
		return buffer_size ;
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	e000      	b.n	80086f0 <packet_serialize+0xb0>
	}
	else
	{
		return 0;
 80086ee:	2300      	movs	r3, #0
	}
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	3718      	adds	r7, #24
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}

080086f8 <packet_desirialize>:

int packet_desirialize(u8 * buffer,int buffer_len , packet_t * pack) 
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b086      	sub	sp, #24
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	60f8      	str	r0, [r7, #12]
 8008700:	60b9      	str	r1, [r7, #8]
 8008702:	607a      	str	r2, [r7, #4]
	u16 pack_checksum = (buffer[buffer_len -2] << 8)& 0xff00 ;
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	3b02      	subs	r3, #2
 8008708:	68fa      	ldr	r2, [r7, #12]
 800870a:	4413      	add	r3, r2
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	021b      	lsls	r3, r3, #8
 8008710:	82fb      	strh	r3, [r7, #22]
	pack_checksum += buffer[buffer_len -1] ;
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	3b01      	subs	r3, #1
 8008716:	68fa      	ldr	r2, [r7, #12]
 8008718:	4413      	add	r3, r2
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	b29a      	uxth	r2, r3
 800871e:	8afb      	ldrh	r3, [r7, #22]
 8008720:	4413      	add	r3, r2
 8008722:	82fb      	strh	r3, [r7, #22]
		
	u16 cal_checksum  = check_sum(buffer , buffer_len -2) ;
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	3b02      	subs	r3, #2
 8008728:	4619      	mov	r1, r3
 800872a:	68f8      	ldr	r0, [r7, #12]
 800872c:	f000 f834 	bl	8008798 <check_sum>
 8008730:	4603      	mov	r3, r0
 8008732:	82bb      	strh	r3, [r7, #20]
	
	/*printf("calc : %x %x , pack : %x %x\n" , MSB16(cal_checksum ),LSB16(cal_checksum ) 
	, buffer[buffer_len -2] ,buffer[buffer_len -1] ); 
	*/
	//printf("cal %x , pac %x\n" , cal_checksum , pack_checksum);
	if(cal_checksum != pack_checksum)
 8008734:	8aba      	ldrh	r2, [r7, #20]
 8008736:	8afb      	ldrh	r3, [r7, #22]
 8008738:	429a      	cmp	r2, r3
 800873a:	d002      	beq.n	8008742 <packet_desirialize+0x4a>
		return PACK_CHECKSUM_ERROR ;
 800873c:	f04f 33ff 	mov.w	r3, #4294967295
 8008740:	e026      	b.n	8008790 <packet_desirialize+0x98>
	
	pack->src  = buffer[1] ;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	785a      	ldrb	r2, [r3, #1]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	701a      	strb	r2, [r3, #0]
	pack->dest = buffer[0] ;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	781a      	ldrb	r2, [r3, #0]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	705a      	strb	r2, [r3, #1]
	pack->type = buffer[3] ;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	78da      	ldrb	r2, [r3, #3]
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	70da      	strb	r2, [r3, #3]
	pack->id   = buffer[2] ;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	789a      	ldrb	r2, [r3, #2]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	709a      	strb	r2, [r3, #2]
	pack->payload_length = buffer[4] ;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	791a      	ldrb	r2, [r3, #4]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	711a      	strb	r2, [r3, #4]
	pack->payload = (u8*) malloc(sizeof(u8) * pack->payload_length) ; 
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	791b      	ldrb	r3, [r3, #4]
 800876e:	4618      	mov	r0, r3
 8008770:	f000 f892 	bl	8008898 <malloc>
 8008774:	4603      	mov	r3, r0
 8008776:	461a      	mov	r2, r3
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	609a      	str	r2, [r3, #8]
	memcpy(pack->payload , &buffer[5] , pack->payload_length ) ;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6898      	ldr	r0, [r3, #8]
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	1d59      	adds	r1, r3, #5
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	791b      	ldrb	r3, [r3, #4]
 8008788:	461a      	mov	r2, r3
 800878a:	f000 f895 	bl	80088b8 <memcpy>
	
	return PACK_OK ;
 800878e:	2300      	movs	r3, #0
}
 8008790:	4618      	mov	r0, r3
 8008792:	3718      	adds	r7, #24
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}

08008798 <check_sum>:

unsigned short check_sum(u8 * buffer , int len)
{	
 8008798:	b480      	push	{r7}
 800879a:	b087      	sub	sp, #28
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
 80087a0:	6039      	str	r1, [r7, #0]
	int i = 0 ;
 80087a2:	2300      	movs	r3, #0
 80087a4:	617b      	str	r3, [r7, #20]
	
	int sum = 0;
 80087a6:	2300      	movs	r3, #0
 80087a8:	613b      	str	r3, [r7, #16]
	
	while(len>1)
 80087aa:	e017      	b.n	80087dc <check_sum+0x44>
	{
		sum += (buffer[i] << 8) & 0xff00 ;
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	4413      	add	r3, r2
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	021b      	lsls	r3, r3, #8
 80087b6:	b29b      	uxth	r3, r3
 80087b8:	693a      	ldr	r2, [r7, #16]
 80087ba:	4413      	add	r3, r2
 80087bc:	613b      	str	r3, [r7, #16]
		sum +=  buffer[i+1] ;
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	3301      	adds	r3, #1
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	4413      	add	r3, r2
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	461a      	mov	r2, r3
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	4413      	add	r3, r2
 80087ce:	613b      	str	r3, [r7, #16]
	
		len -= 2 ;
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	3b02      	subs	r3, #2
 80087d4:	603b      	str	r3, [r7, #0]
		i += 2;
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	3302      	adds	r3, #2
 80087da:	617b      	str	r3, [r7, #20]
	while(len>1)
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	2b01      	cmp	r3, #1
 80087e0:	dce4      	bgt.n	80087ac <check_sum+0x14>
	}
	
	if(len >0)
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	dd13      	ble.n	8008810 <check_sum+0x78>
	{
		sum += buffer[len -1 ] ;
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	3b01      	subs	r3, #1
 80087ec:	687a      	ldr	r2, [r7, #4]
 80087ee:	4413      	add	r3, r2
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	4413      	add	r3, r2
 80087f8:	613b      	str	r3, [r7, #16]
	}
	
	while(sum > 0xffff)
 80087fa:	e009      	b.n	8008810 <check_sum+0x78>
	{
		sum = sum & 0x0000ffff ;
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	b29b      	uxth	r3, r3
 8008800:	613b      	str	r3, [r7, #16]
		unsigned short carry = 0xffff&(sum >> 16 );
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	0c1b      	lsrs	r3, r3, #16
 8008806:	81fb      	strh	r3, [r7, #14]
		sum += carry ;
 8008808:	89fb      	ldrh	r3, [r7, #14]
 800880a:	693a      	ldr	r2, [r7, #16]
 800880c:	4413      	add	r3, r2
 800880e:	613b      	str	r3, [r7, #16]
	while(sum > 0xffff)
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008816:	daf1      	bge.n	80087fc <check_sum+0x64>
	}
	
	return (unsigned short)(0xffff - sum) ;
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	b29b      	uxth	r3, r3
 800881c:	43db      	mvns	r3, r3
 800881e:	b29b      	uxth	r3, r3
}
 8008820:	4618      	mov	r0, r3
 8008822:	371c      	adds	r7, #28
 8008824:	46bd      	mov	sp, r7
 8008826:	bc80      	pop	{r7}
 8008828:	4770      	bx	lr

0800882a <packet_get_size>:


int packet_get_size(packet_t * pack)
{
 800882a:	b480      	push	{r7}
 800882c:	b083      	sub	sp, #12
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
	return PACK_HEADER_LENGTH + pack->payload_length ;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	791b      	ldrb	r3, [r3, #4]
 8008836:	3307      	adds	r3, #7
}
 8008838:	4618      	mov	r0, r3
 800883a:	370c      	adds	r7, #12
 800883c:	46bd      	mov	sp, r7
 800883e:	bc80      	pop	{r7}
 8008840:	4770      	bx	lr
	...

08008844 <__errno>:
 8008844:	4b01      	ldr	r3, [pc, #4]	; (800884c <__errno+0x8>)
 8008846:	6818      	ldr	r0, [r3, #0]
 8008848:	4770      	bx	lr
 800884a:	bf00      	nop
 800884c:	2000000c 	.word	0x2000000c

08008850 <__libc_init_array>:
 8008850:	b570      	push	{r4, r5, r6, lr}
 8008852:	4d0d      	ldr	r5, [pc, #52]	; (8008888 <__libc_init_array+0x38>)
 8008854:	4c0d      	ldr	r4, [pc, #52]	; (800888c <__libc_init_array+0x3c>)
 8008856:	1b64      	subs	r4, r4, r5
 8008858:	10a4      	asrs	r4, r4, #2
 800885a:	2600      	movs	r6, #0
 800885c:	42a6      	cmp	r6, r4
 800885e:	d109      	bne.n	8008874 <__libc_init_array+0x24>
 8008860:	4d0b      	ldr	r5, [pc, #44]	; (8008890 <__libc_init_array+0x40>)
 8008862:	4c0c      	ldr	r4, [pc, #48]	; (8008894 <__libc_init_array+0x44>)
 8008864:	f003 f898 	bl	800b998 <_init>
 8008868:	1b64      	subs	r4, r4, r5
 800886a:	10a4      	asrs	r4, r4, #2
 800886c:	2600      	movs	r6, #0
 800886e:	42a6      	cmp	r6, r4
 8008870:	d105      	bne.n	800887e <__libc_init_array+0x2e>
 8008872:	bd70      	pop	{r4, r5, r6, pc}
 8008874:	f855 3b04 	ldr.w	r3, [r5], #4
 8008878:	4798      	blx	r3
 800887a:	3601      	adds	r6, #1
 800887c:	e7ee      	b.n	800885c <__libc_init_array+0xc>
 800887e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008882:	4798      	blx	r3
 8008884:	3601      	adds	r6, #1
 8008886:	e7f2      	b.n	800886e <__libc_init_array+0x1e>
 8008888:	0800cb2c 	.word	0x0800cb2c
 800888c:	0800cb2c 	.word	0x0800cb2c
 8008890:	0800cb2c 	.word	0x0800cb2c
 8008894:	0800cb30 	.word	0x0800cb30

08008898 <malloc>:
 8008898:	4b02      	ldr	r3, [pc, #8]	; (80088a4 <malloc+0xc>)
 800889a:	4601      	mov	r1, r0
 800889c:	6818      	ldr	r0, [r3, #0]
 800889e:	f000 b86f 	b.w	8008980 <_malloc_r>
 80088a2:	bf00      	nop
 80088a4:	2000000c 	.word	0x2000000c

080088a8 <free>:
 80088a8:	4b02      	ldr	r3, [pc, #8]	; (80088b4 <free+0xc>)
 80088aa:	4601      	mov	r1, r0
 80088ac:	6818      	ldr	r0, [r3, #0]
 80088ae:	f000 b819 	b.w	80088e4 <_free_r>
 80088b2:	bf00      	nop
 80088b4:	2000000c 	.word	0x2000000c

080088b8 <memcpy>:
 80088b8:	440a      	add	r2, r1
 80088ba:	4291      	cmp	r1, r2
 80088bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80088c0:	d100      	bne.n	80088c4 <memcpy+0xc>
 80088c2:	4770      	bx	lr
 80088c4:	b510      	push	{r4, lr}
 80088c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088ce:	4291      	cmp	r1, r2
 80088d0:	d1f9      	bne.n	80088c6 <memcpy+0xe>
 80088d2:	bd10      	pop	{r4, pc}

080088d4 <memset>:
 80088d4:	4402      	add	r2, r0
 80088d6:	4603      	mov	r3, r0
 80088d8:	4293      	cmp	r3, r2
 80088da:	d100      	bne.n	80088de <memset+0xa>
 80088dc:	4770      	bx	lr
 80088de:	f803 1b01 	strb.w	r1, [r3], #1
 80088e2:	e7f9      	b.n	80088d8 <memset+0x4>

080088e4 <_free_r>:
 80088e4:	b538      	push	{r3, r4, r5, lr}
 80088e6:	4605      	mov	r5, r0
 80088e8:	2900      	cmp	r1, #0
 80088ea:	d045      	beq.n	8008978 <_free_r+0x94>
 80088ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088f0:	1f0c      	subs	r4, r1, #4
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	bfb8      	it	lt
 80088f6:	18e4      	addlt	r4, r4, r3
 80088f8:	f002 f9f4 	bl	800ace4 <__malloc_lock>
 80088fc:	4a1f      	ldr	r2, [pc, #124]	; (800897c <_free_r+0x98>)
 80088fe:	6813      	ldr	r3, [r2, #0]
 8008900:	4610      	mov	r0, r2
 8008902:	b933      	cbnz	r3, 8008912 <_free_r+0x2e>
 8008904:	6063      	str	r3, [r4, #4]
 8008906:	6014      	str	r4, [r2, #0]
 8008908:	4628      	mov	r0, r5
 800890a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800890e:	f002 b9ef 	b.w	800acf0 <__malloc_unlock>
 8008912:	42a3      	cmp	r3, r4
 8008914:	d90b      	bls.n	800892e <_free_r+0x4a>
 8008916:	6821      	ldr	r1, [r4, #0]
 8008918:	1862      	adds	r2, r4, r1
 800891a:	4293      	cmp	r3, r2
 800891c:	bf04      	itt	eq
 800891e:	681a      	ldreq	r2, [r3, #0]
 8008920:	685b      	ldreq	r3, [r3, #4]
 8008922:	6063      	str	r3, [r4, #4]
 8008924:	bf04      	itt	eq
 8008926:	1852      	addeq	r2, r2, r1
 8008928:	6022      	streq	r2, [r4, #0]
 800892a:	6004      	str	r4, [r0, #0]
 800892c:	e7ec      	b.n	8008908 <_free_r+0x24>
 800892e:	461a      	mov	r2, r3
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	b10b      	cbz	r3, 8008938 <_free_r+0x54>
 8008934:	42a3      	cmp	r3, r4
 8008936:	d9fa      	bls.n	800892e <_free_r+0x4a>
 8008938:	6811      	ldr	r1, [r2, #0]
 800893a:	1850      	adds	r0, r2, r1
 800893c:	42a0      	cmp	r0, r4
 800893e:	d10b      	bne.n	8008958 <_free_r+0x74>
 8008940:	6820      	ldr	r0, [r4, #0]
 8008942:	4401      	add	r1, r0
 8008944:	1850      	adds	r0, r2, r1
 8008946:	4283      	cmp	r3, r0
 8008948:	6011      	str	r1, [r2, #0]
 800894a:	d1dd      	bne.n	8008908 <_free_r+0x24>
 800894c:	6818      	ldr	r0, [r3, #0]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	6053      	str	r3, [r2, #4]
 8008952:	4401      	add	r1, r0
 8008954:	6011      	str	r1, [r2, #0]
 8008956:	e7d7      	b.n	8008908 <_free_r+0x24>
 8008958:	d902      	bls.n	8008960 <_free_r+0x7c>
 800895a:	230c      	movs	r3, #12
 800895c:	602b      	str	r3, [r5, #0]
 800895e:	e7d3      	b.n	8008908 <_free_r+0x24>
 8008960:	6820      	ldr	r0, [r4, #0]
 8008962:	1821      	adds	r1, r4, r0
 8008964:	428b      	cmp	r3, r1
 8008966:	bf04      	itt	eq
 8008968:	6819      	ldreq	r1, [r3, #0]
 800896a:	685b      	ldreq	r3, [r3, #4]
 800896c:	6063      	str	r3, [r4, #4]
 800896e:	bf04      	itt	eq
 8008970:	1809      	addeq	r1, r1, r0
 8008972:	6021      	streq	r1, [r4, #0]
 8008974:	6054      	str	r4, [r2, #4]
 8008976:	e7c7      	b.n	8008908 <_free_r+0x24>
 8008978:	bd38      	pop	{r3, r4, r5, pc}
 800897a:	bf00      	nop
 800897c:	20000558 	.word	0x20000558

08008980 <_malloc_r>:
 8008980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008982:	1ccd      	adds	r5, r1, #3
 8008984:	f025 0503 	bic.w	r5, r5, #3
 8008988:	3508      	adds	r5, #8
 800898a:	2d0c      	cmp	r5, #12
 800898c:	bf38      	it	cc
 800898e:	250c      	movcc	r5, #12
 8008990:	2d00      	cmp	r5, #0
 8008992:	4606      	mov	r6, r0
 8008994:	db01      	blt.n	800899a <_malloc_r+0x1a>
 8008996:	42a9      	cmp	r1, r5
 8008998:	d903      	bls.n	80089a2 <_malloc_r+0x22>
 800899a:	230c      	movs	r3, #12
 800899c:	6033      	str	r3, [r6, #0]
 800899e:	2000      	movs	r0, #0
 80089a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089a2:	f002 f99f 	bl	800ace4 <__malloc_lock>
 80089a6:	4921      	ldr	r1, [pc, #132]	; (8008a2c <_malloc_r+0xac>)
 80089a8:	680a      	ldr	r2, [r1, #0]
 80089aa:	4614      	mov	r4, r2
 80089ac:	b99c      	cbnz	r4, 80089d6 <_malloc_r+0x56>
 80089ae:	4f20      	ldr	r7, [pc, #128]	; (8008a30 <_malloc_r+0xb0>)
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	b923      	cbnz	r3, 80089be <_malloc_r+0x3e>
 80089b4:	4621      	mov	r1, r4
 80089b6:	4630      	mov	r0, r6
 80089b8:	f000 fddc 	bl	8009574 <_sbrk_r>
 80089bc:	6038      	str	r0, [r7, #0]
 80089be:	4629      	mov	r1, r5
 80089c0:	4630      	mov	r0, r6
 80089c2:	f000 fdd7 	bl	8009574 <_sbrk_r>
 80089c6:	1c43      	adds	r3, r0, #1
 80089c8:	d123      	bne.n	8008a12 <_malloc_r+0x92>
 80089ca:	230c      	movs	r3, #12
 80089cc:	6033      	str	r3, [r6, #0]
 80089ce:	4630      	mov	r0, r6
 80089d0:	f002 f98e 	bl	800acf0 <__malloc_unlock>
 80089d4:	e7e3      	b.n	800899e <_malloc_r+0x1e>
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	1b5b      	subs	r3, r3, r5
 80089da:	d417      	bmi.n	8008a0c <_malloc_r+0x8c>
 80089dc:	2b0b      	cmp	r3, #11
 80089de:	d903      	bls.n	80089e8 <_malloc_r+0x68>
 80089e0:	6023      	str	r3, [r4, #0]
 80089e2:	441c      	add	r4, r3
 80089e4:	6025      	str	r5, [r4, #0]
 80089e6:	e004      	b.n	80089f2 <_malloc_r+0x72>
 80089e8:	6863      	ldr	r3, [r4, #4]
 80089ea:	42a2      	cmp	r2, r4
 80089ec:	bf0c      	ite	eq
 80089ee:	600b      	streq	r3, [r1, #0]
 80089f0:	6053      	strne	r3, [r2, #4]
 80089f2:	4630      	mov	r0, r6
 80089f4:	f002 f97c 	bl	800acf0 <__malloc_unlock>
 80089f8:	f104 000b 	add.w	r0, r4, #11
 80089fc:	1d23      	adds	r3, r4, #4
 80089fe:	f020 0007 	bic.w	r0, r0, #7
 8008a02:	1ac2      	subs	r2, r0, r3
 8008a04:	d0cc      	beq.n	80089a0 <_malloc_r+0x20>
 8008a06:	1a1b      	subs	r3, r3, r0
 8008a08:	50a3      	str	r3, [r4, r2]
 8008a0a:	e7c9      	b.n	80089a0 <_malloc_r+0x20>
 8008a0c:	4622      	mov	r2, r4
 8008a0e:	6864      	ldr	r4, [r4, #4]
 8008a10:	e7cc      	b.n	80089ac <_malloc_r+0x2c>
 8008a12:	1cc4      	adds	r4, r0, #3
 8008a14:	f024 0403 	bic.w	r4, r4, #3
 8008a18:	42a0      	cmp	r0, r4
 8008a1a:	d0e3      	beq.n	80089e4 <_malloc_r+0x64>
 8008a1c:	1a21      	subs	r1, r4, r0
 8008a1e:	4630      	mov	r0, r6
 8008a20:	f000 fda8 	bl	8009574 <_sbrk_r>
 8008a24:	3001      	adds	r0, #1
 8008a26:	d1dd      	bne.n	80089e4 <_malloc_r+0x64>
 8008a28:	e7cf      	b.n	80089ca <_malloc_r+0x4a>
 8008a2a:	bf00      	nop
 8008a2c:	20000558 	.word	0x20000558
 8008a30:	2000055c 	.word	0x2000055c

08008a34 <__cvt>:
 8008a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a38:	b088      	sub	sp, #32
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	461f      	mov	r7, r3
 8008a3e:	4614      	mov	r4, r2
 8008a40:	bfb8      	it	lt
 8008a42:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8008a46:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a48:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008a4a:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8008a4e:	bfb6      	itet	lt
 8008a50:	461f      	movlt	r7, r3
 8008a52:	2300      	movge	r3, #0
 8008a54:	232d      	movlt	r3, #45	; 0x2d
 8008a56:	7013      	strb	r3, [r2, #0]
 8008a58:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a5a:	f023 0820 	bic.w	r8, r3, #32
 8008a5e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008a62:	d005      	beq.n	8008a70 <__cvt+0x3c>
 8008a64:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008a68:	d100      	bne.n	8008a6c <__cvt+0x38>
 8008a6a:	3501      	adds	r5, #1
 8008a6c:	2302      	movs	r3, #2
 8008a6e:	e000      	b.n	8008a72 <__cvt+0x3e>
 8008a70:	2303      	movs	r3, #3
 8008a72:	aa07      	add	r2, sp, #28
 8008a74:	9204      	str	r2, [sp, #16]
 8008a76:	aa06      	add	r2, sp, #24
 8008a78:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008a7c:	e9cd 3500 	strd	r3, r5, [sp]
 8008a80:	4622      	mov	r2, r4
 8008a82:	463b      	mov	r3, r7
 8008a84:	f001 f8cc 	bl	8009c20 <_dtoa_r>
 8008a88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008a8c:	4606      	mov	r6, r0
 8008a8e:	d102      	bne.n	8008a96 <__cvt+0x62>
 8008a90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a92:	07db      	lsls	r3, r3, #31
 8008a94:	d522      	bpl.n	8008adc <__cvt+0xa8>
 8008a96:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008a9a:	eb06 0905 	add.w	r9, r6, r5
 8008a9e:	d110      	bne.n	8008ac2 <__cvt+0x8e>
 8008aa0:	7833      	ldrb	r3, [r6, #0]
 8008aa2:	2b30      	cmp	r3, #48	; 0x30
 8008aa4:	d10a      	bne.n	8008abc <__cvt+0x88>
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	4620      	mov	r0, r4
 8008aac:	4639      	mov	r1, r7
 8008aae:	f7f7 fff3 	bl	8000a98 <__aeabi_dcmpeq>
 8008ab2:	b918      	cbnz	r0, 8008abc <__cvt+0x88>
 8008ab4:	f1c5 0501 	rsb	r5, r5, #1
 8008ab8:	f8ca 5000 	str.w	r5, [sl]
 8008abc:	f8da 3000 	ldr.w	r3, [sl]
 8008ac0:	4499      	add	r9, r3
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	4639      	mov	r1, r7
 8008aca:	f7f7 ffe5 	bl	8000a98 <__aeabi_dcmpeq>
 8008ace:	b108      	cbz	r0, 8008ad4 <__cvt+0xa0>
 8008ad0:	f8cd 901c 	str.w	r9, [sp, #28]
 8008ad4:	2230      	movs	r2, #48	; 0x30
 8008ad6:	9b07      	ldr	r3, [sp, #28]
 8008ad8:	454b      	cmp	r3, r9
 8008ada:	d307      	bcc.n	8008aec <__cvt+0xb8>
 8008adc:	9b07      	ldr	r3, [sp, #28]
 8008ade:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008ae0:	1b9b      	subs	r3, r3, r6
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	6013      	str	r3, [r2, #0]
 8008ae6:	b008      	add	sp, #32
 8008ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aec:	1c59      	adds	r1, r3, #1
 8008aee:	9107      	str	r1, [sp, #28]
 8008af0:	701a      	strb	r2, [r3, #0]
 8008af2:	e7f0      	b.n	8008ad6 <__cvt+0xa2>

08008af4 <__exponent>:
 8008af4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008af6:	4603      	mov	r3, r0
 8008af8:	2900      	cmp	r1, #0
 8008afa:	bfb8      	it	lt
 8008afc:	4249      	neglt	r1, r1
 8008afe:	f803 2b02 	strb.w	r2, [r3], #2
 8008b02:	bfb4      	ite	lt
 8008b04:	222d      	movlt	r2, #45	; 0x2d
 8008b06:	222b      	movge	r2, #43	; 0x2b
 8008b08:	2909      	cmp	r1, #9
 8008b0a:	7042      	strb	r2, [r0, #1]
 8008b0c:	dd2a      	ble.n	8008b64 <__exponent+0x70>
 8008b0e:	f10d 0407 	add.w	r4, sp, #7
 8008b12:	46a4      	mov	ip, r4
 8008b14:	270a      	movs	r7, #10
 8008b16:	46a6      	mov	lr, r4
 8008b18:	460a      	mov	r2, r1
 8008b1a:	fb91 f6f7 	sdiv	r6, r1, r7
 8008b1e:	fb07 1516 	mls	r5, r7, r6, r1
 8008b22:	3530      	adds	r5, #48	; 0x30
 8008b24:	2a63      	cmp	r2, #99	; 0x63
 8008b26:	f104 34ff 	add.w	r4, r4, #4294967295
 8008b2a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008b2e:	4631      	mov	r1, r6
 8008b30:	dcf1      	bgt.n	8008b16 <__exponent+0x22>
 8008b32:	3130      	adds	r1, #48	; 0x30
 8008b34:	f1ae 0502 	sub.w	r5, lr, #2
 8008b38:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008b3c:	1c44      	adds	r4, r0, #1
 8008b3e:	4629      	mov	r1, r5
 8008b40:	4561      	cmp	r1, ip
 8008b42:	d30a      	bcc.n	8008b5a <__exponent+0x66>
 8008b44:	f10d 0209 	add.w	r2, sp, #9
 8008b48:	eba2 020e 	sub.w	r2, r2, lr
 8008b4c:	4565      	cmp	r5, ip
 8008b4e:	bf88      	it	hi
 8008b50:	2200      	movhi	r2, #0
 8008b52:	4413      	add	r3, r2
 8008b54:	1a18      	subs	r0, r3, r0
 8008b56:	b003      	add	sp, #12
 8008b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b5e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008b62:	e7ed      	b.n	8008b40 <__exponent+0x4c>
 8008b64:	2330      	movs	r3, #48	; 0x30
 8008b66:	3130      	adds	r1, #48	; 0x30
 8008b68:	7083      	strb	r3, [r0, #2]
 8008b6a:	70c1      	strb	r1, [r0, #3]
 8008b6c:	1d03      	adds	r3, r0, #4
 8008b6e:	e7f1      	b.n	8008b54 <__exponent+0x60>

08008b70 <_printf_float>:
 8008b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b74:	b091      	sub	sp, #68	; 0x44
 8008b76:	460c      	mov	r4, r1
 8008b78:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008b7c:	4616      	mov	r6, r2
 8008b7e:	461f      	mov	r7, r3
 8008b80:	4605      	mov	r5, r0
 8008b82:	f002 f831 	bl	800abe8 <_localeconv_r>
 8008b86:	6803      	ldr	r3, [r0, #0]
 8008b88:	9309      	str	r3, [sp, #36]	; 0x24
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f7f7 fb02 	bl	8000194 <strlen>
 8008b90:	2300      	movs	r3, #0
 8008b92:	930e      	str	r3, [sp, #56]	; 0x38
 8008b94:	f8d8 3000 	ldr.w	r3, [r8]
 8008b98:	900a      	str	r0, [sp, #40]	; 0x28
 8008b9a:	3307      	adds	r3, #7
 8008b9c:	f023 0307 	bic.w	r3, r3, #7
 8008ba0:	f103 0208 	add.w	r2, r3, #8
 8008ba4:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008ba8:	f8d4 b000 	ldr.w	fp, [r4]
 8008bac:	f8c8 2000 	str.w	r2, [r8]
 8008bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008bb8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8008bbc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8008bc0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bc4:	4b9c      	ldr	r3, [pc, #624]	; (8008e38 <_printf_float+0x2c8>)
 8008bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bca:	4640      	mov	r0, r8
 8008bcc:	f7f7 ff96 	bl	8000afc <__aeabi_dcmpun>
 8008bd0:	bb70      	cbnz	r0, 8008c30 <_printf_float+0xc0>
 8008bd2:	4b99      	ldr	r3, [pc, #612]	; (8008e38 <_printf_float+0x2c8>)
 8008bd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bda:	4640      	mov	r0, r8
 8008bdc:	f7f7 ff70 	bl	8000ac0 <__aeabi_dcmple>
 8008be0:	bb30      	cbnz	r0, 8008c30 <_printf_float+0xc0>
 8008be2:	2200      	movs	r2, #0
 8008be4:	2300      	movs	r3, #0
 8008be6:	4640      	mov	r0, r8
 8008be8:	4651      	mov	r1, sl
 8008bea:	f7f7 ff5f 	bl	8000aac <__aeabi_dcmplt>
 8008bee:	b110      	cbz	r0, 8008bf6 <_printf_float+0x86>
 8008bf0:	232d      	movs	r3, #45	; 0x2d
 8008bf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bf6:	4b91      	ldr	r3, [pc, #580]	; (8008e3c <_printf_float+0x2cc>)
 8008bf8:	4891      	ldr	r0, [pc, #580]	; (8008e40 <_printf_float+0x2d0>)
 8008bfa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008bfe:	bf94      	ite	ls
 8008c00:	4698      	movls	r8, r3
 8008c02:	4680      	movhi	r8, r0
 8008c04:	2303      	movs	r3, #3
 8008c06:	6123      	str	r3, [r4, #16]
 8008c08:	f02b 0304 	bic.w	r3, fp, #4
 8008c0c:	6023      	str	r3, [r4, #0]
 8008c0e:	f04f 0a00 	mov.w	sl, #0
 8008c12:	9700      	str	r7, [sp, #0]
 8008c14:	4633      	mov	r3, r6
 8008c16:	aa0f      	add	r2, sp, #60	; 0x3c
 8008c18:	4621      	mov	r1, r4
 8008c1a:	4628      	mov	r0, r5
 8008c1c:	f000 f9d2 	bl	8008fc4 <_printf_common>
 8008c20:	3001      	adds	r0, #1
 8008c22:	f040 808f 	bne.w	8008d44 <_printf_float+0x1d4>
 8008c26:	f04f 30ff 	mov.w	r0, #4294967295
 8008c2a:	b011      	add	sp, #68	; 0x44
 8008c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c30:	4642      	mov	r2, r8
 8008c32:	4653      	mov	r3, sl
 8008c34:	4640      	mov	r0, r8
 8008c36:	4651      	mov	r1, sl
 8008c38:	f7f7 ff60 	bl	8000afc <__aeabi_dcmpun>
 8008c3c:	b140      	cbz	r0, 8008c50 <_printf_float+0xe0>
 8008c3e:	f1ba 0f00 	cmp.w	sl, #0
 8008c42:	bfbc      	itt	lt
 8008c44:	232d      	movlt	r3, #45	; 0x2d
 8008c46:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008c4a:	487e      	ldr	r0, [pc, #504]	; (8008e44 <_printf_float+0x2d4>)
 8008c4c:	4b7e      	ldr	r3, [pc, #504]	; (8008e48 <_printf_float+0x2d8>)
 8008c4e:	e7d4      	b.n	8008bfa <_printf_float+0x8a>
 8008c50:	6863      	ldr	r3, [r4, #4]
 8008c52:	1c5a      	adds	r2, r3, #1
 8008c54:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008c58:	d142      	bne.n	8008ce0 <_printf_float+0x170>
 8008c5a:	2306      	movs	r3, #6
 8008c5c:	6063      	str	r3, [r4, #4]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	9206      	str	r2, [sp, #24]
 8008c62:	aa0e      	add	r2, sp, #56	; 0x38
 8008c64:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8008c68:	aa0d      	add	r2, sp, #52	; 0x34
 8008c6a:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8008c6e:	9203      	str	r2, [sp, #12]
 8008c70:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8008c74:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008c78:	6023      	str	r3, [r4, #0]
 8008c7a:	6863      	ldr	r3, [r4, #4]
 8008c7c:	9300      	str	r3, [sp, #0]
 8008c7e:	4642      	mov	r2, r8
 8008c80:	4653      	mov	r3, sl
 8008c82:	4628      	mov	r0, r5
 8008c84:	910b      	str	r1, [sp, #44]	; 0x2c
 8008c86:	f7ff fed5 	bl	8008a34 <__cvt>
 8008c8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c8c:	2947      	cmp	r1, #71	; 0x47
 8008c8e:	4680      	mov	r8, r0
 8008c90:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008c92:	d108      	bne.n	8008ca6 <_printf_float+0x136>
 8008c94:	1cc8      	adds	r0, r1, #3
 8008c96:	db02      	blt.n	8008c9e <_printf_float+0x12e>
 8008c98:	6863      	ldr	r3, [r4, #4]
 8008c9a:	4299      	cmp	r1, r3
 8008c9c:	dd40      	ble.n	8008d20 <_printf_float+0x1b0>
 8008c9e:	f1a9 0902 	sub.w	r9, r9, #2
 8008ca2:	fa5f f989 	uxtb.w	r9, r9
 8008ca6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008caa:	d81f      	bhi.n	8008cec <_printf_float+0x17c>
 8008cac:	3901      	subs	r1, #1
 8008cae:	464a      	mov	r2, r9
 8008cb0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008cb4:	910d      	str	r1, [sp, #52]	; 0x34
 8008cb6:	f7ff ff1d 	bl	8008af4 <__exponent>
 8008cba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cbc:	1813      	adds	r3, r2, r0
 8008cbe:	2a01      	cmp	r2, #1
 8008cc0:	4682      	mov	sl, r0
 8008cc2:	6123      	str	r3, [r4, #16]
 8008cc4:	dc02      	bgt.n	8008ccc <_printf_float+0x15c>
 8008cc6:	6822      	ldr	r2, [r4, #0]
 8008cc8:	07d2      	lsls	r2, r2, #31
 8008cca:	d501      	bpl.n	8008cd0 <_printf_float+0x160>
 8008ccc:	3301      	adds	r3, #1
 8008cce:	6123      	str	r3, [r4, #16]
 8008cd0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d09c      	beq.n	8008c12 <_printf_float+0xa2>
 8008cd8:	232d      	movs	r3, #45	; 0x2d
 8008cda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cde:	e798      	b.n	8008c12 <_printf_float+0xa2>
 8008ce0:	2947      	cmp	r1, #71	; 0x47
 8008ce2:	d1bc      	bne.n	8008c5e <_printf_float+0xee>
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d1ba      	bne.n	8008c5e <_printf_float+0xee>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e7b7      	b.n	8008c5c <_printf_float+0xec>
 8008cec:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008cf0:	d118      	bne.n	8008d24 <_printf_float+0x1b4>
 8008cf2:	2900      	cmp	r1, #0
 8008cf4:	6863      	ldr	r3, [r4, #4]
 8008cf6:	dd0b      	ble.n	8008d10 <_printf_float+0x1a0>
 8008cf8:	6121      	str	r1, [r4, #16]
 8008cfa:	b913      	cbnz	r3, 8008d02 <_printf_float+0x192>
 8008cfc:	6822      	ldr	r2, [r4, #0]
 8008cfe:	07d0      	lsls	r0, r2, #31
 8008d00:	d502      	bpl.n	8008d08 <_printf_float+0x198>
 8008d02:	3301      	adds	r3, #1
 8008d04:	440b      	add	r3, r1
 8008d06:	6123      	str	r3, [r4, #16]
 8008d08:	65a1      	str	r1, [r4, #88]	; 0x58
 8008d0a:	f04f 0a00 	mov.w	sl, #0
 8008d0e:	e7df      	b.n	8008cd0 <_printf_float+0x160>
 8008d10:	b913      	cbnz	r3, 8008d18 <_printf_float+0x1a8>
 8008d12:	6822      	ldr	r2, [r4, #0]
 8008d14:	07d2      	lsls	r2, r2, #31
 8008d16:	d501      	bpl.n	8008d1c <_printf_float+0x1ac>
 8008d18:	3302      	adds	r3, #2
 8008d1a:	e7f4      	b.n	8008d06 <_printf_float+0x196>
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	e7f2      	b.n	8008d06 <_printf_float+0x196>
 8008d20:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008d24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d26:	4299      	cmp	r1, r3
 8008d28:	db05      	blt.n	8008d36 <_printf_float+0x1c6>
 8008d2a:	6823      	ldr	r3, [r4, #0]
 8008d2c:	6121      	str	r1, [r4, #16]
 8008d2e:	07d8      	lsls	r0, r3, #31
 8008d30:	d5ea      	bpl.n	8008d08 <_printf_float+0x198>
 8008d32:	1c4b      	adds	r3, r1, #1
 8008d34:	e7e7      	b.n	8008d06 <_printf_float+0x196>
 8008d36:	2900      	cmp	r1, #0
 8008d38:	bfd4      	ite	le
 8008d3a:	f1c1 0202 	rsble	r2, r1, #2
 8008d3e:	2201      	movgt	r2, #1
 8008d40:	4413      	add	r3, r2
 8008d42:	e7e0      	b.n	8008d06 <_printf_float+0x196>
 8008d44:	6823      	ldr	r3, [r4, #0]
 8008d46:	055a      	lsls	r2, r3, #21
 8008d48:	d407      	bmi.n	8008d5a <_printf_float+0x1ea>
 8008d4a:	6923      	ldr	r3, [r4, #16]
 8008d4c:	4642      	mov	r2, r8
 8008d4e:	4631      	mov	r1, r6
 8008d50:	4628      	mov	r0, r5
 8008d52:	47b8      	blx	r7
 8008d54:	3001      	adds	r0, #1
 8008d56:	d12b      	bne.n	8008db0 <_printf_float+0x240>
 8008d58:	e765      	b.n	8008c26 <_printf_float+0xb6>
 8008d5a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008d5e:	f240 80dc 	bls.w	8008f1a <_printf_float+0x3aa>
 8008d62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008d66:	2200      	movs	r2, #0
 8008d68:	2300      	movs	r3, #0
 8008d6a:	f7f7 fe95 	bl	8000a98 <__aeabi_dcmpeq>
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	d033      	beq.n	8008dda <_printf_float+0x26a>
 8008d72:	4a36      	ldr	r2, [pc, #216]	; (8008e4c <_printf_float+0x2dc>)
 8008d74:	2301      	movs	r3, #1
 8008d76:	4631      	mov	r1, r6
 8008d78:	4628      	mov	r0, r5
 8008d7a:	47b8      	blx	r7
 8008d7c:	3001      	adds	r0, #1
 8008d7e:	f43f af52 	beq.w	8008c26 <_printf_float+0xb6>
 8008d82:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008d86:	429a      	cmp	r2, r3
 8008d88:	db02      	blt.n	8008d90 <_printf_float+0x220>
 8008d8a:	6823      	ldr	r3, [r4, #0]
 8008d8c:	07d8      	lsls	r0, r3, #31
 8008d8e:	d50f      	bpl.n	8008db0 <_printf_float+0x240>
 8008d90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d94:	4631      	mov	r1, r6
 8008d96:	4628      	mov	r0, r5
 8008d98:	47b8      	blx	r7
 8008d9a:	3001      	adds	r0, #1
 8008d9c:	f43f af43 	beq.w	8008c26 <_printf_float+0xb6>
 8008da0:	f04f 0800 	mov.w	r8, #0
 8008da4:	f104 091a 	add.w	r9, r4, #26
 8008da8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008daa:	3b01      	subs	r3, #1
 8008dac:	4543      	cmp	r3, r8
 8008dae:	dc09      	bgt.n	8008dc4 <_printf_float+0x254>
 8008db0:	6823      	ldr	r3, [r4, #0]
 8008db2:	079b      	lsls	r3, r3, #30
 8008db4:	f100 8101 	bmi.w	8008fba <_printf_float+0x44a>
 8008db8:	68e0      	ldr	r0, [r4, #12]
 8008dba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008dbc:	4298      	cmp	r0, r3
 8008dbe:	bfb8      	it	lt
 8008dc0:	4618      	movlt	r0, r3
 8008dc2:	e732      	b.n	8008c2a <_printf_float+0xba>
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	464a      	mov	r2, r9
 8008dc8:	4631      	mov	r1, r6
 8008dca:	4628      	mov	r0, r5
 8008dcc:	47b8      	blx	r7
 8008dce:	3001      	adds	r0, #1
 8008dd0:	f43f af29 	beq.w	8008c26 <_printf_float+0xb6>
 8008dd4:	f108 0801 	add.w	r8, r8, #1
 8008dd8:	e7e6      	b.n	8008da8 <_printf_float+0x238>
 8008dda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	dc37      	bgt.n	8008e50 <_printf_float+0x2e0>
 8008de0:	4a1a      	ldr	r2, [pc, #104]	; (8008e4c <_printf_float+0x2dc>)
 8008de2:	2301      	movs	r3, #1
 8008de4:	4631      	mov	r1, r6
 8008de6:	4628      	mov	r0, r5
 8008de8:	47b8      	blx	r7
 8008dea:	3001      	adds	r0, #1
 8008dec:	f43f af1b 	beq.w	8008c26 <_printf_float+0xb6>
 8008df0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008df4:	4313      	orrs	r3, r2
 8008df6:	d102      	bne.n	8008dfe <_printf_float+0x28e>
 8008df8:	6823      	ldr	r3, [r4, #0]
 8008dfa:	07d9      	lsls	r1, r3, #31
 8008dfc:	d5d8      	bpl.n	8008db0 <_printf_float+0x240>
 8008dfe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e02:	4631      	mov	r1, r6
 8008e04:	4628      	mov	r0, r5
 8008e06:	47b8      	blx	r7
 8008e08:	3001      	adds	r0, #1
 8008e0a:	f43f af0c 	beq.w	8008c26 <_printf_float+0xb6>
 8008e0e:	f04f 0900 	mov.w	r9, #0
 8008e12:	f104 0a1a 	add.w	sl, r4, #26
 8008e16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e18:	425b      	negs	r3, r3
 8008e1a:	454b      	cmp	r3, r9
 8008e1c:	dc01      	bgt.n	8008e22 <_printf_float+0x2b2>
 8008e1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e20:	e794      	b.n	8008d4c <_printf_float+0x1dc>
 8008e22:	2301      	movs	r3, #1
 8008e24:	4652      	mov	r2, sl
 8008e26:	4631      	mov	r1, r6
 8008e28:	4628      	mov	r0, r5
 8008e2a:	47b8      	blx	r7
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	f43f aefa 	beq.w	8008c26 <_printf_float+0xb6>
 8008e32:	f109 0901 	add.w	r9, r9, #1
 8008e36:	e7ee      	b.n	8008e16 <_printf_float+0x2a6>
 8008e38:	7fefffff 	.word	0x7fefffff
 8008e3c:	0800c0ac 	.word	0x0800c0ac
 8008e40:	0800c0b0 	.word	0x0800c0b0
 8008e44:	0800c0b8 	.word	0x0800c0b8
 8008e48:	0800c0b4 	.word	0x0800c0b4
 8008e4c:	0800c0bc 	.word	0x0800c0bc
 8008e50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e52:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008e54:	429a      	cmp	r2, r3
 8008e56:	bfa8      	it	ge
 8008e58:	461a      	movge	r2, r3
 8008e5a:	2a00      	cmp	r2, #0
 8008e5c:	4691      	mov	r9, r2
 8008e5e:	dc37      	bgt.n	8008ed0 <_printf_float+0x360>
 8008e60:	f04f 0b00 	mov.w	fp, #0
 8008e64:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e68:	f104 021a 	add.w	r2, r4, #26
 8008e6c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008e70:	ebaa 0309 	sub.w	r3, sl, r9
 8008e74:	455b      	cmp	r3, fp
 8008e76:	dc33      	bgt.n	8008ee0 <_printf_float+0x370>
 8008e78:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	db3b      	blt.n	8008ef8 <_printf_float+0x388>
 8008e80:	6823      	ldr	r3, [r4, #0]
 8008e82:	07da      	lsls	r2, r3, #31
 8008e84:	d438      	bmi.n	8008ef8 <_printf_float+0x388>
 8008e86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e88:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008e8a:	eba2 030a 	sub.w	r3, r2, sl
 8008e8e:	eba2 0901 	sub.w	r9, r2, r1
 8008e92:	4599      	cmp	r9, r3
 8008e94:	bfa8      	it	ge
 8008e96:	4699      	movge	r9, r3
 8008e98:	f1b9 0f00 	cmp.w	r9, #0
 8008e9c:	dc34      	bgt.n	8008f08 <_printf_float+0x398>
 8008e9e:	f04f 0800 	mov.w	r8, #0
 8008ea2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ea6:	f104 0a1a 	add.w	sl, r4, #26
 8008eaa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008eae:	1a9b      	subs	r3, r3, r2
 8008eb0:	eba3 0309 	sub.w	r3, r3, r9
 8008eb4:	4543      	cmp	r3, r8
 8008eb6:	f77f af7b 	ble.w	8008db0 <_printf_float+0x240>
 8008eba:	2301      	movs	r3, #1
 8008ebc:	4652      	mov	r2, sl
 8008ebe:	4631      	mov	r1, r6
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	47b8      	blx	r7
 8008ec4:	3001      	adds	r0, #1
 8008ec6:	f43f aeae 	beq.w	8008c26 <_printf_float+0xb6>
 8008eca:	f108 0801 	add.w	r8, r8, #1
 8008ece:	e7ec      	b.n	8008eaa <_printf_float+0x33a>
 8008ed0:	4613      	mov	r3, r2
 8008ed2:	4631      	mov	r1, r6
 8008ed4:	4642      	mov	r2, r8
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	47b8      	blx	r7
 8008eda:	3001      	adds	r0, #1
 8008edc:	d1c0      	bne.n	8008e60 <_printf_float+0x2f0>
 8008ede:	e6a2      	b.n	8008c26 <_printf_float+0xb6>
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	4631      	mov	r1, r6
 8008ee4:	4628      	mov	r0, r5
 8008ee6:	920b      	str	r2, [sp, #44]	; 0x2c
 8008ee8:	47b8      	blx	r7
 8008eea:	3001      	adds	r0, #1
 8008eec:	f43f ae9b 	beq.w	8008c26 <_printf_float+0xb6>
 8008ef0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ef2:	f10b 0b01 	add.w	fp, fp, #1
 8008ef6:	e7b9      	b.n	8008e6c <_printf_float+0x2fc>
 8008ef8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008efc:	4631      	mov	r1, r6
 8008efe:	4628      	mov	r0, r5
 8008f00:	47b8      	blx	r7
 8008f02:	3001      	adds	r0, #1
 8008f04:	d1bf      	bne.n	8008e86 <_printf_float+0x316>
 8008f06:	e68e      	b.n	8008c26 <_printf_float+0xb6>
 8008f08:	464b      	mov	r3, r9
 8008f0a:	eb08 020a 	add.w	r2, r8, sl
 8008f0e:	4631      	mov	r1, r6
 8008f10:	4628      	mov	r0, r5
 8008f12:	47b8      	blx	r7
 8008f14:	3001      	adds	r0, #1
 8008f16:	d1c2      	bne.n	8008e9e <_printf_float+0x32e>
 8008f18:	e685      	b.n	8008c26 <_printf_float+0xb6>
 8008f1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f1c:	2a01      	cmp	r2, #1
 8008f1e:	dc01      	bgt.n	8008f24 <_printf_float+0x3b4>
 8008f20:	07db      	lsls	r3, r3, #31
 8008f22:	d537      	bpl.n	8008f94 <_printf_float+0x424>
 8008f24:	2301      	movs	r3, #1
 8008f26:	4642      	mov	r2, r8
 8008f28:	4631      	mov	r1, r6
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	47b8      	blx	r7
 8008f2e:	3001      	adds	r0, #1
 8008f30:	f43f ae79 	beq.w	8008c26 <_printf_float+0xb6>
 8008f34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f38:	4631      	mov	r1, r6
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	47b8      	blx	r7
 8008f3e:	3001      	adds	r0, #1
 8008f40:	f43f ae71 	beq.w	8008c26 <_printf_float+0xb6>
 8008f44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008f48:	2200      	movs	r2, #0
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	f7f7 fda4 	bl	8000a98 <__aeabi_dcmpeq>
 8008f50:	b9d8      	cbnz	r0, 8008f8a <_printf_float+0x41a>
 8008f52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f54:	f108 0201 	add.w	r2, r8, #1
 8008f58:	3b01      	subs	r3, #1
 8008f5a:	4631      	mov	r1, r6
 8008f5c:	4628      	mov	r0, r5
 8008f5e:	47b8      	blx	r7
 8008f60:	3001      	adds	r0, #1
 8008f62:	d10e      	bne.n	8008f82 <_printf_float+0x412>
 8008f64:	e65f      	b.n	8008c26 <_printf_float+0xb6>
 8008f66:	2301      	movs	r3, #1
 8008f68:	464a      	mov	r2, r9
 8008f6a:	4631      	mov	r1, r6
 8008f6c:	4628      	mov	r0, r5
 8008f6e:	47b8      	blx	r7
 8008f70:	3001      	adds	r0, #1
 8008f72:	f43f ae58 	beq.w	8008c26 <_printf_float+0xb6>
 8008f76:	f108 0801 	add.w	r8, r8, #1
 8008f7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f7c:	3b01      	subs	r3, #1
 8008f7e:	4543      	cmp	r3, r8
 8008f80:	dcf1      	bgt.n	8008f66 <_printf_float+0x3f6>
 8008f82:	4653      	mov	r3, sl
 8008f84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008f88:	e6e1      	b.n	8008d4e <_printf_float+0x1de>
 8008f8a:	f04f 0800 	mov.w	r8, #0
 8008f8e:	f104 091a 	add.w	r9, r4, #26
 8008f92:	e7f2      	b.n	8008f7a <_printf_float+0x40a>
 8008f94:	2301      	movs	r3, #1
 8008f96:	4642      	mov	r2, r8
 8008f98:	e7df      	b.n	8008f5a <_printf_float+0x3ea>
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	464a      	mov	r2, r9
 8008f9e:	4631      	mov	r1, r6
 8008fa0:	4628      	mov	r0, r5
 8008fa2:	47b8      	blx	r7
 8008fa4:	3001      	adds	r0, #1
 8008fa6:	f43f ae3e 	beq.w	8008c26 <_printf_float+0xb6>
 8008faa:	f108 0801 	add.w	r8, r8, #1
 8008fae:	68e3      	ldr	r3, [r4, #12]
 8008fb0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008fb2:	1a5b      	subs	r3, r3, r1
 8008fb4:	4543      	cmp	r3, r8
 8008fb6:	dcf0      	bgt.n	8008f9a <_printf_float+0x42a>
 8008fb8:	e6fe      	b.n	8008db8 <_printf_float+0x248>
 8008fba:	f04f 0800 	mov.w	r8, #0
 8008fbe:	f104 0919 	add.w	r9, r4, #25
 8008fc2:	e7f4      	b.n	8008fae <_printf_float+0x43e>

08008fc4 <_printf_common>:
 8008fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fc8:	4616      	mov	r6, r2
 8008fca:	4699      	mov	r9, r3
 8008fcc:	688a      	ldr	r2, [r1, #8]
 8008fce:	690b      	ldr	r3, [r1, #16]
 8008fd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	bfb8      	it	lt
 8008fd8:	4613      	movlt	r3, r2
 8008fda:	6033      	str	r3, [r6, #0]
 8008fdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008fe0:	4607      	mov	r7, r0
 8008fe2:	460c      	mov	r4, r1
 8008fe4:	b10a      	cbz	r2, 8008fea <_printf_common+0x26>
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	6033      	str	r3, [r6, #0]
 8008fea:	6823      	ldr	r3, [r4, #0]
 8008fec:	0699      	lsls	r1, r3, #26
 8008fee:	bf42      	ittt	mi
 8008ff0:	6833      	ldrmi	r3, [r6, #0]
 8008ff2:	3302      	addmi	r3, #2
 8008ff4:	6033      	strmi	r3, [r6, #0]
 8008ff6:	6825      	ldr	r5, [r4, #0]
 8008ff8:	f015 0506 	ands.w	r5, r5, #6
 8008ffc:	d106      	bne.n	800900c <_printf_common+0x48>
 8008ffe:	f104 0a19 	add.w	sl, r4, #25
 8009002:	68e3      	ldr	r3, [r4, #12]
 8009004:	6832      	ldr	r2, [r6, #0]
 8009006:	1a9b      	subs	r3, r3, r2
 8009008:	42ab      	cmp	r3, r5
 800900a:	dc26      	bgt.n	800905a <_printf_common+0x96>
 800900c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009010:	1e13      	subs	r3, r2, #0
 8009012:	6822      	ldr	r2, [r4, #0]
 8009014:	bf18      	it	ne
 8009016:	2301      	movne	r3, #1
 8009018:	0692      	lsls	r2, r2, #26
 800901a:	d42b      	bmi.n	8009074 <_printf_common+0xb0>
 800901c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009020:	4649      	mov	r1, r9
 8009022:	4638      	mov	r0, r7
 8009024:	47c0      	blx	r8
 8009026:	3001      	adds	r0, #1
 8009028:	d01e      	beq.n	8009068 <_printf_common+0xa4>
 800902a:	6823      	ldr	r3, [r4, #0]
 800902c:	68e5      	ldr	r5, [r4, #12]
 800902e:	6832      	ldr	r2, [r6, #0]
 8009030:	f003 0306 	and.w	r3, r3, #6
 8009034:	2b04      	cmp	r3, #4
 8009036:	bf08      	it	eq
 8009038:	1aad      	subeq	r5, r5, r2
 800903a:	68a3      	ldr	r3, [r4, #8]
 800903c:	6922      	ldr	r2, [r4, #16]
 800903e:	bf0c      	ite	eq
 8009040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009044:	2500      	movne	r5, #0
 8009046:	4293      	cmp	r3, r2
 8009048:	bfc4      	itt	gt
 800904a:	1a9b      	subgt	r3, r3, r2
 800904c:	18ed      	addgt	r5, r5, r3
 800904e:	2600      	movs	r6, #0
 8009050:	341a      	adds	r4, #26
 8009052:	42b5      	cmp	r5, r6
 8009054:	d11a      	bne.n	800908c <_printf_common+0xc8>
 8009056:	2000      	movs	r0, #0
 8009058:	e008      	b.n	800906c <_printf_common+0xa8>
 800905a:	2301      	movs	r3, #1
 800905c:	4652      	mov	r2, sl
 800905e:	4649      	mov	r1, r9
 8009060:	4638      	mov	r0, r7
 8009062:	47c0      	blx	r8
 8009064:	3001      	adds	r0, #1
 8009066:	d103      	bne.n	8009070 <_printf_common+0xac>
 8009068:	f04f 30ff 	mov.w	r0, #4294967295
 800906c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009070:	3501      	adds	r5, #1
 8009072:	e7c6      	b.n	8009002 <_printf_common+0x3e>
 8009074:	18e1      	adds	r1, r4, r3
 8009076:	1c5a      	adds	r2, r3, #1
 8009078:	2030      	movs	r0, #48	; 0x30
 800907a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800907e:	4422      	add	r2, r4
 8009080:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009084:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009088:	3302      	adds	r3, #2
 800908a:	e7c7      	b.n	800901c <_printf_common+0x58>
 800908c:	2301      	movs	r3, #1
 800908e:	4622      	mov	r2, r4
 8009090:	4649      	mov	r1, r9
 8009092:	4638      	mov	r0, r7
 8009094:	47c0      	blx	r8
 8009096:	3001      	adds	r0, #1
 8009098:	d0e6      	beq.n	8009068 <_printf_common+0xa4>
 800909a:	3601      	adds	r6, #1
 800909c:	e7d9      	b.n	8009052 <_printf_common+0x8e>
	...

080090a0 <_printf_i>:
 80090a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090a4:	460c      	mov	r4, r1
 80090a6:	4691      	mov	r9, r2
 80090a8:	7e27      	ldrb	r7, [r4, #24]
 80090aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80090ac:	2f78      	cmp	r7, #120	; 0x78
 80090ae:	4680      	mov	r8, r0
 80090b0:	469a      	mov	sl, r3
 80090b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090b6:	d807      	bhi.n	80090c8 <_printf_i+0x28>
 80090b8:	2f62      	cmp	r7, #98	; 0x62
 80090ba:	d80a      	bhi.n	80090d2 <_printf_i+0x32>
 80090bc:	2f00      	cmp	r7, #0
 80090be:	f000 80d8 	beq.w	8009272 <_printf_i+0x1d2>
 80090c2:	2f58      	cmp	r7, #88	; 0x58
 80090c4:	f000 80a3 	beq.w	800920e <_printf_i+0x16e>
 80090c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80090cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80090d0:	e03a      	b.n	8009148 <_printf_i+0xa8>
 80090d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80090d6:	2b15      	cmp	r3, #21
 80090d8:	d8f6      	bhi.n	80090c8 <_printf_i+0x28>
 80090da:	a001      	add	r0, pc, #4	; (adr r0, 80090e0 <_printf_i+0x40>)
 80090dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80090e0:	08009139 	.word	0x08009139
 80090e4:	0800914d 	.word	0x0800914d
 80090e8:	080090c9 	.word	0x080090c9
 80090ec:	080090c9 	.word	0x080090c9
 80090f0:	080090c9 	.word	0x080090c9
 80090f4:	080090c9 	.word	0x080090c9
 80090f8:	0800914d 	.word	0x0800914d
 80090fc:	080090c9 	.word	0x080090c9
 8009100:	080090c9 	.word	0x080090c9
 8009104:	080090c9 	.word	0x080090c9
 8009108:	080090c9 	.word	0x080090c9
 800910c:	08009259 	.word	0x08009259
 8009110:	0800917d 	.word	0x0800917d
 8009114:	0800923b 	.word	0x0800923b
 8009118:	080090c9 	.word	0x080090c9
 800911c:	080090c9 	.word	0x080090c9
 8009120:	0800927b 	.word	0x0800927b
 8009124:	080090c9 	.word	0x080090c9
 8009128:	0800917d 	.word	0x0800917d
 800912c:	080090c9 	.word	0x080090c9
 8009130:	080090c9 	.word	0x080090c9
 8009134:	08009243 	.word	0x08009243
 8009138:	680b      	ldr	r3, [r1, #0]
 800913a:	1d1a      	adds	r2, r3, #4
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	600a      	str	r2, [r1, #0]
 8009140:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009144:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009148:	2301      	movs	r3, #1
 800914a:	e0a3      	b.n	8009294 <_printf_i+0x1f4>
 800914c:	6825      	ldr	r5, [r4, #0]
 800914e:	6808      	ldr	r0, [r1, #0]
 8009150:	062e      	lsls	r6, r5, #24
 8009152:	f100 0304 	add.w	r3, r0, #4
 8009156:	d50a      	bpl.n	800916e <_printf_i+0xce>
 8009158:	6805      	ldr	r5, [r0, #0]
 800915a:	600b      	str	r3, [r1, #0]
 800915c:	2d00      	cmp	r5, #0
 800915e:	da03      	bge.n	8009168 <_printf_i+0xc8>
 8009160:	232d      	movs	r3, #45	; 0x2d
 8009162:	426d      	negs	r5, r5
 8009164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009168:	485e      	ldr	r0, [pc, #376]	; (80092e4 <_printf_i+0x244>)
 800916a:	230a      	movs	r3, #10
 800916c:	e019      	b.n	80091a2 <_printf_i+0x102>
 800916e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009172:	6805      	ldr	r5, [r0, #0]
 8009174:	600b      	str	r3, [r1, #0]
 8009176:	bf18      	it	ne
 8009178:	b22d      	sxthne	r5, r5
 800917a:	e7ef      	b.n	800915c <_printf_i+0xbc>
 800917c:	680b      	ldr	r3, [r1, #0]
 800917e:	6825      	ldr	r5, [r4, #0]
 8009180:	1d18      	adds	r0, r3, #4
 8009182:	6008      	str	r0, [r1, #0]
 8009184:	0628      	lsls	r0, r5, #24
 8009186:	d501      	bpl.n	800918c <_printf_i+0xec>
 8009188:	681d      	ldr	r5, [r3, #0]
 800918a:	e002      	b.n	8009192 <_printf_i+0xf2>
 800918c:	0669      	lsls	r1, r5, #25
 800918e:	d5fb      	bpl.n	8009188 <_printf_i+0xe8>
 8009190:	881d      	ldrh	r5, [r3, #0]
 8009192:	4854      	ldr	r0, [pc, #336]	; (80092e4 <_printf_i+0x244>)
 8009194:	2f6f      	cmp	r7, #111	; 0x6f
 8009196:	bf0c      	ite	eq
 8009198:	2308      	moveq	r3, #8
 800919a:	230a      	movne	r3, #10
 800919c:	2100      	movs	r1, #0
 800919e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80091a2:	6866      	ldr	r6, [r4, #4]
 80091a4:	60a6      	str	r6, [r4, #8]
 80091a6:	2e00      	cmp	r6, #0
 80091a8:	bfa2      	ittt	ge
 80091aa:	6821      	ldrge	r1, [r4, #0]
 80091ac:	f021 0104 	bicge.w	r1, r1, #4
 80091b0:	6021      	strge	r1, [r4, #0]
 80091b2:	b90d      	cbnz	r5, 80091b8 <_printf_i+0x118>
 80091b4:	2e00      	cmp	r6, #0
 80091b6:	d04d      	beq.n	8009254 <_printf_i+0x1b4>
 80091b8:	4616      	mov	r6, r2
 80091ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80091be:	fb03 5711 	mls	r7, r3, r1, r5
 80091c2:	5dc7      	ldrb	r7, [r0, r7]
 80091c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80091c8:	462f      	mov	r7, r5
 80091ca:	42bb      	cmp	r3, r7
 80091cc:	460d      	mov	r5, r1
 80091ce:	d9f4      	bls.n	80091ba <_printf_i+0x11a>
 80091d0:	2b08      	cmp	r3, #8
 80091d2:	d10b      	bne.n	80091ec <_printf_i+0x14c>
 80091d4:	6823      	ldr	r3, [r4, #0]
 80091d6:	07df      	lsls	r7, r3, #31
 80091d8:	d508      	bpl.n	80091ec <_printf_i+0x14c>
 80091da:	6923      	ldr	r3, [r4, #16]
 80091dc:	6861      	ldr	r1, [r4, #4]
 80091de:	4299      	cmp	r1, r3
 80091e0:	bfde      	ittt	le
 80091e2:	2330      	movle	r3, #48	; 0x30
 80091e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80091e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80091ec:	1b92      	subs	r2, r2, r6
 80091ee:	6122      	str	r2, [r4, #16]
 80091f0:	f8cd a000 	str.w	sl, [sp]
 80091f4:	464b      	mov	r3, r9
 80091f6:	aa03      	add	r2, sp, #12
 80091f8:	4621      	mov	r1, r4
 80091fa:	4640      	mov	r0, r8
 80091fc:	f7ff fee2 	bl	8008fc4 <_printf_common>
 8009200:	3001      	adds	r0, #1
 8009202:	d14c      	bne.n	800929e <_printf_i+0x1fe>
 8009204:	f04f 30ff 	mov.w	r0, #4294967295
 8009208:	b004      	add	sp, #16
 800920a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800920e:	4835      	ldr	r0, [pc, #212]	; (80092e4 <_printf_i+0x244>)
 8009210:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009214:	6823      	ldr	r3, [r4, #0]
 8009216:	680e      	ldr	r6, [r1, #0]
 8009218:	061f      	lsls	r7, r3, #24
 800921a:	f856 5b04 	ldr.w	r5, [r6], #4
 800921e:	600e      	str	r6, [r1, #0]
 8009220:	d514      	bpl.n	800924c <_printf_i+0x1ac>
 8009222:	07d9      	lsls	r1, r3, #31
 8009224:	bf44      	itt	mi
 8009226:	f043 0320 	orrmi.w	r3, r3, #32
 800922a:	6023      	strmi	r3, [r4, #0]
 800922c:	b91d      	cbnz	r5, 8009236 <_printf_i+0x196>
 800922e:	6823      	ldr	r3, [r4, #0]
 8009230:	f023 0320 	bic.w	r3, r3, #32
 8009234:	6023      	str	r3, [r4, #0]
 8009236:	2310      	movs	r3, #16
 8009238:	e7b0      	b.n	800919c <_printf_i+0xfc>
 800923a:	6823      	ldr	r3, [r4, #0]
 800923c:	f043 0320 	orr.w	r3, r3, #32
 8009240:	6023      	str	r3, [r4, #0]
 8009242:	2378      	movs	r3, #120	; 0x78
 8009244:	4828      	ldr	r0, [pc, #160]	; (80092e8 <_printf_i+0x248>)
 8009246:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800924a:	e7e3      	b.n	8009214 <_printf_i+0x174>
 800924c:	065e      	lsls	r6, r3, #25
 800924e:	bf48      	it	mi
 8009250:	b2ad      	uxthmi	r5, r5
 8009252:	e7e6      	b.n	8009222 <_printf_i+0x182>
 8009254:	4616      	mov	r6, r2
 8009256:	e7bb      	b.n	80091d0 <_printf_i+0x130>
 8009258:	680b      	ldr	r3, [r1, #0]
 800925a:	6826      	ldr	r6, [r4, #0]
 800925c:	6960      	ldr	r0, [r4, #20]
 800925e:	1d1d      	adds	r5, r3, #4
 8009260:	600d      	str	r5, [r1, #0]
 8009262:	0635      	lsls	r5, r6, #24
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	d501      	bpl.n	800926c <_printf_i+0x1cc>
 8009268:	6018      	str	r0, [r3, #0]
 800926a:	e002      	b.n	8009272 <_printf_i+0x1d2>
 800926c:	0671      	lsls	r1, r6, #25
 800926e:	d5fb      	bpl.n	8009268 <_printf_i+0x1c8>
 8009270:	8018      	strh	r0, [r3, #0]
 8009272:	2300      	movs	r3, #0
 8009274:	6123      	str	r3, [r4, #16]
 8009276:	4616      	mov	r6, r2
 8009278:	e7ba      	b.n	80091f0 <_printf_i+0x150>
 800927a:	680b      	ldr	r3, [r1, #0]
 800927c:	1d1a      	adds	r2, r3, #4
 800927e:	600a      	str	r2, [r1, #0]
 8009280:	681e      	ldr	r6, [r3, #0]
 8009282:	6862      	ldr	r2, [r4, #4]
 8009284:	2100      	movs	r1, #0
 8009286:	4630      	mov	r0, r6
 8009288:	f7f6 ff92 	bl	80001b0 <memchr>
 800928c:	b108      	cbz	r0, 8009292 <_printf_i+0x1f2>
 800928e:	1b80      	subs	r0, r0, r6
 8009290:	6060      	str	r0, [r4, #4]
 8009292:	6863      	ldr	r3, [r4, #4]
 8009294:	6123      	str	r3, [r4, #16]
 8009296:	2300      	movs	r3, #0
 8009298:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800929c:	e7a8      	b.n	80091f0 <_printf_i+0x150>
 800929e:	6923      	ldr	r3, [r4, #16]
 80092a0:	4632      	mov	r2, r6
 80092a2:	4649      	mov	r1, r9
 80092a4:	4640      	mov	r0, r8
 80092a6:	47d0      	blx	sl
 80092a8:	3001      	adds	r0, #1
 80092aa:	d0ab      	beq.n	8009204 <_printf_i+0x164>
 80092ac:	6823      	ldr	r3, [r4, #0]
 80092ae:	079b      	lsls	r3, r3, #30
 80092b0:	d413      	bmi.n	80092da <_printf_i+0x23a>
 80092b2:	68e0      	ldr	r0, [r4, #12]
 80092b4:	9b03      	ldr	r3, [sp, #12]
 80092b6:	4298      	cmp	r0, r3
 80092b8:	bfb8      	it	lt
 80092ba:	4618      	movlt	r0, r3
 80092bc:	e7a4      	b.n	8009208 <_printf_i+0x168>
 80092be:	2301      	movs	r3, #1
 80092c0:	4632      	mov	r2, r6
 80092c2:	4649      	mov	r1, r9
 80092c4:	4640      	mov	r0, r8
 80092c6:	47d0      	blx	sl
 80092c8:	3001      	adds	r0, #1
 80092ca:	d09b      	beq.n	8009204 <_printf_i+0x164>
 80092cc:	3501      	adds	r5, #1
 80092ce:	68e3      	ldr	r3, [r4, #12]
 80092d0:	9903      	ldr	r1, [sp, #12]
 80092d2:	1a5b      	subs	r3, r3, r1
 80092d4:	42ab      	cmp	r3, r5
 80092d6:	dcf2      	bgt.n	80092be <_printf_i+0x21e>
 80092d8:	e7eb      	b.n	80092b2 <_printf_i+0x212>
 80092da:	2500      	movs	r5, #0
 80092dc:	f104 0619 	add.w	r6, r4, #25
 80092e0:	e7f5      	b.n	80092ce <_printf_i+0x22e>
 80092e2:	bf00      	nop
 80092e4:	0800c0be 	.word	0x0800c0be
 80092e8:	0800c0cf 	.word	0x0800c0cf

080092ec <_perror_r>:
 80092ec:	6983      	ldr	r3, [r0, #24]
 80092ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092f0:	68c4      	ldr	r4, [r0, #12]
 80092f2:	4605      	mov	r5, r0
 80092f4:	460e      	mov	r6, r1
 80092f6:	b90b      	cbnz	r3, 80092fc <_perror_r+0x10>
 80092f8:	f001 fbd8 	bl	800aaac <__sinit>
 80092fc:	4b43      	ldr	r3, [pc, #268]	; (800940c <_perror_r+0x120>)
 80092fe:	429c      	cmp	r4, r3
 8009300:	d132      	bne.n	8009368 <_perror_r+0x7c>
 8009302:	686c      	ldr	r4, [r5, #4]
 8009304:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009306:	07d8      	lsls	r0, r3, #31
 8009308:	d405      	bmi.n	8009316 <_perror_r+0x2a>
 800930a:	89a3      	ldrh	r3, [r4, #12]
 800930c:	0599      	lsls	r1, r3, #22
 800930e:	d402      	bmi.n	8009316 <_perror_r+0x2a>
 8009310:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009312:	f001 fc6e 	bl	800abf2 <__retarget_lock_acquire_recursive>
 8009316:	4621      	mov	r1, r4
 8009318:	4628      	mov	r0, r5
 800931a:	f001 faf5 	bl	800a908 <_fflush_r>
 800931e:	bb6e      	cbnz	r6, 800937c <_perror_r+0x90>
 8009320:	6829      	ldr	r1, [r5, #0]
 8009322:	ab01      	add	r3, sp, #4
 8009324:	2201      	movs	r2, #1
 8009326:	4628      	mov	r0, r5
 8009328:	f000 f934 	bl	8009594 <_strerror_r>
 800932c:	4607      	mov	r7, r0
 800932e:	2800      	cmp	r0, #0
 8009330:	d14f      	bne.n	80093d2 <_perror_r+0xe6>
 8009332:	4837      	ldr	r0, [pc, #220]	; (8009410 <_perror_r+0x124>)
 8009334:	4f36      	ldr	r7, [pc, #216]	; (8009410 <_perror_r+0x124>)
 8009336:	f7f6 ff2d 	bl	8000194 <strlen>
 800933a:	4606      	mov	r6, r0
 800933c:	b156      	cbz	r6, 8009354 <_perror_r+0x68>
 800933e:	4620      	mov	r0, r4
 8009340:	f001 fb1e 	bl	800a980 <fileno>
 8009344:	4633      	mov	r3, r6
 8009346:	4601      	mov	r1, r0
 8009348:	463a      	mov	r2, r7
 800934a:	4628      	mov	r0, r5
 800934c:	f000 fb5c 	bl	8009a08 <_write_r>
 8009350:	2800      	cmp	r0, #0
 8009352:	da51      	bge.n	80093f8 <_perror_r+0x10c>
 8009354:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009358:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800935a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800935e:	07d2      	lsls	r2, r2, #31
 8009360:	81a3      	strh	r3, [r4, #12]
 8009362:	d54c      	bpl.n	80093fe <_perror_r+0x112>
 8009364:	b003      	add	sp, #12
 8009366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009368:	4b2a      	ldr	r3, [pc, #168]	; (8009414 <_perror_r+0x128>)
 800936a:	429c      	cmp	r4, r3
 800936c:	d101      	bne.n	8009372 <_perror_r+0x86>
 800936e:	68ac      	ldr	r4, [r5, #8]
 8009370:	e7c8      	b.n	8009304 <_perror_r+0x18>
 8009372:	4b29      	ldr	r3, [pc, #164]	; (8009418 <_perror_r+0x12c>)
 8009374:	429c      	cmp	r4, r3
 8009376:	bf08      	it	eq
 8009378:	68ec      	ldreq	r4, [r5, #12]
 800937a:	e7c3      	b.n	8009304 <_perror_r+0x18>
 800937c:	7833      	ldrb	r3, [r6, #0]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d0ce      	beq.n	8009320 <_perror_r+0x34>
 8009382:	4630      	mov	r0, r6
 8009384:	f7f6 ff06 	bl	8000194 <strlen>
 8009388:	4607      	mov	r7, r0
 800938a:	b157      	cbz	r7, 80093a2 <_perror_r+0xb6>
 800938c:	4620      	mov	r0, r4
 800938e:	f001 faf7 	bl	800a980 <fileno>
 8009392:	463b      	mov	r3, r7
 8009394:	4601      	mov	r1, r0
 8009396:	4632      	mov	r2, r6
 8009398:	4628      	mov	r0, r5
 800939a:	f000 fb35 	bl	8009a08 <_write_r>
 800939e:	2800      	cmp	r0, #0
 80093a0:	da14      	bge.n	80093cc <_perror_r+0xe0>
 80093a2:	481e      	ldr	r0, [pc, #120]	; (800941c <_perror_r+0x130>)
 80093a4:	4f1d      	ldr	r7, [pc, #116]	; (800941c <_perror_r+0x130>)
 80093a6:	f7f6 fef5 	bl	8000194 <strlen>
 80093aa:	4606      	mov	r6, r0
 80093ac:	2e00      	cmp	r6, #0
 80093ae:	d0b7      	beq.n	8009320 <_perror_r+0x34>
 80093b0:	4620      	mov	r0, r4
 80093b2:	f001 fae5 	bl	800a980 <fileno>
 80093b6:	4633      	mov	r3, r6
 80093b8:	4601      	mov	r1, r0
 80093ba:	463a      	mov	r2, r7
 80093bc:	4628      	mov	r0, r5
 80093be:	f000 fb23 	bl	8009a08 <_write_r>
 80093c2:	2800      	cmp	r0, #0
 80093c4:	dbac      	blt.n	8009320 <_perror_r+0x34>
 80093c6:	1a36      	subs	r6, r6, r0
 80093c8:	4407      	add	r7, r0
 80093ca:	e7ef      	b.n	80093ac <_perror_r+0xc0>
 80093cc:	1a3f      	subs	r7, r7, r0
 80093ce:	4406      	add	r6, r0
 80093d0:	e7db      	b.n	800938a <_perror_r+0x9e>
 80093d2:	f7f6 fedf 	bl	8000194 <strlen>
 80093d6:	4606      	mov	r6, r0
 80093d8:	2e00      	cmp	r6, #0
 80093da:	d0aa      	beq.n	8009332 <_perror_r+0x46>
 80093dc:	4620      	mov	r0, r4
 80093de:	f001 facf 	bl	800a980 <fileno>
 80093e2:	4633      	mov	r3, r6
 80093e4:	4601      	mov	r1, r0
 80093e6:	463a      	mov	r2, r7
 80093e8:	4628      	mov	r0, r5
 80093ea:	f000 fb0d 	bl	8009a08 <_write_r>
 80093ee:	2800      	cmp	r0, #0
 80093f0:	db9f      	blt.n	8009332 <_perror_r+0x46>
 80093f2:	1a36      	subs	r6, r6, r0
 80093f4:	4407      	add	r7, r0
 80093f6:	e7ef      	b.n	80093d8 <_perror_r+0xec>
 80093f8:	1a36      	subs	r6, r6, r0
 80093fa:	4407      	add	r7, r0
 80093fc:	e79e      	b.n	800933c <_perror_r+0x50>
 80093fe:	059b      	lsls	r3, r3, #22
 8009400:	d4b0      	bmi.n	8009364 <_perror_r+0x78>
 8009402:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009404:	f001 fbf6 	bl	800abf4 <__retarget_lock_release_recursive>
 8009408:	e7ac      	b.n	8009364 <_perror_r+0x78>
 800940a:	bf00      	nop
 800940c:	0800c82c 	.word	0x0800c82c
 8009410:	0800ca1f 	.word	0x0800ca1f
 8009414:	0800c84c 	.word	0x0800c84c
 8009418:	0800c80c 	.word	0x0800c80c
 800941c:	0800c9ef 	.word	0x0800c9ef

08009420 <perror>:
 8009420:	4b02      	ldr	r3, [pc, #8]	; (800942c <perror+0xc>)
 8009422:	4601      	mov	r1, r0
 8009424:	6818      	ldr	r0, [r3, #0]
 8009426:	f7ff bf61 	b.w	80092ec <_perror_r>
 800942a:	bf00      	nop
 800942c:	2000000c 	.word	0x2000000c

08009430 <iprintf>:
 8009430:	b40f      	push	{r0, r1, r2, r3}
 8009432:	4b0a      	ldr	r3, [pc, #40]	; (800945c <iprintf+0x2c>)
 8009434:	b513      	push	{r0, r1, r4, lr}
 8009436:	681c      	ldr	r4, [r3, #0]
 8009438:	b124      	cbz	r4, 8009444 <iprintf+0x14>
 800943a:	69a3      	ldr	r3, [r4, #24]
 800943c:	b913      	cbnz	r3, 8009444 <iprintf+0x14>
 800943e:	4620      	mov	r0, r4
 8009440:	f001 fb34 	bl	800aaac <__sinit>
 8009444:	ab05      	add	r3, sp, #20
 8009446:	9a04      	ldr	r2, [sp, #16]
 8009448:	68a1      	ldr	r1, [r4, #8]
 800944a:	9301      	str	r3, [sp, #4]
 800944c:	4620      	mov	r0, r4
 800944e:	f002 f809 	bl	800b464 <_vfiprintf_r>
 8009452:	b002      	add	sp, #8
 8009454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009458:	b004      	add	sp, #16
 800945a:	4770      	bx	lr
 800945c:	2000000c 	.word	0x2000000c

08009460 <putchar>:
 8009460:	b538      	push	{r3, r4, r5, lr}
 8009462:	4b08      	ldr	r3, [pc, #32]	; (8009484 <putchar+0x24>)
 8009464:	681c      	ldr	r4, [r3, #0]
 8009466:	4605      	mov	r5, r0
 8009468:	b124      	cbz	r4, 8009474 <putchar+0x14>
 800946a:	69a3      	ldr	r3, [r4, #24]
 800946c:	b913      	cbnz	r3, 8009474 <putchar+0x14>
 800946e:	4620      	mov	r0, r4
 8009470:	f001 fb1c 	bl	800aaac <__sinit>
 8009474:	68a2      	ldr	r2, [r4, #8]
 8009476:	4629      	mov	r1, r5
 8009478:	4620      	mov	r0, r4
 800947a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800947e:	f002 b921 	b.w	800b6c4 <_putc_r>
 8009482:	bf00      	nop
 8009484:	2000000c 	.word	0x2000000c

08009488 <_puts_r>:
 8009488:	b570      	push	{r4, r5, r6, lr}
 800948a:	460e      	mov	r6, r1
 800948c:	4605      	mov	r5, r0
 800948e:	b118      	cbz	r0, 8009498 <_puts_r+0x10>
 8009490:	6983      	ldr	r3, [r0, #24]
 8009492:	b90b      	cbnz	r3, 8009498 <_puts_r+0x10>
 8009494:	f001 fb0a 	bl	800aaac <__sinit>
 8009498:	69ab      	ldr	r3, [r5, #24]
 800949a:	68ac      	ldr	r4, [r5, #8]
 800949c:	b913      	cbnz	r3, 80094a4 <_puts_r+0x1c>
 800949e:	4628      	mov	r0, r5
 80094a0:	f001 fb04 	bl	800aaac <__sinit>
 80094a4:	4b2c      	ldr	r3, [pc, #176]	; (8009558 <_puts_r+0xd0>)
 80094a6:	429c      	cmp	r4, r3
 80094a8:	d120      	bne.n	80094ec <_puts_r+0x64>
 80094aa:	686c      	ldr	r4, [r5, #4]
 80094ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80094ae:	07db      	lsls	r3, r3, #31
 80094b0:	d405      	bmi.n	80094be <_puts_r+0x36>
 80094b2:	89a3      	ldrh	r3, [r4, #12]
 80094b4:	0598      	lsls	r0, r3, #22
 80094b6:	d402      	bmi.n	80094be <_puts_r+0x36>
 80094b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80094ba:	f001 fb9a 	bl	800abf2 <__retarget_lock_acquire_recursive>
 80094be:	89a3      	ldrh	r3, [r4, #12]
 80094c0:	0719      	lsls	r1, r3, #28
 80094c2:	d51d      	bpl.n	8009500 <_puts_r+0x78>
 80094c4:	6923      	ldr	r3, [r4, #16]
 80094c6:	b1db      	cbz	r3, 8009500 <_puts_r+0x78>
 80094c8:	3e01      	subs	r6, #1
 80094ca:	68a3      	ldr	r3, [r4, #8]
 80094cc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80094d0:	3b01      	subs	r3, #1
 80094d2:	60a3      	str	r3, [r4, #8]
 80094d4:	bb39      	cbnz	r1, 8009526 <_puts_r+0x9e>
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	da38      	bge.n	800954c <_puts_r+0xc4>
 80094da:	4622      	mov	r2, r4
 80094dc:	210a      	movs	r1, #10
 80094de:	4628      	mov	r0, r5
 80094e0:	f000 fa40 	bl	8009964 <__swbuf_r>
 80094e4:	3001      	adds	r0, #1
 80094e6:	d011      	beq.n	800950c <_puts_r+0x84>
 80094e8:	250a      	movs	r5, #10
 80094ea:	e011      	b.n	8009510 <_puts_r+0x88>
 80094ec:	4b1b      	ldr	r3, [pc, #108]	; (800955c <_puts_r+0xd4>)
 80094ee:	429c      	cmp	r4, r3
 80094f0:	d101      	bne.n	80094f6 <_puts_r+0x6e>
 80094f2:	68ac      	ldr	r4, [r5, #8]
 80094f4:	e7da      	b.n	80094ac <_puts_r+0x24>
 80094f6:	4b1a      	ldr	r3, [pc, #104]	; (8009560 <_puts_r+0xd8>)
 80094f8:	429c      	cmp	r4, r3
 80094fa:	bf08      	it	eq
 80094fc:	68ec      	ldreq	r4, [r5, #12]
 80094fe:	e7d5      	b.n	80094ac <_puts_r+0x24>
 8009500:	4621      	mov	r1, r4
 8009502:	4628      	mov	r0, r5
 8009504:	f000 fa92 	bl	8009a2c <__swsetup_r>
 8009508:	2800      	cmp	r0, #0
 800950a:	d0dd      	beq.n	80094c8 <_puts_r+0x40>
 800950c:	f04f 35ff 	mov.w	r5, #4294967295
 8009510:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009512:	07da      	lsls	r2, r3, #31
 8009514:	d405      	bmi.n	8009522 <_puts_r+0x9a>
 8009516:	89a3      	ldrh	r3, [r4, #12]
 8009518:	059b      	lsls	r3, r3, #22
 800951a:	d402      	bmi.n	8009522 <_puts_r+0x9a>
 800951c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800951e:	f001 fb69 	bl	800abf4 <__retarget_lock_release_recursive>
 8009522:	4628      	mov	r0, r5
 8009524:	bd70      	pop	{r4, r5, r6, pc}
 8009526:	2b00      	cmp	r3, #0
 8009528:	da04      	bge.n	8009534 <_puts_r+0xac>
 800952a:	69a2      	ldr	r2, [r4, #24]
 800952c:	429a      	cmp	r2, r3
 800952e:	dc06      	bgt.n	800953e <_puts_r+0xb6>
 8009530:	290a      	cmp	r1, #10
 8009532:	d004      	beq.n	800953e <_puts_r+0xb6>
 8009534:	6823      	ldr	r3, [r4, #0]
 8009536:	1c5a      	adds	r2, r3, #1
 8009538:	6022      	str	r2, [r4, #0]
 800953a:	7019      	strb	r1, [r3, #0]
 800953c:	e7c5      	b.n	80094ca <_puts_r+0x42>
 800953e:	4622      	mov	r2, r4
 8009540:	4628      	mov	r0, r5
 8009542:	f000 fa0f 	bl	8009964 <__swbuf_r>
 8009546:	3001      	adds	r0, #1
 8009548:	d1bf      	bne.n	80094ca <_puts_r+0x42>
 800954a:	e7df      	b.n	800950c <_puts_r+0x84>
 800954c:	6823      	ldr	r3, [r4, #0]
 800954e:	250a      	movs	r5, #10
 8009550:	1c5a      	adds	r2, r3, #1
 8009552:	6022      	str	r2, [r4, #0]
 8009554:	701d      	strb	r5, [r3, #0]
 8009556:	e7db      	b.n	8009510 <_puts_r+0x88>
 8009558:	0800c82c 	.word	0x0800c82c
 800955c:	0800c84c 	.word	0x0800c84c
 8009560:	0800c80c 	.word	0x0800c80c

08009564 <puts>:
 8009564:	4b02      	ldr	r3, [pc, #8]	; (8009570 <puts+0xc>)
 8009566:	4601      	mov	r1, r0
 8009568:	6818      	ldr	r0, [r3, #0]
 800956a:	f7ff bf8d 	b.w	8009488 <_puts_r>
 800956e:	bf00      	nop
 8009570:	2000000c 	.word	0x2000000c

08009574 <_sbrk_r>:
 8009574:	b538      	push	{r3, r4, r5, lr}
 8009576:	4d06      	ldr	r5, [pc, #24]	; (8009590 <_sbrk_r+0x1c>)
 8009578:	2300      	movs	r3, #0
 800957a:	4604      	mov	r4, r0
 800957c:	4608      	mov	r0, r1
 800957e:	602b      	str	r3, [r5, #0]
 8009580:	f7f8 f9b4 	bl	80018ec <_sbrk>
 8009584:	1c43      	adds	r3, r0, #1
 8009586:	d102      	bne.n	800958e <_sbrk_r+0x1a>
 8009588:	682b      	ldr	r3, [r5, #0]
 800958a:	b103      	cbz	r3, 800958e <_sbrk_r+0x1a>
 800958c:	6023      	str	r3, [r4, #0]
 800958e:	bd38      	pop	{r3, r4, r5, pc}
 8009590:	200006f4 	.word	0x200006f4

08009594 <_strerror_r>:
 8009594:	b510      	push	{r4, lr}
 8009596:	4604      	mov	r4, r0
 8009598:	4608      	mov	r0, r1
 800959a:	4611      	mov	r1, r2
 800959c:	288e      	cmp	r0, #142	; 0x8e
 800959e:	f200 812f 	bhi.w	8009800 <_strerror_r+0x26c>
 80095a2:	e8df f010 	tbh	[pc, r0, lsl #1]
 80095a6:	0138      	.short	0x0138
 80095a8:	0091008f 	.word	0x0091008f
 80095ac:	00950093 	.word	0x00950093
 80095b0:	00990097 	.word	0x00990097
 80095b4:	009d009b 	.word	0x009d009b
 80095b8:	00a300a1 	.word	0x00a300a1
 80095bc:	00a900a7 	.word	0x00a900a7
 80095c0:	00ad00ab 	.word	0x00ad00ab
 80095c4:	00af012d 	.word	0x00af012d
 80095c8:	00b300b1 	.word	0x00b300b1
 80095cc:	00b700b5 	.word	0x00b700b5
 80095d0:	00bf00bd 	.word	0x00bf00bd
 80095d4:	00c700c5 	.word	0x00c700c5
 80095d8:	00cb00c9 	.word	0x00cb00c9
 80095dc:	00d100cd 	.word	0x00d100cd
 80095e0:	00d700d5 	.word	0x00d700d5
 80095e4:	00db00d9 	.word	0x00db00d9
 80095e8:	00df00dd 	.word	0x00df00dd
 80095ec:	00e300e1 	.word	0x00e300e1
 80095f0:	012d012d 	.word	0x012d012d
 80095f4:	012d012d 	.word	0x012d012d
 80095f8:	012d012d 	.word	0x012d012d
 80095fc:	012d012d 	.word	0x012d012d
 8009600:	00eb00e7 	.word	0x00eb00e7
 8009604:	012d012d 	.word	0x012d012d
 8009608:	012d012d 	.word	0x012d012d
 800960c:	012d012d 	.word	0x012d012d
 8009610:	012d012d 	.word	0x012d012d
 8009614:	012d012d 	.word	0x012d012d
 8009618:	012d012d 	.word	0x012d012d
 800961c:	00ed012d 	.word	0x00ed012d
 8009620:	00ef0107 	.word	0x00ef0107
 8009624:	012d00f1 	.word	0x012d00f1
 8009628:	012d012d 	.word	0x012d012d
 800962c:	012d00f3 	.word	0x012d00f3
 8009630:	012d012d 	.word	0x012d012d
 8009634:	012d00f5 	.word	0x012d00f5
 8009638:	00f9012d 	.word	0x00f9012d
 800963c:	012d012d 	.word	0x012d012d
 8009640:	012d00fb 	.word	0x012d00fb
 8009644:	012d012d 	.word	0x012d012d
 8009648:	012d012d 	.word	0x012d012d
 800964c:	012d012d 	.word	0x012d012d
 8009650:	012d012d 	.word	0x012d012d
 8009654:	00fd012d 	.word	0x00fd012d
 8009658:	00ff012d 	.word	0x00ff012d
 800965c:	01030101 	.word	0x01030101
 8009660:	012d012d 	.word	0x012d012d
 8009664:	012d0125 	.word	0x012d0125
 8009668:	012d012d 	.word	0x012d012d
 800966c:	012d012d 	.word	0x012d012d
 8009670:	012d012d 	.word	0x012d012d
 8009674:	0113012d 	.word	0x0113012d
 8009678:	01090105 	.word	0x01090105
 800967c:	010d010b 	.word	0x010d010b
 8009680:	012d010f 	.word	0x012d010f
 8009684:	01150111 	.word	0x01150111
 8009688:	00e90119 	.word	0x00e90119
 800968c:	012b00c1 	.word	0x012b00c1
 8009690:	00cf00b9 	.word	0x00cf00b9
 8009694:	009f00bb 	.word	0x009f00bb
 8009698:	012900a5 	.word	0x012900a5
 800969c:	012d00f7 	.word	0x012d00f7
 80096a0:	00c30117 	.word	0x00c30117
 80096a4:	011b011d 	.word	0x011b011d
 80096a8:	012d012d 	.word	0x012d012d
 80096ac:	012d012d 	.word	0x012d012d
 80096b0:	00d3012d 	.word	0x00d3012d
 80096b4:	012d012d 	.word	0x012d012d
 80096b8:	00e5012d 	.word	0x00e5012d
 80096bc:	011f0127 	.word	0x011f0127
 80096c0:	01230121 	.word	0x01230121
 80096c4:	4855      	ldr	r0, [pc, #340]	; (800981c <_strerror_r+0x288>)
 80096c6:	bd10      	pop	{r4, pc}
 80096c8:	4855      	ldr	r0, [pc, #340]	; (8009820 <_strerror_r+0x28c>)
 80096ca:	e7fc      	b.n	80096c6 <_strerror_r+0x132>
 80096cc:	4855      	ldr	r0, [pc, #340]	; (8009824 <_strerror_r+0x290>)
 80096ce:	e7fa      	b.n	80096c6 <_strerror_r+0x132>
 80096d0:	4855      	ldr	r0, [pc, #340]	; (8009828 <_strerror_r+0x294>)
 80096d2:	e7f8      	b.n	80096c6 <_strerror_r+0x132>
 80096d4:	4855      	ldr	r0, [pc, #340]	; (800982c <_strerror_r+0x298>)
 80096d6:	e7f6      	b.n	80096c6 <_strerror_r+0x132>
 80096d8:	4855      	ldr	r0, [pc, #340]	; (8009830 <_strerror_r+0x29c>)
 80096da:	e7f4      	b.n	80096c6 <_strerror_r+0x132>
 80096dc:	4855      	ldr	r0, [pc, #340]	; (8009834 <_strerror_r+0x2a0>)
 80096de:	e7f2      	b.n	80096c6 <_strerror_r+0x132>
 80096e0:	4855      	ldr	r0, [pc, #340]	; (8009838 <_strerror_r+0x2a4>)
 80096e2:	e7f0      	b.n	80096c6 <_strerror_r+0x132>
 80096e4:	4855      	ldr	r0, [pc, #340]	; (800983c <_strerror_r+0x2a8>)
 80096e6:	e7ee      	b.n	80096c6 <_strerror_r+0x132>
 80096e8:	4855      	ldr	r0, [pc, #340]	; (8009840 <_strerror_r+0x2ac>)
 80096ea:	e7ec      	b.n	80096c6 <_strerror_r+0x132>
 80096ec:	4855      	ldr	r0, [pc, #340]	; (8009844 <_strerror_r+0x2b0>)
 80096ee:	e7ea      	b.n	80096c6 <_strerror_r+0x132>
 80096f0:	4855      	ldr	r0, [pc, #340]	; (8009848 <_strerror_r+0x2b4>)
 80096f2:	e7e8      	b.n	80096c6 <_strerror_r+0x132>
 80096f4:	4855      	ldr	r0, [pc, #340]	; (800984c <_strerror_r+0x2b8>)
 80096f6:	e7e6      	b.n	80096c6 <_strerror_r+0x132>
 80096f8:	4855      	ldr	r0, [pc, #340]	; (8009850 <_strerror_r+0x2bc>)
 80096fa:	e7e4      	b.n	80096c6 <_strerror_r+0x132>
 80096fc:	4855      	ldr	r0, [pc, #340]	; (8009854 <_strerror_r+0x2c0>)
 80096fe:	e7e2      	b.n	80096c6 <_strerror_r+0x132>
 8009700:	4855      	ldr	r0, [pc, #340]	; (8009858 <_strerror_r+0x2c4>)
 8009702:	e7e0      	b.n	80096c6 <_strerror_r+0x132>
 8009704:	4855      	ldr	r0, [pc, #340]	; (800985c <_strerror_r+0x2c8>)
 8009706:	e7de      	b.n	80096c6 <_strerror_r+0x132>
 8009708:	4855      	ldr	r0, [pc, #340]	; (8009860 <_strerror_r+0x2cc>)
 800970a:	e7dc      	b.n	80096c6 <_strerror_r+0x132>
 800970c:	4855      	ldr	r0, [pc, #340]	; (8009864 <_strerror_r+0x2d0>)
 800970e:	e7da      	b.n	80096c6 <_strerror_r+0x132>
 8009710:	4855      	ldr	r0, [pc, #340]	; (8009868 <_strerror_r+0x2d4>)
 8009712:	e7d8      	b.n	80096c6 <_strerror_r+0x132>
 8009714:	4855      	ldr	r0, [pc, #340]	; (800986c <_strerror_r+0x2d8>)
 8009716:	e7d6      	b.n	80096c6 <_strerror_r+0x132>
 8009718:	4855      	ldr	r0, [pc, #340]	; (8009870 <_strerror_r+0x2dc>)
 800971a:	e7d4      	b.n	80096c6 <_strerror_r+0x132>
 800971c:	4855      	ldr	r0, [pc, #340]	; (8009874 <_strerror_r+0x2e0>)
 800971e:	e7d2      	b.n	80096c6 <_strerror_r+0x132>
 8009720:	4855      	ldr	r0, [pc, #340]	; (8009878 <_strerror_r+0x2e4>)
 8009722:	e7d0      	b.n	80096c6 <_strerror_r+0x132>
 8009724:	4855      	ldr	r0, [pc, #340]	; (800987c <_strerror_r+0x2e8>)
 8009726:	e7ce      	b.n	80096c6 <_strerror_r+0x132>
 8009728:	4855      	ldr	r0, [pc, #340]	; (8009880 <_strerror_r+0x2ec>)
 800972a:	e7cc      	b.n	80096c6 <_strerror_r+0x132>
 800972c:	4855      	ldr	r0, [pc, #340]	; (8009884 <_strerror_r+0x2f0>)
 800972e:	e7ca      	b.n	80096c6 <_strerror_r+0x132>
 8009730:	4855      	ldr	r0, [pc, #340]	; (8009888 <_strerror_r+0x2f4>)
 8009732:	e7c8      	b.n	80096c6 <_strerror_r+0x132>
 8009734:	4855      	ldr	r0, [pc, #340]	; (800988c <_strerror_r+0x2f8>)
 8009736:	e7c6      	b.n	80096c6 <_strerror_r+0x132>
 8009738:	4855      	ldr	r0, [pc, #340]	; (8009890 <_strerror_r+0x2fc>)
 800973a:	e7c4      	b.n	80096c6 <_strerror_r+0x132>
 800973c:	4855      	ldr	r0, [pc, #340]	; (8009894 <_strerror_r+0x300>)
 800973e:	e7c2      	b.n	80096c6 <_strerror_r+0x132>
 8009740:	4855      	ldr	r0, [pc, #340]	; (8009898 <_strerror_r+0x304>)
 8009742:	e7c0      	b.n	80096c6 <_strerror_r+0x132>
 8009744:	4855      	ldr	r0, [pc, #340]	; (800989c <_strerror_r+0x308>)
 8009746:	e7be      	b.n	80096c6 <_strerror_r+0x132>
 8009748:	4855      	ldr	r0, [pc, #340]	; (80098a0 <_strerror_r+0x30c>)
 800974a:	e7bc      	b.n	80096c6 <_strerror_r+0x132>
 800974c:	4855      	ldr	r0, [pc, #340]	; (80098a4 <_strerror_r+0x310>)
 800974e:	e7ba      	b.n	80096c6 <_strerror_r+0x132>
 8009750:	4855      	ldr	r0, [pc, #340]	; (80098a8 <_strerror_r+0x314>)
 8009752:	e7b8      	b.n	80096c6 <_strerror_r+0x132>
 8009754:	4855      	ldr	r0, [pc, #340]	; (80098ac <_strerror_r+0x318>)
 8009756:	e7b6      	b.n	80096c6 <_strerror_r+0x132>
 8009758:	4855      	ldr	r0, [pc, #340]	; (80098b0 <_strerror_r+0x31c>)
 800975a:	e7b4      	b.n	80096c6 <_strerror_r+0x132>
 800975c:	4855      	ldr	r0, [pc, #340]	; (80098b4 <_strerror_r+0x320>)
 800975e:	e7b2      	b.n	80096c6 <_strerror_r+0x132>
 8009760:	4855      	ldr	r0, [pc, #340]	; (80098b8 <_strerror_r+0x324>)
 8009762:	e7b0      	b.n	80096c6 <_strerror_r+0x132>
 8009764:	4855      	ldr	r0, [pc, #340]	; (80098bc <_strerror_r+0x328>)
 8009766:	e7ae      	b.n	80096c6 <_strerror_r+0x132>
 8009768:	4855      	ldr	r0, [pc, #340]	; (80098c0 <_strerror_r+0x32c>)
 800976a:	e7ac      	b.n	80096c6 <_strerror_r+0x132>
 800976c:	4855      	ldr	r0, [pc, #340]	; (80098c4 <_strerror_r+0x330>)
 800976e:	e7aa      	b.n	80096c6 <_strerror_r+0x132>
 8009770:	4855      	ldr	r0, [pc, #340]	; (80098c8 <_strerror_r+0x334>)
 8009772:	e7a8      	b.n	80096c6 <_strerror_r+0x132>
 8009774:	4855      	ldr	r0, [pc, #340]	; (80098cc <_strerror_r+0x338>)
 8009776:	e7a6      	b.n	80096c6 <_strerror_r+0x132>
 8009778:	4855      	ldr	r0, [pc, #340]	; (80098d0 <_strerror_r+0x33c>)
 800977a:	e7a4      	b.n	80096c6 <_strerror_r+0x132>
 800977c:	4855      	ldr	r0, [pc, #340]	; (80098d4 <_strerror_r+0x340>)
 800977e:	e7a2      	b.n	80096c6 <_strerror_r+0x132>
 8009780:	4855      	ldr	r0, [pc, #340]	; (80098d8 <_strerror_r+0x344>)
 8009782:	e7a0      	b.n	80096c6 <_strerror_r+0x132>
 8009784:	4855      	ldr	r0, [pc, #340]	; (80098dc <_strerror_r+0x348>)
 8009786:	e79e      	b.n	80096c6 <_strerror_r+0x132>
 8009788:	4855      	ldr	r0, [pc, #340]	; (80098e0 <_strerror_r+0x34c>)
 800978a:	e79c      	b.n	80096c6 <_strerror_r+0x132>
 800978c:	4855      	ldr	r0, [pc, #340]	; (80098e4 <_strerror_r+0x350>)
 800978e:	e79a      	b.n	80096c6 <_strerror_r+0x132>
 8009790:	4855      	ldr	r0, [pc, #340]	; (80098e8 <_strerror_r+0x354>)
 8009792:	e798      	b.n	80096c6 <_strerror_r+0x132>
 8009794:	4855      	ldr	r0, [pc, #340]	; (80098ec <_strerror_r+0x358>)
 8009796:	e796      	b.n	80096c6 <_strerror_r+0x132>
 8009798:	4855      	ldr	r0, [pc, #340]	; (80098f0 <_strerror_r+0x35c>)
 800979a:	e794      	b.n	80096c6 <_strerror_r+0x132>
 800979c:	4855      	ldr	r0, [pc, #340]	; (80098f4 <_strerror_r+0x360>)
 800979e:	e792      	b.n	80096c6 <_strerror_r+0x132>
 80097a0:	4855      	ldr	r0, [pc, #340]	; (80098f8 <_strerror_r+0x364>)
 80097a2:	e790      	b.n	80096c6 <_strerror_r+0x132>
 80097a4:	4855      	ldr	r0, [pc, #340]	; (80098fc <_strerror_r+0x368>)
 80097a6:	e78e      	b.n	80096c6 <_strerror_r+0x132>
 80097a8:	4855      	ldr	r0, [pc, #340]	; (8009900 <_strerror_r+0x36c>)
 80097aa:	e78c      	b.n	80096c6 <_strerror_r+0x132>
 80097ac:	4855      	ldr	r0, [pc, #340]	; (8009904 <_strerror_r+0x370>)
 80097ae:	e78a      	b.n	80096c6 <_strerror_r+0x132>
 80097b0:	4855      	ldr	r0, [pc, #340]	; (8009908 <_strerror_r+0x374>)
 80097b2:	e788      	b.n	80096c6 <_strerror_r+0x132>
 80097b4:	4855      	ldr	r0, [pc, #340]	; (800990c <_strerror_r+0x378>)
 80097b6:	e786      	b.n	80096c6 <_strerror_r+0x132>
 80097b8:	4855      	ldr	r0, [pc, #340]	; (8009910 <_strerror_r+0x37c>)
 80097ba:	e784      	b.n	80096c6 <_strerror_r+0x132>
 80097bc:	4855      	ldr	r0, [pc, #340]	; (8009914 <_strerror_r+0x380>)
 80097be:	e782      	b.n	80096c6 <_strerror_r+0x132>
 80097c0:	4855      	ldr	r0, [pc, #340]	; (8009918 <_strerror_r+0x384>)
 80097c2:	e780      	b.n	80096c6 <_strerror_r+0x132>
 80097c4:	4855      	ldr	r0, [pc, #340]	; (800991c <_strerror_r+0x388>)
 80097c6:	e77e      	b.n	80096c6 <_strerror_r+0x132>
 80097c8:	4855      	ldr	r0, [pc, #340]	; (8009920 <_strerror_r+0x38c>)
 80097ca:	e77c      	b.n	80096c6 <_strerror_r+0x132>
 80097cc:	4855      	ldr	r0, [pc, #340]	; (8009924 <_strerror_r+0x390>)
 80097ce:	e77a      	b.n	80096c6 <_strerror_r+0x132>
 80097d0:	4855      	ldr	r0, [pc, #340]	; (8009928 <_strerror_r+0x394>)
 80097d2:	e778      	b.n	80096c6 <_strerror_r+0x132>
 80097d4:	4855      	ldr	r0, [pc, #340]	; (800992c <_strerror_r+0x398>)
 80097d6:	e776      	b.n	80096c6 <_strerror_r+0x132>
 80097d8:	4855      	ldr	r0, [pc, #340]	; (8009930 <_strerror_r+0x39c>)
 80097da:	e774      	b.n	80096c6 <_strerror_r+0x132>
 80097dc:	4855      	ldr	r0, [pc, #340]	; (8009934 <_strerror_r+0x3a0>)
 80097de:	e772      	b.n	80096c6 <_strerror_r+0x132>
 80097e0:	4855      	ldr	r0, [pc, #340]	; (8009938 <_strerror_r+0x3a4>)
 80097e2:	e770      	b.n	80096c6 <_strerror_r+0x132>
 80097e4:	4855      	ldr	r0, [pc, #340]	; (800993c <_strerror_r+0x3a8>)
 80097e6:	e76e      	b.n	80096c6 <_strerror_r+0x132>
 80097e8:	4855      	ldr	r0, [pc, #340]	; (8009940 <_strerror_r+0x3ac>)
 80097ea:	e76c      	b.n	80096c6 <_strerror_r+0x132>
 80097ec:	4855      	ldr	r0, [pc, #340]	; (8009944 <_strerror_r+0x3b0>)
 80097ee:	e76a      	b.n	80096c6 <_strerror_r+0x132>
 80097f0:	4855      	ldr	r0, [pc, #340]	; (8009948 <_strerror_r+0x3b4>)
 80097f2:	e768      	b.n	80096c6 <_strerror_r+0x132>
 80097f4:	4855      	ldr	r0, [pc, #340]	; (800994c <_strerror_r+0x3b8>)
 80097f6:	e766      	b.n	80096c6 <_strerror_r+0x132>
 80097f8:	4855      	ldr	r0, [pc, #340]	; (8009950 <_strerror_r+0x3bc>)
 80097fa:	e764      	b.n	80096c6 <_strerror_r+0x132>
 80097fc:	4855      	ldr	r0, [pc, #340]	; (8009954 <_strerror_r+0x3c0>)
 80097fe:	e762      	b.n	80096c6 <_strerror_r+0x132>
 8009800:	2b00      	cmp	r3, #0
 8009802:	bf14      	ite	ne
 8009804:	461a      	movne	r2, r3
 8009806:	4622      	moveq	r2, r4
 8009808:	f000 f8aa 	bl	8009960 <_user_strerror>
 800980c:	4b52      	ldr	r3, [pc, #328]	; (8009958 <_strerror_r+0x3c4>)
 800980e:	2800      	cmp	r0, #0
 8009810:	bf08      	it	eq
 8009812:	4618      	moveq	r0, r3
 8009814:	e757      	b.n	80096c6 <_strerror_r+0x132>
 8009816:	4851      	ldr	r0, [pc, #324]	; (800995c <_strerror_r+0x3c8>)
 8009818:	e755      	b.n	80096c6 <_strerror_r+0x132>
 800981a:	bf00      	nop
 800981c:	0800c0e0 	.word	0x0800c0e0
 8009820:	0800c0ea 	.word	0x0800c0ea
 8009824:	0800c104 	.word	0x0800c104
 8009828:	0800c114 	.word	0x0800c114
 800982c:	0800c12c 	.word	0x0800c12c
 8009830:	0800c136 	.word	0x0800c136
 8009834:	0800c150 	.word	0x0800c150
 8009838:	0800c162 	.word	0x0800c162
 800983c:	0800c174 	.word	0x0800c174
 8009840:	0800c18d 	.word	0x0800c18d
 8009844:	0800c19d 	.word	0x0800c19d
 8009848:	0800c1a9 	.word	0x0800c1a9
 800984c:	0800c1c6 	.word	0x0800c1c6
 8009850:	0800c1d8 	.word	0x0800c1d8
 8009854:	0800c1e9 	.word	0x0800c1e9
 8009858:	0800c1fb 	.word	0x0800c1fb
 800985c:	0800c207 	.word	0x0800c207
 8009860:	0800c21f 	.word	0x0800c21f
 8009864:	0800c22b 	.word	0x0800c22b
 8009868:	0800c23d 	.word	0x0800c23d
 800986c:	0800c24c 	.word	0x0800c24c
 8009870:	0800c25c 	.word	0x0800c25c
 8009874:	0800c269 	.word	0x0800c269
 8009878:	0800c288 	.word	0x0800c288
 800987c:	0800c297 	.word	0x0800c297
 8009880:	0800c2a8 	.word	0x0800c2a8
 8009884:	0800c2cc 	.word	0x0800c2cc
 8009888:	0800c2ea 	.word	0x0800c2ea
 800988c:	0800c308 	.word	0x0800c308
 8009890:	0800c328 	.word	0x0800c328
 8009894:	0800c33f 	.word	0x0800c33f
 8009898:	0800c34e 	.word	0x0800c34e
 800989c:	0800c35d 	.word	0x0800c35d
 80098a0:	0800c371 	.word	0x0800c371
 80098a4:	0800c389 	.word	0x0800c389
 80098a8:	0800c397 	.word	0x0800c397
 80098ac:	0800c3a4 	.word	0x0800c3a4
 80098b0:	0800c3ba 	.word	0x0800c3ba
 80098b4:	0800c3c9 	.word	0x0800c3c9
 80098b8:	0800c3d5 	.word	0x0800c3d5
 80098bc:	0800c404 	.word	0x0800c404
 80098c0:	0800c415 	.word	0x0800c415
 80098c4:	0800c430 	.word	0x0800c430
 80098c8:	0800c443 	.word	0x0800c443
 80098cc:	0800c459 	.word	0x0800c459
 80098d0:	0800c462 	.word	0x0800c462
 80098d4:	0800c479 	.word	0x0800c479
 80098d8:	0800c481 	.word	0x0800c481
 80098dc:	0800c48e 	.word	0x0800c48e
 80098e0:	0800c4a3 	.word	0x0800c4a3
 80098e4:	0800c4b7 	.word	0x0800c4b7
 80098e8:	0800c4cf 	.word	0x0800c4cf
 80098ec:	0800c4de 	.word	0x0800c4de
 80098f0:	0800c4ef 	.word	0x0800c4ef
 80098f4:	0800c502 	.word	0x0800c502
 80098f8:	0800c50e 	.word	0x0800c50e
 80098fc:	0800c527 	.word	0x0800c527
 8009900:	0800c53b 	.word	0x0800c53b
 8009904:	0800c556 	.word	0x0800c556
 8009908:	0800c56e 	.word	0x0800c56e
 800990c:	0800c588 	.word	0x0800c588
 8009910:	0800c590 	.word	0x0800c590
 8009914:	0800c5c0 	.word	0x0800c5c0
 8009918:	0800c5df 	.word	0x0800c5df
 800991c:	0800c5fe 	.word	0x0800c5fe
 8009920:	0800c615 	.word	0x0800c615
 8009924:	0800c628 	.word	0x0800c628
 8009928:	0800c641 	.word	0x0800c641
 800992c:	0800c658 	.word	0x0800c658
 8009930:	0800c66e 	.word	0x0800c66e
 8009934:	0800c68f 	.word	0x0800c68f
 8009938:	0800c6a7 	.word	0x0800c6a7
 800993c:	0800c6c3 	.word	0x0800c6c3
 8009940:	0800c6d6 	.word	0x0800c6d6
 8009944:	0800c6ec 	.word	0x0800c6ec
 8009948:	0800c700 	.word	0x0800c700
 800994c:	0800c722 	.word	0x0800c722
 8009950:	0800c748 	.word	0x0800c748
 8009954:	0800c759 	.word	0x0800c759
 8009958:	0800ca20 	.word	0x0800ca20
 800995c:	0800c76e 	.word	0x0800c76e

08009960 <_user_strerror>:
 8009960:	2000      	movs	r0, #0
 8009962:	4770      	bx	lr

08009964 <__swbuf_r>:
 8009964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009966:	460e      	mov	r6, r1
 8009968:	4614      	mov	r4, r2
 800996a:	4605      	mov	r5, r0
 800996c:	b118      	cbz	r0, 8009976 <__swbuf_r+0x12>
 800996e:	6983      	ldr	r3, [r0, #24]
 8009970:	b90b      	cbnz	r3, 8009976 <__swbuf_r+0x12>
 8009972:	f001 f89b 	bl	800aaac <__sinit>
 8009976:	4b21      	ldr	r3, [pc, #132]	; (80099fc <__swbuf_r+0x98>)
 8009978:	429c      	cmp	r4, r3
 800997a:	d12b      	bne.n	80099d4 <__swbuf_r+0x70>
 800997c:	686c      	ldr	r4, [r5, #4]
 800997e:	69a3      	ldr	r3, [r4, #24]
 8009980:	60a3      	str	r3, [r4, #8]
 8009982:	89a3      	ldrh	r3, [r4, #12]
 8009984:	071a      	lsls	r2, r3, #28
 8009986:	d52f      	bpl.n	80099e8 <__swbuf_r+0x84>
 8009988:	6923      	ldr	r3, [r4, #16]
 800998a:	b36b      	cbz	r3, 80099e8 <__swbuf_r+0x84>
 800998c:	6923      	ldr	r3, [r4, #16]
 800998e:	6820      	ldr	r0, [r4, #0]
 8009990:	1ac0      	subs	r0, r0, r3
 8009992:	6963      	ldr	r3, [r4, #20]
 8009994:	b2f6      	uxtb	r6, r6
 8009996:	4283      	cmp	r3, r0
 8009998:	4637      	mov	r7, r6
 800999a:	dc04      	bgt.n	80099a6 <__swbuf_r+0x42>
 800999c:	4621      	mov	r1, r4
 800999e:	4628      	mov	r0, r5
 80099a0:	f000 ffb2 	bl	800a908 <_fflush_r>
 80099a4:	bb30      	cbnz	r0, 80099f4 <__swbuf_r+0x90>
 80099a6:	68a3      	ldr	r3, [r4, #8]
 80099a8:	3b01      	subs	r3, #1
 80099aa:	60a3      	str	r3, [r4, #8]
 80099ac:	6823      	ldr	r3, [r4, #0]
 80099ae:	1c5a      	adds	r2, r3, #1
 80099b0:	6022      	str	r2, [r4, #0]
 80099b2:	701e      	strb	r6, [r3, #0]
 80099b4:	6963      	ldr	r3, [r4, #20]
 80099b6:	3001      	adds	r0, #1
 80099b8:	4283      	cmp	r3, r0
 80099ba:	d004      	beq.n	80099c6 <__swbuf_r+0x62>
 80099bc:	89a3      	ldrh	r3, [r4, #12]
 80099be:	07db      	lsls	r3, r3, #31
 80099c0:	d506      	bpl.n	80099d0 <__swbuf_r+0x6c>
 80099c2:	2e0a      	cmp	r6, #10
 80099c4:	d104      	bne.n	80099d0 <__swbuf_r+0x6c>
 80099c6:	4621      	mov	r1, r4
 80099c8:	4628      	mov	r0, r5
 80099ca:	f000 ff9d 	bl	800a908 <_fflush_r>
 80099ce:	b988      	cbnz	r0, 80099f4 <__swbuf_r+0x90>
 80099d0:	4638      	mov	r0, r7
 80099d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099d4:	4b0a      	ldr	r3, [pc, #40]	; (8009a00 <__swbuf_r+0x9c>)
 80099d6:	429c      	cmp	r4, r3
 80099d8:	d101      	bne.n	80099de <__swbuf_r+0x7a>
 80099da:	68ac      	ldr	r4, [r5, #8]
 80099dc:	e7cf      	b.n	800997e <__swbuf_r+0x1a>
 80099de:	4b09      	ldr	r3, [pc, #36]	; (8009a04 <__swbuf_r+0xa0>)
 80099e0:	429c      	cmp	r4, r3
 80099e2:	bf08      	it	eq
 80099e4:	68ec      	ldreq	r4, [r5, #12]
 80099e6:	e7ca      	b.n	800997e <__swbuf_r+0x1a>
 80099e8:	4621      	mov	r1, r4
 80099ea:	4628      	mov	r0, r5
 80099ec:	f000 f81e 	bl	8009a2c <__swsetup_r>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	d0cb      	beq.n	800998c <__swbuf_r+0x28>
 80099f4:	f04f 37ff 	mov.w	r7, #4294967295
 80099f8:	e7ea      	b.n	80099d0 <__swbuf_r+0x6c>
 80099fa:	bf00      	nop
 80099fc:	0800c82c 	.word	0x0800c82c
 8009a00:	0800c84c 	.word	0x0800c84c
 8009a04:	0800c80c 	.word	0x0800c80c

08009a08 <_write_r>:
 8009a08:	b538      	push	{r3, r4, r5, lr}
 8009a0a:	4d07      	ldr	r5, [pc, #28]	; (8009a28 <_write_r+0x20>)
 8009a0c:	4604      	mov	r4, r0
 8009a0e:	4608      	mov	r0, r1
 8009a10:	4611      	mov	r1, r2
 8009a12:	2200      	movs	r2, #0
 8009a14:	602a      	str	r2, [r5, #0]
 8009a16:	461a      	mov	r2, r3
 8009a18:	f7f7 ff1c 	bl	8001854 <_write>
 8009a1c:	1c43      	adds	r3, r0, #1
 8009a1e:	d102      	bne.n	8009a26 <_write_r+0x1e>
 8009a20:	682b      	ldr	r3, [r5, #0]
 8009a22:	b103      	cbz	r3, 8009a26 <_write_r+0x1e>
 8009a24:	6023      	str	r3, [r4, #0]
 8009a26:	bd38      	pop	{r3, r4, r5, pc}
 8009a28:	200006f4 	.word	0x200006f4

08009a2c <__swsetup_r>:
 8009a2c:	4b32      	ldr	r3, [pc, #200]	; (8009af8 <__swsetup_r+0xcc>)
 8009a2e:	b570      	push	{r4, r5, r6, lr}
 8009a30:	681d      	ldr	r5, [r3, #0]
 8009a32:	4606      	mov	r6, r0
 8009a34:	460c      	mov	r4, r1
 8009a36:	b125      	cbz	r5, 8009a42 <__swsetup_r+0x16>
 8009a38:	69ab      	ldr	r3, [r5, #24]
 8009a3a:	b913      	cbnz	r3, 8009a42 <__swsetup_r+0x16>
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	f001 f835 	bl	800aaac <__sinit>
 8009a42:	4b2e      	ldr	r3, [pc, #184]	; (8009afc <__swsetup_r+0xd0>)
 8009a44:	429c      	cmp	r4, r3
 8009a46:	d10f      	bne.n	8009a68 <__swsetup_r+0x3c>
 8009a48:	686c      	ldr	r4, [r5, #4]
 8009a4a:	89a3      	ldrh	r3, [r4, #12]
 8009a4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a50:	0719      	lsls	r1, r3, #28
 8009a52:	d42c      	bmi.n	8009aae <__swsetup_r+0x82>
 8009a54:	06dd      	lsls	r5, r3, #27
 8009a56:	d411      	bmi.n	8009a7c <__swsetup_r+0x50>
 8009a58:	2309      	movs	r3, #9
 8009a5a:	6033      	str	r3, [r6, #0]
 8009a5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a60:	81a3      	strh	r3, [r4, #12]
 8009a62:	f04f 30ff 	mov.w	r0, #4294967295
 8009a66:	e03e      	b.n	8009ae6 <__swsetup_r+0xba>
 8009a68:	4b25      	ldr	r3, [pc, #148]	; (8009b00 <__swsetup_r+0xd4>)
 8009a6a:	429c      	cmp	r4, r3
 8009a6c:	d101      	bne.n	8009a72 <__swsetup_r+0x46>
 8009a6e:	68ac      	ldr	r4, [r5, #8]
 8009a70:	e7eb      	b.n	8009a4a <__swsetup_r+0x1e>
 8009a72:	4b24      	ldr	r3, [pc, #144]	; (8009b04 <__swsetup_r+0xd8>)
 8009a74:	429c      	cmp	r4, r3
 8009a76:	bf08      	it	eq
 8009a78:	68ec      	ldreq	r4, [r5, #12]
 8009a7a:	e7e6      	b.n	8009a4a <__swsetup_r+0x1e>
 8009a7c:	0758      	lsls	r0, r3, #29
 8009a7e:	d512      	bpl.n	8009aa6 <__swsetup_r+0x7a>
 8009a80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a82:	b141      	cbz	r1, 8009a96 <__swsetup_r+0x6a>
 8009a84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a88:	4299      	cmp	r1, r3
 8009a8a:	d002      	beq.n	8009a92 <__swsetup_r+0x66>
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	f7fe ff29 	bl	80088e4 <_free_r>
 8009a92:	2300      	movs	r3, #0
 8009a94:	6363      	str	r3, [r4, #52]	; 0x34
 8009a96:	89a3      	ldrh	r3, [r4, #12]
 8009a98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009a9c:	81a3      	strh	r3, [r4, #12]
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	6063      	str	r3, [r4, #4]
 8009aa2:	6923      	ldr	r3, [r4, #16]
 8009aa4:	6023      	str	r3, [r4, #0]
 8009aa6:	89a3      	ldrh	r3, [r4, #12]
 8009aa8:	f043 0308 	orr.w	r3, r3, #8
 8009aac:	81a3      	strh	r3, [r4, #12]
 8009aae:	6923      	ldr	r3, [r4, #16]
 8009ab0:	b94b      	cbnz	r3, 8009ac6 <__swsetup_r+0x9a>
 8009ab2:	89a3      	ldrh	r3, [r4, #12]
 8009ab4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ab8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009abc:	d003      	beq.n	8009ac6 <__swsetup_r+0x9a>
 8009abe:	4621      	mov	r1, r4
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	f001 f8bd 	bl	800ac40 <__smakebuf_r>
 8009ac6:	89a0      	ldrh	r0, [r4, #12]
 8009ac8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009acc:	f010 0301 	ands.w	r3, r0, #1
 8009ad0:	d00a      	beq.n	8009ae8 <__swsetup_r+0xbc>
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	60a3      	str	r3, [r4, #8]
 8009ad6:	6963      	ldr	r3, [r4, #20]
 8009ad8:	425b      	negs	r3, r3
 8009ada:	61a3      	str	r3, [r4, #24]
 8009adc:	6923      	ldr	r3, [r4, #16]
 8009ade:	b943      	cbnz	r3, 8009af2 <__swsetup_r+0xc6>
 8009ae0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009ae4:	d1ba      	bne.n	8009a5c <__swsetup_r+0x30>
 8009ae6:	bd70      	pop	{r4, r5, r6, pc}
 8009ae8:	0781      	lsls	r1, r0, #30
 8009aea:	bf58      	it	pl
 8009aec:	6963      	ldrpl	r3, [r4, #20]
 8009aee:	60a3      	str	r3, [r4, #8]
 8009af0:	e7f4      	b.n	8009adc <__swsetup_r+0xb0>
 8009af2:	2000      	movs	r0, #0
 8009af4:	e7f7      	b.n	8009ae6 <__swsetup_r+0xba>
 8009af6:	bf00      	nop
 8009af8:	2000000c 	.word	0x2000000c
 8009afc:	0800c82c 	.word	0x0800c82c
 8009b00:	0800c84c 	.word	0x0800c84c
 8009b04:	0800c80c 	.word	0x0800c80c

08009b08 <quorem>:
 8009b08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b0c:	6903      	ldr	r3, [r0, #16]
 8009b0e:	690c      	ldr	r4, [r1, #16]
 8009b10:	42a3      	cmp	r3, r4
 8009b12:	4607      	mov	r7, r0
 8009b14:	f2c0 8081 	blt.w	8009c1a <quorem+0x112>
 8009b18:	3c01      	subs	r4, #1
 8009b1a:	f101 0814 	add.w	r8, r1, #20
 8009b1e:	f100 0514 	add.w	r5, r0, #20
 8009b22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b26:	9301      	str	r3, [sp, #4]
 8009b28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009b2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b30:	3301      	adds	r3, #1
 8009b32:	429a      	cmp	r2, r3
 8009b34:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009b38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b40:	d331      	bcc.n	8009ba6 <quorem+0x9e>
 8009b42:	f04f 0e00 	mov.w	lr, #0
 8009b46:	4640      	mov	r0, r8
 8009b48:	46ac      	mov	ip, r5
 8009b4a:	46f2      	mov	sl, lr
 8009b4c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009b50:	b293      	uxth	r3, r2
 8009b52:	fb06 e303 	mla	r3, r6, r3, lr
 8009b56:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009b5a:	b29b      	uxth	r3, r3
 8009b5c:	ebaa 0303 	sub.w	r3, sl, r3
 8009b60:	0c12      	lsrs	r2, r2, #16
 8009b62:	f8dc a000 	ldr.w	sl, [ip]
 8009b66:	fb06 e202 	mla	r2, r6, r2, lr
 8009b6a:	fa13 f38a 	uxtah	r3, r3, sl
 8009b6e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009b72:	fa1f fa82 	uxth.w	sl, r2
 8009b76:	f8dc 2000 	ldr.w	r2, [ip]
 8009b7a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009b7e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009b82:	b29b      	uxth	r3, r3
 8009b84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b88:	4581      	cmp	r9, r0
 8009b8a:	f84c 3b04 	str.w	r3, [ip], #4
 8009b8e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009b92:	d2db      	bcs.n	8009b4c <quorem+0x44>
 8009b94:	f855 300b 	ldr.w	r3, [r5, fp]
 8009b98:	b92b      	cbnz	r3, 8009ba6 <quorem+0x9e>
 8009b9a:	9b01      	ldr	r3, [sp, #4]
 8009b9c:	3b04      	subs	r3, #4
 8009b9e:	429d      	cmp	r5, r3
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	d32e      	bcc.n	8009c02 <quorem+0xfa>
 8009ba4:	613c      	str	r4, [r7, #16]
 8009ba6:	4638      	mov	r0, r7
 8009ba8:	f001 fb24 	bl	800b1f4 <__mcmp>
 8009bac:	2800      	cmp	r0, #0
 8009bae:	db24      	blt.n	8009bfa <quorem+0xf2>
 8009bb0:	3601      	adds	r6, #1
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	f04f 0c00 	mov.w	ip, #0
 8009bb8:	f858 2b04 	ldr.w	r2, [r8], #4
 8009bbc:	f8d0 e000 	ldr.w	lr, [r0]
 8009bc0:	b293      	uxth	r3, r2
 8009bc2:	ebac 0303 	sub.w	r3, ip, r3
 8009bc6:	0c12      	lsrs	r2, r2, #16
 8009bc8:	fa13 f38e 	uxtah	r3, r3, lr
 8009bcc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009bd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009bd4:	b29b      	uxth	r3, r3
 8009bd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bda:	45c1      	cmp	r9, r8
 8009bdc:	f840 3b04 	str.w	r3, [r0], #4
 8009be0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009be4:	d2e8      	bcs.n	8009bb8 <quorem+0xb0>
 8009be6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009bee:	b922      	cbnz	r2, 8009bfa <quorem+0xf2>
 8009bf0:	3b04      	subs	r3, #4
 8009bf2:	429d      	cmp	r5, r3
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	d30a      	bcc.n	8009c0e <quorem+0x106>
 8009bf8:	613c      	str	r4, [r7, #16]
 8009bfa:	4630      	mov	r0, r6
 8009bfc:	b003      	add	sp, #12
 8009bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c02:	6812      	ldr	r2, [r2, #0]
 8009c04:	3b04      	subs	r3, #4
 8009c06:	2a00      	cmp	r2, #0
 8009c08:	d1cc      	bne.n	8009ba4 <quorem+0x9c>
 8009c0a:	3c01      	subs	r4, #1
 8009c0c:	e7c7      	b.n	8009b9e <quorem+0x96>
 8009c0e:	6812      	ldr	r2, [r2, #0]
 8009c10:	3b04      	subs	r3, #4
 8009c12:	2a00      	cmp	r2, #0
 8009c14:	d1f0      	bne.n	8009bf8 <quorem+0xf0>
 8009c16:	3c01      	subs	r4, #1
 8009c18:	e7eb      	b.n	8009bf2 <quorem+0xea>
 8009c1a:	2000      	movs	r0, #0
 8009c1c:	e7ee      	b.n	8009bfc <quorem+0xf4>
	...

08009c20 <_dtoa_r>:
 8009c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c24:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009c26:	b099      	sub	sp, #100	; 0x64
 8009c28:	4616      	mov	r6, r2
 8009c2a:	461f      	mov	r7, r3
 8009c2c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009c30:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8009c34:	4605      	mov	r5, r0
 8009c36:	b974      	cbnz	r4, 8009c56 <_dtoa_r+0x36>
 8009c38:	2010      	movs	r0, #16
 8009c3a:	f7fe fe2d 	bl	8008898 <malloc>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	6268      	str	r0, [r5, #36]	; 0x24
 8009c42:	b920      	cbnz	r0, 8009c4e <_dtoa_r+0x2e>
 8009c44:	4ba8      	ldr	r3, [pc, #672]	; (8009ee8 <_dtoa_r+0x2c8>)
 8009c46:	21ea      	movs	r1, #234	; 0xea
 8009c48:	48a8      	ldr	r0, [pc, #672]	; (8009eec <_dtoa_r+0x2cc>)
 8009c4a:	f001 fdd3 	bl	800b7f4 <__assert_func>
 8009c4e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009c52:	6004      	str	r4, [r0, #0]
 8009c54:	60c4      	str	r4, [r0, #12]
 8009c56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009c58:	6819      	ldr	r1, [r3, #0]
 8009c5a:	b151      	cbz	r1, 8009c72 <_dtoa_r+0x52>
 8009c5c:	685a      	ldr	r2, [r3, #4]
 8009c5e:	604a      	str	r2, [r1, #4]
 8009c60:	2301      	movs	r3, #1
 8009c62:	4093      	lsls	r3, r2
 8009c64:	608b      	str	r3, [r1, #8]
 8009c66:	4628      	mov	r0, r5
 8009c68:	f001 f888 	bl	800ad7c <_Bfree>
 8009c6c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009c6e:	2200      	movs	r2, #0
 8009c70:	601a      	str	r2, [r3, #0]
 8009c72:	1e3b      	subs	r3, r7, #0
 8009c74:	bfb9      	ittee	lt
 8009c76:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009c7a:	9305      	strlt	r3, [sp, #20]
 8009c7c:	2300      	movge	r3, #0
 8009c7e:	f8c8 3000 	strge.w	r3, [r8]
 8009c82:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8009c86:	4b9a      	ldr	r3, [pc, #616]	; (8009ef0 <_dtoa_r+0x2d0>)
 8009c88:	bfbc      	itt	lt
 8009c8a:	2201      	movlt	r2, #1
 8009c8c:	f8c8 2000 	strlt.w	r2, [r8]
 8009c90:	ea33 0309 	bics.w	r3, r3, r9
 8009c94:	d119      	bne.n	8009cca <_dtoa_r+0xaa>
 8009c96:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009c98:	f242 730f 	movw	r3, #9999	; 0x270f
 8009c9c:	6013      	str	r3, [r2, #0]
 8009c9e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ca2:	4333      	orrs	r3, r6
 8009ca4:	f000 8581 	beq.w	800a7aa <_dtoa_r+0xb8a>
 8009ca8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009caa:	b953      	cbnz	r3, 8009cc2 <_dtoa_r+0xa2>
 8009cac:	4b91      	ldr	r3, [pc, #580]	; (8009ef4 <_dtoa_r+0x2d4>)
 8009cae:	e022      	b.n	8009cf6 <_dtoa_r+0xd6>
 8009cb0:	4b91      	ldr	r3, [pc, #580]	; (8009ef8 <_dtoa_r+0x2d8>)
 8009cb2:	9308      	str	r3, [sp, #32]
 8009cb4:	3308      	adds	r3, #8
 8009cb6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009cb8:	6013      	str	r3, [r2, #0]
 8009cba:	9808      	ldr	r0, [sp, #32]
 8009cbc:	b019      	add	sp, #100	; 0x64
 8009cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cc2:	4b8c      	ldr	r3, [pc, #560]	; (8009ef4 <_dtoa_r+0x2d4>)
 8009cc4:	9308      	str	r3, [sp, #32]
 8009cc6:	3303      	adds	r3, #3
 8009cc8:	e7f5      	b.n	8009cb6 <_dtoa_r+0x96>
 8009cca:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009cce:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8009cd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	2300      	movs	r3, #0
 8009cda:	f7f6 fedd 	bl	8000a98 <__aeabi_dcmpeq>
 8009cde:	4680      	mov	r8, r0
 8009ce0:	b158      	cbz	r0, 8009cfa <_dtoa_r+0xda>
 8009ce2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	6013      	str	r3, [r2, #0]
 8009ce8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	f000 855a 	beq.w	800a7a4 <_dtoa_r+0xb84>
 8009cf0:	4882      	ldr	r0, [pc, #520]	; (8009efc <_dtoa_r+0x2dc>)
 8009cf2:	6018      	str	r0, [r3, #0]
 8009cf4:	1e43      	subs	r3, r0, #1
 8009cf6:	9308      	str	r3, [sp, #32]
 8009cf8:	e7df      	b.n	8009cba <_dtoa_r+0x9a>
 8009cfa:	ab16      	add	r3, sp, #88	; 0x58
 8009cfc:	9301      	str	r3, [sp, #4]
 8009cfe:	ab17      	add	r3, sp, #92	; 0x5c
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	4628      	mov	r0, r5
 8009d04:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009d08:	f001 fb1a 	bl	800b340 <__d2b>
 8009d0c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009d10:	4682      	mov	sl, r0
 8009d12:	2c00      	cmp	r4, #0
 8009d14:	d07e      	beq.n	8009e14 <_dtoa_r+0x1f4>
 8009d16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d18:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8009d1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009d24:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009d28:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009d2c:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8009d30:	4b73      	ldr	r3, [pc, #460]	; (8009f00 <_dtoa_r+0x2e0>)
 8009d32:	2200      	movs	r2, #0
 8009d34:	f7f6 fa90 	bl	8000258 <__aeabi_dsub>
 8009d38:	a365      	add	r3, pc, #404	; (adr r3, 8009ed0 <_dtoa_r+0x2b0>)
 8009d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3e:	f7f6 fc43 	bl	80005c8 <__aeabi_dmul>
 8009d42:	a365      	add	r3, pc, #404	; (adr r3, 8009ed8 <_dtoa_r+0x2b8>)
 8009d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d48:	f7f6 fa88 	bl	800025c <__adddf3>
 8009d4c:	4606      	mov	r6, r0
 8009d4e:	4620      	mov	r0, r4
 8009d50:	460f      	mov	r7, r1
 8009d52:	f7f6 fbcf 	bl	80004f4 <__aeabi_i2d>
 8009d56:	a362      	add	r3, pc, #392	; (adr r3, 8009ee0 <_dtoa_r+0x2c0>)
 8009d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d5c:	f7f6 fc34 	bl	80005c8 <__aeabi_dmul>
 8009d60:	4602      	mov	r2, r0
 8009d62:	460b      	mov	r3, r1
 8009d64:	4630      	mov	r0, r6
 8009d66:	4639      	mov	r1, r7
 8009d68:	f7f6 fa78 	bl	800025c <__adddf3>
 8009d6c:	4606      	mov	r6, r0
 8009d6e:	460f      	mov	r7, r1
 8009d70:	f7f6 feda 	bl	8000b28 <__aeabi_d2iz>
 8009d74:	2200      	movs	r2, #0
 8009d76:	4681      	mov	r9, r0
 8009d78:	2300      	movs	r3, #0
 8009d7a:	4630      	mov	r0, r6
 8009d7c:	4639      	mov	r1, r7
 8009d7e:	f7f6 fe95 	bl	8000aac <__aeabi_dcmplt>
 8009d82:	b148      	cbz	r0, 8009d98 <_dtoa_r+0x178>
 8009d84:	4648      	mov	r0, r9
 8009d86:	f7f6 fbb5 	bl	80004f4 <__aeabi_i2d>
 8009d8a:	4632      	mov	r2, r6
 8009d8c:	463b      	mov	r3, r7
 8009d8e:	f7f6 fe83 	bl	8000a98 <__aeabi_dcmpeq>
 8009d92:	b908      	cbnz	r0, 8009d98 <_dtoa_r+0x178>
 8009d94:	f109 39ff 	add.w	r9, r9, #4294967295
 8009d98:	f1b9 0f16 	cmp.w	r9, #22
 8009d9c:	d857      	bhi.n	8009e4e <_dtoa_r+0x22e>
 8009d9e:	4b59      	ldr	r3, [pc, #356]	; (8009f04 <_dtoa_r+0x2e4>)
 8009da0:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8009da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009da8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009dac:	f7f6 fe7e 	bl	8000aac <__aeabi_dcmplt>
 8009db0:	2800      	cmp	r0, #0
 8009db2:	d04e      	beq.n	8009e52 <_dtoa_r+0x232>
 8009db4:	f109 39ff 	add.w	r9, r9, #4294967295
 8009db8:	2300      	movs	r3, #0
 8009dba:	930f      	str	r3, [sp, #60]	; 0x3c
 8009dbc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009dbe:	1b1c      	subs	r4, r3, r4
 8009dc0:	1e63      	subs	r3, r4, #1
 8009dc2:	9309      	str	r3, [sp, #36]	; 0x24
 8009dc4:	bf45      	ittet	mi
 8009dc6:	f1c4 0301 	rsbmi	r3, r4, #1
 8009dca:	9306      	strmi	r3, [sp, #24]
 8009dcc:	2300      	movpl	r3, #0
 8009dce:	2300      	movmi	r3, #0
 8009dd0:	bf4c      	ite	mi
 8009dd2:	9309      	strmi	r3, [sp, #36]	; 0x24
 8009dd4:	9306      	strpl	r3, [sp, #24]
 8009dd6:	f1b9 0f00 	cmp.w	r9, #0
 8009dda:	db3c      	blt.n	8009e56 <_dtoa_r+0x236>
 8009ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dde:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009de2:	444b      	add	r3, r9
 8009de4:	9309      	str	r3, [sp, #36]	; 0x24
 8009de6:	2300      	movs	r3, #0
 8009de8:	930a      	str	r3, [sp, #40]	; 0x28
 8009dea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009dec:	2b09      	cmp	r3, #9
 8009dee:	f200 808d 	bhi.w	8009f0c <_dtoa_r+0x2ec>
 8009df2:	2b05      	cmp	r3, #5
 8009df4:	bfc4      	itt	gt
 8009df6:	3b04      	subgt	r3, #4
 8009df8:	9322      	strgt	r3, [sp, #136]	; 0x88
 8009dfa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009dfc:	f1a3 0302 	sub.w	r3, r3, #2
 8009e00:	bfcc      	ite	gt
 8009e02:	2400      	movgt	r4, #0
 8009e04:	2401      	movle	r4, #1
 8009e06:	2b03      	cmp	r3, #3
 8009e08:	f200 808c 	bhi.w	8009f24 <_dtoa_r+0x304>
 8009e0c:	e8df f003 	tbb	[pc, r3]
 8009e10:	5b4d4f2d 	.word	0x5b4d4f2d
 8009e14:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8009e18:	441c      	add	r4, r3
 8009e1a:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8009e1e:	2b20      	cmp	r3, #32
 8009e20:	bfc3      	ittte	gt
 8009e22:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009e26:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8009e2a:	fa09 f303 	lslgt.w	r3, r9, r3
 8009e2e:	f1c3 0320 	rsble	r3, r3, #32
 8009e32:	bfc6      	itte	gt
 8009e34:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009e38:	4318      	orrgt	r0, r3
 8009e3a:	fa06 f003 	lslle.w	r0, r6, r3
 8009e3e:	f7f6 fb49 	bl	80004d4 <__aeabi_ui2d>
 8009e42:	2301      	movs	r3, #1
 8009e44:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009e48:	3c01      	subs	r4, #1
 8009e4a:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e4c:	e770      	b.n	8009d30 <_dtoa_r+0x110>
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e7b3      	b.n	8009dba <_dtoa_r+0x19a>
 8009e52:	900f      	str	r0, [sp, #60]	; 0x3c
 8009e54:	e7b2      	b.n	8009dbc <_dtoa_r+0x19c>
 8009e56:	9b06      	ldr	r3, [sp, #24]
 8009e58:	eba3 0309 	sub.w	r3, r3, r9
 8009e5c:	9306      	str	r3, [sp, #24]
 8009e5e:	f1c9 0300 	rsb	r3, r9, #0
 8009e62:	930a      	str	r3, [sp, #40]	; 0x28
 8009e64:	2300      	movs	r3, #0
 8009e66:	930e      	str	r3, [sp, #56]	; 0x38
 8009e68:	e7bf      	b.n	8009dea <_dtoa_r+0x1ca>
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	dc5a      	bgt.n	8009f2a <_dtoa_r+0x30a>
 8009e74:	f04f 0b01 	mov.w	fp, #1
 8009e78:	f8cd b008 	str.w	fp, [sp, #8]
 8009e7c:	465b      	mov	r3, fp
 8009e7e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8009e82:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8009e84:	2200      	movs	r2, #0
 8009e86:	6042      	str	r2, [r0, #4]
 8009e88:	2204      	movs	r2, #4
 8009e8a:	f102 0614 	add.w	r6, r2, #20
 8009e8e:	429e      	cmp	r6, r3
 8009e90:	6841      	ldr	r1, [r0, #4]
 8009e92:	d950      	bls.n	8009f36 <_dtoa_r+0x316>
 8009e94:	4628      	mov	r0, r5
 8009e96:	f000 ff31 	bl	800acfc <_Balloc>
 8009e9a:	9008      	str	r0, [sp, #32]
 8009e9c:	2800      	cmp	r0, #0
 8009e9e:	d14e      	bne.n	8009f3e <_dtoa_r+0x31e>
 8009ea0:	4b19      	ldr	r3, [pc, #100]	; (8009f08 <_dtoa_r+0x2e8>)
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009ea8:	e6ce      	b.n	8009c48 <_dtoa_r+0x28>
 8009eaa:	2301      	movs	r3, #1
 8009eac:	e7de      	b.n	8009e6c <_dtoa_r+0x24c>
 8009eae:	2300      	movs	r3, #0
 8009eb0:	930b      	str	r3, [sp, #44]	; 0x2c
 8009eb2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009eb4:	eb09 0b03 	add.w	fp, r9, r3
 8009eb8:	f10b 0301 	add.w	r3, fp, #1
 8009ebc:	2b01      	cmp	r3, #1
 8009ebe:	9302      	str	r3, [sp, #8]
 8009ec0:	bfb8      	it	lt
 8009ec2:	2301      	movlt	r3, #1
 8009ec4:	e7dd      	b.n	8009e82 <_dtoa_r+0x262>
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	e7f2      	b.n	8009eb0 <_dtoa_r+0x290>
 8009eca:	bf00      	nop
 8009ecc:	f3af 8000 	nop.w
 8009ed0:	636f4361 	.word	0x636f4361
 8009ed4:	3fd287a7 	.word	0x3fd287a7
 8009ed8:	8b60c8b3 	.word	0x8b60c8b3
 8009edc:	3fc68a28 	.word	0x3fc68a28
 8009ee0:	509f79fb 	.word	0x509f79fb
 8009ee4:	3fd34413 	.word	0x3fd34413
 8009ee8:	0800c783 	.word	0x0800c783
 8009eec:	0800c79a 	.word	0x0800c79a
 8009ef0:	7ff00000 	.word	0x7ff00000
 8009ef4:	0800c77f 	.word	0x0800c77f
 8009ef8:	0800c776 	.word	0x0800c776
 8009efc:	0800c0bd 	.word	0x0800c0bd
 8009f00:	3ff80000 	.word	0x3ff80000
 8009f04:	0800c900 	.word	0x0800c900
 8009f08:	0800c7f9 	.word	0x0800c7f9
 8009f0c:	2401      	movs	r4, #1
 8009f0e:	2300      	movs	r3, #0
 8009f10:	9322      	str	r3, [sp, #136]	; 0x88
 8009f12:	940b      	str	r4, [sp, #44]	; 0x2c
 8009f14:	f04f 3bff 	mov.w	fp, #4294967295
 8009f18:	2200      	movs	r2, #0
 8009f1a:	f8cd b008 	str.w	fp, [sp, #8]
 8009f1e:	2312      	movs	r3, #18
 8009f20:	9223      	str	r2, [sp, #140]	; 0x8c
 8009f22:	e7ae      	b.n	8009e82 <_dtoa_r+0x262>
 8009f24:	2301      	movs	r3, #1
 8009f26:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f28:	e7f4      	b.n	8009f14 <_dtoa_r+0x2f4>
 8009f2a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8009f2e:	f8cd b008 	str.w	fp, [sp, #8]
 8009f32:	465b      	mov	r3, fp
 8009f34:	e7a5      	b.n	8009e82 <_dtoa_r+0x262>
 8009f36:	3101      	adds	r1, #1
 8009f38:	6041      	str	r1, [r0, #4]
 8009f3a:	0052      	lsls	r2, r2, #1
 8009f3c:	e7a5      	b.n	8009e8a <_dtoa_r+0x26a>
 8009f3e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009f40:	9a08      	ldr	r2, [sp, #32]
 8009f42:	601a      	str	r2, [r3, #0]
 8009f44:	9b02      	ldr	r3, [sp, #8]
 8009f46:	2b0e      	cmp	r3, #14
 8009f48:	f200 80a8 	bhi.w	800a09c <_dtoa_r+0x47c>
 8009f4c:	2c00      	cmp	r4, #0
 8009f4e:	f000 80a5 	beq.w	800a09c <_dtoa_r+0x47c>
 8009f52:	f1b9 0f00 	cmp.w	r9, #0
 8009f56:	dd34      	ble.n	8009fc2 <_dtoa_r+0x3a2>
 8009f58:	4a9a      	ldr	r2, [pc, #616]	; (800a1c4 <_dtoa_r+0x5a4>)
 8009f5a:	f009 030f 	and.w	r3, r9, #15
 8009f5e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009f62:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009f66:	f419 7f80 	tst.w	r9, #256	; 0x100
 8009f6a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009f6e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8009f72:	d016      	beq.n	8009fa2 <_dtoa_r+0x382>
 8009f74:	4b94      	ldr	r3, [pc, #592]	; (800a1c8 <_dtoa_r+0x5a8>)
 8009f76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009f7a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009f7e:	f7f6 fc4d 	bl	800081c <__aeabi_ddiv>
 8009f82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f86:	f004 040f 	and.w	r4, r4, #15
 8009f8a:	2703      	movs	r7, #3
 8009f8c:	4e8e      	ldr	r6, [pc, #568]	; (800a1c8 <_dtoa_r+0x5a8>)
 8009f8e:	b954      	cbnz	r4, 8009fa6 <_dtoa_r+0x386>
 8009f90:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009f94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f98:	f7f6 fc40 	bl	800081c <__aeabi_ddiv>
 8009f9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009fa0:	e029      	b.n	8009ff6 <_dtoa_r+0x3d6>
 8009fa2:	2702      	movs	r7, #2
 8009fa4:	e7f2      	b.n	8009f8c <_dtoa_r+0x36c>
 8009fa6:	07e1      	lsls	r1, r4, #31
 8009fa8:	d508      	bpl.n	8009fbc <_dtoa_r+0x39c>
 8009faa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009fae:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009fb2:	f7f6 fb09 	bl	80005c8 <__aeabi_dmul>
 8009fb6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009fba:	3701      	adds	r7, #1
 8009fbc:	1064      	asrs	r4, r4, #1
 8009fbe:	3608      	adds	r6, #8
 8009fc0:	e7e5      	b.n	8009f8e <_dtoa_r+0x36e>
 8009fc2:	f000 80a5 	beq.w	800a110 <_dtoa_r+0x4f0>
 8009fc6:	f1c9 0400 	rsb	r4, r9, #0
 8009fca:	4b7e      	ldr	r3, [pc, #504]	; (800a1c4 <_dtoa_r+0x5a4>)
 8009fcc:	4e7e      	ldr	r6, [pc, #504]	; (800a1c8 <_dtoa_r+0x5a8>)
 8009fce:	f004 020f 	and.w	r2, r4, #15
 8009fd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009fde:	f7f6 faf3 	bl	80005c8 <__aeabi_dmul>
 8009fe2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009fe6:	1124      	asrs	r4, r4, #4
 8009fe8:	2300      	movs	r3, #0
 8009fea:	2702      	movs	r7, #2
 8009fec:	2c00      	cmp	r4, #0
 8009fee:	f040 8084 	bne.w	800a0fa <_dtoa_r+0x4da>
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d1d2      	bne.n	8009f9c <_dtoa_r+0x37c>
 8009ff6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	f000 808b 	beq.w	800a114 <_dtoa_r+0x4f4>
 8009ffe:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a002:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a006:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a00a:	4b70      	ldr	r3, [pc, #448]	; (800a1cc <_dtoa_r+0x5ac>)
 800a00c:	2200      	movs	r2, #0
 800a00e:	f7f6 fd4d 	bl	8000aac <__aeabi_dcmplt>
 800a012:	2800      	cmp	r0, #0
 800a014:	d07e      	beq.n	800a114 <_dtoa_r+0x4f4>
 800a016:	9b02      	ldr	r3, [sp, #8]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d07b      	beq.n	800a114 <_dtoa_r+0x4f4>
 800a01c:	f1bb 0f00 	cmp.w	fp, #0
 800a020:	dd38      	ble.n	800a094 <_dtoa_r+0x474>
 800a022:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a026:	4b6a      	ldr	r3, [pc, #424]	; (800a1d0 <_dtoa_r+0x5b0>)
 800a028:	2200      	movs	r2, #0
 800a02a:	f7f6 facd 	bl	80005c8 <__aeabi_dmul>
 800a02e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a032:	f109 38ff 	add.w	r8, r9, #4294967295
 800a036:	3701      	adds	r7, #1
 800a038:	465c      	mov	r4, fp
 800a03a:	4638      	mov	r0, r7
 800a03c:	f7f6 fa5a 	bl	80004f4 <__aeabi_i2d>
 800a040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a044:	f7f6 fac0 	bl	80005c8 <__aeabi_dmul>
 800a048:	4b62      	ldr	r3, [pc, #392]	; (800a1d4 <_dtoa_r+0x5b4>)
 800a04a:	2200      	movs	r2, #0
 800a04c:	f7f6 f906 	bl	800025c <__adddf3>
 800a050:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a054:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a058:	9611      	str	r6, [sp, #68]	; 0x44
 800a05a:	2c00      	cmp	r4, #0
 800a05c:	d15d      	bne.n	800a11a <_dtoa_r+0x4fa>
 800a05e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a062:	4b5d      	ldr	r3, [pc, #372]	; (800a1d8 <_dtoa_r+0x5b8>)
 800a064:	2200      	movs	r2, #0
 800a066:	f7f6 f8f7 	bl	8000258 <__aeabi_dsub>
 800a06a:	4602      	mov	r2, r0
 800a06c:	460b      	mov	r3, r1
 800a06e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a072:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a074:	4633      	mov	r3, r6
 800a076:	f7f6 fd37 	bl	8000ae8 <__aeabi_dcmpgt>
 800a07a:	2800      	cmp	r0, #0
 800a07c:	f040 829e 	bne.w	800a5bc <_dtoa_r+0x99c>
 800a080:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a084:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a086:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a08a:	f7f6 fd0f 	bl	8000aac <__aeabi_dcmplt>
 800a08e:	2800      	cmp	r0, #0
 800a090:	f040 8292 	bne.w	800a5b8 <_dtoa_r+0x998>
 800a094:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800a098:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a09c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	f2c0 8153 	blt.w	800a34a <_dtoa_r+0x72a>
 800a0a4:	f1b9 0f0e 	cmp.w	r9, #14
 800a0a8:	f300 814f 	bgt.w	800a34a <_dtoa_r+0x72a>
 800a0ac:	4b45      	ldr	r3, [pc, #276]	; (800a1c4 <_dtoa_r+0x5a4>)
 800a0ae:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800a0b2:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a0b6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800a0ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f280 80db 	bge.w	800a278 <_dtoa_r+0x658>
 800a0c2:	9b02      	ldr	r3, [sp, #8]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	f300 80d7 	bgt.w	800a278 <_dtoa_r+0x658>
 800a0ca:	f040 8274 	bne.w	800a5b6 <_dtoa_r+0x996>
 800a0ce:	4b42      	ldr	r3, [pc, #264]	; (800a1d8 <_dtoa_r+0x5b8>)
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a0d6:	f7f6 fa77 	bl	80005c8 <__aeabi_dmul>
 800a0da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0de:	f7f6 fcf9 	bl	8000ad4 <__aeabi_dcmpge>
 800a0e2:	9c02      	ldr	r4, [sp, #8]
 800a0e4:	4626      	mov	r6, r4
 800a0e6:	2800      	cmp	r0, #0
 800a0e8:	f040 824a 	bne.w	800a580 <_dtoa_r+0x960>
 800a0ec:	9f08      	ldr	r7, [sp, #32]
 800a0ee:	2331      	movs	r3, #49	; 0x31
 800a0f0:	f807 3b01 	strb.w	r3, [r7], #1
 800a0f4:	f109 0901 	add.w	r9, r9, #1
 800a0f8:	e246      	b.n	800a588 <_dtoa_r+0x968>
 800a0fa:	07e2      	lsls	r2, r4, #31
 800a0fc:	d505      	bpl.n	800a10a <_dtoa_r+0x4ea>
 800a0fe:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a102:	f7f6 fa61 	bl	80005c8 <__aeabi_dmul>
 800a106:	3701      	adds	r7, #1
 800a108:	2301      	movs	r3, #1
 800a10a:	1064      	asrs	r4, r4, #1
 800a10c:	3608      	adds	r6, #8
 800a10e:	e76d      	b.n	8009fec <_dtoa_r+0x3cc>
 800a110:	2702      	movs	r7, #2
 800a112:	e770      	b.n	8009ff6 <_dtoa_r+0x3d6>
 800a114:	9c02      	ldr	r4, [sp, #8]
 800a116:	46c8      	mov	r8, r9
 800a118:	e78f      	b.n	800a03a <_dtoa_r+0x41a>
 800a11a:	9908      	ldr	r1, [sp, #32]
 800a11c:	4b29      	ldr	r3, [pc, #164]	; (800a1c4 <_dtoa_r+0x5a4>)
 800a11e:	4421      	add	r1, r4
 800a120:	9112      	str	r1, [sp, #72]	; 0x48
 800a122:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a124:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a128:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800a12c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a130:	2900      	cmp	r1, #0
 800a132:	d055      	beq.n	800a1e0 <_dtoa_r+0x5c0>
 800a134:	4929      	ldr	r1, [pc, #164]	; (800a1dc <_dtoa_r+0x5bc>)
 800a136:	2000      	movs	r0, #0
 800a138:	f7f6 fb70 	bl	800081c <__aeabi_ddiv>
 800a13c:	463b      	mov	r3, r7
 800a13e:	4632      	mov	r2, r6
 800a140:	f7f6 f88a 	bl	8000258 <__aeabi_dsub>
 800a144:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a148:	9f08      	ldr	r7, [sp, #32]
 800a14a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a14e:	f7f6 fceb 	bl	8000b28 <__aeabi_d2iz>
 800a152:	4604      	mov	r4, r0
 800a154:	f7f6 f9ce 	bl	80004f4 <__aeabi_i2d>
 800a158:	4602      	mov	r2, r0
 800a15a:	460b      	mov	r3, r1
 800a15c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a160:	f7f6 f87a 	bl	8000258 <__aeabi_dsub>
 800a164:	3430      	adds	r4, #48	; 0x30
 800a166:	4602      	mov	r2, r0
 800a168:	460b      	mov	r3, r1
 800a16a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a16e:	f807 4b01 	strb.w	r4, [r7], #1
 800a172:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a176:	f7f6 fc99 	bl	8000aac <__aeabi_dcmplt>
 800a17a:	2800      	cmp	r0, #0
 800a17c:	d174      	bne.n	800a268 <_dtoa_r+0x648>
 800a17e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a182:	4912      	ldr	r1, [pc, #72]	; (800a1cc <_dtoa_r+0x5ac>)
 800a184:	2000      	movs	r0, #0
 800a186:	f7f6 f867 	bl	8000258 <__aeabi_dsub>
 800a18a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a18e:	f7f6 fc8d 	bl	8000aac <__aeabi_dcmplt>
 800a192:	2800      	cmp	r0, #0
 800a194:	f040 80b6 	bne.w	800a304 <_dtoa_r+0x6e4>
 800a198:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a19a:	429f      	cmp	r7, r3
 800a19c:	f43f af7a 	beq.w	800a094 <_dtoa_r+0x474>
 800a1a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a1a4:	4b0a      	ldr	r3, [pc, #40]	; (800a1d0 <_dtoa_r+0x5b0>)
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	f7f6 fa0e 	bl	80005c8 <__aeabi_dmul>
 800a1ac:	4b08      	ldr	r3, [pc, #32]	; (800a1d0 <_dtoa_r+0x5b0>)
 800a1ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1b8:	f7f6 fa06 	bl	80005c8 <__aeabi_dmul>
 800a1bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a1c0:	e7c3      	b.n	800a14a <_dtoa_r+0x52a>
 800a1c2:	bf00      	nop
 800a1c4:	0800c900 	.word	0x0800c900
 800a1c8:	0800c8d8 	.word	0x0800c8d8
 800a1cc:	3ff00000 	.word	0x3ff00000
 800a1d0:	40240000 	.word	0x40240000
 800a1d4:	401c0000 	.word	0x401c0000
 800a1d8:	40140000 	.word	0x40140000
 800a1dc:	3fe00000 	.word	0x3fe00000
 800a1e0:	4630      	mov	r0, r6
 800a1e2:	4639      	mov	r1, r7
 800a1e4:	f7f6 f9f0 	bl	80005c8 <__aeabi_dmul>
 800a1e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a1ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a1ee:	9c08      	ldr	r4, [sp, #32]
 800a1f0:	9314      	str	r3, [sp, #80]	; 0x50
 800a1f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1f6:	f7f6 fc97 	bl	8000b28 <__aeabi_d2iz>
 800a1fa:	9015      	str	r0, [sp, #84]	; 0x54
 800a1fc:	f7f6 f97a 	bl	80004f4 <__aeabi_i2d>
 800a200:	4602      	mov	r2, r0
 800a202:	460b      	mov	r3, r1
 800a204:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a208:	f7f6 f826 	bl	8000258 <__aeabi_dsub>
 800a20c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a20e:	3330      	adds	r3, #48	; 0x30
 800a210:	f804 3b01 	strb.w	r3, [r4], #1
 800a214:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a216:	429c      	cmp	r4, r3
 800a218:	4606      	mov	r6, r0
 800a21a:	460f      	mov	r7, r1
 800a21c:	f04f 0200 	mov.w	r2, #0
 800a220:	d124      	bne.n	800a26c <_dtoa_r+0x64c>
 800a222:	4bb2      	ldr	r3, [pc, #712]	; (800a4ec <_dtoa_r+0x8cc>)
 800a224:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a228:	f7f6 f818 	bl	800025c <__adddf3>
 800a22c:	4602      	mov	r2, r0
 800a22e:	460b      	mov	r3, r1
 800a230:	4630      	mov	r0, r6
 800a232:	4639      	mov	r1, r7
 800a234:	f7f6 fc58 	bl	8000ae8 <__aeabi_dcmpgt>
 800a238:	2800      	cmp	r0, #0
 800a23a:	d162      	bne.n	800a302 <_dtoa_r+0x6e2>
 800a23c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a240:	49aa      	ldr	r1, [pc, #680]	; (800a4ec <_dtoa_r+0x8cc>)
 800a242:	2000      	movs	r0, #0
 800a244:	f7f6 f808 	bl	8000258 <__aeabi_dsub>
 800a248:	4602      	mov	r2, r0
 800a24a:	460b      	mov	r3, r1
 800a24c:	4630      	mov	r0, r6
 800a24e:	4639      	mov	r1, r7
 800a250:	f7f6 fc2c 	bl	8000aac <__aeabi_dcmplt>
 800a254:	2800      	cmp	r0, #0
 800a256:	f43f af1d 	beq.w	800a094 <_dtoa_r+0x474>
 800a25a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800a25c:	1e7b      	subs	r3, r7, #1
 800a25e:	9314      	str	r3, [sp, #80]	; 0x50
 800a260:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800a264:	2b30      	cmp	r3, #48	; 0x30
 800a266:	d0f8      	beq.n	800a25a <_dtoa_r+0x63a>
 800a268:	46c1      	mov	r9, r8
 800a26a:	e03a      	b.n	800a2e2 <_dtoa_r+0x6c2>
 800a26c:	4ba0      	ldr	r3, [pc, #640]	; (800a4f0 <_dtoa_r+0x8d0>)
 800a26e:	f7f6 f9ab 	bl	80005c8 <__aeabi_dmul>
 800a272:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a276:	e7bc      	b.n	800a1f2 <_dtoa_r+0x5d2>
 800a278:	9f08      	ldr	r7, [sp, #32]
 800a27a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a27e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a282:	f7f6 facb 	bl	800081c <__aeabi_ddiv>
 800a286:	f7f6 fc4f 	bl	8000b28 <__aeabi_d2iz>
 800a28a:	4604      	mov	r4, r0
 800a28c:	f7f6 f932 	bl	80004f4 <__aeabi_i2d>
 800a290:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a294:	f7f6 f998 	bl	80005c8 <__aeabi_dmul>
 800a298:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800a29c:	460b      	mov	r3, r1
 800a29e:	4602      	mov	r2, r0
 800a2a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a2a4:	f7f5 ffd8 	bl	8000258 <__aeabi_dsub>
 800a2a8:	f807 6b01 	strb.w	r6, [r7], #1
 800a2ac:	9e08      	ldr	r6, [sp, #32]
 800a2ae:	9b02      	ldr	r3, [sp, #8]
 800a2b0:	1bbe      	subs	r6, r7, r6
 800a2b2:	42b3      	cmp	r3, r6
 800a2b4:	d13a      	bne.n	800a32c <_dtoa_r+0x70c>
 800a2b6:	4602      	mov	r2, r0
 800a2b8:	460b      	mov	r3, r1
 800a2ba:	f7f5 ffcf 	bl	800025c <__adddf3>
 800a2be:	4602      	mov	r2, r0
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a2c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a2ca:	f7f6 fc0d 	bl	8000ae8 <__aeabi_dcmpgt>
 800a2ce:	bb58      	cbnz	r0, 800a328 <_dtoa_r+0x708>
 800a2d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a2d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2d8:	f7f6 fbde 	bl	8000a98 <__aeabi_dcmpeq>
 800a2dc:	b108      	cbz	r0, 800a2e2 <_dtoa_r+0x6c2>
 800a2de:	07e1      	lsls	r1, r4, #31
 800a2e0:	d422      	bmi.n	800a328 <_dtoa_r+0x708>
 800a2e2:	4628      	mov	r0, r5
 800a2e4:	4651      	mov	r1, sl
 800a2e6:	f000 fd49 	bl	800ad7c <_Bfree>
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	703b      	strb	r3, [r7, #0]
 800a2ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a2f0:	f109 0001 	add.w	r0, r9, #1
 800a2f4:	6018      	str	r0, [r3, #0]
 800a2f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	f43f acde 	beq.w	8009cba <_dtoa_r+0x9a>
 800a2fe:	601f      	str	r7, [r3, #0]
 800a300:	e4db      	b.n	8009cba <_dtoa_r+0x9a>
 800a302:	4627      	mov	r7, r4
 800a304:	463b      	mov	r3, r7
 800a306:	461f      	mov	r7, r3
 800a308:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a30c:	2a39      	cmp	r2, #57	; 0x39
 800a30e:	d107      	bne.n	800a320 <_dtoa_r+0x700>
 800a310:	9a08      	ldr	r2, [sp, #32]
 800a312:	429a      	cmp	r2, r3
 800a314:	d1f7      	bne.n	800a306 <_dtoa_r+0x6e6>
 800a316:	9908      	ldr	r1, [sp, #32]
 800a318:	2230      	movs	r2, #48	; 0x30
 800a31a:	f108 0801 	add.w	r8, r8, #1
 800a31e:	700a      	strb	r2, [r1, #0]
 800a320:	781a      	ldrb	r2, [r3, #0]
 800a322:	3201      	adds	r2, #1
 800a324:	701a      	strb	r2, [r3, #0]
 800a326:	e79f      	b.n	800a268 <_dtoa_r+0x648>
 800a328:	46c8      	mov	r8, r9
 800a32a:	e7eb      	b.n	800a304 <_dtoa_r+0x6e4>
 800a32c:	4b70      	ldr	r3, [pc, #448]	; (800a4f0 <_dtoa_r+0x8d0>)
 800a32e:	2200      	movs	r2, #0
 800a330:	f7f6 f94a 	bl	80005c8 <__aeabi_dmul>
 800a334:	4602      	mov	r2, r0
 800a336:	460b      	mov	r3, r1
 800a338:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a33c:	2200      	movs	r2, #0
 800a33e:	2300      	movs	r3, #0
 800a340:	f7f6 fbaa 	bl	8000a98 <__aeabi_dcmpeq>
 800a344:	2800      	cmp	r0, #0
 800a346:	d098      	beq.n	800a27a <_dtoa_r+0x65a>
 800a348:	e7cb      	b.n	800a2e2 <_dtoa_r+0x6c2>
 800a34a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a34c:	2a00      	cmp	r2, #0
 800a34e:	f000 80d1 	beq.w	800a4f4 <_dtoa_r+0x8d4>
 800a352:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a354:	2a01      	cmp	r2, #1
 800a356:	f300 80af 	bgt.w	800a4b8 <_dtoa_r+0x898>
 800a35a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a35c:	2a00      	cmp	r2, #0
 800a35e:	f000 80a7 	beq.w	800a4b0 <_dtoa_r+0x890>
 800a362:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a366:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a368:	9f06      	ldr	r7, [sp, #24]
 800a36a:	9a06      	ldr	r2, [sp, #24]
 800a36c:	441a      	add	r2, r3
 800a36e:	9206      	str	r2, [sp, #24]
 800a370:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a372:	2101      	movs	r1, #1
 800a374:	441a      	add	r2, r3
 800a376:	4628      	mov	r0, r5
 800a378:	9209      	str	r2, [sp, #36]	; 0x24
 800a37a:	f000 fdb9 	bl	800aef0 <__i2b>
 800a37e:	4606      	mov	r6, r0
 800a380:	2f00      	cmp	r7, #0
 800a382:	dd0c      	ble.n	800a39e <_dtoa_r+0x77e>
 800a384:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a386:	2b00      	cmp	r3, #0
 800a388:	dd09      	ble.n	800a39e <_dtoa_r+0x77e>
 800a38a:	42bb      	cmp	r3, r7
 800a38c:	9a06      	ldr	r2, [sp, #24]
 800a38e:	bfa8      	it	ge
 800a390:	463b      	movge	r3, r7
 800a392:	1ad2      	subs	r2, r2, r3
 800a394:	9206      	str	r2, [sp, #24]
 800a396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a398:	1aff      	subs	r7, r7, r3
 800a39a:	1ad3      	subs	r3, r2, r3
 800a39c:	9309      	str	r3, [sp, #36]	; 0x24
 800a39e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3a0:	b1f3      	cbz	r3, 800a3e0 <_dtoa_r+0x7c0>
 800a3a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	f000 80a9 	beq.w	800a4fc <_dtoa_r+0x8dc>
 800a3aa:	2c00      	cmp	r4, #0
 800a3ac:	dd10      	ble.n	800a3d0 <_dtoa_r+0x7b0>
 800a3ae:	4631      	mov	r1, r6
 800a3b0:	4622      	mov	r2, r4
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	f000 fe58 	bl	800b068 <__pow5mult>
 800a3b8:	4652      	mov	r2, sl
 800a3ba:	4601      	mov	r1, r0
 800a3bc:	4606      	mov	r6, r0
 800a3be:	4628      	mov	r0, r5
 800a3c0:	f000 fdac 	bl	800af1c <__multiply>
 800a3c4:	4651      	mov	r1, sl
 800a3c6:	4680      	mov	r8, r0
 800a3c8:	4628      	mov	r0, r5
 800a3ca:	f000 fcd7 	bl	800ad7c <_Bfree>
 800a3ce:	46c2      	mov	sl, r8
 800a3d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3d2:	1b1a      	subs	r2, r3, r4
 800a3d4:	d004      	beq.n	800a3e0 <_dtoa_r+0x7c0>
 800a3d6:	4651      	mov	r1, sl
 800a3d8:	4628      	mov	r0, r5
 800a3da:	f000 fe45 	bl	800b068 <__pow5mult>
 800a3de:	4682      	mov	sl, r0
 800a3e0:	2101      	movs	r1, #1
 800a3e2:	4628      	mov	r0, r5
 800a3e4:	f000 fd84 	bl	800aef0 <__i2b>
 800a3e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	4604      	mov	r4, r0
 800a3ee:	f340 8087 	ble.w	800a500 <_dtoa_r+0x8e0>
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	4601      	mov	r1, r0
 800a3f6:	4628      	mov	r0, r5
 800a3f8:	f000 fe36 	bl	800b068 <__pow5mult>
 800a3fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a3fe:	2b01      	cmp	r3, #1
 800a400:	4604      	mov	r4, r0
 800a402:	f340 8080 	ble.w	800a506 <_dtoa_r+0x8e6>
 800a406:	f04f 0800 	mov.w	r8, #0
 800a40a:	6923      	ldr	r3, [r4, #16]
 800a40c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a410:	6918      	ldr	r0, [r3, #16]
 800a412:	f000 fd1f 	bl	800ae54 <__hi0bits>
 800a416:	f1c0 0020 	rsb	r0, r0, #32
 800a41a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a41c:	4418      	add	r0, r3
 800a41e:	f010 001f 	ands.w	r0, r0, #31
 800a422:	f000 8092 	beq.w	800a54a <_dtoa_r+0x92a>
 800a426:	f1c0 0320 	rsb	r3, r0, #32
 800a42a:	2b04      	cmp	r3, #4
 800a42c:	f340 808a 	ble.w	800a544 <_dtoa_r+0x924>
 800a430:	f1c0 001c 	rsb	r0, r0, #28
 800a434:	9b06      	ldr	r3, [sp, #24]
 800a436:	4403      	add	r3, r0
 800a438:	9306      	str	r3, [sp, #24]
 800a43a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a43c:	4403      	add	r3, r0
 800a43e:	4407      	add	r7, r0
 800a440:	9309      	str	r3, [sp, #36]	; 0x24
 800a442:	9b06      	ldr	r3, [sp, #24]
 800a444:	2b00      	cmp	r3, #0
 800a446:	dd05      	ble.n	800a454 <_dtoa_r+0x834>
 800a448:	4651      	mov	r1, sl
 800a44a:	461a      	mov	r2, r3
 800a44c:	4628      	mov	r0, r5
 800a44e:	f000 fe65 	bl	800b11c <__lshift>
 800a452:	4682      	mov	sl, r0
 800a454:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a456:	2b00      	cmp	r3, #0
 800a458:	dd05      	ble.n	800a466 <_dtoa_r+0x846>
 800a45a:	4621      	mov	r1, r4
 800a45c:	461a      	mov	r2, r3
 800a45e:	4628      	mov	r0, r5
 800a460:	f000 fe5c 	bl	800b11c <__lshift>
 800a464:	4604      	mov	r4, r0
 800a466:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d070      	beq.n	800a54e <_dtoa_r+0x92e>
 800a46c:	4621      	mov	r1, r4
 800a46e:	4650      	mov	r0, sl
 800a470:	f000 fec0 	bl	800b1f4 <__mcmp>
 800a474:	2800      	cmp	r0, #0
 800a476:	da6a      	bge.n	800a54e <_dtoa_r+0x92e>
 800a478:	2300      	movs	r3, #0
 800a47a:	4651      	mov	r1, sl
 800a47c:	220a      	movs	r2, #10
 800a47e:	4628      	mov	r0, r5
 800a480:	f000 fc9e 	bl	800adc0 <__multadd>
 800a484:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a486:	f109 39ff 	add.w	r9, r9, #4294967295
 800a48a:	4682      	mov	sl, r0
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f000 8193 	beq.w	800a7b8 <_dtoa_r+0xb98>
 800a492:	4631      	mov	r1, r6
 800a494:	2300      	movs	r3, #0
 800a496:	220a      	movs	r2, #10
 800a498:	4628      	mov	r0, r5
 800a49a:	f000 fc91 	bl	800adc0 <__multadd>
 800a49e:	f1bb 0f00 	cmp.w	fp, #0
 800a4a2:	4606      	mov	r6, r0
 800a4a4:	f300 8093 	bgt.w	800a5ce <_dtoa_r+0x9ae>
 800a4a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a4aa:	2b02      	cmp	r3, #2
 800a4ac:	dc57      	bgt.n	800a55e <_dtoa_r+0x93e>
 800a4ae:	e08e      	b.n	800a5ce <_dtoa_r+0x9ae>
 800a4b0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a4b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a4b6:	e756      	b.n	800a366 <_dtoa_r+0x746>
 800a4b8:	9b02      	ldr	r3, [sp, #8]
 800a4ba:	1e5c      	subs	r4, r3, #1
 800a4bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4be:	42a3      	cmp	r3, r4
 800a4c0:	bfbf      	itttt	lt
 800a4c2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a4c4:	940a      	strlt	r4, [sp, #40]	; 0x28
 800a4c6:	1ae2      	sublt	r2, r4, r3
 800a4c8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a4ca:	bfb6      	itet	lt
 800a4cc:	189b      	addlt	r3, r3, r2
 800a4ce:	1b1c      	subge	r4, r3, r4
 800a4d0:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a4d2:	9b02      	ldr	r3, [sp, #8]
 800a4d4:	bfb8      	it	lt
 800a4d6:	2400      	movlt	r4, #0
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	bfb9      	ittee	lt
 800a4dc:	9b06      	ldrlt	r3, [sp, #24]
 800a4de:	9a02      	ldrlt	r2, [sp, #8]
 800a4e0:	9f06      	ldrge	r7, [sp, #24]
 800a4e2:	9b02      	ldrge	r3, [sp, #8]
 800a4e4:	bfbc      	itt	lt
 800a4e6:	1a9f      	sublt	r7, r3, r2
 800a4e8:	2300      	movlt	r3, #0
 800a4ea:	e73e      	b.n	800a36a <_dtoa_r+0x74a>
 800a4ec:	3fe00000 	.word	0x3fe00000
 800a4f0:	40240000 	.word	0x40240000
 800a4f4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a4f6:	9f06      	ldr	r7, [sp, #24]
 800a4f8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a4fa:	e741      	b.n	800a380 <_dtoa_r+0x760>
 800a4fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4fe:	e76a      	b.n	800a3d6 <_dtoa_r+0x7b6>
 800a500:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a502:	2b01      	cmp	r3, #1
 800a504:	dc19      	bgt.n	800a53a <_dtoa_r+0x91a>
 800a506:	9b04      	ldr	r3, [sp, #16]
 800a508:	b9bb      	cbnz	r3, 800a53a <_dtoa_r+0x91a>
 800a50a:	9b05      	ldr	r3, [sp, #20]
 800a50c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a510:	b99b      	cbnz	r3, 800a53a <_dtoa_r+0x91a>
 800a512:	9b05      	ldr	r3, [sp, #20]
 800a514:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a518:	0d1b      	lsrs	r3, r3, #20
 800a51a:	051b      	lsls	r3, r3, #20
 800a51c:	b183      	cbz	r3, 800a540 <_dtoa_r+0x920>
 800a51e:	9b06      	ldr	r3, [sp, #24]
 800a520:	3301      	adds	r3, #1
 800a522:	9306      	str	r3, [sp, #24]
 800a524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a526:	3301      	adds	r3, #1
 800a528:	9309      	str	r3, [sp, #36]	; 0x24
 800a52a:	f04f 0801 	mov.w	r8, #1
 800a52e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a530:	2b00      	cmp	r3, #0
 800a532:	f47f af6a 	bne.w	800a40a <_dtoa_r+0x7ea>
 800a536:	2001      	movs	r0, #1
 800a538:	e76f      	b.n	800a41a <_dtoa_r+0x7fa>
 800a53a:	f04f 0800 	mov.w	r8, #0
 800a53e:	e7f6      	b.n	800a52e <_dtoa_r+0x90e>
 800a540:	4698      	mov	r8, r3
 800a542:	e7f4      	b.n	800a52e <_dtoa_r+0x90e>
 800a544:	f43f af7d 	beq.w	800a442 <_dtoa_r+0x822>
 800a548:	4618      	mov	r0, r3
 800a54a:	301c      	adds	r0, #28
 800a54c:	e772      	b.n	800a434 <_dtoa_r+0x814>
 800a54e:	9b02      	ldr	r3, [sp, #8]
 800a550:	2b00      	cmp	r3, #0
 800a552:	dc36      	bgt.n	800a5c2 <_dtoa_r+0x9a2>
 800a554:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a556:	2b02      	cmp	r3, #2
 800a558:	dd33      	ble.n	800a5c2 <_dtoa_r+0x9a2>
 800a55a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800a55e:	f1bb 0f00 	cmp.w	fp, #0
 800a562:	d10d      	bne.n	800a580 <_dtoa_r+0x960>
 800a564:	4621      	mov	r1, r4
 800a566:	465b      	mov	r3, fp
 800a568:	2205      	movs	r2, #5
 800a56a:	4628      	mov	r0, r5
 800a56c:	f000 fc28 	bl	800adc0 <__multadd>
 800a570:	4601      	mov	r1, r0
 800a572:	4604      	mov	r4, r0
 800a574:	4650      	mov	r0, sl
 800a576:	f000 fe3d 	bl	800b1f4 <__mcmp>
 800a57a:	2800      	cmp	r0, #0
 800a57c:	f73f adb6 	bgt.w	800a0ec <_dtoa_r+0x4cc>
 800a580:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a582:	9f08      	ldr	r7, [sp, #32]
 800a584:	ea6f 0903 	mvn.w	r9, r3
 800a588:	f04f 0800 	mov.w	r8, #0
 800a58c:	4621      	mov	r1, r4
 800a58e:	4628      	mov	r0, r5
 800a590:	f000 fbf4 	bl	800ad7c <_Bfree>
 800a594:	2e00      	cmp	r6, #0
 800a596:	f43f aea4 	beq.w	800a2e2 <_dtoa_r+0x6c2>
 800a59a:	f1b8 0f00 	cmp.w	r8, #0
 800a59e:	d005      	beq.n	800a5ac <_dtoa_r+0x98c>
 800a5a0:	45b0      	cmp	r8, r6
 800a5a2:	d003      	beq.n	800a5ac <_dtoa_r+0x98c>
 800a5a4:	4641      	mov	r1, r8
 800a5a6:	4628      	mov	r0, r5
 800a5a8:	f000 fbe8 	bl	800ad7c <_Bfree>
 800a5ac:	4631      	mov	r1, r6
 800a5ae:	4628      	mov	r0, r5
 800a5b0:	f000 fbe4 	bl	800ad7c <_Bfree>
 800a5b4:	e695      	b.n	800a2e2 <_dtoa_r+0x6c2>
 800a5b6:	2400      	movs	r4, #0
 800a5b8:	4626      	mov	r6, r4
 800a5ba:	e7e1      	b.n	800a580 <_dtoa_r+0x960>
 800a5bc:	46c1      	mov	r9, r8
 800a5be:	4626      	mov	r6, r4
 800a5c0:	e594      	b.n	800a0ec <_dtoa_r+0x4cc>
 800a5c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5c4:	f8dd b008 	ldr.w	fp, [sp, #8]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	f000 80fc 	beq.w	800a7c6 <_dtoa_r+0xba6>
 800a5ce:	2f00      	cmp	r7, #0
 800a5d0:	dd05      	ble.n	800a5de <_dtoa_r+0x9be>
 800a5d2:	4631      	mov	r1, r6
 800a5d4:	463a      	mov	r2, r7
 800a5d6:	4628      	mov	r0, r5
 800a5d8:	f000 fda0 	bl	800b11c <__lshift>
 800a5dc:	4606      	mov	r6, r0
 800a5de:	f1b8 0f00 	cmp.w	r8, #0
 800a5e2:	d05c      	beq.n	800a69e <_dtoa_r+0xa7e>
 800a5e4:	6871      	ldr	r1, [r6, #4]
 800a5e6:	4628      	mov	r0, r5
 800a5e8:	f000 fb88 	bl	800acfc <_Balloc>
 800a5ec:	4607      	mov	r7, r0
 800a5ee:	b928      	cbnz	r0, 800a5fc <_dtoa_r+0x9dc>
 800a5f0:	4b7f      	ldr	r3, [pc, #508]	; (800a7f0 <_dtoa_r+0xbd0>)
 800a5f2:	4602      	mov	r2, r0
 800a5f4:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a5f8:	f7ff bb26 	b.w	8009c48 <_dtoa_r+0x28>
 800a5fc:	6932      	ldr	r2, [r6, #16]
 800a5fe:	3202      	adds	r2, #2
 800a600:	0092      	lsls	r2, r2, #2
 800a602:	f106 010c 	add.w	r1, r6, #12
 800a606:	300c      	adds	r0, #12
 800a608:	f7fe f956 	bl	80088b8 <memcpy>
 800a60c:	2201      	movs	r2, #1
 800a60e:	4639      	mov	r1, r7
 800a610:	4628      	mov	r0, r5
 800a612:	f000 fd83 	bl	800b11c <__lshift>
 800a616:	9b08      	ldr	r3, [sp, #32]
 800a618:	3301      	adds	r3, #1
 800a61a:	9302      	str	r3, [sp, #8]
 800a61c:	9b08      	ldr	r3, [sp, #32]
 800a61e:	445b      	add	r3, fp
 800a620:	930a      	str	r3, [sp, #40]	; 0x28
 800a622:	9b04      	ldr	r3, [sp, #16]
 800a624:	f003 0301 	and.w	r3, r3, #1
 800a628:	46b0      	mov	r8, r6
 800a62a:	9309      	str	r3, [sp, #36]	; 0x24
 800a62c:	4606      	mov	r6, r0
 800a62e:	9b02      	ldr	r3, [sp, #8]
 800a630:	4621      	mov	r1, r4
 800a632:	4650      	mov	r0, sl
 800a634:	f103 3bff 	add.w	fp, r3, #4294967295
 800a638:	f7ff fa66 	bl	8009b08 <quorem>
 800a63c:	4603      	mov	r3, r0
 800a63e:	3330      	adds	r3, #48	; 0x30
 800a640:	9004      	str	r0, [sp, #16]
 800a642:	4641      	mov	r1, r8
 800a644:	4650      	mov	r0, sl
 800a646:	930b      	str	r3, [sp, #44]	; 0x2c
 800a648:	f000 fdd4 	bl	800b1f4 <__mcmp>
 800a64c:	4632      	mov	r2, r6
 800a64e:	9006      	str	r0, [sp, #24]
 800a650:	4621      	mov	r1, r4
 800a652:	4628      	mov	r0, r5
 800a654:	f000 fdea 	bl	800b22c <__mdiff>
 800a658:	68c2      	ldr	r2, [r0, #12]
 800a65a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a65c:	4607      	mov	r7, r0
 800a65e:	bb02      	cbnz	r2, 800a6a2 <_dtoa_r+0xa82>
 800a660:	4601      	mov	r1, r0
 800a662:	4650      	mov	r0, sl
 800a664:	f000 fdc6 	bl	800b1f4 <__mcmp>
 800a668:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a66a:	4602      	mov	r2, r0
 800a66c:	4639      	mov	r1, r7
 800a66e:	4628      	mov	r0, r5
 800a670:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800a674:	f000 fb82 	bl	800ad7c <_Bfree>
 800a678:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a67a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a67c:	9f02      	ldr	r7, [sp, #8]
 800a67e:	ea43 0102 	orr.w	r1, r3, r2
 800a682:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a684:	430b      	orrs	r3, r1
 800a686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a688:	d10d      	bne.n	800a6a6 <_dtoa_r+0xa86>
 800a68a:	2b39      	cmp	r3, #57	; 0x39
 800a68c:	d027      	beq.n	800a6de <_dtoa_r+0xabe>
 800a68e:	9a06      	ldr	r2, [sp, #24]
 800a690:	2a00      	cmp	r2, #0
 800a692:	dd01      	ble.n	800a698 <_dtoa_r+0xa78>
 800a694:	9b04      	ldr	r3, [sp, #16]
 800a696:	3331      	adds	r3, #49	; 0x31
 800a698:	f88b 3000 	strb.w	r3, [fp]
 800a69c:	e776      	b.n	800a58c <_dtoa_r+0x96c>
 800a69e:	4630      	mov	r0, r6
 800a6a0:	e7b9      	b.n	800a616 <_dtoa_r+0x9f6>
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	e7e2      	b.n	800a66c <_dtoa_r+0xa4c>
 800a6a6:	9906      	ldr	r1, [sp, #24]
 800a6a8:	2900      	cmp	r1, #0
 800a6aa:	db04      	blt.n	800a6b6 <_dtoa_r+0xa96>
 800a6ac:	9822      	ldr	r0, [sp, #136]	; 0x88
 800a6ae:	4301      	orrs	r1, r0
 800a6b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6b2:	4301      	orrs	r1, r0
 800a6b4:	d120      	bne.n	800a6f8 <_dtoa_r+0xad8>
 800a6b6:	2a00      	cmp	r2, #0
 800a6b8:	ddee      	ble.n	800a698 <_dtoa_r+0xa78>
 800a6ba:	4651      	mov	r1, sl
 800a6bc:	2201      	movs	r2, #1
 800a6be:	4628      	mov	r0, r5
 800a6c0:	9302      	str	r3, [sp, #8]
 800a6c2:	f000 fd2b 	bl	800b11c <__lshift>
 800a6c6:	4621      	mov	r1, r4
 800a6c8:	4682      	mov	sl, r0
 800a6ca:	f000 fd93 	bl	800b1f4 <__mcmp>
 800a6ce:	2800      	cmp	r0, #0
 800a6d0:	9b02      	ldr	r3, [sp, #8]
 800a6d2:	dc02      	bgt.n	800a6da <_dtoa_r+0xaba>
 800a6d4:	d1e0      	bne.n	800a698 <_dtoa_r+0xa78>
 800a6d6:	07da      	lsls	r2, r3, #31
 800a6d8:	d5de      	bpl.n	800a698 <_dtoa_r+0xa78>
 800a6da:	2b39      	cmp	r3, #57	; 0x39
 800a6dc:	d1da      	bne.n	800a694 <_dtoa_r+0xa74>
 800a6de:	2339      	movs	r3, #57	; 0x39
 800a6e0:	f88b 3000 	strb.w	r3, [fp]
 800a6e4:	463b      	mov	r3, r7
 800a6e6:	461f      	mov	r7, r3
 800a6e8:	3b01      	subs	r3, #1
 800a6ea:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800a6ee:	2a39      	cmp	r2, #57	; 0x39
 800a6f0:	d050      	beq.n	800a794 <_dtoa_r+0xb74>
 800a6f2:	3201      	adds	r2, #1
 800a6f4:	701a      	strb	r2, [r3, #0]
 800a6f6:	e749      	b.n	800a58c <_dtoa_r+0x96c>
 800a6f8:	2a00      	cmp	r2, #0
 800a6fa:	dd03      	ble.n	800a704 <_dtoa_r+0xae4>
 800a6fc:	2b39      	cmp	r3, #57	; 0x39
 800a6fe:	d0ee      	beq.n	800a6de <_dtoa_r+0xabe>
 800a700:	3301      	adds	r3, #1
 800a702:	e7c9      	b.n	800a698 <_dtoa_r+0xa78>
 800a704:	9a02      	ldr	r2, [sp, #8]
 800a706:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a708:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a70c:	428a      	cmp	r2, r1
 800a70e:	d02a      	beq.n	800a766 <_dtoa_r+0xb46>
 800a710:	4651      	mov	r1, sl
 800a712:	2300      	movs	r3, #0
 800a714:	220a      	movs	r2, #10
 800a716:	4628      	mov	r0, r5
 800a718:	f000 fb52 	bl	800adc0 <__multadd>
 800a71c:	45b0      	cmp	r8, r6
 800a71e:	4682      	mov	sl, r0
 800a720:	f04f 0300 	mov.w	r3, #0
 800a724:	f04f 020a 	mov.w	r2, #10
 800a728:	4641      	mov	r1, r8
 800a72a:	4628      	mov	r0, r5
 800a72c:	d107      	bne.n	800a73e <_dtoa_r+0xb1e>
 800a72e:	f000 fb47 	bl	800adc0 <__multadd>
 800a732:	4680      	mov	r8, r0
 800a734:	4606      	mov	r6, r0
 800a736:	9b02      	ldr	r3, [sp, #8]
 800a738:	3301      	adds	r3, #1
 800a73a:	9302      	str	r3, [sp, #8]
 800a73c:	e777      	b.n	800a62e <_dtoa_r+0xa0e>
 800a73e:	f000 fb3f 	bl	800adc0 <__multadd>
 800a742:	4631      	mov	r1, r6
 800a744:	4680      	mov	r8, r0
 800a746:	2300      	movs	r3, #0
 800a748:	220a      	movs	r2, #10
 800a74a:	4628      	mov	r0, r5
 800a74c:	f000 fb38 	bl	800adc0 <__multadd>
 800a750:	4606      	mov	r6, r0
 800a752:	e7f0      	b.n	800a736 <_dtoa_r+0xb16>
 800a754:	f1bb 0f00 	cmp.w	fp, #0
 800a758:	9a08      	ldr	r2, [sp, #32]
 800a75a:	bfcc      	ite	gt
 800a75c:	465f      	movgt	r7, fp
 800a75e:	2701      	movle	r7, #1
 800a760:	4417      	add	r7, r2
 800a762:	f04f 0800 	mov.w	r8, #0
 800a766:	4651      	mov	r1, sl
 800a768:	2201      	movs	r2, #1
 800a76a:	4628      	mov	r0, r5
 800a76c:	9302      	str	r3, [sp, #8]
 800a76e:	f000 fcd5 	bl	800b11c <__lshift>
 800a772:	4621      	mov	r1, r4
 800a774:	4682      	mov	sl, r0
 800a776:	f000 fd3d 	bl	800b1f4 <__mcmp>
 800a77a:	2800      	cmp	r0, #0
 800a77c:	dcb2      	bgt.n	800a6e4 <_dtoa_r+0xac4>
 800a77e:	d102      	bne.n	800a786 <_dtoa_r+0xb66>
 800a780:	9b02      	ldr	r3, [sp, #8]
 800a782:	07db      	lsls	r3, r3, #31
 800a784:	d4ae      	bmi.n	800a6e4 <_dtoa_r+0xac4>
 800a786:	463b      	mov	r3, r7
 800a788:	461f      	mov	r7, r3
 800a78a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a78e:	2a30      	cmp	r2, #48	; 0x30
 800a790:	d0fa      	beq.n	800a788 <_dtoa_r+0xb68>
 800a792:	e6fb      	b.n	800a58c <_dtoa_r+0x96c>
 800a794:	9a08      	ldr	r2, [sp, #32]
 800a796:	429a      	cmp	r2, r3
 800a798:	d1a5      	bne.n	800a6e6 <_dtoa_r+0xac6>
 800a79a:	2331      	movs	r3, #49	; 0x31
 800a79c:	f109 0901 	add.w	r9, r9, #1
 800a7a0:	7013      	strb	r3, [r2, #0]
 800a7a2:	e6f3      	b.n	800a58c <_dtoa_r+0x96c>
 800a7a4:	4b13      	ldr	r3, [pc, #76]	; (800a7f4 <_dtoa_r+0xbd4>)
 800a7a6:	f7ff baa6 	b.w	8009cf6 <_dtoa_r+0xd6>
 800a7aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	f47f aa7f 	bne.w	8009cb0 <_dtoa_r+0x90>
 800a7b2:	4b11      	ldr	r3, [pc, #68]	; (800a7f8 <_dtoa_r+0xbd8>)
 800a7b4:	f7ff ba9f 	b.w	8009cf6 <_dtoa_r+0xd6>
 800a7b8:	f1bb 0f00 	cmp.w	fp, #0
 800a7bc:	dc03      	bgt.n	800a7c6 <_dtoa_r+0xba6>
 800a7be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a7c0:	2b02      	cmp	r3, #2
 800a7c2:	f73f aecc 	bgt.w	800a55e <_dtoa_r+0x93e>
 800a7c6:	9f08      	ldr	r7, [sp, #32]
 800a7c8:	4621      	mov	r1, r4
 800a7ca:	4650      	mov	r0, sl
 800a7cc:	f7ff f99c 	bl	8009b08 <quorem>
 800a7d0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a7d4:	f807 3b01 	strb.w	r3, [r7], #1
 800a7d8:	9a08      	ldr	r2, [sp, #32]
 800a7da:	1aba      	subs	r2, r7, r2
 800a7dc:	4593      	cmp	fp, r2
 800a7de:	ddb9      	ble.n	800a754 <_dtoa_r+0xb34>
 800a7e0:	4651      	mov	r1, sl
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	220a      	movs	r2, #10
 800a7e6:	4628      	mov	r0, r5
 800a7e8:	f000 faea 	bl	800adc0 <__multadd>
 800a7ec:	4682      	mov	sl, r0
 800a7ee:	e7eb      	b.n	800a7c8 <_dtoa_r+0xba8>
 800a7f0:	0800c7f9 	.word	0x0800c7f9
 800a7f4:	0800c0bc 	.word	0x0800c0bc
 800a7f8:	0800c776 	.word	0x0800c776

0800a7fc <__sflush_r>:
 800a7fc:	898a      	ldrh	r2, [r1, #12]
 800a7fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a802:	4605      	mov	r5, r0
 800a804:	0710      	lsls	r0, r2, #28
 800a806:	460c      	mov	r4, r1
 800a808:	d458      	bmi.n	800a8bc <__sflush_r+0xc0>
 800a80a:	684b      	ldr	r3, [r1, #4]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	dc05      	bgt.n	800a81c <__sflush_r+0x20>
 800a810:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a812:	2b00      	cmp	r3, #0
 800a814:	dc02      	bgt.n	800a81c <__sflush_r+0x20>
 800a816:	2000      	movs	r0, #0
 800a818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a81c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a81e:	2e00      	cmp	r6, #0
 800a820:	d0f9      	beq.n	800a816 <__sflush_r+0x1a>
 800a822:	2300      	movs	r3, #0
 800a824:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a828:	682f      	ldr	r7, [r5, #0]
 800a82a:	602b      	str	r3, [r5, #0]
 800a82c:	d032      	beq.n	800a894 <__sflush_r+0x98>
 800a82e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a830:	89a3      	ldrh	r3, [r4, #12]
 800a832:	075a      	lsls	r2, r3, #29
 800a834:	d505      	bpl.n	800a842 <__sflush_r+0x46>
 800a836:	6863      	ldr	r3, [r4, #4]
 800a838:	1ac0      	subs	r0, r0, r3
 800a83a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a83c:	b10b      	cbz	r3, 800a842 <__sflush_r+0x46>
 800a83e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a840:	1ac0      	subs	r0, r0, r3
 800a842:	2300      	movs	r3, #0
 800a844:	4602      	mov	r2, r0
 800a846:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a848:	6a21      	ldr	r1, [r4, #32]
 800a84a:	4628      	mov	r0, r5
 800a84c:	47b0      	blx	r6
 800a84e:	1c43      	adds	r3, r0, #1
 800a850:	89a3      	ldrh	r3, [r4, #12]
 800a852:	d106      	bne.n	800a862 <__sflush_r+0x66>
 800a854:	6829      	ldr	r1, [r5, #0]
 800a856:	291d      	cmp	r1, #29
 800a858:	d82c      	bhi.n	800a8b4 <__sflush_r+0xb8>
 800a85a:	4a2a      	ldr	r2, [pc, #168]	; (800a904 <__sflush_r+0x108>)
 800a85c:	40ca      	lsrs	r2, r1
 800a85e:	07d6      	lsls	r6, r2, #31
 800a860:	d528      	bpl.n	800a8b4 <__sflush_r+0xb8>
 800a862:	2200      	movs	r2, #0
 800a864:	6062      	str	r2, [r4, #4]
 800a866:	04d9      	lsls	r1, r3, #19
 800a868:	6922      	ldr	r2, [r4, #16]
 800a86a:	6022      	str	r2, [r4, #0]
 800a86c:	d504      	bpl.n	800a878 <__sflush_r+0x7c>
 800a86e:	1c42      	adds	r2, r0, #1
 800a870:	d101      	bne.n	800a876 <__sflush_r+0x7a>
 800a872:	682b      	ldr	r3, [r5, #0]
 800a874:	b903      	cbnz	r3, 800a878 <__sflush_r+0x7c>
 800a876:	6560      	str	r0, [r4, #84]	; 0x54
 800a878:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a87a:	602f      	str	r7, [r5, #0]
 800a87c:	2900      	cmp	r1, #0
 800a87e:	d0ca      	beq.n	800a816 <__sflush_r+0x1a>
 800a880:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a884:	4299      	cmp	r1, r3
 800a886:	d002      	beq.n	800a88e <__sflush_r+0x92>
 800a888:	4628      	mov	r0, r5
 800a88a:	f7fe f82b 	bl	80088e4 <_free_r>
 800a88e:	2000      	movs	r0, #0
 800a890:	6360      	str	r0, [r4, #52]	; 0x34
 800a892:	e7c1      	b.n	800a818 <__sflush_r+0x1c>
 800a894:	6a21      	ldr	r1, [r4, #32]
 800a896:	2301      	movs	r3, #1
 800a898:	4628      	mov	r0, r5
 800a89a:	47b0      	blx	r6
 800a89c:	1c41      	adds	r1, r0, #1
 800a89e:	d1c7      	bne.n	800a830 <__sflush_r+0x34>
 800a8a0:	682b      	ldr	r3, [r5, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d0c4      	beq.n	800a830 <__sflush_r+0x34>
 800a8a6:	2b1d      	cmp	r3, #29
 800a8a8:	d001      	beq.n	800a8ae <__sflush_r+0xb2>
 800a8aa:	2b16      	cmp	r3, #22
 800a8ac:	d101      	bne.n	800a8b2 <__sflush_r+0xb6>
 800a8ae:	602f      	str	r7, [r5, #0]
 800a8b0:	e7b1      	b.n	800a816 <__sflush_r+0x1a>
 800a8b2:	89a3      	ldrh	r3, [r4, #12]
 800a8b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8b8:	81a3      	strh	r3, [r4, #12]
 800a8ba:	e7ad      	b.n	800a818 <__sflush_r+0x1c>
 800a8bc:	690f      	ldr	r7, [r1, #16]
 800a8be:	2f00      	cmp	r7, #0
 800a8c0:	d0a9      	beq.n	800a816 <__sflush_r+0x1a>
 800a8c2:	0793      	lsls	r3, r2, #30
 800a8c4:	680e      	ldr	r6, [r1, #0]
 800a8c6:	bf08      	it	eq
 800a8c8:	694b      	ldreq	r3, [r1, #20]
 800a8ca:	600f      	str	r7, [r1, #0]
 800a8cc:	bf18      	it	ne
 800a8ce:	2300      	movne	r3, #0
 800a8d0:	eba6 0807 	sub.w	r8, r6, r7
 800a8d4:	608b      	str	r3, [r1, #8]
 800a8d6:	f1b8 0f00 	cmp.w	r8, #0
 800a8da:	dd9c      	ble.n	800a816 <__sflush_r+0x1a>
 800a8dc:	6a21      	ldr	r1, [r4, #32]
 800a8de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a8e0:	4643      	mov	r3, r8
 800a8e2:	463a      	mov	r2, r7
 800a8e4:	4628      	mov	r0, r5
 800a8e6:	47b0      	blx	r6
 800a8e8:	2800      	cmp	r0, #0
 800a8ea:	dc06      	bgt.n	800a8fa <__sflush_r+0xfe>
 800a8ec:	89a3      	ldrh	r3, [r4, #12]
 800a8ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8f2:	81a3      	strh	r3, [r4, #12]
 800a8f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8f8:	e78e      	b.n	800a818 <__sflush_r+0x1c>
 800a8fa:	4407      	add	r7, r0
 800a8fc:	eba8 0800 	sub.w	r8, r8, r0
 800a900:	e7e9      	b.n	800a8d6 <__sflush_r+0xda>
 800a902:	bf00      	nop
 800a904:	20400001 	.word	0x20400001

0800a908 <_fflush_r>:
 800a908:	b538      	push	{r3, r4, r5, lr}
 800a90a:	690b      	ldr	r3, [r1, #16]
 800a90c:	4605      	mov	r5, r0
 800a90e:	460c      	mov	r4, r1
 800a910:	b913      	cbnz	r3, 800a918 <_fflush_r+0x10>
 800a912:	2500      	movs	r5, #0
 800a914:	4628      	mov	r0, r5
 800a916:	bd38      	pop	{r3, r4, r5, pc}
 800a918:	b118      	cbz	r0, 800a922 <_fflush_r+0x1a>
 800a91a:	6983      	ldr	r3, [r0, #24]
 800a91c:	b90b      	cbnz	r3, 800a922 <_fflush_r+0x1a>
 800a91e:	f000 f8c5 	bl	800aaac <__sinit>
 800a922:	4b14      	ldr	r3, [pc, #80]	; (800a974 <_fflush_r+0x6c>)
 800a924:	429c      	cmp	r4, r3
 800a926:	d11b      	bne.n	800a960 <_fflush_r+0x58>
 800a928:	686c      	ldr	r4, [r5, #4]
 800a92a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d0ef      	beq.n	800a912 <_fflush_r+0xa>
 800a932:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a934:	07d0      	lsls	r0, r2, #31
 800a936:	d404      	bmi.n	800a942 <_fflush_r+0x3a>
 800a938:	0599      	lsls	r1, r3, #22
 800a93a:	d402      	bmi.n	800a942 <_fflush_r+0x3a>
 800a93c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a93e:	f000 f958 	bl	800abf2 <__retarget_lock_acquire_recursive>
 800a942:	4628      	mov	r0, r5
 800a944:	4621      	mov	r1, r4
 800a946:	f7ff ff59 	bl	800a7fc <__sflush_r>
 800a94a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a94c:	07da      	lsls	r2, r3, #31
 800a94e:	4605      	mov	r5, r0
 800a950:	d4e0      	bmi.n	800a914 <_fflush_r+0xc>
 800a952:	89a3      	ldrh	r3, [r4, #12]
 800a954:	059b      	lsls	r3, r3, #22
 800a956:	d4dd      	bmi.n	800a914 <_fflush_r+0xc>
 800a958:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a95a:	f000 f94b 	bl	800abf4 <__retarget_lock_release_recursive>
 800a95e:	e7d9      	b.n	800a914 <_fflush_r+0xc>
 800a960:	4b05      	ldr	r3, [pc, #20]	; (800a978 <_fflush_r+0x70>)
 800a962:	429c      	cmp	r4, r3
 800a964:	d101      	bne.n	800a96a <_fflush_r+0x62>
 800a966:	68ac      	ldr	r4, [r5, #8]
 800a968:	e7df      	b.n	800a92a <_fflush_r+0x22>
 800a96a:	4b04      	ldr	r3, [pc, #16]	; (800a97c <_fflush_r+0x74>)
 800a96c:	429c      	cmp	r4, r3
 800a96e:	bf08      	it	eq
 800a970:	68ec      	ldreq	r4, [r5, #12]
 800a972:	e7da      	b.n	800a92a <_fflush_r+0x22>
 800a974:	0800c82c 	.word	0x0800c82c
 800a978:	0800c84c 	.word	0x0800c84c
 800a97c:	0800c80c 	.word	0x0800c80c

0800a980 <fileno>:
 800a980:	b570      	push	{r4, r5, r6, lr}
 800a982:	4e1a      	ldr	r6, [pc, #104]	; (800a9ec <fileno+0x6c>)
 800a984:	6835      	ldr	r5, [r6, #0]
 800a986:	4604      	mov	r4, r0
 800a988:	b125      	cbz	r5, 800a994 <fileno+0x14>
 800a98a:	69ab      	ldr	r3, [r5, #24]
 800a98c:	b913      	cbnz	r3, 800a994 <fileno+0x14>
 800a98e:	4628      	mov	r0, r5
 800a990:	f000 f88c 	bl	800aaac <__sinit>
 800a994:	4b16      	ldr	r3, [pc, #88]	; (800a9f0 <fileno+0x70>)
 800a996:	429c      	cmp	r4, r3
 800a998:	d118      	bne.n	800a9cc <fileno+0x4c>
 800a99a:	686c      	ldr	r4, [r5, #4]
 800a99c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a99e:	07d8      	lsls	r0, r3, #31
 800a9a0:	d405      	bmi.n	800a9ae <fileno+0x2e>
 800a9a2:	89a3      	ldrh	r3, [r4, #12]
 800a9a4:	0599      	lsls	r1, r3, #22
 800a9a6:	d402      	bmi.n	800a9ae <fileno+0x2e>
 800a9a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9aa:	f000 f922 	bl	800abf2 <__retarget_lock_acquire_recursive>
 800a9ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9b2:	b1ab      	cbz	r3, 800a9e0 <fileno+0x60>
 800a9b4:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 800a9b8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a9ba:	07d2      	lsls	r2, r2, #31
 800a9bc:	d404      	bmi.n	800a9c8 <fileno+0x48>
 800a9be:	059b      	lsls	r3, r3, #22
 800a9c0:	d402      	bmi.n	800a9c8 <fileno+0x48>
 800a9c2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9c4:	f000 f916 	bl	800abf4 <__retarget_lock_release_recursive>
 800a9c8:	4628      	mov	r0, r5
 800a9ca:	bd70      	pop	{r4, r5, r6, pc}
 800a9cc:	4b09      	ldr	r3, [pc, #36]	; (800a9f4 <fileno+0x74>)
 800a9ce:	429c      	cmp	r4, r3
 800a9d0:	d101      	bne.n	800a9d6 <fileno+0x56>
 800a9d2:	68ac      	ldr	r4, [r5, #8]
 800a9d4:	e7e2      	b.n	800a99c <fileno+0x1c>
 800a9d6:	4b08      	ldr	r3, [pc, #32]	; (800a9f8 <fileno+0x78>)
 800a9d8:	429c      	cmp	r4, r3
 800a9da:	bf08      	it	eq
 800a9dc:	68ec      	ldreq	r4, [r5, #12]
 800a9de:	e7dd      	b.n	800a99c <fileno+0x1c>
 800a9e0:	6832      	ldr	r2, [r6, #0]
 800a9e2:	2109      	movs	r1, #9
 800a9e4:	6011      	str	r1, [r2, #0]
 800a9e6:	f04f 35ff 	mov.w	r5, #4294967295
 800a9ea:	e7e5      	b.n	800a9b8 <fileno+0x38>
 800a9ec:	2000000c 	.word	0x2000000c
 800a9f0:	0800c82c 	.word	0x0800c82c
 800a9f4:	0800c84c 	.word	0x0800c84c
 800a9f8:	0800c80c 	.word	0x0800c80c

0800a9fc <std>:
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	b510      	push	{r4, lr}
 800aa00:	4604      	mov	r4, r0
 800aa02:	e9c0 3300 	strd	r3, r3, [r0]
 800aa06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa0a:	6083      	str	r3, [r0, #8]
 800aa0c:	8181      	strh	r1, [r0, #12]
 800aa0e:	6643      	str	r3, [r0, #100]	; 0x64
 800aa10:	81c2      	strh	r2, [r0, #14]
 800aa12:	6183      	str	r3, [r0, #24]
 800aa14:	4619      	mov	r1, r3
 800aa16:	2208      	movs	r2, #8
 800aa18:	305c      	adds	r0, #92	; 0x5c
 800aa1a:	f7fd ff5b 	bl	80088d4 <memset>
 800aa1e:	4b05      	ldr	r3, [pc, #20]	; (800aa34 <std+0x38>)
 800aa20:	6263      	str	r3, [r4, #36]	; 0x24
 800aa22:	4b05      	ldr	r3, [pc, #20]	; (800aa38 <std+0x3c>)
 800aa24:	62a3      	str	r3, [r4, #40]	; 0x28
 800aa26:	4b05      	ldr	r3, [pc, #20]	; (800aa3c <std+0x40>)
 800aa28:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aa2a:	4b05      	ldr	r3, [pc, #20]	; (800aa40 <std+0x44>)
 800aa2c:	6224      	str	r4, [r4, #32]
 800aa2e:	6323      	str	r3, [r4, #48]	; 0x30
 800aa30:	bd10      	pop	{r4, pc}
 800aa32:	bf00      	nop
 800aa34:	0800b755 	.word	0x0800b755
 800aa38:	0800b777 	.word	0x0800b777
 800aa3c:	0800b7af 	.word	0x0800b7af
 800aa40:	0800b7d3 	.word	0x0800b7d3

0800aa44 <_cleanup_r>:
 800aa44:	4901      	ldr	r1, [pc, #4]	; (800aa4c <_cleanup_r+0x8>)
 800aa46:	f000 b8af 	b.w	800aba8 <_fwalk_reent>
 800aa4a:	bf00      	nop
 800aa4c:	0800a909 	.word	0x0800a909

0800aa50 <__sfmoreglue>:
 800aa50:	b570      	push	{r4, r5, r6, lr}
 800aa52:	1e4a      	subs	r2, r1, #1
 800aa54:	2568      	movs	r5, #104	; 0x68
 800aa56:	4355      	muls	r5, r2
 800aa58:	460e      	mov	r6, r1
 800aa5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aa5e:	f7fd ff8f 	bl	8008980 <_malloc_r>
 800aa62:	4604      	mov	r4, r0
 800aa64:	b140      	cbz	r0, 800aa78 <__sfmoreglue+0x28>
 800aa66:	2100      	movs	r1, #0
 800aa68:	e9c0 1600 	strd	r1, r6, [r0]
 800aa6c:	300c      	adds	r0, #12
 800aa6e:	60a0      	str	r0, [r4, #8]
 800aa70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aa74:	f7fd ff2e 	bl	80088d4 <memset>
 800aa78:	4620      	mov	r0, r4
 800aa7a:	bd70      	pop	{r4, r5, r6, pc}

0800aa7c <__sfp_lock_acquire>:
 800aa7c:	4801      	ldr	r0, [pc, #4]	; (800aa84 <__sfp_lock_acquire+0x8>)
 800aa7e:	f000 b8b8 	b.w	800abf2 <__retarget_lock_acquire_recursive>
 800aa82:	bf00      	nop
 800aa84:	200006f0 	.word	0x200006f0

0800aa88 <__sfp_lock_release>:
 800aa88:	4801      	ldr	r0, [pc, #4]	; (800aa90 <__sfp_lock_release+0x8>)
 800aa8a:	f000 b8b3 	b.w	800abf4 <__retarget_lock_release_recursive>
 800aa8e:	bf00      	nop
 800aa90:	200006f0 	.word	0x200006f0

0800aa94 <__sinit_lock_acquire>:
 800aa94:	4801      	ldr	r0, [pc, #4]	; (800aa9c <__sinit_lock_acquire+0x8>)
 800aa96:	f000 b8ac 	b.w	800abf2 <__retarget_lock_acquire_recursive>
 800aa9a:	bf00      	nop
 800aa9c:	200006eb 	.word	0x200006eb

0800aaa0 <__sinit_lock_release>:
 800aaa0:	4801      	ldr	r0, [pc, #4]	; (800aaa8 <__sinit_lock_release+0x8>)
 800aaa2:	f000 b8a7 	b.w	800abf4 <__retarget_lock_release_recursive>
 800aaa6:	bf00      	nop
 800aaa8:	200006eb 	.word	0x200006eb

0800aaac <__sinit>:
 800aaac:	b510      	push	{r4, lr}
 800aaae:	4604      	mov	r4, r0
 800aab0:	f7ff fff0 	bl	800aa94 <__sinit_lock_acquire>
 800aab4:	69a3      	ldr	r3, [r4, #24]
 800aab6:	b11b      	cbz	r3, 800aac0 <__sinit+0x14>
 800aab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aabc:	f7ff bff0 	b.w	800aaa0 <__sinit_lock_release>
 800aac0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aac4:	6523      	str	r3, [r4, #80]	; 0x50
 800aac6:	4b13      	ldr	r3, [pc, #76]	; (800ab14 <__sinit+0x68>)
 800aac8:	4a13      	ldr	r2, [pc, #76]	; (800ab18 <__sinit+0x6c>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	62a2      	str	r2, [r4, #40]	; 0x28
 800aace:	42a3      	cmp	r3, r4
 800aad0:	bf04      	itt	eq
 800aad2:	2301      	moveq	r3, #1
 800aad4:	61a3      	streq	r3, [r4, #24]
 800aad6:	4620      	mov	r0, r4
 800aad8:	f000 f820 	bl	800ab1c <__sfp>
 800aadc:	6060      	str	r0, [r4, #4]
 800aade:	4620      	mov	r0, r4
 800aae0:	f000 f81c 	bl	800ab1c <__sfp>
 800aae4:	60a0      	str	r0, [r4, #8]
 800aae6:	4620      	mov	r0, r4
 800aae8:	f000 f818 	bl	800ab1c <__sfp>
 800aaec:	2200      	movs	r2, #0
 800aaee:	60e0      	str	r0, [r4, #12]
 800aaf0:	2104      	movs	r1, #4
 800aaf2:	6860      	ldr	r0, [r4, #4]
 800aaf4:	f7ff ff82 	bl	800a9fc <std>
 800aaf8:	68a0      	ldr	r0, [r4, #8]
 800aafa:	2201      	movs	r2, #1
 800aafc:	2109      	movs	r1, #9
 800aafe:	f7ff ff7d 	bl	800a9fc <std>
 800ab02:	68e0      	ldr	r0, [r4, #12]
 800ab04:	2202      	movs	r2, #2
 800ab06:	2112      	movs	r1, #18
 800ab08:	f7ff ff78 	bl	800a9fc <std>
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	61a3      	str	r3, [r4, #24]
 800ab10:	e7d2      	b.n	800aab8 <__sinit+0xc>
 800ab12:	bf00      	nop
 800ab14:	0800c0a8 	.word	0x0800c0a8
 800ab18:	0800aa45 	.word	0x0800aa45

0800ab1c <__sfp>:
 800ab1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab1e:	4607      	mov	r7, r0
 800ab20:	f7ff ffac 	bl	800aa7c <__sfp_lock_acquire>
 800ab24:	4b1e      	ldr	r3, [pc, #120]	; (800aba0 <__sfp+0x84>)
 800ab26:	681e      	ldr	r6, [r3, #0]
 800ab28:	69b3      	ldr	r3, [r6, #24]
 800ab2a:	b913      	cbnz	r3, 800ab32 <__sfp+0x16>
 800ab2c:	4630      	mov	r0, r6
 800ab2e:	f7ff ffbd 	bl	800aaac <__sinit>
 800ab32:	3648      	adds	r6, #72	; 0x48
 800ab34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ab38:	3b01      	subs	r3, #1
 800ab3a:	d503      	bpl.n	800ab44 <__sfp+0x28>
 800ab3c:	6833      	ldr	r3, [r6, #0]
 800ab3e:	b30b      	cbz	r3, 800ab84 <__sfp+0x68>
 800ab40:	6836      	ldr	r6, [r6, #0]
 800ab42:	e7f7      	b.n	800ab34 <__sfp+0x18>
 800ab44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ab48:	b9d5      	cbnz	r5, 800ab80 <__sfp+0x64>
 800ab4a:	4b16      	ldr	r3, [pc, #88]	; (800aba4 <__sfp+0x88>)
 800ab4c:	60e3      	str	r3, [r4, #12]
 800ab4e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ab52:	6665      	str	r5, [r4, #100]	; 0x64
 800ab54:	f000 f84c 	bl	800abf0 <__retarget_lock_init_recursive>
 800ab58:	f7ff ff96 	bl	800aa88 <__sfp_lock_release>
 800ab5c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ab60:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ab64:	6025      	str	r5, [r4, #0]
 800ab66:	61a5      	str	r5, [r4, #24]
 800ab68:	2208      	movs	r2, #8
 800ab6a:	4629      	mov	r1, r5
 800ab6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ab70:	f7fd feb0 	bl	80088d4 <memset>
 800ab74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ab78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ab7c:	4620      	mov	r0, r4
 800ab7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab80:	3468      	adds	r4, #104	; 0x68
 800ab82:	e7d9      	b.n	800ab38 <__sfp+0x1c>
 800ab84:	2104      	movs	r1, #4
 800ab86:	4638      	mov	r0, r7
 800ab88:	f7ff ff62 	bl	800aa50 <__sfmoreglue>
 800ab8c:	4604      	mov	r4, r0
 800ab8e:	6030      	str	r0, [r6, #0]
 800ab90:	2800      	cmp	r0, #0
 800ab92:	d1d5      	bne.n	800ab40 <__sfp+0x24>
 800ab94:	f7ff ff78 	bl	800aa88 <__sfp_lock_release>
 800ab98:	230c      	movs	r3, #12
 800ab9a:	603b      	str	r3, [r7, #0]
 800ab9c:	e7ee      	b.n	800ab7c <__sfp+0x60>
 800ab9e:	bf00      	nop
 800aba0:	0800c0a8 	.word	0x0800c0a8
 800aba4:	ffff0001 	.word	0xffff0001

0800aba8 <_fwalk_reent>:
 800aba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abac:	4606      	mov	r6, r0
 800abae:	4688      	mov	r8, r1
 800abb0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800abb4:	2700      	movs	r7, #0
 800abb6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800abba:	f1b9 0901 	subs.w	r9, r9, #1
 800abbe:	d505      	bpl.n	800abcc <_fwalk_reent+0x24>
 800abc0:	6824      	ldr	r4, [r4, #0]
 800abc2:	2c00      	cmp	r4, #0
 800abc4:	d1f7      	bne.n	800abb6 <_fwalk_reent+0xe>
 800abc6:	4638      	mov	r0, r7
 800abc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abcc:	89ab      	ldrh	r3, [r5, #12]
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d907      	bls.n	800abe2 <_fwalk_reent+0x3a>
 800abd2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800abd6:	3301      	adds	r3, #1
 800abd8:	d003      	beq.n	800abe2 <_fwalk_reent+0x3a>
 800abda:	4629      	mov	r1, r5
 800abdc:	4630      	mov	r0, r6
 800abde:	47c0      	blx	r8
 800abe0:	4307      	orrs	r7, r0
 800abe2:	3568      	adds	r5, #104	; 0x68
 800abe4:	e7e9      	b.n	800abba <_fwalk_reent+0x12>
	...

0800abe8 <_localeconv_r>:
 800abe8:	4800      	ldr	r0, [pc, #0]	; (800abec <_localeconv_r+0x4>)
 800abea:	4770      	bx	lr
 800abec:	20000160 	.word	0x20000160

0800abf0 <__retarget_lock_init_recursive>:
 800abf0:	4770      	bx	lr

0800abf2 <__retarget_lock_acquire_recursive>:
 800abf2:	4770      	bx	lr

0800abf4 <__retarget_lock_release_recursive>:
 800abf4:	4770      	bx	lr

0800abf6 <__swhatbuf_r>:
 800abf6:	b570      	push	{r4, r5, r6, lr}
 800abf8:	460e      	mov	r6, r1
 800abfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abfe:	2900      	cmp	r1, #0
 800ac00:	b096      	sub	sp, #88	; 0x58
 800ac02:	4614      	mov	r4, r2
 800ac04:	461d      	mov	r5, r3
 800ac06:	da07      	bge.n	800ac18 <__swhatbuf_r+0x22>
 800ac08:	2300      	movs	r3, #0
 800ac0a:	602b      	str	r3, [r5, #0]
 800ac0c:	89b3      	ldrh	r3, [r6, #12]
 800ac0e:	061a      	lsls	r2, r3, #24
 800ac10:	d410      	bmi.n	800ac34 <__swhatbuf_r+0x3e>
 800ac12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac16:	e00e      	b.n	800ac36 <__swhatbuf_r+0x40>
 800ac18:	466a      	mov	r2, sp
 800ac1a:	f000 fe2b 	bl	800b874 <_fstat_r>
 800ac1e:	2800      	cmp	r0, #0
 800ac20:	dbf2      	blt.n	800ac08 <__swhatbuf_r+0x12>
 800ac22:	9a01      	ldr	r2, [sp, #4]
 800ac24:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ac28:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ac2c:	425a      	negs	r2, r3
 800ac2e:	415a      	adcs	r2, r3
 800ac30:	602a      	str	r2, [r5, #0]
 800ac32:	e7ee      	b.n	800ac12 <__swhatbuf_r+0x1c>
 800ac34:	2340      	movs	r3, #64	; 0x40
 800ac36:	2000      	movs	r0, #0
 800ac38:	6023      	str	r3, [r4, #0]
 800ac3a:	b016      	add	sp, #88	; 0x58
 800ac3c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ac40 <__smakebuf_r>:
 800ac40:	898b      	ldrh	r3, [r1, #12]
 800ac42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac44:	079d      	lsls	r5, r3, #30
 800ac46:	4606      	mov	r6, r0
 800ac48:	460c      	mov	r4, r1
 800ac4a:	d507      	bpl.n	800ac5c <__smakebuf_r+0x1c>
 800ac4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac50:	6023      	str	r3, [r4, #0]
 800ac52:	6123      	str	r3, [r4, #16]
 800ac54:	2301      	movs	r3, #1
 800ac56:	6163      	str	r3, [r4, #20]
 800ac58:	b002      	add	sp, #8
 800ac5a:	bd70      	pop	{r4, r5, r6, pc}
 800ac5c:	ab01      	add	r3, sp, #4
 800ac5e:	466a      	mov	r2, sp
 800ac60:	f7ff ffc9 	bl	800abf6 <__swhatbuf_r>
 800ac64:	9900      	ldr	r1, [sp, #0]
 800ac66:	4605      	mov	r5, r0
 800ac68:	4630      	mov	r0, r6
 800ac6a:	f7fd fe89 	bl	8008980 <_malloc_r>
 800ac6e:	b948      	cbnz	r0, 800ac84 <__smakebuf_r+0x44>
 800ac70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac74:	059a      	lsls	r2, r3, #22
 800ac76:	d4ef      	bmi.n	800ac58 <__smakebuf_r+0x18>
 800ac78:	f023 0303 	bic.w	r3, r3, #3
 800ac7c:	f043 0302 	orr.w	r3, r3, #2
 800ac80:	81a3      	strh	r3, [r4, #12]
 800ac82:	e7e3      	b.n	800ac4c <__smakebuf_r+0xc>
 800ac84:	4b0d      	ldr	r3, [pc, #52]	; (800acbc <__smakebuf_r+0x7c>)
 800ac86:	62b3      	str	r3, [r6, #40]	; 0x28
 800ac88:	89a3      	ldrh	r3, [r4, #12]
 800ac8a:	6020      	str	r0, [r4, #0]
 800ac8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac90:	81a3      	strh	r3, [r4, #12]
 800ac92:	9b00      	ldr	r3, [sp, #0]
 800ac94:	6163      	str	r3, [r4, #20]
 800ac96:	9b01      	ldr	r3, [sp, #4]
 800ac98:	6120      	str	r0, [r4, #16]
 800ac9a:	b15b      	cbz	r3, 800acb4 <__smakebuf_r+0x74>
 800ac9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aca0:	4630      	mov	r0, r6
 800aca2:	f000 fdf9 	bl	800b898 <_isatty_r>
 800aca6:	b128      	cbz	r0, 800acb4 <__smakebuf_r+0x74>
 800aca8:	89a3      	ldrh	r3, [r4, #12]
 800acaa:	f023 0303 	bic.w	r3, r3, #3
 800acae:	f043 0301 	orr.w	r3, r3, #1
 800acb2:	81a3      	strh	r3, [r4, #12]
 800acb4:	89a0      	ldrh	r0, [r4, #12]
 800acb6:	4305      	orrs	r5, r0
 800acb8:	81a5      	strh	r5, [r4, #12]
 800acba:	e7cd      	b.n	800ac58 <__smakebuf_r+0x18>
 800acbc:	0800aa45 	.word	0x0800aa45

0800acc0 <__ascii_mbtowc>:
 800acc0:	b082      	sub	sp, #8
 800acc2:	b901      	cbnz	r1, 800acc6 <__ascii_mbtowc+0x6>
 800acc4:	a901      	add	r1, sp, #4
 800acc6:	b142      	cbz	r2, 800acda <__ascii_mbtowc+0x1a>
 800acc8:	b14b      	cbz	r3, 800acde <__ascii_mbtowc+0x1e>
 800acca:	7813      	ldrb	r3, [r2, #0]
 800accc:	600b      	str	r3, [r1, #0]
 800acce:	7812      	ldrb	r2, [r2, #0]
 800acd0:	1e10      	subs	r0, r2, #0
 800acd2:	bf18      	it	ne
 800acd4:	2001      	movne	r0, #1
 800acd6:	b002      	add	sp, #8
 800acd8:	4770      	bx	lr
 800acda:	4610      	mov	r0, r2
 800acdc:	e7fb      	b.n	800acd6 <__ascii_mbtowc+0x16>
 800acde:	f06f 0001 	mvn.w	r0, #1
 800ace2:	e7f8      	b.n	800acd6 <__ascii_mbtowc+0x16>

0800ace4 <__malloc_lock>:
 800ace4:	4801      	ldr	r0, [pc, #4]	; (800acec <__malloc_lock+0x8>)
 800ace6:	f7ff bf84 	b.w	800abf2 <__retarget_lock_acquire_recursive>
 800acea:	bf00      	nop
 800acec:	200006ec 	.word	0x200006ec

0800acf0 <__malloc_unlock>:
 800acf0:	4801      	ldr	r0, [pc, #4]	; (800acf8 <__malloc_unlock+0x8>)
 800acf2:	f7ff bf7f 	b.w	800abf4 <__retarget_lock_release_recursive>
 800acf6:	bf00      	nop
 800acf8:	200006ec 	.word	0x200006ec

0800acfc <_Balloc>:
 800acfc:	b570      	push	{r4, r5, r6, lr}
 800acfe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ad00:	4604      	mov	r4, r0
 800ad02:	460d      	mov	r5, r1
 800ad04:	b976      	cbnz	r6, 800ad24 <_Balloc+0x28>
 800ad06:	2010      	movs	r0, #16
 800ad08:	f7fd fdc6 	bl	8008898 <malloc>
 800ad0c:	4602      	mov	r2, r0
 800ad0e:	6260      	str	r0, [r4, #36]	; 0x24
 800ad10:	b920      	cbnz	r0, 800ad1c <_Balloc+0x20>
 800ad12:	4b18      	ldr	r3, [pc, #96]	; (800ad74 <_Balloc+0x78>)
 800ad14:	4818      	ldr	r0, [pc, #96]	; (800ad78 <_Balloc+0x7c>)
 800ad16:	2166      	movs	r1, #102	; 0x66
 800ad18:	f000 fd6c 	bl	800b7f4 <__assert_func>
 800ad1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ad20:	6006      	str	r6, [r0, #0]
 800ad22:	60c6      	str	r6, [r0, #12]
 800ad24:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ad26:	68f3      	ldr	r3, [r6, #12]
 800ad28:	b183      	cbz	r3, 800ad4c <_Balloc+0x50>
 800ad2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad2c:	68db      	ldr	r3, [r3, #12]
 800ad2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ad32:	b9b8      	cbnz	r0, 800ad64 <_Balloc+0x68>
 800ad34:	2101      	movs	r1, #1
 800ad36:	fa01 f605 	lsl.w	r6, r1, r5
 800ad3a:	1d72      	adds	r2, r6, #5
 800ad3c:	0092      	lsls	r2, r2, #2
 800ad3e:	4620      	mov	r0, r4
 800ad40:	f000 fb5a 	bl	800b3f8 <_calloc_r>
 800ad44:	b160      	cbz	r0, 800ad60 <_Balloc+0x64>
 800ad46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ad4a:	e00e      	b.n	800ad6a <_Balloc+0x6e>
 800ad4c:	2221      	movs	r2, #33	; 0x21
 800ad4e:	2104      	movs	r1, #4
 800ad50:	4620      	mov	r0, r4
 800ad52:	f000 fb51 	bl	800b3f8 <_calloc_r>
 800ad56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad58:	60f0      	str	r0, [r6, #12]
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d1e4      	bne.n	800ad2a <_Balloc+0x2e>
 800ad60:	2000      	movs	r0, #0
 800ad62:	bd70      	pop	{r4, r5, r6, pc}
 800ad64:	6802      	ldr	r2, [r0, #0]
 800ad66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ad70:	e7f7      	b.n	800ad62 <_Balloc+0x66>
 800ad72:	bf00      	nop
 800ad74:	0800c783 	.word	0x0800c783
 800ad78:	0800c876 	.word	0x0800c876

0800ad7c <_Bfree>:
 800ad7c:	b570      	push	{r4, r5, r6, lr}
 800ad7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ad80:	4605      	mov	r5, r0
 800ad82:	460c      	mov	r4, r1
 800ad84:	b976      	cbnz	r6, 800ada4 <_Bfree+0x28>
 800ad86:	2010      	movs	r0, #16
 800ad88:	f7fd fd86 	bl	8008898 <malloc>
 800ad8c:	4602      	mov	r2, r0
 800ad8e:	6268      	str	r0, [r5, #36]	; 0x24
 800ad90:	b920      	cbnz	r0, 800ad9c <_Bfree+0x20>
 800ad92:	4b09      	ldr	r3, [pc, #36]	; (800adb8 <_Bfree+0x3c>)
 800ad94:	4809      	ldr	r0, [pc, #36]	; (800adbc <_Bfree+0x40>)
 800ad96:	218a      	movs	r1, #138	; 0x8a
 800ad98:	f000 fd2c 	bl	800b7f4 <__assert_func>
 800ad9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ada0:	6006      	str	r6, [r0, #0]
 800ada2:	60c6      	str	r6, [r0, #12]
 800ada4:	b13c      	cbz	r4, 800adb6 <_Bfree+0x3a>
 800ada6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ada8:	6862      	ldr	r2, [r4, #4]
 800adaa:	68db      	ldr	r3, [r3, #12]
 800adac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800adb0:	6021      	str	r1, [r4, #0]
 800adb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800adb6:	bd70      	pop	{r4, r5, r6, pc}
 800adb8:	0800c783 	.word	0x0800c783
 800adbc:	0800c876 	.word	0x0800c876

0800adc0 <__multadd>:
 800adc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adc4:	690e      	ldr	r6, [r1, #16]
 800adc6:	4607      	mov	r7, r0
 800adc8:	4698      	mov	r8, r3
 800adca:	460c      	mov	r4, r1
 800adcc:	f101 0014 	add.w	r0, r1, #20
 800add0:	2300      	movs	r3, #0
 800add2:	6805      	ldr	r5, [r0, #0]
 800add4:	b2a9      	uxth	r1, r5
 800add6:	fb02 8101 	mla	r1, r2, r1, r8
 800adda:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800adde:	0c2d      	lsrs	r5, r5, #16
 800ade0:	fb02 c505 	mla	r5, r2, r5, ip
 800ade4:	b289      	uxth	r1, r1
 800ade6:	3301      	adds	r3, #1
 800ade8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800adec:	429e      	cmp	r6, r3
 800adee:	f840 1b04 	str.w	r1, [r0], #4
 800adf2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800adf6:	dcec      	bgt.n	800add2 <__multadd+0x12>
 800adf8:	f1b8 0f00 	cmp.w	r8, #0
 800adfc:	d022      	beq.n	800ae44 <__multadd+0x84>
 800adfe:	68a3      	ldr	r3, [r4, #8]
 800ae00:	42b3      	cmp	r3, r6
 800ae02:	dc19      	bgt.n	800ae38 <__multadd+0x78>
 800ae04:	6861      	ldr	r1, [r4, #4]
 800ae06:	4638      	mov	r0, r7
 800ae08:	3101      	adds	r1, #1
 800ae0a:	f7ff ff77 	bl	800acfc <_Balloc>
 800ae0e:	4605      	mov	r5, r0
 800ae10:	b928      	cbnz	r0, 800ae1e <__multadd+0x5e>
 800ae12:	4602      	mov	r2, r0
 800ae14:	4b0d      	ldr	r3, [pc, #52]	; (800ae4c <__multadd+0x8c>)
 800ae16:	480e      	ldr	r0, [pc, #56]	; (800ae50 <__multadd+0x90>)
 800ae18:	21b5      	movs	r1, #181	; 0xb5
 800ae1a:	f000 fceb 	bl	800b7f4 <__assert_func>
 800ae1e:	6922      	ldr	r2, [r4, #16]
 800ae20:	3202      	adds	r2, #2
 800ae22:	f104 010c 	add.w	r1, r4, #12
 800ae26:	0092      	lsls	r2, r2, #2
 800ae28:	300c      	adds	r0, #12
 800ae2a:	f7fd fd45 	bl	80088b8 <memcpy>
 800ae2e:	4621      	mov	r1, r4
 800ae30:	4638      	mov	r0, r7
 800ae32:	f7ff ffa3 	bl	800ad7c <_Bfree>
 800ae36:	462c      	mov	r4, r5
 800ae38:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800ae3c:	3601      	adds	r6, #1
 800ae3e:	f8c3 8014 	str.w	r8, [r3, #20]
 800ae42:	6126      	str	r6, [r4, #16]
 800ae44:	4620      	mov	r0, r4
 800ae46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae4a:	bf00      	nop
 800ae4c:	0800c7f9 	.word	0x0800c7f9
 800ae50:	0800c876 	.word	0x0800c876

0800ae54 <__hi0bits>:
 800ae54:	0c02      	lsrs	r2, r0, #16
 800ae56:	0412      	lsls	r2, r2, #16
 800ae58:	4603      	mov	r3, r0
 800ae5a:	b9ca      	cbnz	r2, 800ae90 <__hi0bits+0x3c>
 800ae5c:	0403      	lsls	r3, r0, #16
 800ae5e:	2010      	movs	r0, #16
 800ae60:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ae64:	bf04      	itt	eq
 800ae66:	021b      	lsleq	r3, r3, #8
 800ae68:	3008      	addeq	r0, #8
 800ae6a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ae6e:	bf04      	itt	eq
 800ae70:	011b      	lsleq	r3, r3, #4
 800ae72:	3004      	addeq	r0, #4
 800ae74:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ae78:	bf04      	itt	eq
 800ae7a:	009b      	lsleq	r3, r3, #2
 800ae7c:	3002      	addeq	r0, #2
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	db05      	blt.n	800ae8e <__hi0bits+0x3a>
 800ae82:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800ae86:	f100 0001 	add.w	r0, r0, #1
 800ae8a:	bf08      	it	eq
 800ae8c:	2020      	moveq	r0, #32
 800ae8e:	4770      	bx	lr
 800ae90:	2000      	movs	r0, #0
 800ae92:	e7e5      	b.n	800ae60 <__hi0bits+0xc>

0800ae94 <__lo0bits>:
 800ae94:	6803      	ldr	r3, [r0, #0]
 800ae96:	4602      	mov	r2, r0
 800ae98:	f013 0007 	ands.w	r0, r3, #7
 800ae9c:	d00b      	beq.n	800aeb6 <__lo0bits+0x22>
 800ae9e:	07d9      	lsls	r1, r3, #31
 800aea0:	d422      	bmi.n	800aee8 <__lo0bits+0x54>
 800aea2:	0798      	lsls	r0, r3, #30
 800aea4:	bf49      	itett	mi
 800aea6:	085b      	lsrmi	r3, r3, #1
 800aea8:	089b      	lsrpl	r3, r3, #2
 800aeaa:	2001      	movmi	r0, #1
 800aeac:	6013      	strmi	r3, [r2, #0]
 800aeae:	bf5c      	itt	pl
 800aeb0:	6013      	strpl	r3, [r2, #0]
 800aeb2:	2002      	movpl	r0, #2
 800aeb4:	4770      	bx	lr
 800aeb6:	b299      	uxth	r1, r3
 800aeb8:	b909      	cbnz	r1, 800aebe <__lo0bits+0x2a>
 800aeba:	0c1b      	lsrs	r3, r3, #16
 800aebc:	2010      	movs	r0, #16
 800aebe:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aec2:	bf04      	itt	eq
 800aec4:	0a1b      	lsreq	r3, r3, #8
 800aec6:	3008      	addeq	r0, #8
 800aec8:	0719      	lsls	r1, r3, #28
 800aeca:	bf04      	itt	eq
 800aecc:	091b      	lsreq	r3, r3, #4
 800aece:	3004      	addeq	r0, #4
 800aed0:	0799      	lsls	r1, r3, #30
 800aed2:	bf04      	itt	eq
 800aed4:	089b      	lsreq	r3, r3, #2
 800aed6:	3002      	addeq	r0, #2
 800aed8:	07d9      	lsls	r1, r3, #31
 800aeda:	d403      	bmi.n	800aee4 <__lo0bits+0x50>
 800aedc:	085b      	lsrs	r3, r3, #1
 800aede:	f100 0001 	add.w	r0, r0, #1
 800aee2:	d003      	beq.n	800aeec <__lo0bits+0x58>
 800aee4:	6013      	str	r3, [r2, #0]
 800aee6:	4770      	bx	lr
 800aee8:	2000      	movs	r0, #0
 800aeea:	4770      	bx	lr
 800aeec:	2020      	movs	r0, #32
 800aeee:	4770      	bx	lr

0800aef0 <__i2b>:
 800aef0:	b510      	push	{r4, lr}
 800aef2:	460c      	mov	r4, r1
 800aef4:	2101      	movs	r1, #1
 800aef6:	f7ff ff01 	bl	800acfc <_Balloc>
 800aefa:	4602      	mov	r2, r0
 800aefc:	b928      	cbnz	r0, 800af0a <__i2b+0x1a>
 800aefe:	4b05      	ldr	r3, [pc, #20]	; (800af14 <__i2b+0x24>)
 800af00:	4805      	ldr	r0, [pc, #20]	; (800af18 <__i2b+0x28>)
 800af02:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800af06:	f000 fc75 	bl	800b7f4 <__assert_func>
 800af0a:	2301      	movs	r3, #1
 800af0c:	6144      	str	r4, [r0, #20]
 800af0e:	6103      	str	r3, [r0, #16]
 800af10:	bd10      	pop	{r4, pc}
 800af12:	bf00      	nop
 800af14:	0800c7f9 	.word	0x0800c7f9
 800af18:	0800c876 	.word	0x0800c876

0800af1c <__multiply>:
 800af1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af20:	4614      	mov	r4, r2
 800af22:	690a      	ldr	r2, [r1, #16]
 800af24:	6923      	ldr	r3, [r4, #16]
 800af26:	429a      	cmp	r2, r3
 800af28:	bfb8      	it	lt
 800af2a:	460b      	movlt	r3, r1
 800af2c:	460d      	mov	r5, r1
 800af2e:	bfbc      	itt	lt
 800af30:	4625      	movlt	r5, r4
 800af32:	461c      	movlt	r4, r3
 800af34:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800af38:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800af3c:	68ab      	ldr	r3, [r5, #8]
 800af3e:	6869      	ldr	r1, [r5, #4]
 800af40:	eb0a 0709 	add.w	r7, sl, r9
 800af44:	42bb      	cmp	r3, r7
 800af46:	b085      	sub	sp, #20
 800af48:	bfb8      	it	lt
 800af4a:	3101      	addlt	r1, #1
 800af4c:	f7ff fed6 	bl	800acfc <_Balloc>
 800af50:	b930      	cbnz	r0, 800af60 <__multiply+0x44>
 800af52:	4602      	mov	r2, r0
 800af54:	4b42      	ldr	r3, [pc, #264]	; (800b060 <__multiply+0x144>)
 800af56:	4843      	ldr	r0, [pc, #268]	; (800b064 <__multiply+0x148>)
 800af58:	f240 115d 	movw	r1, #349	; 0x15d
 800af5c:	f000 fc4a 	bl	800b7f4 <__assert_func>
 800af60:	f100 0614 	add.w	r6, r0, #20
 800af64:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800af68:	4633      	mov	r3, r6
 800af6a:	2200      	movs	r2, #0
 800af6c:	4543      	cmp	r3, r8
 800af6e:	d31e      	bcc.n	800afae <__multiply+0x92>
 800af70:	f105 0c14 	add.w	ip, r5, #20
 800af74:	f104 0314 	add.w	r3, r4, #20
 800af78:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800af7c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800af80:	9202      	str	r2, [sp, #8]
 800af82:	ebac 0205 	sub.w	r2, ip, r5
 800af86:	3a15      	subs	r2, #21
 800af88:	f022 0203 	bic.w	r2, r2, #3
 800af8c:	3204      	adds	r2, #4
 800af8e:	f105 0115 	add.w	r1, r5, #21
 800af92:	458c      	cmp	ip, r1
 800af94:	bf38      	it	cc
 800af96:	2204      	movcc	r2, #4
 800af98:	9201      	str	r2, [sp, #4]
 800af9a:	9a02      	ldr	r2, [sp, #8]
 800af9c:	9303      	str	r3, [sp, #12]
 800af9e:	429a      	cmp	r2, r3
 800afa0:	d808      	bhi.n	800afb4 <__multiply+0x98>
 800afa2:	2f00      	cmp	r7, #0
 800afa4:	dc55      	bgt.n	800b052 <__multiply+0x136>
 800afa6:	6107      	str	r7, [r0, #16]
 800afa8:	b005      	add	sp, #20
 800afaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afae:	f843 2b04 	str.w	r2, [r3], #4
 800afb2:	e7db      	b.n	800af6c <__multiply+0x50>
 800afb4:	f8b3 a000 	ldrh.w	sl, [r3]
 800afb8:	f1ba 0f00 	cmp.w	sl, #0
 800afbc:	d020      	beq.n	800b000 <__multiply+0xe4>
 800afbe:	f105 0e14 	add.w	lr, r5, #20
 800afc2:	46b1      	mov	r9, r6
 800afc4:	2200      	movs	r2, #0
 800afc6:	f85e 4b04 	ldr.w	r4, [lr], #4
 800afca:	f8d9 b000 	ldr.w	fp, [r9]
 800afce:	b2a1      	uxth	r1, r4
 800afd0:	fa1f fb8b 	uxth.w	fp, fp
 800afd4:	fb0a b101 	mla	r1, sl, r1, fp
 800afd8:	4411      	add	r1, r2
 800afda:	f8d9 2000 	ldr.w	r2, [r9]
 800afde:	0c24      	lsrs	r4, r4, #16
 800afe0:	0c12      	lsrs	r2, r2, #16
 800afe2:	fb0a 2404 	mla	r4, sl, r4, r2
 800afe6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800afea:	b289      	uxth	r1, r1
 800afec:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800aff0:	45f4      	cmp	ip, lr
 800aff2:	f849 1b04 	str.w	r1, [r9], #4
 800aff6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800affa:	d8e4      	bhi.n	800afc6 <__multiply+0xaa>
 800affc:	9901      	ldr	r1, [sp, #4]
 800affe:	5072      	str	r2, [r6, r1]
 800b000:	9a03      	ldr	r2, [sp, #12]
 800b002:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b006:	3304      	adds	r3, #4
 800b008:	f1b9 0f00 	cmp.w	r9, #0
 800b00c:	d01f      	beq.n	800b04e <__multiply+0x132>
 800b00e:	6834      	ldr	r4, [r6, #0]
 800b010:	f105 0114 	add.w	r1, r5, #20
 800b014:	46b6      	mov	lr, r6
 800b016:	f04f 0a00 	mov.w	sl, #0
 800b01a:	880a      	ldrh	r2, [r1, #0]
 800b01c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b020:	fb09 b202 	mla	r2, r9, r2, fp
 800b024:	4492      	add	sl, r2
 800b026:	b2a4      	uxth	r4, r4
 800b028:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b02c:	f84e 4b04 	str.w	r4, [lr], #4
 800b030:	f851 4b04 	ldr.w	r4, [r1], #4
 800b034:	f8be 2000 	ldrh.w	r2, [lr]
 800b038:	0c24      	lsrs	r4, r4, #16
 800b03a:	fb09 2404 	mla	r4, r9, r4, r2
 800b03e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b042:	458c      	cmp	ip, r1
 800b044:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b048:	d8e7      	bhi.n	800b01a <__multiply+0xfe>
 800b04a:	9a01      	ldr	r2, [sp, #4]
 800b04c:	50b4      	str	r4, [r6, r2]
 800b04e:	3604      	adds	r6, #4
 800b050:	e7a3      	b.n	800af9a <__multiply+0x7e>
 800b052:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b056:	2b00      	cmp	r3, #0
 800b058:	d1a5      	bne.n	800afa6 <__multiply+0x8a>
 800b05a:	3f01      	subs	r7, #1
 800b05c:	e7a1      	b.n	800afa2 <__multiply+0x86>
 800b05e:	bf00      	nop
 800b060:	0800c7f9 	.word	0x0800c7f9
 800b064:	0800c876 	.word	0x0800c876

0800b068 <__pow5mult>:
 800b068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b06c:	4615      	mov	r5, r2
 800b06e:	f012 0203 	ands.w	r2, r2, #3
 800b072:	4606      	mov	r6, r0
 800b074:	460f      	mov	r7, r1
 800b076:	d007      	beq.n	800b088 <__pow5mult+0x20>
 800b078:	4c25      	ldr	r4, [pc, #148]	; (800b110 <__pow5mult+0xa8>)
 800b07a:	3a01      	subs	r2, #1
 800b07c:	2300      	movs	r3, #0
 800b07e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b082:	f7ff fe9d 	bl	800adc0 <__multadd>
 800b086:	4607      	mov	r7, r0
 800b088:	10ad      	asrs	r5, r5, #2
 800b08a:	d03d      	beq.n	800b108 <__pow5mult+0xa0>
 800b08c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b08e:	b97c      	cbnz	r4, 800b0b0 <__pow5mult+0x48>
 800b090:	2010      	movs	r0, #16
 800b092:	f7fd fc01 	bl	8008898 <malloc>
 800b096:	4602      	mov	r2, r0
 800b098:	6270      	str	r0, [r6, #36]	; 0x24
 800b09a:	b928      	cbnz	r0, 800b0a8 <__pow5mult+0x40>
 800b09c:	4b1d      	ldr	r3, [pc, #116]	; (800b114 <__pow5mult+0xac>)
 800b09e:	481e      	ldr	r0, [pc, #120]	; (800b118 <__pow5mult+0xb0>)
 800b0a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b0a4:	f000 fba6 	bl	800b7f4 <__assert_func>
 800b0a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b0ac:	6004      	str	r4, [r0, #0]
 800b0ae:	60c4      	str	r4, [r0, #12]
 800b0b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b0b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b0b8:	b94c      	cbnz	r4, 800b0ce <__pow5mult+0x66>
 800b0ba:	f240 2171 	movw	r1, #625	; 0x271
 800b0be:	4630      	mov	r0, r6
 800b0c0:	f7ff ff16 	bl	800aef0 <__i2b>
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b0ca:	4604      	mov	r4, r0
 800b0cc:	6003      	str	r3, [r0, #0]
 800b0ce:	f04f 0900 	mov.w	r9, #0
 800b0d2:	07eb      	lsls	r3, r5, #31
 800b0d4:	d50a      	bpl.n	800b0ec <__pow5mult+0x84>
 800b0d6:	4639      	mov	r1, r7
 800b0d8:	4622      	mov	r2, r4
 800b0da:	4630      	mov	r0, r6
 800b0dc:	f7ff ff1e 	bl	800af1c <__multiply>
 800b0e0:	4639      	mov	r1, r7
 800b0e2:	4680      	mov	r8, r0
 800b0e4:	4630      	mov	r0, r6
 800b0e6:	f7ff fe49 	bl	800ad7c <_Bfree>
 800b0ea:	4647      	mov	r7, r8
 800b0ec:	106d      	asrs	r5, r5, #1
 800b0ee:	d00b      	beq.n	800b108 <__pow5mult+0xa0>
 800b0f0:	6820      	ldr	r0, [r4, #0]
 800b0f2:	b938      	cbnz	r0, 800b104 <__pow5mult+0x9c>
 800b0f4:	4622      	mov	r2, r4
 800b0f6:	4621      	mov	r1, r4
 800b0f8:	4630      	mov	r0, r6
 800b0fa:	f7ff ff0f 	bl	800af1c <__multiply>
 800b0fe:	6020      	str	r0, [r4, #0]
 800b100:	f8c0 9000 	str.w	r9, [r0]
 800b104:	4604      	mov	r4, r0
 800b106:	e7e4      	b.n	800b0d2 <__pow5mult+0x6a>
 800b108:	4638      	mov	r0, r7
 800b10a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b10e:	bf00      	nop
 800b110:	0800c9c8 	.word	0x0800c9c8
 800b114:	0800c783 	.word	0x0800c783
 800b118:	0800c876 	.word	0x0800c876

0800b11c <__lshift>:
 800b11c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b120:	460c      	mov	r4, r1
 800b122:	6849      	ldr	r1, [r1, #4]
 800b124:	6923      	ldr	r3, [r4, #16]
 800b126:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b12a:	68a3      	ldr	r3, [r4, #8]
 800b12c:	4607      	mov	r7, r0
 800b12e:	4691      	mov	r9, r2
 800b130:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b134:	f108 0601 	add.w	r6, r8, #1
 800b138:	42b3      	cmp	r3, r6
 800b13a:	db0b      	blt.n	800b154 <__lshift+0x38>
 800b13c:	4638      	mov	r0, r7
 800b13e:	f7ff fddd 	bl	800acfc <_Balloc>
 800b142:	4605      	mov	r5, r0
 800b144:	b948      	cbnz	r0, 800b15a <__lshift+0x3e>
 800b146:	4602      	mov	r2, r0
 800b148:	4b28      	ldr	r3, [pc, #160]	; (800b1ec <__lshift+0xd0>)
 800b14a:	4829      	ldr	r0, [pc, #164]	; (800b1f0 <__lshift+0xd4>)
 800b14c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b150:	f000 fb50 	bl	800b7f4 <__assert_func>
 800b154:	3101      	adds	r1, #1
 800b156:	005b      	lsls	r3, r3, #1
 800b158:	e7ee      	b.n	800b138 <__lshift+0x1c>
 800b15a:	2300      	movs	r3, #0
 800b15c:	f100 0114 	add.w	r1, r0, #20
 800b160:	f100 0210 	add.w	r2, r0, #16
 800b164:	4618      	mov	r0, r3
 800b166:	4553      	cmp	r3, sl
 800b168:	db33      	blt.n	800b1d2 <__lshift+0xb6>
 800b16a:	6920      	ldr	r0, [r4, #16]
 800b16c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b170:	f104 0314 	add.w	r3, r4, #20
 800b174:	f019 091f 	ands.w	r9, r9, #31
 800b178:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b17c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b180:	d02b      	beq.n	800b1da <__lshift+0xbe>
 800b182:	f1c9 0e20 	rsb	lr, r9, #32
 800b186:	468a      	mov	sl, r1
 800b188:	2200      	movs	r2, #0
 800b18a:	6818      	ldr	r0, [r3, #0]
 800b18c:	fa00 f009 	lsl.w	r0, r0, r9
 800b190:	4302      	orrs	r2, r0
 800b192:	f84a 2b04 	str.w	r2, [sl], #4
 800b196:	f853 2b04 	ldr.w	r2, [r3], #4
 800b19a:	459c      	cmp	ip, r3
 800b19c:	fa22 f20e 	lsr.w	r2, r2, lr
 800b1a0:	d8f3      	bhi.n	800b18a <__lshift+0x6e>
 800b1a2:	ebac 0304 	sub.w	r3, ip, r4
 800b1a6:	3b15      	subs	r3, #21
 800b1a8:	f023 0303 	bic.w	r3, r3, #3
 800b1ac:	3304      	adds	r3, #4
 800b1ae:	f104 0015 	add.w	r0, r4, #21
 800b1b2:	4584      	cmp	ip, r0
 800b1b4:	bf38      	it	cc
 800b1b6:	2304      	movcc	r3, #4
 800b1b8:	50ca      	str	r2, [r1, r3]
 800b1ba:	b10a      	cbz	r2, 800b1c0 <__lshift+0xa4>
 800b1bc:	f108 0602 	add.w	r6, r8, #2
 800b1c0:	3e01      	subs	r6, #1
 800b1c2:	4638      	mov	r0, r7
 800b1c4:	612e      	str	r6, [r5, #16]
 800b1c6:	4621      	mov	r1, r4
 800b1c8:	f7ff fdd8 	bl	800ad7c <_Bfree>
 800b1cc:	4628      	mov	r0, r5
 800b1ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1d2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b1d6:	3301      	adds	r3, #1
 800b1d8:	e7c5      	b.n	800b166 <__lshift+0x4a>
 800b1da:	3904      	subs	r1, #4
 800b1dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1e0:	f841 2f04 	str.w	r2, [r1, #4]!
 800b1e4:	459c      	cmp	ip, r3
 800b1e6:	d8f9      	bhi.n	800b1dc <__lshift+0xc0>
 800b1e8:	e7ea      	b.n	800b1c0 <__lshift+0xa4>
 800b1ea:	bf00      	nop
 800b1ec:	0800c7f9 	.word	0x0800c7f9
 800b1f0:	0800c876 	.word	0x0800c876

0800b1f4 <__mcmp>:
 800b1f4:	690a      	ldr	r2, [r1, #16]
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	6900      	ldr	r0, [r0, #16]
 800b1fa:	1a80      	subs	r0, r0, r2
 800b1fc:	b530      	push	{r4, r5, lr}
 800b1fe:	d10d      	bne.n	800b21c <__mcmp+0x28>
 800b200:	3314      	adds	r3, #20
 800b202:	3114      	adds	r1, #20
 800b204:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b208:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b20c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b210:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b214:	4295      	cmp	r5, r2
 800b216:	d002      	beq.n	800b21e <__mcmp+0x2a>
 800b218:	d304      	bcc.n	800b224 <__mcmp+0x30>
 800b21a:	2001      	movs	r0, #1
 800b21c:	bd30      	pop	{r4, r5, pc}
 800b21e:	42a3      	cmp	r3, r4
 800b220:	d3f4      	bcc.n	800b20c <__mcmp+0x18>
 800b222:	e7fb      	b.n	800b21c <__mcmp+0x28>
 800b224:	f04f 30ff 	mov.w	r0, #4294967295
 800b228:	e7f8      	b.n	800b21c <__mcmp+0x28>
	...

0800b22c <__mdiff>:
 800b22c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b230:	460c      	mov	r4, r1
 800b232:	4606      	mov	r6, r0
 800b234:	4611      	mov	r1, r2
 800b236:	4620      	mov	r0, r4
 800b238:	4617      	mov	r7, r2
 800b23a:	f7ff ffdb 	bl	800b1f4 <__mcmp>
 800b23e:	1e05      	subs	r5, r0, #0
 800b240:	d111      	bne.n	800b266 <__mdiff+0x3a>
 800b242:	4629      	mov	r1, r5
 800b244:	4630      	mov	r0, r6
 800b246:	f7ff fd59 	bl	800acfc <_Balloc>
 800b24a:	4602      	mov	r2, r0
 800b24c:	b928      	cbnz	r0, 800b25a <__mdiff+0x2e>
 800b24e:	4b3a      	ldr	r3, [pc, #232]	; (800b338 <__mdiff+0x10c>)
 800b250:	f240 2132 	movw	r1, #562	; 0x232
 800b254:	4839      	ldr	r0, [pc, #228]	; (800b33c <__mdiff+0x110>)
 800b256:	f000 facd 	bl	800b7f4 <__assert_func>
 800b25a:	2301      	movs	r3, #1
 800b25c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b260:	4610      	mov	r0, r2
 800b262:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b266:	bfa4      	itt	ge
 800b268:	463b      	movge	r3, r7
 800b26a:	4627      	movge	r7, r4
 800b26c:	4630      	mov	r0, r6
 800b26e:	6879      	ldr	r1, [r7, #4]
 800b270:	bfa6      	itte	ge
 800b272:	461c      	movge	r4, r3
 800b274:	2500      	movge	r5, #0
 800b276:	2501      	movlt	r5, #1
 800b278:	f7ff fd40 	bl	800acfc <_Balloc>
 800b27c:	4602      	mov	r2, r0
 800b27e:	b918      	cbnz	r0, 800b288 <__mdiff+0x5c>
 800b280:	4b2d      	ldr	r3, [pc, #180]	; (800b338 <__mdiff+0x10c>)
 800b282:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b286:	e7e5      	b.n	800b254 <__mdiff+0x28>
 800b288:	693e      	ldr	r6, [r7, #16]
 800b28a:	60c5      	str	r5, [r0, #12]
 800b28c:	6925      	ldr	r5, [r4, #16]
 800b28e:	f107 0114 	add.w	r1, r7, #20
 800b292:	f100 0e14 	add.w	lr, r0, #20
 800b296:	f104 0914 	add.w	r9, r4, #20
 800b29a:	f107 0010 	add.w	r0, r7, #16
 800b29e:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b2a2:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b2a6:	46f2      	mov	sl, lr
 800b2a8:	2700      	movs	r7, #0
 800b2aa:	f859 3b04 	ldr.w	r3, [r9], #4
 800b2ae:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800b2b2:	fa1f f883 	uxth.w	r8, r3
 800b2b6:	fa17 f78b 	uxtah	r7, r7, fp
 800b2ba:	0c1b      	lsrs	r3, r3, #16
 800b2bc:	eba7 0808 	sub.w	r8, r7, r8
 800b2c0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b2c4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b2c8:	fa1f f888 	uxth.w	r8, r8
 800b2cc:	141f      	asrs	r7, r3, #16
 800b2ce:	454d      	cmp	r5, r9
 800b2d0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b2d4:	f84a 3b04 	str.w	r3, [sl], #4
 800b2d8:	d8e7      	bhi.n	800b2aa <__mdiff+0x7e>
 800b2da:	1b2b      	subs	r3, r5, r4
 800b2dc:	3b15      	subs	r3, #21
 800b2de:	f023 0303 	bic.w	r3, r3, #3
 800b2e2:	3304      	adds	r3, #4
 800b2e4:	3415      	adds	r4, #21
 800b2e6:	42a5      	cmp	r5, r4
 800b2e8:	bf38      	it	cc
 800b2ea:	2304      	movcc	r3, #4
 800b2ec:	4419      	add	r1, r3
 800b2ee:	4473      	add	r3, lr
 800b2f0:	469e      	mov	lr, r3
 800b2f2:	460d      	mov	r5, r1
 800b2f4:	4565      	cmp	r5, ip
 800b2f6:	d30e      	bcc.n	800b316 <__mdiff+0xea>
 800b2f8:	f10c 0003 	add.w	r0, ip, #3
 800b2fc:	1a40      	subs	r0, r0, r1
 800b2fe:	f020 0003 	bic.w	r0, r0, #3
 800b302:	3903      	subs	r1, #3
 800b304:	458c      	cmp	ip, r1
 800b306:	bf38      	it	cc
 800b308:	2000      	movcc	r0, #0
 800b30a:	4418      	add	r0, r3
 800b30c:	f850 3d04 	ldr.w	r3, [r0, #-4]!
 800b310:	b17b      	cbz	r3, 800b332 <__mdiff+0x106>
 800b312:	6116      	str	r6, [r2, #16]
 800b314:	e7a4      	b.n	800b260 <__mdiff+0x34>
 800b316:	f855 8b04 	ldr.w	r8, [r5], #4
 800b31a:	fa17 f488 	uxtah	r4, r7, r8
 800b31e:	1420      	asrs	r0, r4, #16
 800b320:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800b324:	b2a4      	uxth	r4, r4
 800b326:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
 800b32a:	f84e 4b04 	str.w	r4, [lr], #4
 800b32e:	1407      	asrs	r7, r0, #16
 800b330:	e7e0      	b.n	800b2f4 <__mdiff+0xc8>
 800b332:	3e01      	subs	r6, #1
 800b334:	e7ea      	b.n	800b30c <__mdiff+0xe0>
 800b336:	bf00      	nop
 800b338:	0800c7f9 	.word	0x0800c7f9
 800b33c:	0800c876 	.word	0x0800c876

0800b340 <__d2b>:
 800b340:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800b344:	2101      	movs	r1, #1
 800b346:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800b34a:	4690      	mov	r8, r2
 800b34c:	461d      	mov	r5, r3
 800b34e:	f7ff fcd5 	bl	800acfc <_Balloc>
 800b352:	4604      	mov	r4, r0
 800b354:	b930      	cbnz	r0, 800b364 <__d2b+0x24>
 800b356:	4602      	mov	r2, r0
 800b358:	4b25      	ldr	r3, [pc, #148]	; (800b3f0 <__d2b+0xb0>)
 800b35a:	4826      	ldr	r0, [pc, #152]	; (800b3f4 <__d2b+0xb4>)
 800b35c:	f240 310a 	movw	r1, #778	; 0x30a
 800b360:	f000 fa48 	bl	800b7f4 <__assert_func>
 800b364:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800b368:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800b36c:	bb2d      	cbnz	r5, 800b3ba <__d2b+0x7a>
 800b36e:	9301      	str	r3, [sp, #4]
 800b370:	f1b8 0300 	subs.w	r3, r8, #0
 800b374:	d026      	beq.n	800b3c4 <__d2b+0x84>
 800b376:	4668      	mov	r0, sp
 800b378:	9300      	str	r3, [sp, #0]
 800b37a:	f7ff fd8b 	bl	800ae94 <__lo0bits>
 800b37e:	9900      	ldr	r1, [sp, #0]
 800b380:	b1f0      	cbz	r0, 800b3c0 <__d2b+0x80>
 800b382:	9a01      	ldr	r2, [sp, #4]
 800b384:	f1c0 0320 	rsb	r3, r0, #32
 800b388:	fa02 f303 	lsl.w	r3, r2, r3
 800b38c:	430b      	orrs	r3, r1
 800b38e:	40c2      	lsrs	r2, r0
 800b390:	6163      	str	r3, [r4, #20]
 800b392:	9201      	str	r2, [sp, #4]
 800b394:	9b01      	ldr	r3, [sp, #4]
 800b396:	61a3      	str	r3, [r4, #24]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	bf14      	ite	ne
 800b39c:	2102      	movne	r1, #2
 800b39e:	2101      	moveq	r1, #1
 800b3a0:	6121      	str	r1, [r4, #16]
 800b3a2:	b1c5      	cbz	r5, 800b3d6 <__d2b+0x96>
 800b3a4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b3a8:	4405      	add	r5, r0
 800b3aa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b3ae:	603d      	str	r5, [r7, #0]
 800b3b0:	6030      	str	r0, [r6, #0]
 800b3b2:	4620      	mov	r0, r4
 800b3b4:	b002      	add	sp, #8
 800b3b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b3be:	e7d6      	b.n	800b36e <__d2b+0x2e>
 800b3c0:	6161      	str	r1, [r4, #20]
 800b3c2:	e7e7      	b.n	800b394 <__d2b+0x54>
 800b3c4:	a801      	add	r0, sp, #4
 800b3c6:	f7ff fd65 	bl	800ae94 <__lo0bits>
 800b3ca:	9b01      	ldr	r3, [sp, #4]
 800b3cc:	6163      	str	r3, [r4, #20]
 800b3ce:	2101      	movs	r1, #1
 800b3d0:	6121      	str	r1, [r4, #16]
 800b3d2:	3020      	adds	r0, #32
 800b3d4:	e7e5      	b.n	800b3a2 <__d2b+0x62>
 800b3d6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800b3da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b3de:	6038      	str	r0, [r7, #0]
 800b3e0:	6918      	ldr	r0, [r3, #16]
 800b3e2:	f7ff fd37 	bl	800ae54 <__hi0bits>
 800b3e6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800b3ea:	6031      	str	r1, [r6, #0]
 800b3ec:	e7e1      	b.n	800b3b2 <__d2b+0x72>
 800b3ee:	bf00      	nop
 800b3f0:	0800c7f9 	.word	0x0800c7f9
 800b3f4:	0800c876 	.word	0x0800c876

0800b3f8 <_calloc_r>:
 800b3f8:	b538      	push	{r3, r4, r5, lr}
 800b3fa:	fb02 f501 	mul.w	r5, r2, r1
 800b3fe:	4629      	mov	r1, r5
 800b400:	f7fd fabe 	bl	8008980 <_malloc_r>
 800b404:	4604      	mov	r4, r0
 800b406:	b118      	cbz	r0, 800b410 <_calloc_r+0x18>
 800b408:	462a      	mov	r2, r5
 800b40a:	2100      	movs	r1, #0
 800b40c:	f7fd fa62 	bl	80088d4 <memset>
 800b410:	4620      	mov	r0, r4
 800b412:	bd38      	pop	{r3, r4, r5, pc}

0800b414 <__sfputc_r>:
 800b414:	6893      	ldr	r3, [r2, #8]
 800b416:	3b01      	subs	r3, #1
 800b418:	2b00      	cmp	r3, #0
 800b41a:	b410      	push	{r4}
 800b41c:	6093      	str	r3, [r2, #8]
 800b41e:	da07      	bge.n	800b430 <__sfputc_r+0x1c>
 800b420:	6994      	ldr	r4, [r2, #24]
 800b422:	42a3      	cmp	r3, r4
 800b424:	db01      	blt.n	800b42a <__sfputc_r+0x16>
 800b426:	290a      	cmp	r1, #10
 800b428:	d102      	bne.n	800b430 <__sfputc_r+0x1c>
 800b42a:	bc10      	pop	{r4}
 800b42c:	f7fe ba9a 	b.w	8009964 <__swbuf_r>
 800b430:	6813      	ldr	r3, [r2, #0]
 800b432:	1c58      	adds	r0, r3, #1
 800b434:	6010      	str	r0, [r2, #0]
 800b436:	7019      	strb	r1, [r3, #0]
 800b438:	4608      	mov	r0, r1
 800b43a:	bc10      	pop	{r4}
 800b43c:	4770      	bx	lr

0800b43e <__sfputs_r>:
 800b43e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b440:	4606      	mov	r6, r0
 800b442:	460f      	mov	r7, r1
 800b444:	4614      	mov	r4, r2
 800b446:	18d5      	adds	r5, r2, r3
 800b448:	42ac      	cmp	r4, r5
 800b44a:	d101      	bne.n	800b450 <__sfputs_r+0x12>
 800b44c:	2000      	movs	r0, #0
 800b44e:	e007      	b.n	800b460 <__sfputs_r+0x22>
 800b450:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b454:	463a      	mov	r2, r7
 800b456:	4630      	mov	r0, r6
 800b458:	f7ff ffdc 	bl	800b414 <__sfputc_r>
 800b45c:	1c43      	adds	r3, r0, #1
 800b45e:	d1f3      	bne.n	800b448 <__sfputs_r+0xa>
 800b460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b464 <_vfiprintf_r>:
 800b464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b468:	460d      	mov	r5, r1
 800b46a:	b09d      	sub	sp, #116	; 0x74
 800b46c:	4614      	mov	r4, r2
 800b46e:	4698      	mov	r8, r3
 800b470:	4606      	mov	r6, r0
 800b472:	b118      	cbz	r0, 800b47c <_vfiprintf_r+0x18>
 800b474:	6983      	ldr	r3, [r0, #24]
 800b476:	b90b      	cbnz	r3, 800b47c <_vfiprintf_r+0x18>
 800b478:	f7ff fb18 	bl	800aaac <__sinit>
 800b47c:	4b89      	ldr	r3, [pc, #548]	; (800b6a4 <_vfiprintf_r+0x240>)
 800b47e:	429d      	cmp	r5, r3
 800b480:	d11b      	bne.n	800b4ba <_vfiprintf_r+0x56>
 800b482:	6875      	ldr	r5, [r6, #4]
 800b484:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b486:	07d9      	lsls	r1, r3, #31
 800b488:	d405      	bmi.n	800b496 <_vfiprintf_r+0x32>
 800b48a:	89ab      	ldrh	r3, [r5, #12]
 800b48c:	059a      	lsls	r2, r3, #22
 800b48e:	d402      	bmi.n	800b496 <_vfiprintf_r+0x32>
 800b490:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b492:	f7ff fbae 	bl	800abf2 <__retarget_lock_acquire_recursive>
 800b496:	89ab      	ldrh	r3, [r5, #12]
 800b498:	071b      	lsls	r3, r3, #28
 800b49a:	d501      	bpl.n	800b4a0 <_vfiprintf_r+0x3c>
 800b49c:	692b      	ldr	r3, [r5, #16]
 800b49e:	b9eb      	cbnz	r3, 800b4dc <_vfiprintf_r+0x78>
 800b4a0:	4629      	mov	r1, r5
 800b4a2:	4630      	mov	r0, r6
 800b4a4:	f7fe fac2 	bl	8009a2c <__swsetup_r>
 800b4a8:	b1c0      	cbz	r0, 800b4dc <_vfiprintf_r+0x78>
 800b4aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b4ac:	07dc      	lsls	r4, r3, #31
 800b4ae:	d50e      	bpl.n	800b4ce <_vfiprintf_r+0x6a>
 800b4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b4b4:	b01d      	add	sp, #116	; 0x74
 800b4b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4ba:	4b7b      	ldr	r3, [pc, #492]	; (800b6a8 <_vfiprintf_r+0x244>)
 800b4bc:	429d      	cmp	r5, r3
 800b4be:	d101      	bne.n	800b4c4 <_vfiprintf_r+0x60>
 800b4c0:	68b5      	ldr	r5, [r6, #8]
 800b4c2:	e7df      	b.n	800b484 <_vfiprintf_r+0x20>
 800b4c4:	4b79      	ldr	r3, [pc, #484]	; (800b6ac <_vfiprintf_r+0x248>)
 800b4c6:	429d      	cmp	r5, r3
 800b4c8:	bf08      	it	eq
 800b4ca:	68f5      	ldreq	r5, [r6, #12]
 800b4cc:	e7da      	b.n	800b484 <_vfiprintf_r+0x20>
 800b4ce:	89ab      	ldrh	r3, [r5, #12]
 800b4d0:	0598      	lsls	r0, r3, #22
 800b4d2:	d4ed      	bmi.n	800b4b0 <_vfiprintf_r+0x4c>
 800b4d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b4d6:	f7ff fb8d 	bl	800abf4 <__retarget_lock_release_recursive>
 800b4da:	e7e9      	b.n	800b4b0 <_vfiprintf_r+0x4c>
 800b4dc:	2300      	movs	r3, #0
 800b4de:	9309      	str	r3, [sp, #36]	; 0x24
 800b4e0:	2320      	movs	r3, #32
 800b4e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b4e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b4ea:	2330      	movs	r3, #48	; 0x30
 800b4ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b6b0 <_vfiprintf_r+0x24c>
 800b4f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b4f4:	f04f 0901 	mov.w	r9, #1
 800b4f8:	4623      	mov	r3, r4
 800b4fa:	469a      	mov	sl, r3
 800b4fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b500:	b10a      	cbz	r2, 800b506 <_vfiprintf_r+0xa2>
 800b502:	2a25      	cmp	r2, #37	; 0x25
 800b504:	d1f9      	bne.n	800b4fa <_vfiprintf_r+0x96>
 800b506:	ebba 0b04 	subs.w	fp, sl, r4
 800b50a:	d00b      	beq.n	800b524 <_vfiprintf_r+0xc0>
 800b50c:	465b      	mov	r3, fp
 800b50e:	4622      	mov	r2, r4
 800b510:	4629      	mov	r1, r5
 800b512:	4630      	mov	r0, r6
 800b514:	f7ff ff93 	bl	800b43e <__sfputs_r>
 800b518:	3001      	adds	r0, #1
 800b51a:	f000 80aa 	beq.w	800b672 <_vfiprintf_r+0x20e>
 800b51e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b520:	445a      	add	r2, fp
 800b522:	9209      	str	r2, [sp, #36]	; 0x24
 800b524:	f89a 3000 	ldrb.w	r3, [sl]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	f000 80a2 	beq.w	800b672 <_vfiprintf_r+0x20e>
 800b52e:	2300      	movs	r3, #0
 800b530:	f04f 32ff 	mov.w	r2, #4294967295
 800b534:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b538:	f10a 0a01 	add.w	sl, sl, #1
 800b53c:	9304      	str	r3, [sp, #16]
 800b53e:	9307      	str	r3, [sp, #28]
 800b540:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b544:	931a      	str	r3, [sp, #104]	; 0x68
 800b546:	4654      	mov	r4, sl
 800b548:	2205      	movs	r2, #5
 800b54a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b54e:	4858      	ldr	r0, [pc, #352]	; (800b6b0 <_vfiprintf_r+0x24c>)
 800b550:	f7f4 fe2e 	bl	80001b0 <memchr>
 800b554:	9a04      	ldr	r2, [sp, #16]
 800b556:	b9d8      	cbnz	r0, 800b590 <_vfiprintf_r+0x12c>
 800b558:	06d1      	lsls	r1, r2, #27
 800b55a:	bf44      	itt	mi
 800b55c:	2320      	movmi	r3, #32
 800b55e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b562:	0713      	lsls	r3, r2, #28
 800b564:	bf44      	itt	mi
 800b566:	232b      	movmi	r3, #43	; 0x2b
 800b568:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b56c:	f89a 3000 	ldrb.w	r3, [sl]
 800b570:	2b2a      	cmp	r3, #42	; 0x2a
 800b572:	d015      	beq.n	800b5a0 <_vfiprintf_r+0x13c>
 800b574:	9a07      	ldr	r2, [sp, #28]
 800b576:	4654      	mov	r4, sl
 800b578:	2000      	movs	r0, #0
 800b57a:	f04f 0c0a 	mov.w	ip, #10
 800b57e:	4621      	mov	r1, r4
 800b580:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b584:	3b30      	subs	r3, #48	; 0x30
 800b586:	2b09      	cmp	r3, #9
 800b588:	d94e      	bls.n	800b628 <_vfiprintf_r+0x1c4>
 800b58a:	b1b0      	cbz	r0, 800b5ba <_vfiprintf_r+0x156>
 800b58c:	9207      	str	r2, [sp, #28]
 800b58e:	e014      	b.n	800b5ba <_vfiprintf_r+0x156>
 800b590:	eba0 0308 	sub.w	r3, r0, r8
 800b594:	fa09 f303 	lsl.w	r3, r9, r3
 800b598:	4313      	orrs	r3, r2
 800b59a:	9304      	str	r3, [sp, #16]
 800b59c:	46a2      	mov	sl, r4
 800b59e:	e7d2      	b.n	800b546 <_vfiprintf_r+0xe2>
 800b5a0:	9b03      	ldr	r3, [sp, #12]
 800b5a2:	1d19      	adds	r1, r3, #4
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	9103      	str	r1, [sp, #12]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	bfbb      	ittet	lt
 800b5ac:	425b      	neglt	r3, r3
 800b5ae:	f042 0202 	orrlt.w	r2, r2, #2
 800b5b2:	9307      	strge	r3, [sp, #28]
 800b5b4:	9307      	strlt	r3, [sp, #28]
 800b5b6:	bfb8      	it	lt
 800b5b8:	9204      	strlt	r2, [sp, #16]
 800b5ba:	7823      	ldrb	r3, [r4, #0]
 800b5bc:	2b2e      	cmp	r3, #46	; 0x2e
 800b5be:	d10c      	bne.n	800b5da <_vfiprintf_r+0x176>
 800b5c0:	7863      	ldrb	r3, [r4, #1]
 800b5c2:	2b2a      	cmp	r3, #42	; 0x2a
 800b5c4:	d135      	bne.n	800b632 <_vfiprintf_r+0x1ce>
 800b5c6:	9b03      	ldr	r3, [sp, #12]
 800b5c8:	1d1a      	adds	r2, r3, #4
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	9203      	str	r2, [sp, #12]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	bfb8      	it	lt
 800b5d2:	f04f 33ff 	movlt.w	r3, #4294967295
 800b5d6:	3402      	adds	r4, #2
 800b5d8:	9305      	str	r3, [sp, #20]
 800b5da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b6c0 <_vfiprintf_r+0x25c>
 800b5de:	7821      	ldrb	r1, [r4, #0]
 800b5e0:	2203      	movs	r2, #3
 800b5e2:	4650      	mov	r0, sl
 800b5e4:	f7f4 fde4 	bl	80001b0 <memchr>
 800b5e8:	b140      	cbz	r0, 800b5fc <_vfiprintf_r+0x198>
 800b5ea:	2340      	movs	r3, #64	; 0x40
 800b5ec:	eba0 000a 	sub.w	r0, r0, sl
 800b5f0:	fa03 f000 	lsl.w	r0, r3, r0
 800b5f4:	9b04      	ldr	r3, [sp, #16]
 800b5f6:	4303      	orrs	r3, r0
 800b5f8:	3401      	adds	r4, #1
 800b5fa:	9304      	str	r3, [sp, #16]
 800b5fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b600:	482c      	ldr	r0, [pc, #176]	; (800b6b4 <_vfiprintf_r+0x250>)
 800b602:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b606:	2206      	movs	r2, #6
 800b608:	f7f4 fdd2 	bl	80001b0 <memchr>
 800b60c:	2800      	cmp	r0, #0
 800b60e:	d03f      	beq.n	800b690 <_vfiprintf_r+0x22c>
 800b610:	4b29      	ldr	r3, [pc, #164]	; (800b6b8 <_vfiprintf_r+0x254>)
 800b612:	bb1b      	cbnz	r3, 800b65c <_vfiprintf_r+0x1f8>
 800b614:	9b03      	ldr	r3, [sp, #12]
 800b616:	3307      	adds	r3, #7
 800b618:	f023 0307 	bic.w	r3, r3, #7
 800b61c:	3308      	adds	r3, #8
 800b61e:	9303      	str	r3, [sp, #12]
 800b620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b622:	443b      	add	r3, r7
 800b624:	9309      	str	r3, [sp, #36]	; 0x24
 800b626:	e767      	b.n	800b4f8 <_vfiprintf_r+0x94>
 800b628:	fb0c 3202 	mla	r2, ip, r2, r3
 800b62c:	460c      	mov	r4, r1
 800b62e:	2001      	movs	r0, #1
 800b630:	e7a5      	b.n	800b57e <_vfiprintf_r+0x11a>
 800b632:	2300      	movs	r3, #0
 800b634:	3401      	adds	r4, #1
 800b636:	9305      	str	r3, [sp, #20]
 800b638:	4619      	mov	r1, r3
 800b63a:	f04f 0c0a 	mov.w	ip, #10
 800b63e:	4620      	mov	r0, r4
 800b640:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b644:	3a30      	subs	r2, #48	; 0x30
 800b646:	2a09      	cmp	r2, #9
 800b648:	d903      	bls.n	800b652 <_vfiprintf_r+0x1ee>
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d0c5      	beq.n	800b5da <_vfiprintf_r+0x176>
 800b64e:	9105      	str	r1, [sp, #20]
 800b650:	e7c3      	b.n	800b5da <_vfiprintf_r+0x176>
 800b652:	fb0c 2101 	mla	r1, ip, r1, r2
 800b656:	4604      	mov	r4, r0
 800b658:	2301      	movs	r3, #1
 800b65a:	e7f0      	b.n	800b63e <_vfiprintf_r+0x1da>
 800b65c:	ab03      	add	r3, sp, #12
 800b65e:	9300      	str	r3, [sp, #0]
 800b660:	462a      	mov	r2, r5
 800b662:	4b16      	ldr	r3, [pc, #88]	; (800b6bc <_vfiprintf_r+0x258>)
 800b664:	a904      	add	r1, sp, #16
 800b666:	4630      	mov	r0, r6
 800b668:	f7fd fa82 	bl	8008b70 <_printf_float>
 800b66c:	4607      	mov	r7, r0
 800b66e:	1c78      	adds	r0, r7, #1
 800b670:	d1d6      	bne.n	800b620 <_vfiprintf_r+0x1bc>
 800b672:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b674:	07d9      	lsls	r1, r3, #31
 800b676:	d405      	bmi.n	800b684 <_vfiprintf_r+0x220>
 800b678:	89ab      	ldrh	r3, [r5, #12]
 800b67a:	059a      	lsls	r2, r3, #22
 800b67c:	d402      	bmi.n	800b684 <_vfiprintf_r+0x220>
 800b67e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b680:	f7ff fab8 	bl	800abf4 <__retarget_lock_release_recursive>
 800b684:	89ab      	ldrh	r3, [r5, #12]
 800b686:	065b      	lsls	r3, r3, #25
 800b688:	f53f af12 	bmi.w	800b4b0 <_vfiprintf_r+0x4c>
 800b68c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b68e:	e711      	b.n	800b4b4 <_vfiprintf_r+0x50>
 800b690:	ab03      	add	r3, sp, #12
 800b692:	9300      	str	r3, [sp, #0]
 800b694:	462a      	mov	r2, r5
 800b696:	4b09      	ldr	r3, [pc, #36]	; (800b6bc <_vfiprintf_r+0x258>)
 800b698:	a904      	add	r1, sp, #16
 800b69a:	4630      	mov	r0, r6
 800b69c:	f7fd fd00 	bl	80090a0 <_printf_i>
 800b6a0:	e7e4      	b.n	800b66c <_vfiprintf_r+0x208>
 800b6a2:	bf00      	nop
 800b6a4:	0800c82c 	.word	0x0800c82c
 800b6a8:	0800c84c 	.word	0x0800c84c
 800b6ac:	0800c80c 	.word	0x0800c80c
 800b6b0:	0800c9d4 	.word	0x0800c9d4
 800b6b4:	0800c9de 	.word	0x0800c9de
 800b6b8:	08008b71 	.word	0x08008b71
 800b6bc:	0800b43f 	.word	0x0800b43f
 800b6c0:	0800c9da 	.word	0x0800c9da

0800b6c4 <_putc_r>:
 800b6c4:	b570      	push	{r4, r5, r6, lr}
 800b6c6:	460d      	mov	r5, r1
 800b6c8:	4614      	mov	r4, r2
 800b6ca:	4606      	mov	r6, r0
 800b6cc:	b118      	cbz	r0, 800b6d6 <_putc_r+0x12>
 800b6ce:	6983      	ldr	r3, [r0, #24]
 800b6d0:	b90b      	cbnz	r3, 800b6d6 <_putc_r+0x12>
 800b6d2:	f7ff f9eb 	bl	800aaac <__sinit>
 800b6d6:	4b1c      	ldr	r3, [pc, #112]	; (800b748 <_putc_r+0x84>)
 800b6d8:	429c      	cmp	r4, r3
 800b6da:	d124      	bne.n	800b726 <_putc_r+0x62>
 800b6dc:	6874      	ldr	r4, [r6, #4]
 800b6de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6e0:	07d8      	lsls	r0, r3, #31
 800b6e2:	d405      	bmi.n	800b6f0 <_putc_r+0x2c>
 800b6e4:	89a3      	ldrh	r3, [r4, #12]
 800b6e6:	0599      	lsls	r1, r3, #22
 800b6e8:	d402      	bmi.n	800b6f0 <_putc_r+0x2c>
 800b6ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6ec:	f7ff fa81 	bl	800abf2 <__retarget_lock_acquire_recursive>
 800b6f0:	68a3      	ldr	r3, [r4, #8]
 800b6f2:	3b01      	subs	r3, #1
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	60a3      	str	r3, [r4, #8]
 800b6f8:	da05      	bge.n	800b706 <_putc_r+0x42>
 800b6fa:	69a2      	ldr	r2, [r4, #24]
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	db1c      	blt.n	800b73a <_putc_r+0x76>
 800b700:	b2eb      	uxtb	r3, r5
 800b702:	2b0a      	cmp	r3, #10
 800b704:	d019      	beq.n	800b73a <_putc_r+0x76>
 800b706:	6823      	ldr	r3, [r4, #0]
 800b708:	1c5a      	adds	r2, r3, #1
 800b70a:	6022      	str	r2, [r4, #0]
 800b70c:	701d      	strb	r5, [r3, #0]
 800b70e:	b2ed      	uxtb	r5, r5
 800b710:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b712:	07da      	lsls	r2, r3, #31
 800b714:	d405      	bmi.n	800b722 <_putc_r+0x5e>
 800b716:	89a3      	ldrh	r3, [r4, #12]
 800b718:	059b      	lsls	r3, r3, #22
 800b71a:	d402      	bmi.n	800b722 <_putc_r+0x5e>
 800b71c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b71e:	f7ff fa69 	bl	800abf4 <__retarget_lock_release_recursive>
 800b722:	4628      	mov	r0, r5
 800b724:	bd70      	pop	{r4, r5, r6, pc}
 800b726:	4b09      	ldr	r3, [pc, #36]	; (800b74c <_putc_r+0x88>)
 800b728:	429c      	cmp	r4, r3
 800b72a:	d101      	bne.n	800b730 <_putc_r+0x6c>
 800b72c:	68b4      	ldr	r4, [r6, #8]
 800b72e:	e7d6      	b.n	800b6de <_putc_r+0x1a>
 800b730:	4b07      	ldr	r3, [pc, #28]	; (800b750 <_putc_r+0x8c>)
 800b732:	429c      	cmp	r4, r3
 800b734:	bf08      	it	eq
 800b736:	68f4      	ldreq	r4, [r6, #12]
 800b738:	e7d1      	b.n	800b6de <_putc_r+0x1a>
 800b73a:	4629      	mov	r1, r5
 800b73c:	4622      	mov	r2, r4
 800b73e:	4630      	mov	r0, r6
 800b740:	f7fe f910 	bl	8009964 <__swbuf_r>
 800b744:	4605      	mov	r5, r0
 800b746:	e7e3      	b.n	800b710 <_putc_r+0x4c>
 800b748:	0800c82c 	.word	0x0800c82c
 800b74c:	0800c84c 	.word	0x0800c84c
 800b750:	0800c80c 	.word	0x0800c80c

0800b754 <__sread>:
 800b754:	b510      	push	{r4, lr}
 800b756:	460c      	mov	r4, r1
 800b758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b75c:	f000 f8be 	bl	800b8dc <_read_r>
 800b760:	2800      	cmp	r0, #0
 800b762:	bfab      	itete	ge
 800b764:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b766:	89a3      	ldrhlt	r3, [r4, #12]
 800b768:	181b      	addge	r3, r3, r0
 800b76a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b76e:	bfac      	ite	ge
 800b770:	6563      	strge	r3, [r4, #84]	; 0x54
 800b772:	81a3      	strhlt	r3, [r4, #12]
 800b774:	bd10      	pop	{r4, pc}

0800b776 <__swrite>:
 800b776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b77a:	461f      	mov	r7, r3
 800b77c:	898b      	ldrh	r3, [r1, #12]
 800b77e:	05db      	lsls	r3, r3, #23
 800b780:	4605      	mov	r5, r0
 800b782:	460c      	mov	r4, r1
 800b784:	4616      	mov	r6, r2
 800b786:	d505      	bpl.n	800b794 <__swrite+0x1e>
 800b788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b78c:	2302      	movs	r3, #2
 800b78e:	2200      	movs	r2, #0
 800b790:	f000 f892 	bl	800b8b8 <_lseek_r>
 800b794:	89a3      	ldrh	r3, [r4, #12]
 800b796:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b79a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b79e:	81a3      	strh	r3, [r4, #12]
 800b7a0:	4632      	mov	r2, r6
 800b7a2:	463b      	mov	r3, r7
 800b7a4:	4628      	mov	r0, r5
 800b7a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7aa:	f7fe b92d 	b.w	8009a08 <_write_r>

0800b7ae <__sseek>:
 800b7ae:	b510      	push	{r4, lr}
 800b7b0:	460c      	mov	r4, r1
 800b7b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7b6:	f000 f87f 	bl	800b8b8 <_lseek_r>
 800b7ba:	1c43      	adds	r3, r0, #1
 800b7bc:	89a3      	ldrh	r3, [r4, #12]
 800b7be:	bf15      	itete	ne
 800b7c0:	6560      	strne	r0, [r4, #84]	; 0x54
 800b7c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b7c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b7ca:	81a3      	strheq	r3, [r4, #12]
 800b7cc:	bf18      	it	ne
 800b7ce:	81a3      	strhne	r3, [r4, #12]
 800b7d0:	bd10      	pop	{r4, pc}

0800b7d2 <__sclose>:
 800b7d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7d6:	f000 b82b 	b.w	800b830 <_close_r>

0800b7da <__ascii_wctomb>:
 800b7da:	4603      	mov	r3, r0
 800b7dc:	4608      	mov	r0, r1
 800b7de:	b141      	cbz	r1, 800b7f2 <__ascii_wctomb+0x18>
 800b7e0:	2aff      	cmp	r2, #255	; 0xff
 800b7e2:	d904      	bls.n	800b7ee <__ascii_wctomb+0x14>
 800b7e4:	228a      	movs	r2, #138	; 0x8a
 800b7e6:	601a      	str	r2, [r3, #0]
 800b7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b7ec:	4770      	bx	lr
 800b7ee:	700a      	strb	r2, [r1, #0]
 800b7f0:	2001      	movs	r0, #1
 800b7f2:	4770      	bx	lr

0800b7f4 <__assert_func>:
 800b7f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7f6:	4614      	mov	r4, r2
 800b7f8:	461a      	mov	r2, r3
 800b7fa:	4b09      	ldr	r3, [pc, #36]	; (800b820 <__assert_func+0x2c>)
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	4605      	mov	r5, r0
 800b800:	68d8      	ldr	r0, [r3, #12]
 800b802:	b14c      	cbz	r4, 800b818 <__assert_func+0x24>
 800b804:	4b07      	ldr	r3, [pc, #28]	; (800b824 <__assert_func+0x30>)
 800b806:	9100      	str	r1, [sp, #0]
 800b808:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b80c:	4906      	ldr	r1, [pc, #24]	; (800b828 <__assert_func+0x34>)
 800b80e:	462b      	mov	r3, r5
 800b810:	f000 f81e 	bl	800b850 <fiprintf>
 800b814:	f000 f874 	bl	800b900 <abort>
 800b818:	4b04      	ldr	r3, [pc, #16]	; (800b82c <__assert_func+0x38>)
 800b81a:	461c      	mov	r4, r3
 800b81c:	e7f3      	b.n	800b806 <__assert_func+0x12>
 800b81e:	bf00      	nop
 800b820:	2000000c 	.word	0x2000000c
 800b824:	0800c9e5 	.word	0x0800c9e5
 800b828:	0800c9f2 	.word	0x0800c9f2
 800b82c:	0800ca20 	.word	0x0800ca20

0800b830 <_close_r>:
 800b830:	b538      	push	{r3, r4, r5, lr}
 800b832:	4d06      	ldr	r5, [pc, #24]	; (800b84c <_close_r+0x1c>)
 800b834:	2300      	movs	r3, #0
 800b836:	4604      	mov	r4, r0
 800b838:	4608      	mov	r0, r1
 800b83a:	602b      	str	r3, [r5, #0]
 800b83c:	f7f6 f826 	bl	800188c <_close>
 800b840:	1c43      	adds	r3, r0, #1
 800b842:	d102      	bne.n	800b84a <_close_r+0x1a>
 800b844:	682b      	ldr	r3, [r5, #0]
 800b846:	b103      	cbz	r3, 800b84a <_close_r+0x1a>
 800b848:	6023      	str	r3, [r4, #0]
 800b84a:	bd38      	pop	{r3, r4, r5, pc}
 800b84c:	200006f4 	.word	0x200006f4

0800b850 <fiprintf>:
 800b850:	b40e      	push	{r1, r2, r3}
 800b852:	b503      	push	{r0, r1, lr}
 800b854:	4601      	mov	r1, r0
 800b856:	ab03      	add	r3, sp, #12
 800b858:	4805      	ldr	r0, [pc, #20]	; (800b870 <fiprintf+0x20>)
 800b85a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b85e:	6800      	ldr	r0, [r0, #0]
 800b860:	9301      	str	r3, [sp, #4]
 800b862:	f7ff fdff 	bl	800b464 <_vfiprintf_r>
 800b866:	b002      	add	sp, #8
 800b868:	f85d eb04 	ldr.w	lr, [sp], #4
 800b86c:	b003      	add	sp, #12
 800b86e:	4770      	bx	lr
 800b870:	2000000c 	.word	0x2000000c

0800b874 <_fstat_r>:
 800b874:	b538      	push	{r3, r4, r5, lr}
 800b876:	4d07      	ldr	r5, [pc, #28]	; (800b894 <_fstat_r+0x20>)
 800b878:	2300      	movs	r3, #0
 800b87a:	4604      	mov	r4, r0
 800b87c:	4608      	mov	r0, r1
 800b87e:	4611      	mov	r1, r2
 800b880:	602b      	str	r3, [r5, #0]
 800b882:	f7f6 f80e 	bl	80018a2 <_fstat>
 800b886:	1c43      	adds	r3, r0, #1
 800b888:	d102      	bne.n	800b890 <_fstat_r+0x1c>
 800b88a:	682b      	ldr	r3, [r5, #0]
 800b88c:	b103      	cbz	r3, 800b890 <_fstat_r+0x1c>
 800b88e:	6023      	str	r3, [r4, #0]
 800b890:	bd38      	pop	{r3, r4, r5, pc}
 800b892:	bf00      	nop
 800b894:	200006f4 	.word	0x200006f4

0800b898 <_isatty_r>:
 800b898:	b538      	push	{r3, r4, r5, lr}
 800b89a:	4d06      	ldr	r5, [pc, #24]	; (800b8b4 <_isatty_r+0x1c>)
 800b89c:	2300      	movs	r3, #0
 800b89e:	4604      	mov	r4, r0
 800b8a0:	4608      	mov	r0, r1
 800b8a2:	602b      	str	r3, [r5, #0]
 800b8a4:	f7f6 f80c 	bl	80018c0 <_isatty>
 800b8a8:	1c43      	adds	r3, r0, #1
 800b8aa:	d102      	bne.n	800b8b2 <_isatty_r+0x1a>
 800b8ac:	682b      	ldr	r3, [r5, #0]
 800b8ae:	b103      	cbz	r3, 800b8b2 <_isatty_r+0x1a>
 800b8b0:	6023      	str	r3, [r4, #0]
 800b8b2:	bd38      	pop	{r3, r4, r5, pc}
 800b8b4:	200006f4 	.word	0x200006f4

0800b8b8 <_lseek_r>:
 800b8b8:	b538      	push	{r3, r4, r5, lr}
 800b8ba:	4d07      	ldr	r5, [pc, #28]	; (800b8d8 <_lseek_r+0x20>)
 800b8bc:	4604      	mov	r4, r0
 800b8be:	4608      	mov	r0, r1
 800b8c0:	4611      	mov	r1, r2
 800b8c2:	2200      	movs	r2, #0
 800b8c4:	602a      	str	r2, [r5, #0]
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	f7f6 f804 	bl	80018d4 <_lseek>
 800b8cc:	1c43      	adds	r3, r0, #1
 800b8ce:	d102      	bne.n	800b8d6 <_lseek_r+0x1e>
 800b8d0:	682b      	ldr	r3, [r5, #0]
 800b8d2:	b103      	cbz	r3, 800b8d6 <_lseek_r+0x1e>
 800b8d4:	6023      	str	r3, [r4, #0]
 800b8d6:	bd38      	pop	{r3, r4, r5, pc}
 800b8d8:	200006f4 	.word	0x200006f4

0800b8dc <_read_r>:
 800b8dc:	b538      	push	{r3, r4, r5, lr}
 800b8de:	4d07      	ldr	r5, [pc, #28]	; (800b8fc <_read_r+0x20>)
 800b8e0:	4604      	mov	r4, r0
 800b8e2:	4608      	mov	r0, r1
 800b8e4:	4611      	mov	r1, r2
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	602a      	str	r2, [r5, #0]
 800b8ea:	461a      	mov	r2, r3
 800b8ec:	f7f5 ff95 	bl	800181a <_read>
 800b8f0:	1c43      	adds	r3, r0, #1
 800b8f2:	d102      	bne.n	800b8fa <_read_r+0x1e>
 800b8f4:	682b      	ldr	r3, [r5, #0]
 800b8f6:	b103      	cbz	r3, 800b8fa <_read_r+0x1e>
 800b8f8:	6023      	str	r3, [r4, #0]
 800b8fa:	bd38      	pop	{r3, r4, r5, pc}
 800b8fc:	200006f4 	.word	0x200006f4

0800b900 <abort>:
 800b900:	b508      	push	{r3, lr}
 800b902:	2006      	movs	r0, #6
 800b904:	f000 f82c 	bl	800b960 <raise>
 800b908:	2001      	movs	r0, #1
 800b90a:	f7f5 ff7c 	bl	8001806 <_exit>

0800b90e <_raise_r>:
 800b90e:	291f      	cmp	r1, #31
 800b910:	b538      	push	{r3, r4, r5, lr}
 800b912:	4604      	mov	r4, r0
 800b914:	460d      	mov	r5, r1
 800b916:	d904      	bls.n	800b922 <_raise_r+0x14>
 800b918:	2316      	movs	r3, #22
 800b91a:	6003      	str	r3, [r0, #0]
 800b91c:	f04f 30ff 	mov.w	r0, #4294967295
 800b920:	bd38      	pop	{r3, r4, r5, pc}
 800b922:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b924:	b112      	cbz	r2, 800b92c <_raise_r+0x1e>
 800b926:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b92a:	b94b      	cbnz	r3, 800b940 <_raise_r+0x32>
 800b92c:	4620      	mov	r0, r4
 800b92e:	f000 f831 	bl	800b994 <_getpid_r>
 800b932:	462a      	mov	r2, r5
 800b934:	4601      	mov	r1, r0
 800b936:	4620      	mov	r0, r4
 800b938:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b93c:	f000 b818 	b.w	800b970 <_kill_r>
 800b940:	2b01      	cmp	r3, #1
 800b942:	d00a      	beq.n	800b95a <_raise_r+0x4c>
 800b944:	1c59      	adds	r1, r3, #1
 800b946:	d103      	bne.n	800b950 <_raise_r+0x42>
 800b948:	2316      	movs	r3, #22
 800b94a:	6003      	str	r3, [r0, #0]
 800b94c:	2001      	movs	r0, #1
 800b94e:	e7e7      	b.n	800b920 <_raise_r+0x12>
 800b950:	2400      	movs	r4, #0
 800b952:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b956:	4628      	mov	r0, r5
 800b958:	4798      	blx	r3
 800b95a:	2000      	movs	r0, #0
 800b95c:	e7e0      	b.n	800b920 <_raise_r+0x12>
	...

0800b960 <raise>:
 800b960:	4b02      	ldr	r3, [pc, #8]	; (800b96c <raise+0xc>)
 800b962:	4601      	mov	r1, r0
 800b964:	6818      	ldr	r0, [r3, #0]
 800b966:	f7ff bfd2 	b.w	800b90e <_raise_r>
 800b96a:	bf00      	nop
 800b96c:	2000000c 	.word	0x2000000c

0800b970 <_kill_r>:
 800b970:	b538      	push	{r3, r4, r5, lr}
 800b972:	4d07      	ldr	r5, [pc, #28]	; (800b990 <_kill_r+0x20>)
 800b974:	2300      	movs	r3, #0
 800b976:	4604      	mov	r4, r0
 800b978:	4608      	mov	r0, r1
 800b97a:	4611      	mov	r1, r2
 800b97c:	602b      	str	r3, [r5, #0]
 800b97e:	f7f5 ff32 	bl	80017e6 <_kill>
 800b982:	1c43      	adds	r3, r0, #1
 800b984:	d102      	bne.n	800b98c <_kill_r+0x1c>
 800b986:	682b      	ldr	r3, [r5, #0]
 800b988:	b103      	cbz	r3, 800b98c <_kill_r+0x1c>
 800b98a:	6023      	str	r3, [r4, #0]
 800b98c:	bd38      	pop	{r3, r4, r5, pc}
 800b98e:	bf00      	nop
 800b990:	200006f4 	.word	0x200006f4

0800b994 <_getpid_r>:
 800b994:	f7f5 bf20 	b.w	80017d8 <_getpid>

0800b998 <_init>:
 800b998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b99a:	bf00      	nop
 800b99c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b99e:	bc08      	pop	{r3}
 800b9a0:	469e      	mov	lr, r3
 800b9a2:	4770      	bx	lr

0800b9a4 <_fini>:
 800b9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9a6:	bf00      	nop
 800b9a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9aa:	bc08      	pop	{r3}
 800b9ac:	469e      	mov	lr, r3
 800b9ae:	4770      	bx	lr
