{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764011314169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764011314173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 20:08:34 2025 " "Processing started: Mon Nov 24 20:08:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764011314173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1764011314173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CounterKeyEventZero -c CounterKeyEventZero --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CounterKeyEventZero -c CounterKeyEventZero --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1764011314173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1764011314469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung08/grppackages/pkgglobal/src/global-p.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung08/grppackages/pkgglobal/src/global-p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Global " "Found design unit 1: Global" {  } { { "../../../../grpPackages/pkgGlobal/src/Global-p.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/grpPackages/pkgGlobal/src/Global-p.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764011319892 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Global-body " "Found design unit 2: Global-body" {  } { { "../../../../grpPackages/pkgGlobal/src/Global-p.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/grpPackages/pkgGlobal/src/Global-p.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764011319892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764011319892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung08/prj_donts/unitcounterkeyeventzero/counterkeyeventzero/src/counterkeyeventzero-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung08/prj_donts/unitcounterkeyeventzero/counterkeyeventzero/src/counterkeyeventzero-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterKeyEventZero-Rtl " "Found design unit 1: CounterKeyEventZero-Rtl" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764011319893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764011319893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung08/prj_donts/unitcounterkeyeventzero/counterkeyeventzero/src/counterkeyeventzero-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung08/prj_donts/unitcounterkeyeventzero/counterkeyeventzero/src/counterkeyeventzero-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 CounterKeyEventZero " "Found entity 1: CounterKeyEventZero" {  } { { "../src/CounterKeyEventZero-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-e.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764011319895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1764011319895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CounterKeyEventZero " "Elaborating entity \"CounterKeyEventZero\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1764011319910 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[0\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[0\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[0\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[1\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[1\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[1\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[2\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[2\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[2\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[3\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[3\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[3\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[4\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[4\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[4\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[5\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[5\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[5\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[6\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[6\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[6\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[7\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[7\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[7\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[8\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[8\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[8\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[8\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[9\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[9\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[9\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[9\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[10\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[10\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319913 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[10\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[10\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319913 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[11\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[11\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319914 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[11\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[11\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319914 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[12\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[12\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319914 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[12\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[12\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319914 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[13\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[13\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319914 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[13\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[13\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319914 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[14\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[14\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319914 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[14\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[14\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319914 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[15\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[15\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319914 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[15\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[15\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319914 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[16\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[16\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319914 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[16\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[16\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319914 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[17\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[17\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319914 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[17\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[17\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319914 "|CounterKeyEventZero"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "Counter\[18\] CounterKeyEventZero-RTL-a.vhd(25) " "Netlist error at CounterKeyEventZero-RTL-a.vhd(25): can't infer register for Counter\[18\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 25 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Design Software" 0 -1 1764011319914 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Counter\[18\] CounterKeyEventZero-RTL-a.vhd(23) " "Inferred latch for \"Counter\[18\]\" at CounterKeyEventZero-RTL-a.vhd(23)" {  } { { "../src/CounterKeyEventZero-RTL-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung08/prj_Donts/unitCounterKeyEventZero/CounterKeyEventZero/src/CounterKeyEventZero-RTL-a.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1764011319914 "|CounterKeyEventZero"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1764011319914 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 20 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 20 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764011320006 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 24 20:08:39 2025 " "Processing ended: Mon Nov 24 20:08:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764011320006 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764011320006 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764011320006 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1764011320006 ""}
