// Programs
0;CONFIG0.RES0.INSTANCE00;A_MAIN_ROUTINE;
1;CONFIG0.RES0.INSTANCE01;B_PID4_ROUTINE;

// Variables
0;VAR;CONFIG0.RES0.ALWAYS_FALSE;CONFIG0.RES0.ALWAYS_FALSE;BOOL;
1;VAR;CONFIG0.RES0.ALWAYS_TRUE;CONFIG0.RES0.ALWAYS_TRUE;BOOL;
2;VAR;CONFIG0.RES0.ALIVE;CONFIG0.RES0.ALIVE;BOOL;
3;VAR;CONFIG0.RES0.DAQ_AI_I_ENABLE_PSM;CONFIG0.RES0.DAQ_AI_I_ENABLE_PSM;BOOL;
4;VAR;CONFIG0.RES0.DAQ_AI_I_STACK_PSM;CONFIG0.RES0.DAQ_AI_I_STACK_PSM;INT;
5;VAR;CONFIG0.RES0.DAQ_AI_I_CHANNEL_PSM;CONFIG0.RES0.DAQ_AI_I_CHANNEL_PSM;INT;
6;VAR;CONFIG0.RES0.DAQ_AI_I_PSM;CONFIG0.RES0.DAQ_AI_I_PSM;INT;
7;VAR;CONFIG0.RES0.DAQ_AI_I_CH1;CONFIG0.RES0.DAQ_AI_I_CH1;REAL;
8;VAR;CONFIG0.RES0.DAQ_AI_I_CH2;CONFIG0.RES0.DAQ_AI_I_CH2;REAL;
9;VAR;CONFIG0.RES0.DAQ_AI_I_CH3;CONFIG0.RES0.DAQ_AI_I_CH3;REAL;
10;VAR;CONFIG0.RES0.DAQ_AI_I_CH4;CONFIG0.RES0.DAQ_AI_I_CH4;REAL;
11;VAR;CONFIG0.RES0.DAQ_AO_U_WT_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_U_WT_ENABLE_PSM;BOOL;
12;VAR;CONFIG0.RES0.DAQ_AO_U_WT_STACK_PSM;CONFIG0.RES0.DAQ_AO_U_WT_STACK_PSM;INT;
13;VAR;CONFIG0.RES0.DAQ_AO_U_WT_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_U_WT_CHANNEL_PSM;INT;
14;VAR;CONFIG0.RES0.DAQ_AO_U_WT_VALUE_PSM;CONFIG0.RES0.DAQ_AO_U_WT_VALUE_PSM;INT;
15;VAR;CONFIG0.RES0.DAQ_AO_U_RD_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_U_RD_ENABLE_PSM;BOOL;
16;VAR;CONFIG0.RES0.DAQ_AO_U_RD_STACK_PSM;CONFIG0.RES0.DAQ_AO_U_RD_STACK_PSM;INT;
17;VAR;CONFIG0.RES0.DAQ_AO_U_RD_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_U_RD_CHANNEL_PSM;INT;
18;VAR;CONFIG0.RES0.DAQ_AO_U_RD_PSM;CONFIG0.RES0.DAQ_AO_U_RD_PSM;INT;
19;VAR;CONFIG0.RES0.DAQ_AI_U_ENABLE_PSM;CONFIG0.RES0.DAQ_AI_U_ENABLE_PSM;BOOL;
20;VAR;CONFIG0.RES0.DAQ_AI_U_STACK_PSM;CONFIG0.RES0.DAQ_AI_U_STACK_PSM;INT;
21;VAR;CONFIG0.RES0.DAQ_AI_U_CHANNEL_PSM;CONFIG0.RES0.DAQ_AI_U_CHANNEL_PSM;INT;
22;VAR;CONFIG0.RES0.DAQ_AI_U_PSM;CONFIG0.RES0.DAQ_AI_U_PSM;INT;
23;VAR;CONFIG0.RES0.DAQ_AO_I_WT_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_I_WT_ENABLE_PSM;BOOL;
24;VAR;CONFIG0.RES0.DAQ_AO_I_WT_STACK_PSM;CONFIG0.RES0.DAQ_AO_I_WT_STACK_PSM;INT;
25;VAR;CONFIG0.RES0.DAQ_AO_I_WT_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_I_WT_CHANNEL_PSM;INT;
26;VAR;CONFIG0.RES0.DAQ_AO_I_WT_VALUE_PSM;CONFIG0.RES0.DAQ_AO_I_WT_VALUE_PSM;INT;
27;VAR;CONFIG0.RES0.DAQ_AO_I_RD_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_I_RD_ENABLE_PSM;BOOL;
28;VAR;CONFIG0.RES0.DAQ_AO_I_RD_STACK_PSM;CONFIG0.RES0.DAQ_AO_I_RD_STACK_PSM;INT;
29;VAR;CONFIG0.RES0.DAQ_AO_I_RD_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_I_RD_CHANNEL_PSM;INT;
30;VAR;CONFIG0.RES0.DAQ_AO_I_RD_PSM;CONFIG0.RES0.DAQ_AO_I_RD_PSM;INT;
31;VAR;CONFIG0.RES0.DAQ_AO_OD_WT_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_OD_WT_ENABLE_PSM;BOOL;
32;VAR;CONFIG0.RES0.DAQ_AO_OD_WT_STACK_PSM;CONFIG0.RES0.DAQ_AO_OD_WT_STACK_PSM;INT;
33;VAR;CONFIG0.RES0.DAQ_AO_OD_WT_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_OD_WT_CHANNEL_PSM;INT;
34;VAR;CONFIG0.RES0.DAQ_AO_OD_WT_VALUE_PSM;CONFIG0.RES0.DAQ_AO_OD_WT_VALUE_PSM;INT;
35;VAR;CONFIG0.RES0.DAQ_AO_OD_RD_ENABLE_PSM;CONFIG0.RES0.DAQ_AO_OD_RD_ENABLE_PSM;BOOL;
36;VAR;CONFIG0.RES0.DAQ_AO_OD_RD_STACK_PSM;CONFIG0.RES0.DAQ_AO_OD_RD_STACK_PSM;INT;
37;VAR;CONFIG0.RES0.DAQ_AO_OD_RD_CHANNEL_PSM;CONFIG0.RES0.DAQ_AO_OD_RD_CHANNEL_PSM;INT;
38;VAR;CONFIG0.RES0.DAQ_AO_OD_RD_PSM;CONFIG0.RES0.DAQ_AO_OD_RD_PSM;INT;
39;VAR;CONFIG0.RES0.DAQ_DI_OPTO_ENABLE_PSM;CONFIG0.RES0.DAQ_DI_OPTO_ENABLE_PSM;BOOL;
40;VAR;CONFIG0.RES0.DAQ_DI_OPTO_STACK_PSM;CONFIG0.RES0.DAQ_DI_OPTO_STACK_PSM;INT;
41;VAR;CONFIG0.RES0.DAQ_DI_OPTO_CHANNEL_PSM;CONFIG0.RES0.DAQ_DI_OPTO_CHANNEL_PSM;INT;
42;VAR;CONFIG0.RES0.DAQ_DI_OPTO_PSM;CONFIG0.RES0.DAQ_DI_OPTO_PSM;INT;
43;VAR;CONFIG0.RES0.PID4_ENABLED_PSM;CONFIG0.RES0.PID4_ENABLED_PSM;BOOL;
44;VAR;CONFIG0.RES0.CTRL_LOOP_INDEX_PSM;CONFIG0.RES0.CTRL_LOOP_INDEX_PSM;INT;
45;VAR;CONFIG0.RES0.KP_PSM;CONFIG0.RES0.KP_PSM;INT;
46;VAR;CONFIG0.RES0.TI_PSM;CONFIG0.RES0.TI_PSM;INT;
47;VAR;CONFIG0.RES0.TD_PSM;CONFIG0.RES0.TD_PSM;INT;
48;VAR;CONFIG0.RES0.PV_PSM;CONFIG0.RES0.PV_PSM;INT;
49;VAR;CONFIG0.RES0.SP_PSM;CONFIG0.RES0.SP_PSM;INT;
50;VAR;CONFIG0.RES0.ERROR_PSM;CONFIG0.RES0.ERROR_PSM;INT;
51;VAR;CONFIG0.RES0.INTEGRATIVE_PSM;CONFIG0.RES0.INTEGRATIVE_PSM;INT;
52;VAR;CONFIG0.RES0.TIMEPSM;CONFIG0.RES0.TIMEPSM;INT;
53;VAR;CONFIG0.RES0.OUT_CV_PSM;CONFIG0.RES0.OUT_CV_PSM;INT;
54;VAR;CONFIG0.RES0.PID_OUT;CONFIG0.RES0.PID_OUT;INT;
55;FB;CONFIG0.RES0.INSTANCE00;CONFIG0.RES0.INSTANCE00;A_MAIN_ROUTINE;
56;EXT;CONFIG0.RES0.INSTANCE00.ALIVE;CONFIG0.RES0.INSTANCE00.ALIVE;BOOL;
57;VAR;CONFIG0.RES0.INSTANCE00.ALIVE0;CONFIG0.RES0.INSTANCE00.ALIVE0;BOOL;
58;FB;CONFIG0.RES0.INSTANCE00.TON0;CONFIG0.RES0.INSTANCE00.TON0;TON;
59;VAR;CONFIG0.RES0.INSTANCE00.TON0.EN;CONFIG0.RES0.INSTANCE00.TON0.EN;BOOL;
60;VAR;CONFIG0.RES0.INSTANCE00.TON0.ENO;CONFIG0.RES0.INSTANCE00.TON0.ENO;BOOL;
61;VAR;CONFIG0.RES0.INSTANCE00.TON0.IN;CONFIG0.RES0.INSTANCE00.TON0.IN;BOOL;
62;VAR;CONFIG0.RES0.INSTANCE00.TON0.PT;CONFIG0.RES0.INSTANCE00.TON0.PT;TIME;
63;VAR;CONFIG0.RES0.INSTANCE00.TON0.Q;CONFIG0.RES0.INSTANCE00.TON0.Q;BOOL;
64;VAR;CONFIG0.RES0.INSTANCE00.TON0.ET;CONFIG0.RES0.INSTANCE00.TON0.ET;TIME;
65;VAR;CONFIG0.RES0.INSTANCE00.TON0.STATE;CONFIG0.RES0.INSTANCE00.TON0.STATE;SINT;
66;VAR;CONFIG0.RES0.INSTANCE00.TON0.PREV_IN;CONFIG0.RES0.INSTANCE00.TON0.PREV_IN;BOOL;
67;VAR;CONFIG0.RES0.INSTANCE00.TON0.CURRENT_TIME;CONFIG0.RES0.INSTANCE00.TON0.CURRENT_TIME;TIME;
68;VAR;CONFIG0.RES0.INSTANCE00.TON0.START_TIME;CONFIG0.RES0.INSTANCE00.TON0.START_TIME;TIME;
69;FB;CONFIG0.RES0.INSTANCE00.TON1;CONFIG0.RES0.INSTANCE00.TON1;TON;
70;VAR;CONFIG0.RES0.INSTANCE00.TON1.EN;CONFIG0.RES0.INSTANCE00.TON1.EN;BOOL;
71;VAR;CONFIG0.RES0.INSTANCE00.TON1.ENO;CONFIG0.RES0.INSTANCE00.TON1.ENO;BOOL;
72;VAR;CONFIG0.RES0.INSTANCE00.TON1.IN;CONFIG0.RES0.INSTANCE00.TON1.IN;BOOL;
73;VAR;CONFIG0.RES0.INSTANCE00.TON1.PT;CONFIG0.RES0.INSTANCE00.TON1.PT;TIME;
74;VAR;CONFIG0.RES0.INSTANCE00.TON1.Q;CONFIG0.RES0.INSTANCE00.TON1.Q;BOOL;
75;VAR;CONFIG0.RES0.INSTANCE00.TON1.ET;CONFIG0.RES0.INSTANCE00.TON1.ET;TIME;
76;VAR;CONFIG0.RES0.INSTANCE00.TON1.STATE;CONFIG0.RES0.INSTANCE00.TON1.STATE;SINT;
77;VAR;CONFIG0.RES0.INSTANCE00.TON1.PREV_IN;CONFIG0.RES0.INSTANCE00.TON1.PREV_IN;BOOL;
78;VAR;CONFIG0.RES0.INSTANCE00.TON1.CURRENT_TIME;CONFIG0.RES0.INSTANCE00.TON1.CURRENT_TIME;TIME;
79;VAR;CONFIG0.RES0.INSTANCE00.TON1.START_TIME;CONFIG0.RES0.INSTANCE00.TON1.START_TIME;TIME;
80;EXT;CONFIG0.RES0.INSTANCE00.ALWAYS_FALSE;CONFIG0.RES0.INSTANCE00.ALWAYS_FALSE;BOOL;
81;EXT;CONFIG0.RES0.INSTANCE00.ALWAYS_TRUE;CONFIG0.RES0.INSTANCE00.ALWAYS_TRUE;BOOL;
82;EXT;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH1;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH1;REAL;
83;EXT;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH2;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH2;REAL;
84;EXT;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH3;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH3;REAL;
85;EXT;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH4;CONFIG0.RES0.INSTANCE00.DAQ_AI_I_CH4;REAL;
86;FB;CONFIG0.RES0.INSTANCE00.TON2;CONFIG0.RES0.INSTANCE00.TON2;TON;
87;VAR;CONFIG0.RES0.INSTANCE00.TON2.EN;CONFIG0.RES0.INSTANCE00.TON2.EN;BOOL;
88;VAR;CONFIG0.RES0.INSTANCE00.TON2.ENO;CONFIG0.RES0.INSTANCE00.TON2.ENO;BOOL;
89;VAR;CONFIG0.RES0.INSTANCE00.TON2.IN;CONFIG0.RES0.INSTANCE00.TON2.IN;BOOL;
90;VAR;CONFIG0.RES0.INSTANCE00.TON2.PT;CONFIG0.RES0.INSTANCE00.TON2.PT;TIME;
91;VAR;CONFIG0.RES0.INSTANCE00.TON2.Q;CONFIG0.RES0.INSTANCE00.TON2.Q;BOOL;
92;VAR;CONFIG0.RES0.INSTANCE00.TON2.ET;CONFIG0.RES0.INSTANCE00.TON2.ET;TIME;
93;VAR;CONFIG0.RES0.INSTANCE00.TON2.STATE;CONFIG0.RES0.INSTANCE00.TON2.STATE;SINT;
94;VAR;CONFIG0.RES0.INSTANCE00.TON2.PREV_IN;CONFIG0.RES0.INSTANCE00.TON2.PREV_IN;BOOL;
95;VAR;CONFIG0.RES0.INSTANCE00.TON2.CURRENT_TIME;CONFIG0.RES0.INSTANCE00.TON2.CURRENT_TIME;TIME;
96;VAR;CONFIG0.RES0.INSTANCE00.TON2.START_TIME;CONFIG0.RES0.INSTANCE00.TON2.START_TIME;TIME;
97;FB;CONFIG0.RES0.INSTANCE00.TON3;CONFIG0.RES0.INSTANCE00.TON3;TON;
98;VAR;CONFIG0.RES0.INSTANCE00.TON3.EN;CONFIG0.RES0.INSTANCE00.TON3.EN;BOOL;
99;VAR;CONFIG0.RES0.INSTANCE00.TON3.ENO;CONFIG0.RES0.INSTANCE00.TON3.ENO;BOOL;
100;VAR;CONFIG0.RES0.INSTANCE00.TON3.IN;CONFIG0.RES0.INSTANCE00.TON3.IN;BOOL;
101;VAR;CONFIG0.RES0.INSTANCE00.TON3.PT;CONFIG0.RES0.INSTANCE00.TON3.PT;TIME;
102;VAR;CONFIG0.RES0.INSTANCE00.TON3.Q;CONFIG0.RES0.INSTANCE00.TON3.Q;BOOL;
103;VAR;CONFIG0.RES0.INSTANCE00.TON3.ET;CONFIG0.RES0.INSTANCE00.TON3.ET;TIME;
104;VAR;CONFIG0.RES0.INSTANCE00.TON3.STATE;CONFIG0.RES0.INSTANCE00.TON3.STATE;SINT;
105;VAR;CONFIG0.RES0.INSTANCE00.TON3.PREV_IN;CONFIG0.RES0.INSTANCE00.TON3.PREV_IN;BOOL;
106;VAR;CONFIG0.RES0.INSTANCE00.TON3.CURRENT_TIME;CONFIG0.RES0.INSTANCE00.TON3.CURRENT_TIME;TIME;
107;VAR;CONFIG0.RES0.INSTANCE00.TON3.START_TIME;CONFIG0.RES0.INSTANCE00.TON3.START_TIME;TIME;
108;FB;CONFIG0.RES0.INSTANCE01;CONFIG0.RES0.INSTANCE01;B_PID4_ROUTINE;
109;EXT;CONFIG0.RES0.INSTANCE01.ALWAYS_FALSE;CONFIG0.RES0.INSTANCE01.ALWAYS_FALSE;BOOL;
110;EXT;CONFIG0.RES0.INSTANCE01.ALIVE;CONFIG0.RES0.INSTANCE01.ALIVE;BOOL;
111;EXT;CONFIG0.RES0.INSTANCE01.ALWAYS_TRUE;CONFIG0.RES0.INSTANCE01.ALWAYS_TRUE;BOOL;
112;VAR;CONFIG0.RES0.INSTANCE01.PIT_129;CONFIG0.RES0.INSTANCE01.PIT_129;REAL;
113;VAR;CONFIG0.RES0.INSTANCE01.PIT_118;CONFIG0.RES0.INSTANCE01.PIT_118;REAL;
114;VAR;CONFIG0.RES0.INSTANCE01.LIT_125;CONFIG0.RES0.INSTANCE01.LIT_125;REAL;
115;VAR;CONFIG0.RES0.INSTANCE01.FIT_116;CONFIG0.RES0.INSTANCE01.FIT_116;REAL;
116;VAR;CONFIG0.RES0.INSTANCE01.PUMP_CH;CONFIG0.RES0.INSTANCE01.PUMP_CH;INT;
117;VAR;CONFIG0.RES0.INSTANCE01.PUMP_SPEED;CONFIG0.RES0.INSTANCE01.PUMP_SPEED;INT;
118;VAR;CONFIG0.RES0.INSTANCE01.KP;CONFIG0.RES0.INSTANCE01.KP;REAL;
119;VAR;CONFIG0.RES0.INSTANCE01.ERROR;CONFIG0.RES0.INSTANCE01.ERROR;REAL;
120;VAR;CONFIG0.RES0.INSTANCE01.INTEGRATIVE;CONFIG0.RES0.INSTANCE01.INTEGRATIVE;REAL;
121;VAR;CONFIG0.RES0.INSTANCE01.SETPOINT_GEN;CONFIG0.RES0.INSTANCE01.SETPOINT_GEN;REAL;
122;VAR;CONFIG0.RES0.INSTANCE01.TIMEVAR;CONFIG0.RES0.INSTANCE01.TIMEVAR;REAL;
123;EXT;CONFIG0.RES0.INSTANCE01.PID_OUT;CONFIG0.RES0.INSTANCE01.PID_OUT;INT;
124;FB;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0;DAQ_AI_I;
125;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.EN;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.EN;BOOL;
126;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.ENO;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.ENO;BOOL;
127;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_ENABLE;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_ENABLE;BOOL;
128;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_STACK;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_STACK;INT;
129;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_CHANNEL;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_CHANNEL;INT;
130;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_ANSWER;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_ANSWER;REAL;
131;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_ENABLE_PSM;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_ENABLE_PSM;BOOL;
132;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_STACK_PSM;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_STACK_PSM;INT;
133;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_CHANNEL_PSM;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_CHANNEL_PSM;INT;
134;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_PSM;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0.DAQ_AI_I_PSM;INT;
135;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_INT_TO_REAL12_ENO;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_INT_TO_REAL12_ENO;BOOL;
136;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_INT_TO_REAL12_OUT;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_INT_TO_REAL12_OUT;REAL;
137;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_DIV11_ENO;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_DIV11_ENO;BOOL;
138;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_DIV11_OUT;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_DIV11_OUT;REAL;
139;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_MOVE81_ENO;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_MOVE81_ENO;BOOL;
140;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_MOVE81_OUT;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_MOVE81_OUT;INT;
141;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_MOVE9_ENO;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_MOVE9_ENO;BOOL;
142;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_MOVE9_OUT;CONFIG0.RES0.INSTANCE01.DAQ_AI_I0._TMP_MOVE9_OUT;INT;
143;FB;CONFIG0.RES0.INSTANCE01.PID_4_00;CONFIG0.RES0.INSTANCE01.PID_4_00;PID_4_0;
144;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.EN;CONFIG0.RES0.INSTANCE01.PID_4_00.EN;BOOL;
145;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.ENO;CONFIG0.RES0.INSTANCE01.PID_4_00.ENO;BOOL;
146;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.ENABLE;CONFIG0.RES0.INSTANCE01.PID_4_00.ENABLE;BOOL;
147;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.CTRL_LOOP_INDEX;CONFIG0.RES0.INSTANCE01.PID_4_00.CTRL_LOOP_INDEX;INT;
148;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.KP;CONFIG0.RES0.INSTANCE01.PID_4_00.KP;REAL;
149;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.TI;CONFIG0.RES0.INSTANCE01.PID_4_00.TI;REAL;
150;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.TD;CONFIG0.RES0.INSTANCE01.PID_4_00.TD;REAL;
151;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.SP;CONFIG0.RES0.INSTANCE01.PID_4_00.SP;REAL;
152;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.PV;CONFIG0.RES0.INSTANCE01.PID_4_00.PV;REAL;
153;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.ERROR;CONFIG0.RES0.INSTANCE01.PID_4_00.ERROR;REAL;
154;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.INTEGRATIVE;CONFIG0.RES0.INSTANCE01.PID_4_00.INTEGRATIVE;REAL;
155;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.TIMEVAR;CONFIG0.RES0.INSTANCE01.PID_4_00.TIMEVAR;REAL;
156;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.OUT_CV;CONFIG0.RES0.INSTANCE01.PID_4_00.OUT_CV;REAL;
157;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.PID4_ENABLED_PSM;CONFIG0.RES0.INSTANCE01.PID_4_00.PID4_ENABLED_PSM;BOOL;
158;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.CTRL_LOOP_INDEX_PSM;CONFIG0.RES0.INSTANCE01.PID_4_00.CTRL_LOOP_INDEX_PSM;INT;
159;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.KP_PSM;CONFIG0.RES0.INSTANCE01.PID_4_00.KP_PSM;INT;
160;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.TI_PSM;CONFIG0.RES0.INSTANCE01.PID_4_00.TI_PSM;INT;
161;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.TD_PSM;CONFIG0.RES0.INSTANCE01.PID_4_00.TD_PSM;INT;
162;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.PV_PSM;CONFIG0.RES0.INSTANCE01.PID_4_00.PV_PSM;INT;
163;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.SP_PSM;CONFIG0.RES0.INSTANCE01.PID_4_00.SP_PSM;INT;
164;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.ERROR_PSM;CONFIG0.RES0.INSTANCE01.PID_4_00.ERROR_PSM;INT;
165;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.INTEGRATIVE_PSM;CONFIG0.RES0.INSTANCE01.PID_4_00.INTEGRATIVE_PSM;INT;
166;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.TIMEPSM;CONFIG0.RES0.INSTANCE01.PID_4_00.TIMEPSM;INT;
167;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00.OUT_CV_PSM;CONFIG0.RES0.INSTANCE01.PID_4_00.OUT_CV_PSM;INT;
168;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MOVE7_ENO;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MOVE7_ENO;BOOL;
169;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MOVE7_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MOVE7_OUT;INT;
170;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL18_ENO;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL18_ENO;BOOL;
171;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL18_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL18_OUT;REAL;
172;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_REAL_TO_INT12_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_REAL_TO_INT12_OUT;INT;
173;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL37_ENO;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL37_ENO;BOOL;
174;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL37_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL37_OUT;REAL;
175;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_REAL_TO_INT15_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_REAL_TO_INT15_OUT;INT;
176;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL28_ENO;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL28_ENO;BOOL;
177;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL28_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL28_OUT;REAL;
178;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_REAL_TO_INT21_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_REAL_TO_INT21_OUT;INT;
179;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL29_ENO;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL29_ENO;BOOL;
180;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL29_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL29_OUT;REAL;
181;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_REAL_TO_INT24_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_REAL_TO_INT24_OUT;INT;
182;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL34_ENO;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL34_ENO;BOOL;
183;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL34_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_MUL34_OUT;REAL;
184;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_REAL_TO_INT31_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_REAL_TO_INT31_OUT;INT;
185;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_INT_TO_REAL39_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_INT_TO_REAL39_OUT;REAL;
186;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV38_ENO;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV38_ENO;BOOL;
187;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV38_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV38_OUT;REAL;
188;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_INT_TO_REAL44_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_INT_TO_REAL44_OUT;REAL;
189;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV43_ENO;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV43_ENO;BOOL;
190;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV43_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV43_OUT;REAL;
191;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_INT_TO_REAL54_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_INT_TO_REAL54_OUT;REAL;
192;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV53_ENO;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV53_ENO;BOOL;
193;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV53_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV53_OUT;REAL;
194;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_INT_TO_REAL49_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_INT_TO_REAL49_OUT;REAL;
195;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV48_ENO;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV48_ENO;BOOL;
196;VAR;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV48_OUT;CONFIG0.RES0.INSTANCE01.PID_4_00._TMP_DIV48_OUT;REAL;
197;FB;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0;DAQ_AO_U_WT;
198;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.EN;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.EN;BOOL;
199;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.ENO;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.ENO;BOOL;
200;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_ENABLE;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_ENABLE;BOOL;
201;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_STACK;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_STACK;INT;
202;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_CHANNEL;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_CHANNEL;INT;
203;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_VALUE;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_VALUE;INT;
204;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_ENABLE_PSM;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_ENABLE_PSM;BOOL;
205;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_STACK_PSM;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_STACK_PSM;INT;
206;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_CHANNEL_PSM;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_CHANNEL_PSM;INT;
207;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_VALUE_PSM;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0.DAQ_AO_U_WT_VALUE_PSM;INT;
208;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE81_ENO;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE81_ENO;BOOL;
209;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE81_OUT;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE81_OUT;INT;
210;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE9_ENO;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE9_ENO;BOOL;
211;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE9_OUT;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE9_OUT;INT;
212;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE12_ENO;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE12_ENO;BOOL;
213;VAR;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE12_OUT;CONFIG0.RES0.INSTANCE01.DAQ_AO_U_WT0._TMP_MOVE12_OUT;INT;
214;VAR;CONFIG0.RES0.INSTANCE01._TMP_REAL_TO_INT90_OUT;CONFIG0.RES0.INSTANCE01._TMP_REAL_TO_INT90_OUT;INT;


// Ticktime
100000000
