// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
assign out = in;
// endmodule

// Design a module that takes a single input, and returns the input
// in the following form:
module wire_extend( input in, output out );
// assign out to in
assign out = in;
// endmodule

// Design a module that takes a single input, and returns the input
// in the following form:
module wire_re( input in, output out );
// assign out to in
assign out = in;
// endmodule

// Design a module that takes a single input, and returns the input
// in the following form:
module wire_logic( input in, output out );
// assign out to in
assign out = ~in;
// endmodule

// Design a module that takes a single input, and returns the input
// in the following form:
module wire_com( input inendmodule
