LRUrow

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017945                       # Number of seconds simulated
sim_ticks                                 17944541000                       # Number of ticks simulated
host_seconds                                    30.19                       # Real time elapsed on the host
sim_insts                                    15227129                       # Number of instructions simulated
sim_ops                                      30215384                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements            809177                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data      5578639                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data       809193                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data      6387832                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.126677                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements           1912271                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst     18988541                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst      1912287                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst     20900828                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.091493                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                   4044423                       # number of replacements
system.l2.overall_hits::total                  278398                       # number of overall hits
system.l2.overall_misses::total               2443082                       # number of overall misses
system.l2.overall_accesses::total             2721480                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.897703                       # miss rate for overall accesses
