Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Mar 15 13:08:37 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04 LTS
| Command      : report_control_sets -verbose -file test_wrapper_control_sets_placed.rpt
| Design       : test_wrapper
| Device       : xczu49dr
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           16 |
| Yes          | No                    | No                     |             356 |           58 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              51 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                                                                  Enable Signal                                                                  |                                                        Set/Reset Signal                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0            | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                           | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG |                                                                                                                                                 | test_i/PSreset_control/U0/peripheral_aresetn[0]                                                                                |                1 |              2 |         2.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                         | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              2 |         2.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG |                                                                                                                                                 | test_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                               |                2 |              4 |         2.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG |                                                                                                                                                 | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                  |                1 |              4 |         4.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG |                                                                                                                                                 | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1    |                2 |              4 |         2.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG |                                                                                                                                                 | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1] |                2 |              4 |         2.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG |                                                                                                                                                 | test_i/PSreset_control/U0/EXT_LPF/lpf_int                                                                                      |                3 |              4 |         1.33 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                  | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                1 |              4 |         4.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              4 |         4.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0 | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              5 |         5.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0        | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              5 |         2.50 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                           | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                2 |              5 |         2.50 |
|  test_i/mpsoc/inst/pl_clk0_BUFG |                                                                                                                                                 | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                3 |              6 |         2.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/PSreset_control/U0/SEQ/seq_cnt_en                                                                                                        | test_i/PSreset_control/U0/SEQ/seq_clr                                                                                          |                1 |              6 |         6.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                          | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                3 |              8 |         2.67 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                              | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                2 |              8 |         4.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]            |                                                                                                                                |                4 |              9 |         2.25 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                        |                                                                                                                                |                5 |              9 |         1.80 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                        |                                                                                                                                |                5 |              9 |         1.80 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]          |                                                                                                                                |                4 |              9 |         2.25 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                   |                                                                                                                                |                3 |             16 |         5.33 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                          |                                                                                                                                |                3 |             16 |         5.33 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                  |                                                                                                                                |                3 |             17 |         5.67 |
|  test_i/mpsoc/inst/pl_clk0_BUFG |                                                                                                                                                 | test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                6 |             18 |         3.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                |                7 |             21 |         3.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                |                8 |             21 |         2.62 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]             |                                                                                                                                |                2 |             24 |        12.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                     |                                                                                                                                |                4 |             32 |         8.00 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                        |                                                                                                                                |               14 |             37 |         2.64 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]          |                                                                                                                                |                9 |             37 |         4.11 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                        |                                                                                                                                |                9 |             37 |         4.11 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]          |                                                                                                                                |               13 |             37 |         2.85 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                             |                                                                                                                                |                9 |             49 |         5.44 |
|  test_i/mpsoc/inst/pl_clk0_BUFG | test_i/mpsoc_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                   |                                                                                                                                |                9 |             49 |         5.44 |
|  test_i/mpsoc/inst/pl_clk0_BUFG |                                                                                                                                                 |                                                                                                                                |               35 |            125 |         3.57 |
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


