# do {tb_riscv_top_compile.do}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:49:07 on Jun 27,2023
# vlog -64 -incr -work xil_defaultlib ../../../../../rtl/top/EX_UNIT.v ../../../../../rtl/top/ID_UNIT.v ../../../../../rtl/top/IF_UNIT.v ../../../../../rtl/top/RF_UNIT.v ../../../../../rtl/top/RISCV.v ../../../../../rtl/top/RISCV_SOC_TOP.v ../../../../../rtl/core/alu.v ../../../../../rtl/core/cu.v ../../../../../rtl/utils/delay_buffer.v ../../../../../rtl/core/id.v ../../../../../rtl/core/id_ex.v ../../../../../rtl/core/if_id.v ../../../../../rtl/core/pc.v ../../../../../rtl/perips/ram.v ../../../../../rtl/perips/rom.v ../../../../../rtl/perips/uart.v ../../../../../sim/tb_riscv_top.v 
# -- Compiling module EX_UNIT
# -- Compiling module ID_UNIT
# -- Compiling module IF_UNIT
# -- Compiling module RF_UNIT
# -- Compiling module RISCV
# -- Compiling module RISCV_SOC_TOP
# -- Compiling module alu
# -- Compiling module cu
# -- Compiling module delay_buffer
# -- Compiling module id
# -- Compiling module id_ex
# -- Compiling module if_id
# -- Compiling module pc
# -- Compiling module ram
# -- Compiling module rom
# -- Compiling module uart
# -- Compiling module tb_riscv_top
# 
# Top level modules:
# 	tb_riscv_top
# End time: 20:49:07 on Jun 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:49:07 on Jun 27,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:49:08 on Jun 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
