#ifndef LPC17_ADC_H
#define LPC17_ADC_H

#define ADCR_SEL_BIT 0
#define ADCR_SEL_MASK 0x000000FF
#define ADCR_CLKDIV_BIT 8
#define ADCR_CLKDIV_MASK 0x0000FF00
#define ADCR_BURST (1<<16)
#define ADCR_CLKS_BIT 17
#define ADCR_PDN (1<<21)
#define ADCR_TEST_BIT 22
#define ADCR_START_BIT 24

#define ADDR_DONE (1<<31)
#define ADDR_OVERRUN (1<<30)
#define ADDR_CHN_MASK 0x07000000
#define ADDR_CHN_BIT 24

typedef enum
{
	LPC17_ADC_10BIT = 0,
	LPC17_ADC_9BIT,
	LPC17_ADC_8BIT,
	LPC17_ADC_7BIT,
	LPC17_ADC_6BIT,
	LPC17_ADC_5BIT,
	LPC17_ADC_4BIT,
	LPC17_ADC_3BIT,
} LPC17_ADC_RES;


#endif //LPC17_ADC_H

