// Seed: 2770586391
module module_0 (
    input logic id_0
    , id_5,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4
);
  reg   id_6;
  logic id_7 = 1'b0 + (1'b0);
  assign id_5 = 1;
  always @(posedge id_3) begin
    if (1) id_5 <= #id_0 id_6;
  end
endmodule
