// Seed: 21008190
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wand id_7;
  always @(posedge 1) begin
    if (id_5 >= id_6) begin
      id_7 = ~id_7;
    end
    disable id_8;
  end
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_3, id_3, id_4
  );
  assign id_1[1] = 1;
endmodule
