<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Integration_part_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="decode5b16.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="m16_1e.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux16b16.vf"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mux16b3.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux16b3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg16.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="regFile16b16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="regFile16b16.vf"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1485983190" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1485983190">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1485983199" xil_pn:in_ck="6279071558701764726" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7967329755010021401" xil_pn:start_ts="1485983190">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="decode5b16.vf"/>
      <outfile xil_pn:name="m16_1e.vf"/>
      <outfile xil_pn:name="mux16b16.vf"/>
      <outfile xil_pn:name="reg16.vf"/>
      <outfile xil_pn:name="regFile16b16.vf"/>
    </transform>
    <transform xil_pn:end_ts="1485983199" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6767382342995861498" xil_pn:start_ts="1485983199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485983199" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1485983199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485983199" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5713225513558467817" xil_pn:start_ts="1485983199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
