Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Feb 21 15:36:46 2017
| Host         : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_pound_wrapper_timing_summary_routed.rpt -rpx test_pound_wrapper_timing_summary_routed.rpx
| Design       : test_pound_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.491      -14.736                     76                28311        0.022        0.000                      0                28311        1.845        0.000                       0                 13880  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               1.197        0.000                      0                 5831        0.036        0.000                      0                 5831        2.000        0.000                       0                  2672  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.407        0.000                      0                   73        0.176        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0           -0.491      -14.736                     76                21543        0.022        0.000                      0                21543        3.020        0.000                       0                 11124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             0.795        0.000                      0                  941        0.134        0.000                      0                  941  
adc_clk       clk_fpga_0          2.854        0.000                      0                  100        0.658        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  2.531        0.000                      0                   29        0.500        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               0.152        0.000                      0                  386        0.846        0.000                      0                  386  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 4.699ns (70.171%)  route 1.998ns (29.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.750     4.911    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PATTERNBDETECT)
                                                      4.575     9.486 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/PATTERNBDETECT
                         net (fo=18, routed)          1.998    11.483    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_n_3
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.124    11.607 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[11]_i_1/O
                         net (fo=1, routed)           0.000    11.607    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[11]_i_1_n_0
    SLICE_X34Y22         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.486    12.398    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    SLICE_X34Y22         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[11]/C
                         clock pessimism              0.364    12.762    
                         clock uncertainty           -0.035    12.727    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.077    12.804    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[11]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -11.607    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 4.699ns (71.456%)  route 1.877ns (28.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.750     4.911    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PATTERNBDETECT)
                                                      4.575     9.486 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/PATTERNBDETECT
                         net (fo=18, routed)          1.877    11.363    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_n_3
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.124    11.487 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[15]_i_3/O
                         net (fo=1, routed)           0.000    11.487    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[15]_i_3_n_0
    SLICE_X34Y22         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.486    12.398    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    SLICE_X34Y22         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[15]/C
                         clock pessimism              0.364    12.762    
                         clock uncertainty           -0.035    12.727    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)        0.081    12.808    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[15]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 4.699ns (73.033%)  route 1.735ns (26.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.750     4.911    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PATTERNDETECT)
                                                      4.575     9.486 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/PATTERNDETECT
                         net (fo=18, routed)          1.735    11.221    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.345 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[16]_i_1/O
                         net (fo=1, routed)           0.000    11.345    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[16]_i_1_n_0
    SLICE_X35Y23         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.485    12.397    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    SLICE_X35Y23         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[16]/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.029    12.755    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[16]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 4.699ns (72.889%)  route 1.748ns (27.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.750     4.911    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PATTERNBDETECT)
                                                      4.575     9.486 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/PATTERNBDETECT
                         net (fo=18, routed)          1.748    11.233    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_n_3
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.124    11.357 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[13]_i_1/O
                         net (fo=1, routed)           0.000    11.357    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[13]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.485    12.397    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    SLICE_X34Y23         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[13]/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)        0.081    12.807    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[13]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -11.357    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 4.699ns (73.022%)  route 1.736ns (26.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.750     4.911    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PATTERNBDETECT)
                                                      4.575     9.486 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/PATTERNBDETECT
                         net (fo=18, routed)          1.736    11.222    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_n_3
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.124    11.346 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[14]_i_1/O
                         net (fo=1, routed)           0.000    11.346    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[14]_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.485    12.397    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    SLICE_X34Y23         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[14]/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)        0.079    12.805    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[14]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CEC
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 4.699ns (78.494%)  route 1.287ns (21.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.750     4.911    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PATTERNBDETECT)
                                                      4.575     9.486 f  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/PATTERNBDETECT
                         net (fo=18, routed)          0.656    10.141    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_n_3
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.265 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_i_1/O
                         net (fo=1, routed)           0.632    10.897    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_temp_s
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CEC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.578    12.490    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                         clock pessimism              0.421    12.911    
                         clock uncertainty           -0.035    12.875    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_CEC)
                                                     -0.414    12.461    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 4.699ns (74.431%)  route 1.614ns (25.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.750     4.911    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PATTERNBDETECT)
                                                      4.575     9.486 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/PATTERNBDETECT
                         net (fo=18, routed)          1.614    11.100    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_n_3
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124    11.224 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[0]_i_1/O
                         net (fo=1, routed)           0.000    11.224    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[0]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.488    12.400    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    SLICE_X34Y21         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[0]/C
                         clock pessimism              0.364    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.079    12.808    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[0]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 4.699ns (75.034%)  route 1.563ns (24.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.750     4.911    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PATTERNBDETECT)
                                                      4.575     9.486 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/PATTERNBDETECT
                         net (fo=18, routed)          1.563    11.049    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_n_3
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[10]_i_1/O
                         net (fo=1, routed)           0.000    11.173    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[10]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.488    12.400    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    SLICE_X35Y21         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[10]/C
                         clock pessimism              0.364    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.029    12.758    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[10]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 4.699ns (74.537%)  route 1.605ns (25.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.750     4.911    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PATTERNBDETECT)
                                                      4.575     9.486 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/PATTERNBDETECT
                         net (fo=18, routed)          1.605    11.091    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_n_3
    SLICE_X34Y21         LUT3 (Prop_lut3_I0_O)        0.124    11.215 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[7]_i_1/O
                         net (fo=1, routed)           0.000    11.215    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[7]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.488    12.400    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    SLICE_X34Y21         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[7]/C
                         clock pessimism              0.364    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X34Y21         FDRE (Setup_fdre_C_D)        0.079    12.808    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[7]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 4.699ns (75.222%)  route 1.548ns (24.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.911ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.750     4.911    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    DSP48_X1Y8           DSP48E1                                      r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PATTERNBDETECT)
                                                      4.575     9.486 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s/PATTERNBDETECT
                         net (fo=18, routed)          1.548    11.033    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_sum_s_n_3
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.124    11.157 r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[6]_i_1/O
                         net (fo=1, routed)           0.000    11.157    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s[6]_i_1_n_0
    SLICE_X34Y20         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.489    12.401    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/data_clk_i
    SLICE_X34Y20         FDRE                                         r  test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[6]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)        0.079    12.809    test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/I_s_reg[6]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][1]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.931%)  route 0.247ns (60.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.558     1.613    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X20Y10         FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164     1.777 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][1]/Q
                         net (fo=2, routed)           0.247     2.024    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/D[1]
    SLICE_X24Y4          SRL16E                                       r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][1]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.828     1.974    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X24Y4          SRL16E                                       r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][1]_srl9/CLK
                         clock pessimism             -0.095     1.879    
    SLICE_X24Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.988    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][1]_srl9
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][12]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.148ns (40.672%)  route 0.216ns (59.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.558     1.613    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X20Y11         FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.148     1.761 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][12]/Q
                         net (fo=2, routed)           0.216     1.977    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/D[12]
    SLICE_X24Y10         SRL16E                                       r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][12]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.826     1.972    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X24Y10         SRL16E                                       r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][12]_srl9/CLK
                         clock pessimism             -0.095     1.877    
    SLICE_X24Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.941    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][12]_srl9
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.342ns (83.106%)  route 0.070ns (16.894%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.591     1.646    test_pound_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X36Y49         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[1]/Q
                         net (fo=2, routed)           0.069     1.856    test_pound_i/nco_counter_1/U0/nco_inst1/DI[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.003 r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[0]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.058 r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.058    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[4]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.859     2.005    test_pound_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X36Y50         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[4]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     2.020    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][3]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.737%)  route 0.249ns (60.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.558     1.613    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X20Y10         FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164     1.777 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][3]/Q
                         net (fo=2, routed)           0.249     2.026    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/D[3]
    SLICE_X24Y4          SRL16E                                       r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][3]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.828     1.974    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X24Y4          SRL16E                                       r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][3]_srl9/CLK
                         clock pessimism             -0.095     1.879    
    SLICE_X24Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.987    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][3]_srl9
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.572%)  route 0.189ns (47.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.560     1.615    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_clk_i
    SLICE_X20Y5          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDRE (Prop_fdre_C_Q)         0.164     1.779 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[10]/Q
                         net (fo=1, routed)           0.189     1.968    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/p_1_out[10]
    SLICE_X25Y6          LUT6 (Prop_lut6_I3_O)        0.045     2.013 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s[10]_i_1/O
                         net (fo=1, routed)           0.000     2.013    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst_n_42
    SLICE_X25Y6          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.828     1.974    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X25Y6          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[10]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X25Y6          FDRE (Hold_fdre_C_D)         0.092     1.971    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][14]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.184%)  route 0.220ns (59.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.558     1.613    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X20Y11         FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.148     1.761 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][14]/Q
                         net (fo=2, routed)           0.220     1.981    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/D[14]
    SLICE_X24Y10         SRL16E                                       r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][14]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.826     1.972    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X24Y10         SRL16E                                       r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][14]_srl9/CLK
                         clock pessimism             -0.095     1.877    
    SLICE_X24Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.933    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][14]_srl9
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.353ns (83.546%)  route 0.070ns (16.454%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.591     1.646    test_pound_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X36Y49         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[1]/Q
                         net (fo=2, routed)           0.069     1.856    test_pound_i/nco_counter_1/U0/nco_inst1/DI[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.003 r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.004    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[0]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.069 r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.069    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[4]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.859     2.005    test_pound_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X36Y50         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[6]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     2.020    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.247ns (60.753%)  route 0.160ns (39.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.560     1.615    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_clk_i
    SLICE_X20Y5          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDRE (Prop_fdre_C_Q)         0.148     1.763 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[19]/Q
                         net (fo=1, routed)           0.160     1.923    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/p_1_out[19]
    SLICE_X22Y6          LUT6 (Prop_lut6_I3_O)        0.099     2.022 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s[19]_i_1/O
                         net (fo=1, routed)           0.000     2.022    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst_n_33
    SLICE_X22Y6          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.828     1.974    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_clk_i
    SLICE_X22Y6          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[19]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X22Y6          FDRE (Hold_fdre_C_D)         0.091     1.970    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/data_out_s_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/result_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.220%)  route 0.224ns (57.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.563     1.618    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X16Y6          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/result_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDRE (Prop_fdre_C_Q)         0.164     1.782 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/result_s_reg[7]/Q
                         net (fo=1, routed)           0.224     2.007    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/result_s[7]
    SLICE_X22Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.827     1.973    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_clk_i
    SLICE_X22Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[7]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X22Y7          FDRE (Hold_fdre_C_D)         0.076     1.954    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/data_out_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][2]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.737%)  route 0.249ns (60.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.558     1.613    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X20Y10         FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDRE (Prop_fdre_C_Q)         0.164     1.777 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[9][2]/Q
                         net (fo=2, routed)           0.249     2.026    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/D[2]
    SLICE_X24Y4          SRL16E                                       r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][2]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.828     1.974    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X24Y4          SRL16E                                       r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][2]_srl9/CLK
                         clock pessimism             -0.095     1.879    
    SLICE_X24Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.973    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[8][2]_srl9
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y9      test_pound_i/red_pitaya_pidv2_0/U0/red_pitaya_pidv2Logic/P_temp_s/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y5      test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y0      test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y2      test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y2      test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y3      test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y5      test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y0      test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y1      test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y6      test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y31    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y31    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y31    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y31    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y31    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y31    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y31    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y31    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y32    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y32    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y32    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y32    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y32    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y32    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y32    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y32    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    test_pound_i/ad9767_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    test_pound_i/ad9767_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.456ns (18.197%)  route 2.050ns (81.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.702     4.863    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.755     4.916    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.050     7.422    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.509     8.421    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y69         ODDR                                         f  test_pound_i/ad9767_0/inst/i_dac_11/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.829    test_pound_i/ad9767_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.456ns (18.252%)  route 2.042ns (81.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.702     4.863    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.755     4.916    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.042     7.414    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.509     8.421    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y80         ODDR                                         f  test_pound_i/ad9767_0/inst/i_dac_4/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.829    test_pound_i/ad9767_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_7/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.510%)  route 2.008ns (81.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.702     4.863    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.755     4.916    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.008     7.380    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.509     8.421    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y65         ODDR                                         f  test_pound_i/ad9767_0/inst/i_dac_7/C
                         clock pessimism              0.249     8.700    
                         clock uncertainty           -0.069     8.631    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     7.833    test_pound_i/ad9767_0/inst/i_dac_7
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.456ns (18.610%)  route 1.994ns (81.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.702     4.863    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.755     4.916    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.994     7.366    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.509     8.421    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y81         ODDR                                         f  test_pound_i/ad9767_0/inst/i_dac_3/C
                         clock pessimism              0.249     8.699    
                         clock uncertainty           -0.069     8.630    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.832    test_pound_i/ad9767_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.456ns (18.624%)  route 1.993ns (81.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.702     4.863    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.755     4.916    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.993     7.365    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.509     8.421    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y82         ODDR                                         f  test_pound_i/ad9767_0/inst/i_dac_2/C
                         clock pessimism              0.249     8.699    
                         clock uncertainty           -0.069     8.630    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.832    test_pound_i/ad9767_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.456ns (18.649%)  route 1.989ns (81.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.702     4.863    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.755     4.916    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.989     7.361    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.509     8.421    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y66         ODDR                                         f  test_pound_i/ad9767_0/inst/i_dac_6/C
                         clock pessimism              0.249     8.700    
                         clock uncertainty           -0.069     8.631    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.833    test_pound_i/ad9767_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.456ns (18.767%)  route 1.974ns (81.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.702     4.863    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.755     4.916    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.974     7.346    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.509     8.421    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y85         ODDR                                         f  test_pound_i/ad9767_0/inst/i_dac_1/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.834    test_pound_i/ad9767_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_sel/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.456ns (18.753%)  route 1.976ns (81.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.702     4.863    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.755     4.916    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.976     7.348    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.509     8.421    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y57         ODDR                                         f  test_pound_i/ad9767_0/inst/i_dac_sel/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.069     8.636    
    OLOGIC_X0Y57         ODDR (Setup_oddr_C_R)       -0.798     7.838    test_pound_i/ad9767_0/inst/i_dac_sel
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.456ns (18.834%)  route 1.965ns (81.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.702     4.863    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.755     4.916    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.965     7.337    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.509     8.421    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         f  test_pound_i/ad9767_0/inst/i_dac_0/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.834    test_pound_i/ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.456ns (19.125%)  route 1.928ns (80.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.702     4.863    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.755     4.916    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.928     7.300    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.509     8.421    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y70         ODDR                                         f  test_pound_i/ad9767_0/inst/i_dac_10/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.829    test_pound_i/ad9767_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  0.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_12/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.141ns (15.450%)  route 0.772ns (84.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.551     1.606    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.593     1.648    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.772     2.561    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y91         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_12/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.385    test_pound_i/ad9767_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_13/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.141ns (14.596%)  route 0.825ns (85.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.551     1.606    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.593     1.648    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.825     2.614    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y92         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_13/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.385    test_pound_i/ad9767_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_10/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.516%)  route 0.830ns (85.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.551     1.606    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.593     1.648    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.830     2.620    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y70         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_10/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.379    test_pound_i/ad9767_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.551     1.606    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.584     1.639    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y82         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.780 f  test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[3]/Q
                         net (fo=1, routed)           0.194     1.974    test_pound_i/ad9767_0/inst/dac_dat_a_s[3]
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.019 r  test_pound_i/ad9767_0/inst/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.019    test_pound_i/ad9767_0/inst/dac_dat_a[3]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y81         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_reg[3]/C
                         clock pessimism             -0.345     1.652    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.120     1.772    test_pound_i/ad9767_0/inst/dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_0/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.141ns (14.112%)  route 0.858ns (85.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.551     1.606    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.593     1.648    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.858     2.647    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_0/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.383    test_pound_i/ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.431%)  route 0.223ns (54.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.551     1.606    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.584     1.639    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y82         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.780 f  test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[2]/Q
                         net (fo=1, routed)           0.223     2.004    test_pound_i/ad9767_0/inst/dac_dat_a_s[2]
    SLICE_X42Y84         LUT1 (Prop_lut1_I0_O)        0.045     2.049 r  test_pound_i/ad9767_0/inst/dac_dat_a[2]_i_1/O
                         net (fo=1, routed)           0.000     2.049    test_pound_i/ad9767_0/inst/dac_dat_a[2]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.854     2.000    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y84         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_reg[2]/C
                         clock pessimism             -0.345     1.655    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.121     1.776    test_pound_i/ad9767_0/inst/dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 test_pound_i/ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/i_dac_5/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (13.995%)  route 0.866ns (86.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.551     1.606    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.593     1.648    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X43Y49         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  test_pound_i/ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.866     2.656    test_pound_i/ad9767_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    test_pound_i/ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y79         ODDR                                         r  test_pound_i/ad9767_0/inst/i_dac_5/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.379    test_pound_i/ad9767_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.242%)  route 0.199ns (48.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.551     1.606    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.584     1.639    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y82         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.803 f  test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[6]/Q
                         net (fo=1, routed)           0.199     2.002    test_pound_i/ad9767_0/inst/dac_dat_a_s[6]
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.047 r  test_pound_i/ad9767_0/inst/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.047    test_pound_i/ad9767_0/inst/dac_dat_a[6]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y77         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_reg[6]/C
                         clock pessimism             -0.345     1.648    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.120     1.768    test_pound_i/ad9767_0/inst/dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.041%)  route 0.217ns (50.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.551     1.606    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.584     1.639    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y82         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.803 f  test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[4]/Q
                         net (fo=1, routed)           0.217     2.020    test_pound_i/ad9767_0/inst/dac_dat_a_s[4]
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.065 r  test_pound_i/ad9767_0/inst/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000     2.065    test_pound_i/ad9767_0/inst/dac_dat_a[4]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y81         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_reg[4]/C
                         clock pessimism             -0.345     1.652    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.121     1.773    test_pound_i/ad9767_0/inst/dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ad9767_0/inst/dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.812%)  route 0.219ns (51.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.551     1.606    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.584     1.639    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y82         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.803 f  test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[5]/Q
                         net (fo=1, routed)           0.219     2.022    test_pound_i/ad9767_0/inst/dac_dat_a_s[5]
    SLICE_X42Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.067 r  test_pound_i/ad9767_0/inst/dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000     2.067    test_pound_i/ad9767_0/inst/dac_dat_a[5]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.851     1.997    test_pound_i/ad9767_0/inst/dac_clk_i
    SLICE_X42Y81         FDRE                                         r  test_pound_i/ad9767_0/inst/dac_dat_a_reg[5]/C
                         clock pessimism             -0.345     1.652    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.121     1.773    test_pound_i/ad9767_0/inst/dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    test_pound_i/ad9767_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    test_pound_i/ad9767_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    test_pound_i/ad9767_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    test_pound_i/ad9767_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    test_pound_i/ad9767_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    test_pound_i/ad9767_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    test_pound_i/ad9767_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    test_pound_i/ad9767_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    test_pound_i/ad9767_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    test_pound_i/ad9767_0/inst/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y92    test_pound_i/ad9767_0/inst/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    test_pound_i/ad9767_0/inst/dac_dat_b_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y92    test_pound_i/ad9767_0/inst/dac_dat_b_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    test_pound_i/ad9767_0/inst/dac_dat_b_s_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    test_pound_i/ad9767_0/inst/dac_dat_b_s_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    test_pound_i/ad9767_0/inst/dac_dat_b_s_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    test_pound_i/ad9767_0/inst/dac_dat_b_s_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    test_pound_i/ad9767_0/inst/dac_dat_b_s_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y57    test_pound_i/ad9767_0/inst/dac_dat_b_s_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    test_pound_i/ad9767_0/inst/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y92    test_pound_i/ad9767_0/inst/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y84    test_pound_i/ad9767_0/inst/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y84    test_pound_i/ad9767_0/inst/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    test_pound_i/ad9767_0/inst/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y77    test_pound_i/ad9767_0/inst/dac_dat_a_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y83    test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y83    test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y83    test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y83    test_pound_i/ad9767_0/inst/dac_dat_a_s_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           76  Failing Endpoints,  Worst Slack       -0.491ns,  Total Violation      -14.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.491ns  (required time - arrival time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 2.532ns (31.232%)  route 5.575ns (68.768%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.673     2.981    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/aclk
    SLICE_X14Y38         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.486     3.923    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/s_ready_i_reg_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.047 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_8/O
                         net (fo=1, routed)           0.583     4.629    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_5
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.753 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7/O
                         net (fo=1, routed)           0.302     5.056    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.180 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6/O
                         net (fo=51, routed)          0.511     5.691    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6_n_0
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.124     5.815 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_6/O
                         net (fo=141, routed)         1.046     6.861    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_6_n_0
    SLICE_X10Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.568     7.553    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_3_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_1/O
                         net (fo=1, routed)           0.000     7.677    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/ll[4]
    SLICE_X9Y41          MUXF7 (Prop_muxf7_I0_O)      0.238     7.915 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[4].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     7.915    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/l_4
    SLICE_X9Y41          MUXF8 (Prop_muxf8_I0_O)      0.104     8.019 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[4].muxf_s3_inst/O
                         net (fo=9, routed)           0.911     8.930    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.316     9.246 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7/O
                         net (fo=1, routed)           0.000     9.246    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.796 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.600    10.396    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_2_out
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.520 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.569    11.088    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_56
    SLICE_X7Y40          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.504    10.696    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X7Y40          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.205    10.597    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                 -0.491    

Slack (VIOLATED) :        -0.491ns  (required time - arrival time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 2.532ns (31.232%)  route 5.575ns (68.768%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.673     2.981    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/aclk
    SLICE_X14Y38         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.486     3.923    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/s_ready_i_reg_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.047 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_8/O
                         net (fo=1, routed)           0.583     4.629    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_5
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.753 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7/O
                         net (fo=1, routed)           0.302     5.056    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.180 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6/O
                         net (fo=51, routed)          0.511     5.691    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6_n_0
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.124     5.815 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_6/O
                         net (fo=141, routed)         1.046     6.861    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_6_n_0
    SLICE_X10Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.568     7.553    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_3_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_1/O
                         net (fo=1, routed)           0.000     7.677    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/ll[4]
    SLICE_X9Y41          MUXF7 (Prop_muxf7_I0_O)      0.238     7.915 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[4].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     7.915    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/l_4
    SLICE_X9Y41          MUXF8 (Prop_muxf8_I0_O)      0.104     8.019 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[4].muxf_s3_inst/O
                         net (fo=9, routed)           0.911     8.930    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.316     9.246 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7/O
                         net (fo=1, routed)           0.000     9.246    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.796 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.600    10.396    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_2_out
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.520 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.569    11.088    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_56
    SLICE_X7Y40          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.504    10.696    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X7Y40          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.205    10.597    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                 -0.491    

Slack (VIOLATED) :        -0.491ns  (required time - arrival time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 2.532ns (31.232%)  route 5.575ns (68.768%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.673     2.981    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/aclk
    SLICE_X14Y38         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.486     3.923    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/s_ready_i_reg_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.047 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_8/O
                         net (fo=1, routed)           0.583     4.629    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_5
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.753 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7/O
                         net (fo=1, routed)           0.302     5.056    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.180 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6/O
                         net (fo=51, routed)          0.511     5.691    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6_n_0
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.124     5.815 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_6/O
                         net (fo=141, routed)         1.046     6.861    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_6_n_0
    SLICE_X10Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.568     7.553    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_3_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_1/O
                         net (fo=1, routed)           0.000     7.677    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/ll[4]
    SLICE_X9Y41          MUXF7 (Prop_muxf7_I0_O)      0.238     7.915 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[4].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     7.915    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/l_4
    SLICE_X9Y41          MUXF8 (Prop_muxf8_I0_O)      0.104     8.019 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[4].muxf_s3_inst/O
                         net (fo=9, routed)           0.911     8.930    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.316     9.246 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7/O
                         net (fo=1, routed)           0.000     9.246    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.796 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.600    10.396    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_2_out
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.520 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.569    11.088    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_56
    SLICE_X7Y40          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.504    10.696    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X7Y40          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.205    10.597    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                 -0.491    

Slack (VIOLATED) :        -0.491ns  (required time - arrival time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 2.532ns (31.232%)  route 5.575ns (68.768%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.673     2.981    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/aclk
    SLICE_X14Y38         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.486     3.923    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/s_ready_i_reg_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.047 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_8/O
                         net (fo=1, routed)           0.583     4.629    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_5
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.753 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7/O
                         net (fo=1, routed)           0.302     5.056    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.180 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6/O
                         net (fo=51, routed)          0.511     5.691    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6_n_0
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.124     5.815 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_6/O
                         net (fo=141, routed)         1.046     6.861    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_6_n_0
    SLICE_X10Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.568     7.553    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_3_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I3_O)        0.124     7.677 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[4].muxf_s2_low_inst_i_1/O
                         net (fo=1, routed)           0.000     7.677    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/ll[4]
    SLICE_X9Y41          MUXF7 (Prop_muxf7_I0_O)      0.238     7.915 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[4].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     7.915    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/l_4
    SLICE_X9Y41          MUXF8 (Prop_muxf8_I0_O)      0.104     8.019 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[4].muxf_s3_inst/O
                         net (fo=9, routed)           0.911     8.930    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_3
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.316     9.246 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7/O
                         net (fo=1, routed)           0.000     9.246    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.796 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.600    10.396    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_2_out
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.124    10.520 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.569    11.088    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_56
    SLICE_X7Y40          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.504    10.696    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X7Y40          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y40          FDRE (Setup_fdre_C_CE)      -0.205    10.597    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                         10.597    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                 -0.491    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 2.371ns (29.248%)  route 5.736ns (70.752%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.665     2.973    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/aclk
    SLICE_X9Y64          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     3.429 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/Q
                         net (fo=20, routed)          0.857     4.286    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/p_216_out
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     4.410 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.565     4.975    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_5_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.124     5.099 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.319     5.418    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_1_n_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I0_O)        0.124     5.542 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_5__0/O
                         net (fo=57, routed)          0.898     6.440    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_5__0_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I3_O)        0.124     6.564 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[2].muxf_s2_low_inst_i_3__0/O
                         net (fo=1, routed)           0.577     7.141    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].reg_slice_mi/b_pipe/m_payload_i_reg[4]_0
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.124     7.265 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].reg_slice_mi/b_pipe/gen_fpga.gen_mux_17[2].muxf_s2_low_inst_i_1__0/O
                         net (fo=1, routed)           0.000     7.265    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_payload_i_reg[13][2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I0_O)      0.241     7.506 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[2].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     7.506    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/l_2
    SLICE_X8Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.604 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[2].muxf_s3_inst/O
                         net (fo=9, routed)           1.076     8.679    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.319     8.998 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0/O
                         net (fo=1, routed)           0.000     8.998    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.511 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_3__0/CO[3]
                         net (fo=1, routed)           0.831    10.342    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_4_out
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124    10.466 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1__0/O
                         net (fo=4, routed)           0.613    11.080    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X3Y55          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.541    10.733    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y55          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/C
                         clock pessimism              0.230    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X3Y55          FDRE (Setup_fdre_C_CE)      -0.205    10.633    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 2.371ns (29.248%)  route 5.736ns (70.752%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.665     2.973    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/aclk
    SLICE_X9Y64          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     3.429 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/Q
                         net (fo=20, routed)          0.857     4.286    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/p_216_out
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     4.410 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.565     4.975    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_5_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.124     5.099 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.319     5.418    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_1_n_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I0_O)        0.124     5.542 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_5__0/O
                         net (fo=57, routed)          0.898     6.440    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_5__0_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I3_O)        0.124     6.564 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[2].muxf_s2_low_inst_i_3__0/O
                         net (fo=1, routed)           0.577     7.141    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].reg_slice_mi/b_pipe/m_payload_i_reg[4]_0
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.124     7.265 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].reg_slice_mi/b_pipe/gen_fpga.gen_mux_17[2].muxf_s2_low_inst_i_1__0/O
                         net (fo=1, routed)           0.000     7.265    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_payload_i_reg[13][2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I0_O)      0.241     7.506 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[2].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     7.506    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/l_2
    SLICE_X8Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.604 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[2].muxf_s3_inst/O
                         net (fo=9, routed)           1.076     8.679    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.319     8.998 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0/O
                         net (fo=1, routed)           0.000     8.998    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.511 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_3__0/CO[3]
                         net (fo=1, routed)           0.831    10.342    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_4_out
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124    10.466 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1__0/O
                         net (fo=4, routed)           0.613    11.080    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X3Y55          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.541    10.733    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y55          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41]/C
                         clock pessimism              0.230    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X3Y55          FDRE (Setup_fdre_C_CE)      -0.205    10.633    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 2.371ns (29.248%)  route 5.736ns (70.752%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.665     2.973    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/aclk
    SLICE_X9Y64          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     3.429 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/Q
                         net (fo=20, routed)          0.857     4.286    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/p_216_out
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     4.410 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.565     4.975    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_5_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.124     5.099 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.319     5.418    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_1_n_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I0_O)        0.124     5.542 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_5__0/O
                         net (fo=57, routed)          0.898     6.440    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_5__0_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I3_O)        0.124     6.564 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[2].muxf_s2_low_inst_i_3__0/O
                         net (fo=1, routed)           0.577     7.141    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].reg_slice_mi/b_pipe/m_payload_i_reg[4]_0
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.124     7.265 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].reg_slice_mi/b_pipe/gen_fpga.gen_mux_17[2].muxf_s2_low_inst_i_1__0/O
                         net (fo=1, routed)           0.000     7.265    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_payload_i_reg[13][2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I0_O)      0.241     7.506 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[2].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     7.506    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/l_2
    SLICE_X8Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.604 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[2].muxf_s3_inst/O
                         net (fo=9, routed)           1.076     8.679    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.319     8.998 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0/O
                         net (fo=1, routed)           0.000     8.998    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.511 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_3__0/CO[3]
                         net (fo=1, routed)           0.831    10.342    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_4_out
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124    10.466 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1__0/O
                         net (fo=4, routed)           0.613    11.080    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X3Y55          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.541    10.733    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y55          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]/C
                         clock pessimism              0.230    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X3Y55          FDRE (Setup_fdre_C_CE)      -0.205    10.633    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 2.371ns (29.248%)  route 5.736ns (70.752%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.665     2.973    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/aclk
    SLICE_X9Y64          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     3.429 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/b_pipe/m_valid_i_reg/Q
                         net (fo=20, routed)          0.857     4.286    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/p_216_out
    SLICE_X7Y64          LUT4 (Prop_lut4_I0_O)        0.124     4.410 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.565     4.975    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_5_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I0_O)        0.124     5.099 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.319     5.418    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/s_axi_bvalid[0]_INST_0_i_1_n_0
    SLICE_X8Y63          LUT5 (Prop_lut5_I0_O)        0.124     5.542 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_5__0/O
                         net (fo=57, routed)          0.898     6.440    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_5__0_n_0
    SLICE_X8Y64          LUT5 (Prop_lut5_I3_O)        0.124     6.564 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[2].muxf_s2_low_inst_i_3__0/O
                         net (fo=1, routed)           0.577     7.141    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].reg_slice_mi/b_pipe/m_payload_i_reg[4]_0
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.124     7.265 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[16].reg_slice_mi/b_pipe/gen_fpga.gen_mux_17[2].muxf_s2_low_inst_i_1__0/O
                         net (fo=1, routed)           0.000     7.265    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_payload_i_reg[13][2]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I0_O)      0.241     7.506 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[2].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     7.506    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/l_2
    SLICE_X8Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.604 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[2].muxf_s3_inst/O
                         net (fo=9, routed)           1.076     8.679    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_1
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.319     8.998 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0/O
                         net (fo=1, routed)           0.000     8.998    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_7__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.511 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_3__0/CO[3]
                         net (fo=1, routed)           0.831    10.342    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_4_out
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124    10.466 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1__0/O
                         net (fo=4, routed)           0.613    11.080    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X3Y55          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.541    10.733    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X3Y55          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]/C
                         clock pessimism              0.230    10.963    
                         clock uncertainty           -0.125    10.838    
    SLICE_X3Y55          FDRE (Setup_fdre_C_CE)      -0.205    10.633    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 2.515ns (31.084%)  route 5.576ns (68.916%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.673     2.981    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/aclk
    SLICE_X14Y38         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.486     3.923    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/s_ready_i_reg_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.047 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_8/O
                         net (fo=1, routed)           0.583     4.629    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_5
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.753 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7/O
                         net (fo=1, routed)           0.302     5.056    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.180 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6/O
                         net (fo=51, routed)          0.510     5.690    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6_n_0
    SLICE_X15Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.814 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_7/O
                         net (fo=141, routed)         1.090     6.904    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_7_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.028 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[3].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.412     7.440    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[3].muxf_s2_low_inst_i_3_n_0
    SLICE_X11Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.564 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[3].muxf_s2_low_inst_i_1/O
                         net (fo=1, routed)           0.000     7.564    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/ll[3]
    SLICE_X11Y39         MUXF7 (Prop_muxf7_I0_O)      0.238     7.802 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[3].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     7.802    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/l_3
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I0_O)      0.104     7.906 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[3].muxf_s3_inst/O
                         net (fo=9, routed)           1.044     8.951    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.316     9.267 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8/O
                         net (fo=1, routed)           0.000     9.267    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.800 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.817    10.616    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_0_out
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.124    10.740 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.332    11.072    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_57
    SLICE_X5Y39          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.549    10.741    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X5Y39          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/C
                         clock pessimism              0.230    10.972    
                         clock uncertainty           -0.125    10.847    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.205    10.642    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 2.515ns (31.084%)  route 5.576ns (68.916%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.673     2.981    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/aclk
    SLICE_X14Y38         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/m_valid_i_reg/Q
                         net (fo=21, routed)          0.486     3.923    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/s_ready_i_reg_0
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.124     4.047 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_8/O
                         net (fo=1, routed)           0.583     4.629    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_5
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     4.753 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7/O
                         net (fo=1, routed)           0.302     5.056    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_7_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.124     5.180 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6/O
                         net (fo=51, routed)          0.510     5.690    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst_i_6_n_0
    SLICE_X15Y39         LUT2 (Prop_lut2_I0_O)        0.124     5.814 f  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_7/O
                         net (fo=141, routed)         1.090     6.904    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[0].muxf_s2_low_inst_i_7_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.028 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[3].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.412     7.440    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[3].muxf_s2_low_inst_i_3_n_0
    SLICE_X11Y39         LUT5 (Prop_lut5_I3_O)        0.124     7.564 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_17[3].muxf_s2_low_inst_i_1/O
                         net (fo=1, routed)           0.000     7.564    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/ll[3]
    SLICE_X11Y39         MUXF7 (Prop_muxf7_I0_O)      0.238     7.802 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[3].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     7.802    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/l_3
    SLICE_X11Y39         MUXF8 (Prop_muxf8_I0_O)      0.104     7.906 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_17[3].muxf_s3_inst/O
                         net (fo=9, routed)           1.044     8.951    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_2
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.316     9.267 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8/O
                         net (fo=1, routed)           0.000     9.267    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_8_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.800 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.817    10.616    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/p_0_out
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.124    10.740 r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.332    11.072    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_57
    SLICE_X5Y39          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.549    10.741    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X5Y39          FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/C
                         clock pessimism              0.230    10.972    
                         clock uncertainty           -0.125    10.847    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.205    10.642    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                 -0.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.514%)  route 0.153ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.558     0.899    test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X22Y38         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.153     1.180    test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[64][30]
    SLICE_X21Y39         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.828     1.198    test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X21Y39         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)        -0.006     1.158    test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].reg_slice_mi/r_pipe/skid_buffer_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.322%)  route 0.209ns (59.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.557     0.898    test_pound_i/processing_system7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X25Y37         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  test_pound_i/processing_system7_0_axi_periph/m15_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[37]/Q
                         net (fo=2, routed)           0.209     1.247    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].reg_slice_mi/r_pipe/m_axi_rid[2]
    SLICE_X20Y37         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].reg_slice_mi/r_pipe/skid_buffer_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.826     1.196    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].reg_slice_mi/r_pipe/aclk
    SLICE_X20Y37         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].reg_slice_mi/r_pipe/skid_buffer_reg[37]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.060     1.222    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[15].reg_slice_mi/r_pipe/skid_buffer_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.878%)  route 0.157ns (55.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.558     0.899    test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X22Y38         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.157     1.184    test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[64][28]
    SLICE_X21Y39         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.828     1.198    test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X21Y39         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)        -0.006     1.158    test_pound_i/processing_system7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.564     0.905    test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X35Y49         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.200     1.245    test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X35Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.290 r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__2/O
                         net (fo=1, routed)           0.000     1.290    test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__2_n_0
    SLICE_X35Y50         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.832     1.202    test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X35Y50         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     1.264    test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.065%)  route 0.229ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.550     0.891    test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X22Y27         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[5]/Q
                         net (fo=2, routed)           0.229     1.261    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rdata[5]
    SLICE_X19Y28         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.819     1.189    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X19Y28         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[5]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X19Y28         FDRE (Hold_fdre_C_D)         0.072     1.227    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.561     0.902    test_pound_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X35Y53         FDCE                                         r  test_pound_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  test_pound_i/nco_counter_1/U0/wb_nco_inst/readdata_s_reg[8]/Q
                         net (fo=1, routed)           0.117     1.159    test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y53         SRLC32E                                      r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.830     1.200    test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y53         SRLC32E                                      r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.263     0.937    
    SLICE_X32Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.120    test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.815%)  route 0.232ns (62.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.557     0.898    test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X22Y58         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[41]/Q
                         net (fo=2, routed)           0.232     1.270    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/m_axi_rid[6]
    SLICE_X17Y57         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.829     1.199    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/aclk
    SLICE_X17Y57         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[41]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y57         FDRE (Hold_fdre_C_D)         0.066     1.231    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.625%)  route 0.195ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.557     0.898    test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X22Y58         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  test_pound_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[42]/Q
                         net (fo=2, routed)           0.195     1.221    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/m_axi_rid[7]
    SLICE_X19Y57         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.829     1.199    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/aclk
    SLICE_X19Y57         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[42]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y57         FDRE (Hold_fdre_C_D)         0.016     1.181    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (38.966%)  route 0.200ns (61.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.554     0.895    test_pound_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X22Y64         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  test_pound_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.200     1.223    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/D[1]
    SLICE_X14Y64         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.825     1.195    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/aclk
    SLICE_X14Y64         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X14Y64         FDRE (Hold_fdre_C_D)         0.021     1.182    test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.141%)  route 0.177ns (43.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.559     0.900    test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X25Y50         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.177     1.205    test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.099     1.304 r  test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[31]_i_1__1/O
                         net (fo=1, routed)           0.000     1.304    test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[31]_i_1__1_n_0
    SLICE_X25Y49         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.829     1.199    test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X25Y49         FDRE                                         r  test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.092     1.262    test_pound_i/processing_system7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y10   test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y41   test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r_pipe/m_payload_i_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X21Y52   test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r_pipe/m_payload_i_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y56   test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r_pipe/m_payload_i_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y56   test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r_pipe/m_payload_i_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y56   test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r_pipe/m_payload_i_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y56   test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r_pipe/m_payload_i_reg[39]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y52   test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r_pipe/m_payload_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X15Y56   test_pound_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[10].reg_slice_mi/r_pipe/m_payload_i_reg[40]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y75   test_pound_i/rst_processing_system7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y29   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y33   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y33   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y33   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y35   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y35   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y35   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y35   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y33   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y26   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y27   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X20Y30   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X20Y30   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X20Y30   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X20Y30   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y33   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y26   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y33   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X24Y33   test_pound_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 0.580ns (7.156%)  route 7.525ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.558    10.048    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_rst_i
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124    10.172 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7/O
                         net (fo=8, routed)           0.966    11.139    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7_n_0
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.575    12.487    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_clk_i
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[0]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    11.933    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 0.580ns (7.156%)  route 7.525ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.558    10.048    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_rst_i
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124    10.172 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7/O
                         net (fo=8, routed)           0.966    11.139    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7_n_0
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.575    12.487    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_clk_i
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[1]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    11.933    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 0.580ns (7.156%)  route 7.525ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.558    10.048    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_rst_i
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124    10.172 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7/O
                         net (fo=8, routed)           0.966    11.139    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7_n_0
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.575    12.487    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_clk_i
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[2]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    11.933    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 0.580ns (7.156%)  route 7.525ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.558    10.048    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_rst_i
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124    10.172 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7/O
                         net (fo=8, routed)           0.966    11.139    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7_n_0
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.575    12.487    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_clk_i
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[3]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    11.933    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 0.580ns (7.156%)  route 7.525ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.558    10.048    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_rst_i
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124    10.172 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7/O
                         net (fo=8, routed)           0.966    11.139    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7_n_0
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.575    12.487    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_clk_i
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[4]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    11.933    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 0.580ns (7.156%)  route 7.525ns (92.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.558    10.048    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_rst_i
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124    10.172 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7/O
                         net (fo=8, routed)           0.966    11.139    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt[7]_i_1__7_n_0
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.575    12.487    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/data_clk_i
    SLICE_X40Y7          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[5]/C
                         clock pessimism              0.000    12.487    
                         clock uncertainty           -0.125    12.362    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    11.933    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[8].fir_glob_inst/cpt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.580ns (7.215%)  route 7.459ns (92.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 12.489 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.645    10.135    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/data_rst_i
    SLICE_X40Y1          LUT6 (Prop_lut6_I2_O)        0.124    10.259 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt[7]_i_1__3/O
                         net (fo=8, routed)           0.814    11.073    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt[7]_i_1__3_n_0
    SLICE_X41Y2          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.577    12.489    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/data_clk_i
    SLICE_X41Y2          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[0]/C
                         clock pessimism              0.000    12.489    
                         clock uncertainty           -0.125    12.364    
    SLICE_X41Y2          FDRE (Setup_fdre_C_R)       -0.429    11.935    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.580ns (7.215%)  route 7.459ns (92.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 12.489 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.645    10.135    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/data_rst_i
    SLICE_X40Y1          LUT6 (Prop_lut6_I2_O)        0.124    10.259 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt[7]_i_1__3/O
                         net (fo=8, routed)           0.814    11.073    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt[7]_i_1__3_n_0
    SLICE_X41Y2          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.577    12.489    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/data_clk_i
    SLICE_X41Y2          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[3]/C
                         clock pessimism              0.000    12.489    
                         clock uncertainty           -0.125    12.364    
    SLICE_X41Y2          FDRE (Setup_fdre_C_R)       -0.429    11.935    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.580ns (7.215%)  route 7.459ns (92.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 12.489 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.645    10.135    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/data_rst_i
    SLICE_X40Y1          LUT6 (Prop_lut6_I2_O)        0.124    10.259 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt[7]_i_1__3/O
                         net (fo=8, routed)           0.814    11.073    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt[7]_i_1__3_n_0
    SLICE_X41Y2          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.577    12.489    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/data_clk_i
    SLICE_X41Y2          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[4]/C
                         clock pessimism              0.000    12.489    
                         clock uncertainty           -0.125    12.364    
    SLICE_X41Y2          FDRE (Setup_fdre_C_R)       -0.429    11.935    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 0.580ns (7.215%)  route 7.459ns (92.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 12.489 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.645    10.135    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/data_rst_i
    SLICE_X40Y1          LUT6 (Prop_lut6_I2_O)        0.124    10.259 r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt[7]_i_1__3/O
                         net (fo=8, routed)           0.814    11.073    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt[7]_i_1__3_n_0
    SLICE_X41Y2          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.577    12.489    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/data_clk_i
    SLICE_X41Y2          FDRE                                         r  test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[5]/C
                         clock pessimism              0.000    12.489    
                         clock uncertainty           -0.125    12.364    
    SLICE_X41Y2          FDRE (Setup_fdre_C_R)       -0.429    11.935    test_pound_i/fir16RealbitsOneInTwoMult_v1_0_0/U0/fir_top_inst/generate_fir[4].fir_glob_inst/cpt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  0.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.290ns (19.795%)  route 1.175ns (80.205%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.562     0.903    test_pound_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X33Y52         FDSE                                         r  test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDSE (Prop_fdse_C_Q)         0.128     1.031 r  test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[27]/Q
                         net (fo=2, routed)           1.175     2.206    test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg_n_0_[27]
    SLICE_X36Y55         LUT3 (Prop_lut3_I1_O)        0.099     2.305 r  test_pound_i/nco_counter_1/U0/wb_nco_inst/counter_s[24]_i_2/O
                         net (fo=1, routed)           0.000     2.305    test_pound_i/nco_counter_1/U0/nco_inst1/pinc_sw_s_reg_5[3]
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.368 r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.368    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[24]_i_1_n_4
    SLICE_X36Y55         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.858     2.004    test_pound_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X36Y55         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[27]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.125     2.129    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.105     2.234    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.251ns (16.936%)  route 1.231ns (83.064%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.562     0.903    test_pound_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X35Y52         FDSE                                         r  test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[13]/Q
                         net (fo=2, routed)           1.231     2.275    test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg_n_0_[13]
    SLICE_X36Y52         LUT3 (Prop_lut3_I1_O)        0.045     2.320 r  test_pound_i/nco_counter_1/U0/wb_nco_inst/counter_s[12]_i_4/O
                         net (fo=1, routed)           0.000     2.320    test_pound_i/nco_counter_1/U0/nco_inst1/pinc_sw_s_reg_2[1]
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.385 r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.385    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[12]_i_1_n_6
    SLICE_X36Y52         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.859     2.005    test_pound_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X36Y52         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[13]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     2.235    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.256ns (17.576%)  route 1.201ns (82.424%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.554     0.895    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X23Y32         FDSE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDSE (Prop_fdse_C_Q)         0.141     1.036 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[12]/Q
                         net (fo=2, routed)           1.201     2.236    test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[12]
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.045     2.281 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/counter_s[12]_i_5/O
                         net (fo=1, routed)           0.000     2.281    test_pound_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_2[0]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.351 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.351    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1_n_7
    SLICE_X25Y32         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.820     1.966    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y32         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.125     2.091    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.105     2.196    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.251ns (17.226%)  route 1.206ns (82.774%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.554     0.895    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X23Y32         FDSE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDSE (Prop_fdse_C_Q)         0.141     1.036 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[13]/Q
                         net (fo=2, routed)           1.206     2.242    test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[13]
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.045     2.287 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/counter_s[12]_i_4/O
                         net (fo=1, routed)           0.000     2.287    test_pound_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_2[1]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.352 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.352    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1_n_6
    SLICE_X25Y32         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.820     1.966    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y32         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[13]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.125     2.091    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.105     2.196    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.256ns (17.522%)  route 1.205ns (82.478%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.552     0.893    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y30         FDSE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[0]/Q
                         net (fo=2, routed)           1.205     2.238    test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[0]
    SLICE_X25Y29         LUT3 (Prop_lut3_I1_O)        0.045     2.283 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/counter_s[0]_i_5/O
                         net (fo=1, routed)           0.000     2.283    test_pound_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg[0]
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.353 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.353    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[0]_i_1_n_7
    SLICE_X25Y29         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y29         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[0]/C
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.125     2.088    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.105     2.193    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.252ns (16.803%)  route 1.248ns (83.197%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.562     0.903    test_pound_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X33Y52         FDSE                                         r  test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[18]/Q
                         net (fo=2, routed)           1.248     2.291    test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg_n_0_[18]
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.045     2.336 r  test_pound_i/nco_counter_1/U0/wb_nco_inst/counter_s[16]_i_3/O
                         net (fo=1, routed)           0.000     2.336    test_pound_i/nco_counter_1/U0/nco_inst1/pinc_sw_s_reg_3[2]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.402 r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.402    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[16]_i_1_n_5
    SLICE_X36Y53         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.858     2.004    test_pound_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X36Y53         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[18]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.125     2.129    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.105     2.234    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.290ns (19.735%)  route 1.180ns (80.265%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.552     0.893    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X22Y30         FDRE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[3]/Q
                         net (fo=2, routed)           1.180     2.200    test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[3]
    SLICE_X25Y29         LUT3 (Prop_lut3_I1_O)        0.099     2.299 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/counter_s[0]_i_2/O
                         net (fo=1, routed)           0.000     2.299    test_pound_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg[3]
    SLICE_X25Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.362 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.362    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[0]_i_1_n_4
    SLICE_X25Y29         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.817     1.963    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y29         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[3]/C
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.125     2.088    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.105     2.193    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.296ns (20.116%)  route 1.175ns (79.884%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.554     0.895    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X23Y32         FDRE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[4]/Q
                         net (fo=2, routed)           1.175     2.198    test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[4]
    SLICE_X25Y30         LUT3 (Prop_lut3_I1_O)        0.098     2.296 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/counter_s[4]_i_5/O
                         net (fo=1, routed)           0.000     2.296    test_pound_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_0[0]
    SLICE_X25Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.366 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.366    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]_i_1_n_7
    SLICE_X25Y30         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.818     1.964    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y30         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.125     2.089    
    SLICE_X25Y30         FDRE (Hold_fdre_C_D)         0.105     2.194    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.249ns (16.875%)  route 1.227ns (83.125%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.554     0.895    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X23Y32         FDRE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg[15]/Q
                         net (fo=2, routed)           1.227     2.262    test_pound_i/nco_counter_0/U0/wb_nco_inst/cpt_step_s_reg_n_0_[15]
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.045     2.307 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/counter_s[12]_i_2/O
                         net (fo=1, routed)           0.000     2.307    test_pound_i/nco_counter_0/U0/nco_inst1/pinc_sw_s_reg_2[3]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.370 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.370    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[12]_i_1_n_4
    SLICE_X25Y32         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.820     1.966    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y32         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[15]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.125     2.091    
    SLICE_X25Y32         FDRE (Hold_fdre_C_D)         0.105     2.196    test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.279ns (18.467%)  route 1.232ns (81.533%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.561     0.902    test_pound_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X34Y53         FDSE                                         r  test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDSE (Prop_fdse_C_Q)         0.164     1.066 r  test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg[0]/Q
                         net (fo=2, routed)           1.232     2.297    test_pound_i/nco_counter_1/U0/wb_nco_inst/cpt_step_s_reg_n_0_[0]
    SLICE_X36Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.342 r  test_pound_i/nco_counter_1/U0/wb_nco_inst/counter_s[0]_i_5/O
                         net (fo=1, routed)           0.000     2.342    test_pound_i/nco_counter_1/U0/nco_inst1/pinc_sw_s_reg[0]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.412 r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.412    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[0]_i_1_n_7
    SLICE_X36Y49         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.860     2.006    test_pound_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X36Y49         FDRE                                         r  test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[0]/C
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.125     2.131    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     2.236    test_pound_i/nco_counter_1/U0/nco_inst1/counter_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 1.336ns (52.101%)  route 1.228ns (47.899%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.657     4.818    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/WCLK
    SLICE_X32Y22         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     6.154 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMC/O
                         net (fo=1, routed)           1.228     7.382    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[22]
    SLICE_X33Y26         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.485    10.677    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X33Y26         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[22]/C
                         clock pessimism              0.000    10.677    
                         clock uncertainty           -0.125    10.552    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)       -0.316    10.236    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[22]
  -------------------------------------------------------------------
                         required time                         10.236    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.343ns (55.861%)  route 1.061ns (44.139%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.660     4.821    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/WCLK
    SLICE_X30Y21         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     6.164 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/RAMB/O
                         net (fo=1, routed)           1.061     7.225    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[14]
    SLICE_X33Y27         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.486    10.678    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X33Y27         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[14]/C
                         clock pessimism              0.000    10.678    
                         clock uncertainty           -0.125    10.553    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.329    10.224    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[14]
  -------------------------------------------------------------------
                         required time                         10.224    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.343ns (58.020%)  route 0.972ns (41.980%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 10.675 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.657     4.818    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/WCLK
    SLICE_X32Y22         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     6.161 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMB/O
                         net (fo=1, routed)           0.972     7.133    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[20]
    SLICE_X33Y25         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.483    10.675    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X33Y25         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[20]/C
                         clock pessimism              0.000    10.675    
                         clock uncertainty           -0.125    10.550    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)       -0.333    10.217    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[20]
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.314ns (51.992%)  route 1.213ns (48.008%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.660     4.821    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/WCLK
    SLICE_X32Y21         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     6.135 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC_D1/O
                         net (fo=1, routed)           1.213     7.348    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[11]
    SLICE_X33Y27         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.486    10.678    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X33Y27         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[11]/C
                         clock pessimism              0.000    10.678    
                         clock uncertainty           -0.125    10.553    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.105    10.448    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[11]
  -------------------------------------------------------------------
                         required time                         10.448    
                         arrival time                          -7.348    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 1.344ns (57.970%)  route 0.974ns (42.030%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.660     4.821    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/WCLK
    SLICE_X30Y21         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.165 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/RAMA/O
                         net (fo=1, routed)           0.974     7.140    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[12]
    SLICE_X33Y22         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.486    10.678    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X33Y22         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[12]/C
                         clock pessimism              0.000    10.678    
                         clock uncertainty           -0.125    10.553    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)       -0.309    10.244    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[12]
  -------------------------------------------------------------------
                         required time                         10.244    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 1.314ns (53.656%)  route 1.135ns (46.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 10.675 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.657     4.818    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/WCLK
    SLICE_X32Y22         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     6.132 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMC_D1/O
                         net (fo=1, routed)           1.135     7.267    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[23]
    SLICE_X33Y25         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.483    10.675    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X33Y25         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[23]/C
                         clock pessimism              0.000    10.675    
                         clock uncertainty           -0.125    10.550    
    SLICE_X33Y25         FDRE (Setup_fdre_C_D)       -0.101    10.449    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[23]
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.336ns (61.058%)  route 0.852ns (38.942%))
  Logic Levels:           0  
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.738     4.899    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/WCLK
    SLICE_X38Y28         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     6.235 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMC/O
                         net (fo=1, routed)           0.852     7.087    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/p_1_out__0[10]
    SLICE_X37Y32         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.567    10.759    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X37Y32         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[10]/C
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.125    10.634    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)       -0.268    10.366    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[10]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 1.344ns (62.610%)  route 0.803ns (37.390%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.660     4.821    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/WCLK
    SLICE_X32Y21         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.165 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMA/O
                         net (fo=1, routed)           0.803     6.968    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[6]
    SLICE_X33Y22         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.486    10.678    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X33Y22         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[6]/C
                         clock pessimism              0.000    10.678    
                         clock uncertainty           -0.125    10.553    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)       -0.306    10.247    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[6]
  -------------------------------------------------------------------
                         required time                         10.247    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 1.317ns (56.251%)  route 1.024ns (43.749%))
  Logic Levels:           0  
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.660     4.821    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/WCLK
    SLICE_X32Y21         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     6.138 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.024     7.162    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[9]
    SLICE_X33Y26         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.485    10.677    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X33Y26         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]/C
                         clock pessimism              0.000    10.677    
                         clock uncertainty           -0.125    10.552    
    SLICE_X33Y26         FDRE (Setup_fdre_C_D)       -0.102    10.450    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]
  -------------------------------------------------------------------
                         required time                         10.450    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 1.344ns (65.232%)  route 0.716ns (34.768%))
  Logic Levels:           0  
  Clock Path Skew:        -2.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.742     4.903    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/WCLK
    SLICE_X42Y30         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     6.247 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_18_23/RAMA/O
                         net (fo=1, routed)           0.716     6.963    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/p_1_out__0[18]
    SLICE_X35Y30         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.489    10.681    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X35Y30         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[18]/C
                         clock pessimism              0.000    10.681    
                         clock uncertainty           -0.125    10.556    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)       -0.299    10.257    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[18]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  3.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.597%)  route 0.296ns (61.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.556     1.611    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y35         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[25]/Q
                         net (fo=6, routed)           0.296     2.048    test_pound_i/nco_counter_0/U0/wb_nco_inst/step_scale_i__0[7]
    SLICE_X24Y31         LUT5 (Prop_lut5_I4_O)        0.045     2.093 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s[7]_i_1/O
                         net (fo=1, routed)           0.000     2.093    test_pound_i/nco_counter_0/U0/wb_nco_inst/p_0_in[7]
    SLICE_X24Y31         FDCE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.819     1.189    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X24Y31         FDCE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.125     1.314    
    SLICE_X24Y31         FDCE (Hold_fdce_C_D)         0.121     1.435    test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.388ns (87.437%)  route 0.056ns (12.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.584     1.639    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/WCLK
    SLICE_X38Y32         RAMD32                                       r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.027 r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.056     2.083    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[3]
    SLICE_X39Y32         FDRE                                         r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.851     1.221    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X39Y32         FDRE                                         r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[3]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.125     1.346    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.066     1.412    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.388ns (79.535%)  route 0.100ns (20.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.581     1.636    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/WCLK
    SLICE_X38Y29         RAMD32                                       r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.024 r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/mem_reg_0_1_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.100     2.124    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/p_1_out__0[15]
    SLICE_X37Y29         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.848     1.218    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X37Y29         FDRE                                         r  test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[15]/C
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.125     1.343    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.075     1.418    test_pound_i/data32Real_multi_to_ram_0/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/ram_msb/dout_b_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.473%)  route 0.354ns (65.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.556     1.611    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y35         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[26]/Q
                         net (fo=7, routed)           0.354     2.106    test_pound_i/nco_counter_0/U0/wb_nco_inst/step_scale_i__0[8]
    SLICE_X24Y31         LUT5 (Prop_lut5_I4_O)        0.045     2.151 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s[8]_i_1/O
                         net (fo=1, routed)           0.000     2.151    test_pound_i/nco_counter_0/U0/wb_nco_inst/p_0_in[8]
    SLICE_X24Y31         FDCE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.819     1.189    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X24Y31         FDCE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.125     1.314    
    SLICE_X24Y31         FDCE (Hold_fdce_C_D)         0.121     1.435    test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.388ns (80.291%)  route 0.095ns (19.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.585     1.640    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/WCLK
    SLICE_X38Y33         RAMD32                                       r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.028 r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.095     2.123    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[15]
    SLICE_X37Y34         FDRE                                         r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.853     1.223    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X37Y34         FDRE                                         r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[15]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.125     1.348    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.047     1.395    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.424%)  route 0.388ns (67.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.556     1.611    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y35         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[24]/Q
                         net (fo=7, routed)           0.388     2.140    test_pound_i/nco_counter_0/U0/wb_nco_inst/step_scale_i__0[6]
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.045     2.185 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s[6]_i_1/O
                         net (fo=1, routed)           0.000     2.185    test_pound_i/nco_counter_0/U0/wb_nco_inst/p_0_in[6]
    SLICE_X24Y30         FDCE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.818     1.188    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X24Y30         FDCE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.125     1.313    
    SLICE_X24Y30         FDCE (Hold_fdce_C_D)         0.121     1.434    test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.902%)  route 0.397ns (68.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.556     1.611    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y35         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[27]/Q
                         net (fo=4, routed)           0.397     2.149    test_pound_i/nco_counter_0/U0/wb_nco_inst/step_scale_i[0]
    SLICE_X24Y31         LUT5 (Prop_lut5_I4_O)        0.045     2.194 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s[9]_i_1/O
                         net (fo=1, routed)           0.000     2.194    test_pound_i/nco_counter_0/U0/wb_nco_inst/p_0_in[9]
    SLICE_X24Y31         FDCE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.819     1.189    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X24Y31         FDCE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.125     1.314    
    SLICE_X24Y31         FDCE (Hold_fdce_C_D)         0.121     1.435    test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.386ns (70.712%)  route 0.160ns (29.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.584     1.639    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/WCLK
    SLICE_X38Y32         RAMD32                                       r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.025 r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.160     2.185    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[5]
    SLICE_X37Y34         FDRE                                         r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.853     1.223    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X37Y34         FDRE                                         r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[5]/C
                         clock pessimism              0.000     1.223    
                         clock uncertainty            0.125     1.348    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.076     1.424    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.583%)  route 0.403ns (68.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.556     1.611    test_pound_i/nco_counter_0/U0/nco_inst1/ref_clk_i
    SLICE_X25Y34         FDRE                                         r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  test_pound_i/nco_counter_0/U0/nco_inst1/counter_s_reg[20]/Q
                         net (fo=7, routed)           0.403     2.155    test_pound_i/nco_counter_0/U0/wb_nco_inst/step_scale_i__0[2]
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.045     2.200 r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s[2]_i_1/O
                         net (fo=1, routed)           0.000     2.200    test_pound_i/nco_counter_0/U0/wb_nco_inst/p_0_in[2]
    SLICE_X24Y30         FDCE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.818     1.188    test_pound_i/nco_counter_0/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X24Y30         FDCE                                         r  test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.125     1.313    
    SLICE_X24Y30         FDCE (Hold_fdce_C_D)         0.121     1.434    test_pound_i/nco_counter_0/U0/wb_nco_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.388ns (69.820%)  route 0.168ns (30.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.583     1.638    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/WCLK
    SLICE_X38Y31         RAMD32                                       r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.026 r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/mem_reg_0_1_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.168     2.194    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/p_1_out[9]
    SLICE_X39Y33         FDRE                                         r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.852     1.222    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/s00_axi_aclk
    SLICE_X39Y33         FDRE                                         r  test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            0.125     1.347    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.066     1.413    test_pound_i/data16_multi_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/ram_msb/dout_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.781    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 0.580ns (9.693%)  route 5.404ns (90.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           1.366     4.856    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.980 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          4.037     9.018    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y0          FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.557    12.469    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y0          FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]/C
                         clock pessimism              0.000    12.469    
                         clock uncertainty           -0.125    12.344    
    ILOGIC_X0Y0          FDCE (Recov_fdce_C_CLR)     -0.795    11.549    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 0.580ns (9.762%)  route 5.361ns (90.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           1.366     4.856    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.980 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.995     8.975    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y3          FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.556    12.468    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y3          FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]/C
                         clock pessimism              0.000    12.468    
                         clock uncertainty           -0.125    12.343    
    ILOGIC_X0Y3          FDCE (Recov_fdce_C_CLR)     -0.795    11.548    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.580ns (9.843%)  route 5.312ns (90.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           1.366     4.856    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.980 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.946     8.926    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y4          FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.556    12.468    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y4          FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]/C
                         clock pessimism              0.000    12.468    
                         clock uncertainty           -0.125    12.343    
    ILOGIC_X0Y4          FDCE (Recov_fdce_C_CLR)     -0.795    11.548    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 0.580ns (10.015%)  route 5.211ns (89.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           1.366     4.856    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.980 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.845     8.825    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y5          FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.555    12.467    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y5          FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y5          FDCE (Recov_fdce_C_CLR)     -0.795    11.547    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.580ns (10.100%)  route 5.162ns (89.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           1.366     4.856    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.980 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.796     8.776    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y6          FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.555    12.467    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y6          FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y6          FDCE (Recov_fdce_C_CLR)     -0.795    11.547    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 0.580ns (10.254%)  route 5.076ns (89.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           1.366     4.856    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.980 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.710     8.690    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y1          FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.557    12.469    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y1          FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]/C
                         clock pessimism              0.000    12.469    
                         clock uncertainty           -0.125    12.344    
    ILOGIC_X0Y1          FDCE (Recov_fdce_C_CLR)     -0.795    11.549    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.580ns (10.710%)  route 4.835ns (89.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           1.366     4.856    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.980 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.469     8.449    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y13         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.551    12.463    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y13         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.808%)  route 4.786ns (89.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           1.366     4.856    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.980 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.420     8.400    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y14         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.551    12.463    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y14         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.580ns (10.963%)  route 4.711ns (89.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           1.366     4.856    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.980 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.344     8.325    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y9          FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.554    12.466    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y9          FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]/C
                         clock pessimism              0.000    12.466    
                         clock uncertainty           -0.125    12.341    
    ILOGIC_X0Y9          FDCE (Recov_fdce_C_CLR)     -0.795    11.546    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.242ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.580ns (11.015%)  route 4.685ns (88.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           1.366     4.856    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     4.980 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          3.319     8.299    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y15         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        1.550    12.462    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y15         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.125    12.337    
    ILOGIC_X0Y15         FDCE (Recov_fdce_C_CLR)     -0.795    11.542    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  3.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.186ns (12.408%)  route 1.313ns (87.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           0.642     1.704    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.670     2.420    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y49         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.856     2.002    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y49         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.125     2.127    
    ILOGIC_X0Y49         FDCE (Remov_fdce_C_CLR)     -0.207     1.920    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_b_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.186ns (11.672%)  route 1.408ns (88.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           0.642     1.704    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.765     2.514    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y43         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.854     2.000    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y43         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y43         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.186ns (10.707%)  route 1.551ns (89.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           0.642     1.704    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.909     2.658    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.854     2.000    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y42         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y42         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.186ns (10.676%)  route 1.556ns (89.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           0.642     1.704    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.914     2.663    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y41         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.854     2.000    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y41         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y41         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.186ns (10.380%)  route 1.606ns (89.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           0.642     1.704    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.963     2.712    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.852     1.998    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y35         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.186ns (10.303%)  route 1.619ns (89.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           0.642     1.704    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.977     2.726    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.854     2.000    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y40         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.186ns (10.274%)  route 1.624ns (89.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           0.642     1.704    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          0.982     2.731    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.854     2.000    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y39         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.186ns (10.080%)  route 1.659ns (89.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           0.642     1.704    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.017     2.766    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.852     1.998    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y36         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.186ns (9.670%)  route 1.738ns (90.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           0.642     1.704    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.095     2.844    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y34         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.852     1.998    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y34         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y34         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.186ns (9.645%)  route 1.743ns (90.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  test_pound_i/rst_processing_system7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=3, routed)           0.642     1.704    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=29, routed)          1.100     2.849    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y33         FDCE                                         f  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    test_pound_i/redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  test_pound_i/redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=2672, routed)        0.852     1.998    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y33         FDCE                                         r  test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y33         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    test_pound_i/ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.933    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.846ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.456ns (6.394%)  route 6.676ns (93.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.676    10.166    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X3Y29          FDCE                                         f  test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.540    10.733    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X3Y29          FDCE                                         r  test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[4]/C
                         clock pessimism              0.116    10.848    
                         clock uncertainty           -0.125    10.723    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.405    10.318    test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[4]
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.456ns (6.394%)  route 6.676ns (93.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.676    10.166    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X3Y29          FDCE                                         f  test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.540    10.733    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X3Y29          FDCE                                         r  test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[5]/C
                         clock pessimism              0.116    10.848    
                         clock uncertainty           -0.125    10.723    
    SLICE_X3Y29          FDCE (Recov_fdce_C_CLR)     -0.405    10.318    test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                         -10.166    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.456ns (6.418%)  route 6.649ns (93.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.649    10.139    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X2Y32          FDCE                                         f  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.543    10.735    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X2Y32          FDCE                                         r  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism              0.116    10.851    
                         clock uncertainty           -0.125    10.726    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.405    10.321    test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.456ns (6.418%)  route 6.649ns (93.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.649    10.139    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X2Y32          FDCE                                         f  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.543    10.735    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X2Y32          FDCE                                         r  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[11]/C
                         clock pessimism              0.116    10.851    
                         clock uncertainty           -0.125    10.726    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.405    10.321    test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.456ns (6.418%)  route 6.649ns (93.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.649    10.139    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X2Y32          FDCE                                         f  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.543    10.735    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X2Y32          FDCE                                         r  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[13]/C
                         clock pessimism              0.116    10.851    
                         clock uncertainty           -0.125    10.726    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.405    10.321    test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[13]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.456ns (6.418%)  route 6.649ns (93.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.649    10.139    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X2Y32          FDCE                                         f  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.543    10.735    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X2Y32          FDCE                                         r  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[2]/C
                         clock pessimism              0.116    10.851    
                         clock uncertainty           -0.125    10.726    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.405    10.321    test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 0.456ns (6.422%)  route 6.645ns (93.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.645    10.135    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X3Y32          FDCE                                         f  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.543    10.735    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X3Y32          FDCE                                         r  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[15]/C
                         clock pessimism              0.116    10.851    
                         clock uncertainty           -0.125    10.726    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    10.321    test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[15]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 0.456ns (6.422%)  route 6.645ns (93.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.645    10.135    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X3Y32          FDCE                                         f  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.543    10.735    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X3Y32          FDCE                                         r  test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[3]/C
                         clock pessimism              0.116    10.851    
                         clock uncertainty           -0.125    10.726    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    10.321    test_pound_i/add_const_6/U0/wb_add_const_inst/offset_s_reg[3]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.456ns (6.427%)  route 6.639ns (93.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.639    10.129    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X2Y30          FDCE                                         f  test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.540    10.733    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X2Y30          FDCE                                         r  test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[10]/C
                         clock pessimism              0.116    10.848    
                         clock uncertainty           -0.125    10.723    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.405    10.318    test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.456ns (6.427%)  route 6.639ns (93.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.726     3.034    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        6.639    10.129    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X2Y30          FDCE                                         f  test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       1.540    10.733    test_pound_i/add_const_6/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X2Y30          FDCE                                         r  test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[1]/C
                         clock pessimism              0.116    10.848    
                         clock uncertainty           -0.125    10.723    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.405    10.318    test_pound_i/add_const_6/U0/wb_add_const_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.689%)  route 0.889ns (86.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        0.889     1.951    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X32Y46         FDCE                                         f  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.831     1.201    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X32Y46         FDCE                                         r  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[12]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X32Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.105    test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.689%)  route 0.889ns (86.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        0.889     1.951    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X32Y46         FDCE                                         f  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.831     1.201    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X32Y46         FDCE                                         r  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X32Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.105    test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.689%)  route 0.889ns (86.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        0.889     1.951    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X32Y46         FDCE                                         f  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.831     1.201    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X32Y46         FDCE                                         r  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[8]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X32Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.105    test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.141ns (13.689%)  route 0.889ns (86.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        0.889     1.951    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X32Y46         FDCE                                         f  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.831     1.201    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X32Y46         FDCE                                         r  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[9]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X32Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.105    test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.629%)  route 0.975ns (87.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        0.975     2.037    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X34Y45         FDCE                                         f  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.832     1.202    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X34Y45         FDCE                                         r  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.106    test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.629%)  route 0.975ns (87.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        0.975     2.037    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X34Y45         FDCE                                         f  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.832     1.202    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X34Y45         FDCE                                         r  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[10]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.106    test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.629%)  route 0.975ns (87.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        0.975     2.037    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X34Y45         FDCE                                         f  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.832     1.202    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X34Y45         FDCE                                         r  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[3]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.106    test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.629%)  route 0.975ns (87.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        0.975     2.037    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X34Y45         FDCE                                         f  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.832     1.202    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X34Y45         FDCE                                         r  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[5]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.106    test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.629%)  route 0.975ns (87.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        0.975     2.037    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X35Y45         FDCE                                         f  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.832     1.202    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X35Y45         FDCE                                         r  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[2]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.081    test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.141ns (12.629%)  route 0.975ns (87.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.580     0.921    test_pound_i/rst_processing_system7_0_125M/U0/slowest_sync_clk
    SLICE_X43Y77         FDRE                                         r  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  test_pound_i/rst_processing_system7_0_125M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=1197, routed)        0.975     2.037    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X35Y45         FDCE                                         f  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  test_pound_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  test_pound_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11124, routed)       0.832     1.202    test_pound_i/add_const_4/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X35Y45         FDCE                                         r  test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[6]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.081    test_pound_i/add_const_4/U0/wb_add_const_inst/readdata_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.956    





