

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Tue Jul 26 15:38:26 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.574 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24491|    24491|  0.255 ms|  0.255 ms|  24492|  24492|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_301_1     |    18416|    18416|      1151|          -|          -|    16|        no|
        | + VITIS_LOOP_304_2    |     1148|     1148|        82|          -|          -|    14|        no|
        |  ++ VITIS_LOOP_308_4  |       80|       80|         5|          -|          -|    16|        no|
        |- VITIS_LOOP_322_1     |      328|      328|        82|          -|          -|     4|        no|
        | + VITIS_LOOP_325_2    |       80|       80|         5|          -|          -|    16|        no|
        |- VITIS_LOOP_341_2     |      108|      108|        27|          -|          -|     4|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 17 
10 --> 11 
11 --> 12 9 
12 --> 13 11 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 23 18 
18 --> 19 17 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 18 
23 --> 24 
24 --> 25 
25 --> 26 52 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 25 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 53 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%m_3_10_loc = alloca i64 1"   --->   Operation 54 'alloca' 'm_3_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%m_3_7_loc = alloca i64 1"   --->   Operation 55 'alloca' 'm_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%m_2_03_loc = alloca i64 1"   --->   Operation 56 'alloca' 'm_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m_3_04_loc = alloca i64 1"   --->   Operation 57 'alloca' 'm_3_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv1 = alloca i64 1"   --->   Operation 58 'alloca' 'conv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%max1_V_0 = alloca i64 1" [master.cpp:9]   --->   Operation 59 'alloca' 'max1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv2_0 = alloca i64 1"   --->   Operation 60 'alloca' 'conv2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%max2_V_0 = alloca i64 1" [master.cpp:11]   --->   Operation 61 'alloca' 'max2_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 224> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%den1_V_0 = alloca i64 1" [master.cpp:12]   --->   Operation 62 'alloca' 'den1_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_1 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:15]   --->   Operation 63 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln301 = store i5 0, i5 %d" [model_functions.cpp:301]   --->   Operation 64 'store' 'store_ln301' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:15]   --->   Operation 65 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2, i35 %conv1, i35 %max1_V_0"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2, i35 %conv1, i35 %max1_V_0"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln17 = call void @convolution2_fix, i35 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V" [master.cpp:17]   --->   Operation 68 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln17 = call void @convolution2_fix, i35 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V" [master.cpp:17]   --->   Operation 69 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2, i35 %conv2_0, i35 %max2_V_0"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 71 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_9, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_9, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_284_1_VITIS_LOOP_285_2, i35 %conv2_0, i35 %max2_V_0"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln301 = br void %_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit" [model_functions.cpp:301]   --->   Operation 77 'br' 'br_ln301' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.95>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%d_2 = load i5 %d" [model_functions.cpp:301]   --->   Operation 78 'load' 'd_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i5 %d_2" [model_functions.cpp:301]   --->   Operation 79 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1171 = trunc i5 %d_2"   --->   Operation 80 'trunc' 'trunc_ln1171' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln1171, i4 0"   --->   Operation 81 'bitconcatenate' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %d_2, i1 0"   --->   Operation 82 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i6 %tmp_s"   --->   Operation 83 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (1.91ns)   --->   "%sub_ln1171 = sub i8 %tmp_14_cast, i8 %zext_ln1171"   --->   Operation 84 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (1.36ns)   --->   "%icmp_ln301 = icmp_eq  i5 %d_2, i5 16" [model_functions.cpp:301]   --->   Operation 85 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.78ns)   --->   "%add_ln301 = add i5 %d_2, i5 1" [model_functions.cpp:301]   --->   Operation 87 'add' 'add_ln301' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %icmp_ln301, void %.split17, void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader" [model_functions.cpp:301]   --->   Operation 88 'br' 'br_ln301' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%thirdBias_f_V_addr = getelementptr i21 %thirdBias_f_V, i64 0, i64 %zext_ln301" [model_functions.cpp:303]   --->   Operation 89 'getelementptr' 'thirdBias_f_V_addr' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%den1_V_0_addr = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln301" [model_functions.cpp:303]   --->   Operation 90 'getelementptr' 'den1_V_0_addr' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_9 : Operation 91 [2/2] (2.32ns)   --->   "%thirdBias_f_V_load = load i4 %thirdBias_f_V_addr" [model_functions.cpp:303]   --->   Operation 91 'load' 'thirdBias_f_V_load' <Predicate = (!icmp_ln301)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 92 'alloca' 'd_1' <Predicate = (icmp_ln301)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%den2_V_0_3 = alloca i32 1"   --->   Operation 93 'alloca' 'den2_V_0_3' <Predicate = (icmp_ln301)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%den2_V_0_3_1 = alloca i32 1"   --->   Operation 94 'alloca' 'den2_V_0_3_1' <Predicate = (icmp_ln301)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%den2_V_0_3_2 = alloca i32 1"   --->   Operation 95 'alloca' 'den2_V_0_3_2' <Predicate = (icmp_ln301)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%den2_V_0_3_3 = alloca i32 1"   --->   Operation 96 'alloca' 'den2_V_0_3_3' <Predicate = (icmp_ln301)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln1171 = store i3 0, i3 %d_1"   --->   Operation 97 'store' 'store_ln1171' <Predicate = (icmp_ln301)> <Delay = 1.58>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln1171 = br void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit"   --->   Operation 98 'br' 'br_ln1171' <Predicate = (icmp_ln301)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [model_functions.cpp:299]   --->   Operation 99 'specloopname' 'specloopname_ln299' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/2] (2.32ns)   --->   "%thirdBias_f_V_load = load i4 %thirdBias_f_V_addr" [model_functions.cpp:303]   --->   Operation 100 'load' 'thirdBias_f_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i21 %thirdBias_f_V_load" [model_functions.cpp:304]   --->   Operation 101 'sext' 'sext_ln304' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln304 = br void" [model_functions.cpp:304]   --->   Operation 102 'br' 'br_ln304' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 3.62>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%i_2 = phi i4 %add_ln304, void, i4 0, void %.split17" [model_functions.cpp:304]   --->   Operation 103 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%add_i_i_i_lcssa_lcssa7_i = phi i36 %lhs_2, void, i36 %sext_ln304, void %.split17"   --->   Operation 104 'phi' 'add_i_i_i_lcssa_lcssa7_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i4 %i_2"   --->   Operation 105 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (1.91ns)   --->   "%add_ln1171 = add i8 %sub_ln1171, i8 %zext_ln1171_1"   --->   Operation 106 'add' 'add_ln1171' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_18_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln1171, i4 0"   --->   Operation 107 'bitconcatenate' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_2, i4 0"   --->   Operation 108 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (1.30ns)   --->   "%icmp_ln304 = icmp_eq  i4 %i_2, i4 14" [model_functions.cpp:304]   --->   Operation 109 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 110 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.73ns)   --->   "%add_ln304 = add i4 %i_2, i4 1" [model_functions.cpp:304]   --->   Operation 111 'add' 'add_ln304' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln304, void %.split15, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i" [model_functions.cpp:304]   --->   Operation 112 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [model_functions.cpp:299]   --->   Operation 113 'specloopname' 'specloopname_ln299' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln308 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [model_functions.cpp:308]   --->   Operation 114 'br' 'br_ln308' <Predicate = (!icmp_ln304)> <Delay = 1.58>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i36 %add_i_i_i_lcssa_lcssa7_i" [model_functions.cpp:304]   --->   Operation 115 'trunc' 'trunc_ln304' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_i_i_i_lcssa_lcssa7_i, i32 35"   --->   Operation 116 'bitselect' 'tmp' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (1.02ns)   --->   "%select_ln314 = select i1 %tmp, i35 0, i35 %trunc_ln304" [model_functions.cpp:314]   --->   Operation 117 'select' 'select_ln314' <Predicate = (icmp_ln304)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (2.32ns)   --->   "%store_ln314 = store i35 %select_ln314, i4 %den1_V_0_addr" [model_functions.cpp:314]   --->   Operation 118 'store' 'store_ln314' <Predicate = (icmp_ln304)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_11 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln301 = store i5 %add_ln301, i5 %d" [model_functions.cpp:301]   --->   Operation 119 'store' 'store_ln301' <Predicate = (icmp_ln304)> <Delay = 1.58>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit"   --->   Operation 120 'br' 'br_ln0' <Predicate = (icmp_ln304)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.16>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%h = phi i5 %add_ln308, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i5 0, void %.split15" [model_functions.cpp:308]   --->   Operation 121 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_2 = phi i36 %add_ln415_1, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i36 %add_i_i_i_lcssa_lcssa7_i, void %.split15"   --->   Operation 122 'phi' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i5 %h"   --->   Operation 123 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1171_5 = zext i5 %h"   --->   Operation 124 'zext' 'zext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (1.54ns)   --->   "%add_ln1171_2 = add i12 %tmp_18_cast, i12 %zext_ln1171_5"   --->   Operation 125 'add' 'add_ln1171_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i12 %add_ln1171_2"   --->   Operation 126 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%firstDense_f_V_addr = getelementptr i21 %firstDense_f_V, i64 0, i64 %zext_ln1171_6"   --->   Operation 127 'getelementptr' 'firstDense_f_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (1.91ns)   --->   "%add_ln1169 = add i8 %tmp_3, i8 %zext_ln1171_4"   --->   Operation 128 'add' 'add_ln1169' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i8 %add_ln1169"   --->   Operation 129 'zext' 'zext_ln1169' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%max2_V_0_addr = getelementptr i35 %max2_V_0, i64 0, i64 %zext_ln1169"   --->   Operation 130 'getelementptr' 'max2_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (1.36ns)   --->   "%icmp_ln308 = icmp_eq  i5 %h, i5 16" [model_functions.cpp:308]   --->   Operation 131 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 132 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (1.78ns)   --->   "%add_ln308 = add i5 %h, i5 1" [model_functions.cpp:308]   --->   Operation 133 'add' 'add_ln308' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %icmp_ln308, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void" [model_functions.cpp:308]   --->   Operation 134 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [2/2] (3.25ns)   --->   "%r_V_2 = load i8 %max2_V_0_addr"   --->   Operation 135 'load' 'r_V_2' <Predicate = (!icmp_ln308)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 224> <RAM>
ST_12 : Operation 136 [2/2] (3.25ns)   --->   "%firstDense_f_V_load = load i12 %firstDense_f_V_addr"   --->   Operation 136 'load' 'firstDense_f_V_load' <Predicate = (!icmp_ln308)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 3584> <ROM>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 137 'br' 'br_ln0' <Predicate = (icmp_ln308)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 138 [1/2] (3.25ns)   --->   "%r_V_2 = load i8 %max2_V_0_addr"   --->   Operation 138 'load' 'r_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 224> <RAM>
ST_13 : Operation 139 [1/2] (3.25ns)   --->   "%firstDense_f_V_load = load i12 %firstDense_f_V_addr"   --->   Operation 139 'load' 'firstDense_f_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 3584> <ROM>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1168_1 = zext i35 %r_V_2"   --->   Operation 140 'zext' 'zext_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i21 %firstDense_f_V_load"   --->   Operation 141 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [2/2] (6.91ns)   --->   "%r_V_4 = mul i55 %sext_ln1171_1, i55 %zext_ln1168_1"   --->   Operation 142 'mul' 'r_V_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 143 [1/2] (6.91ns)   --->   "%r_V_4 = mul i55 %sext_ln1171_1, i55 %zext_ln1168_1"   --->   Operation 143 'mul' 'r_V_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i55 %r_V_4"   --->   Operation 144 'trunc' 'trunc_ln727_1' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln299 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [model_functions.cpp:299]   --->   Operation 145 'specloopname' 'specloopname_ln299' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_2, i19 0"   --->   Operation 146 'bitconcatenate' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (3.28ns)   --->   "%ret_V = add i55 %lhs_3, i55 %r_V_4"   --->   Operation 147 'add' 'ret_V' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%p_Val2_5 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V, i32 19, i32 54"   --->   Operation 148 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 19"   --->   Operation 149 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 18"   --->   Operation 150 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (2.43ns)   --->   "%r_1 = icmp_ne  i18 %trunc_ln727_1, i18 0"   --->   Operation 151 'icmp' 'r_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %p_Result_10, i1 %r_1"   --->   Operation 152 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln412_1 = and i1 %or_ln412_1, i1 %p_Result_11"   --->   Operation 153 'and' 'and_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln412_1"   --->   Operation 154 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_1 = add i36 %p_Val2_5, i36 %zext_ln415_1"   --->   Operation 155 'add' 'add_ln415_1' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 156 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 9> <Delay = 6.80>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%d_3 = load i3 %d_1"   --->   Operation 157 'load' 'd_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln1171_1 = trunc i3 %d_3"   --->   Operation 158 'trunc' 'trunc_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln1171_1, i4 0" [model_functions.cpp:322]   --->   Operation 159 'bitconcatenate' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (1.13ns)   --->   "%icmp_ln322 = icmp_eq  i3 %d_3, i3 4" [model_functions.cpp:322]   --->   Operation 160 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 161 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (1.65ns)   --->   "%add_ln322 = add i3 %d_3, i3 1" [model_functions.cpp:322]   --->   Operation 162 'add' 'add_ln322' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322, void %.split12, void %_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader" [model_functions.cpp:322]   --->   Operation 163 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln320 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [model_functions.cpp:320]   --->   Operation 164 'specloopname' 'specloopname_ln320' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (1.82ns)   --->   "%tmp_2 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68718728804, i36 571519, i36 68718843845, i36 68719379821, i2 %trunc_ln1171_1" [model_functions.cpp:324]   --->   Operation 165 'mux' 'tmp_2' <Predicate = (!icmp_ln322)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (1.58ns)   --->   "%br_ln325 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i104" [model_functions.cpp:325]   --->   Operation 166 'br' 'br_ln325' <Predicate = (!icmp_ln322)> <Delay = 1.58>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 167 'alloca' 'sum' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 168 'alloca' 'i' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%den2_V_0_3_load = load i36 %den2_V_0_3"   --->   Operation 169 'load' 'den2_V_0_3_load' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%den2_V_0_3_1_load = load i36 %den2_V_0_3_1"   --->   Operation 170 'load' 'den2_V_0_3_1_load' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%den2_V_0_3_2_load = load i36 %den2_V_0_3_2"   --->   Operation 171 'load' 'den2_V_0_3_2_load' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%den2_V_0_3_3_load = load i36 %den2_V_0_3_3"   --->   Operation 172 'load' 'den2_V_0_3_3_load' <Predicate = (icmp_ln322)> <Delay = 0.00>
ST_17 : Operation 173 [2/2] (5.67ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_335_1, i36 %den2_V_0_3_load, i36 %den2_V_0_3_1_load, i36 %den2_V_0_3_2_load, i36 %den2_V_0_3_3_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 173 'call' 'call_ln0' <Predicate = (icmp_ln322)> <Delay = 5.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 174 [1/1] (1.58ns)   --->   "%store_ln341 = store i3 0, i3 %i" [model_functions.cpp:341]   --->   Operation 174 'store' 'store_ln341' <Predicate = (icmp_ln322)> <Delay = 1.58>
ST_17 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln341 = store i64 0, i64 %sum" [model_functions.cpp:341]   --->   Operation 175 'store' 'store_ln341' <Predicate = (icmp_ln322)> <Delay = 1.58>

State 18 <SV = 10> <Delay = 5.07>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %add_ln325, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i104.split, i5 0, void %.split12" [model_functions.cpp:325]   --->   Operation 176 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%den2_V_0_0 = phi i36 %add_ln415, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i104.split, i36 %tmp_2, void %.split12"   --->   Operation 177 'phi' 'den2_V_0_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i5 %i_4"   --->   Operation 178 'zext' 'zext_ln736' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i5 %i_4"   --->   Operation 179 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (1.82ns)   --->   "%add_ln1171_1 = add i6 %tmp_16_cast, i6 %zext_ln1171_2"   --->   Operation 180 'add' 'add_ln1171_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i6 %add_ln1171_1"   --->   Operation 181 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%secondDense_f_V_addr = getelementptr i19 %secondDense_f_V, i64 0, i64 %zext_ln1171_3"   --->   Operation 182 'getelementptr' 'secondDense_f_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (1.36ns)   --->   "%icmp_ln325 = icmp_eq  i5 %i_4, i5 16" [model_functions.cpp:325]   --->   Operation 183 'icmp' 'icmp_ln325' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 184 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (1.78ns)   --->   "%add_ln325 = add i5 %i_4, i5 1" [model_functions.cpp:325]   --->   Operation 185 'add' 'add_ln325' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln325 = br i1 %icmp_ln325, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i104.split, void" [model_functions.cpp:325]   --->   Operation 186 'br' 'br_ln325' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%den1_V_0_addr_1 = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln736"   --->   Operation 187 'getelementptr' 'den1_V_0_addr_1' <Predicate = (!icmp_ln325)> <Delay = 0.00>
ST_18 : Operation 188 [2/2] (2.32ns)   --->   "%r_V = load i4 %den1_V_0_addr_1"   --->   Operation 188 'load' 'r_V' <Predicate = (!icmp_ln325)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_18 : Operation 189 [2/2] (3.25ns)   --->   "%secondDense_f_V_load = load i6 %secondDense_f_V_addr"   --->   Operation 189 'load' 'secondDense_f_V_load' <Predicate = (!icmp_ln325)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 64> <ROM>
ST_18 : Operation 190 [1/1] (1.30ns)   --->   "%switch_ln736 = switch i2 %trunc_ln1171_1, void %branch7, i2 0, void %.branch4_crit_edge, i2 1, void %branch5, i2 2, void %branch6"   --->   Operation 190 'switch' 'switch_ln736' <Predicate = (icmp_ln325)> <Delay = 1.30>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_2"   --->   Operation 191 'store' 'store_ln736' <Predicate = (icmp_ln325 & trunc_ln1171_1 == 2)> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 192 'br' 'br_ln736' <Predicate = (icmp_ln325 & trunc_ln1171_1 == 2)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_1"   --->   Operation 193 'store' 'store_ln736' <Predicate = (icmp_ln325 & trunc_ln1171_1 == 1)> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 194 'br' 'br_ln736' <Predicate = (icmp_ln325 & trunc_ln1171_1 == 1)> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3"   --->   Operation 195 'store' 'store_ln736' <Predicate = (icmp_ln325 & trunc_ln1171_1 == 0)> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 196 'br' 'br_ln736' <Predicate = (icmp_ln325 & trunc_ln1171_1 == 0)> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_3"   --->   Operation 197 'store' 'store_ln736' <Predicate = (icmp_ln325 & trunc_ln1171_1 == 3)> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 198 'br' 'br_ln736' <Predicate = (icmp_ln325 & trunc_ln1171_1 == 3)> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (1.58ns)   --->   "%store_ln322 = store i3 %add_ln322, i3 %d_1" [model_functions.cpp:322]   --->   Operation 199 'store' 'store_ln322' <Predicate = (icmp_ln325)> <Delay = 1.58>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit"   --->   Operation 200 'br' 'br_ln0' <Predicate = (icmp_ln325)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 3.25>
ST_19 : Operation 201 [1/2] (2.32ns)   --->   "%r_V = load i4 %den1_V_0_addr_1"   --->   Operation 201 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_19 : Operation 202 [1/2] (3.25ns)   --->   "%secondDense_f_V_load = load i6 %secondDense_f_V_addr"   --->   Operation 202 'load' 'secondDense_f_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 64> <ROM>

State 20 <SV = 12> <Delay = 6.91>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i35 %r_V"   --->   Operation 203 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i19 %secondDense_f_V_load"   --->   Operation 204 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [2/2] (6.91ns)   --->   "%r_V_5 = mul i54 %sext_ln1171, i54 %zext_ln1168"   --->   Operation 205 'mul' 'r_V_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 13> <Delay = 6.91>
ST_21 : Operation 206 [1/2] (6.91ns)   --->   "%r_V_5 = mul i54 %sext_ln1171, i54 %zext_ln1168"   --->   Operation 206 'mul' 'r_V_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i54 %r_V_5"   --->   Operation 207 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>

State 22 <SV = 14> <Delay = 6.00>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln320 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [model_functions.cpp:320]   --->   Operation 208 'specloopname' 'specloopname_ln320' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %den2_V_0_0, i19 0"   --->   Operation 209 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i54 %r_V_5"   --->   Operation 210 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (3.28ns)   --->   "%ret_V_2 = add i55 %lhs_1, i55 %sext_ln1245"   --->   Operation 211 'add' 'ret_V_2' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Val2_3 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V_2, i32 19, i32 54"   --->   Operation 212 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_2, i32 19"   --->   Operation 213 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %r_V_5, i32 18"   --->   Operation 214 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (2.43ns)   --->   "%r = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 215 'icmp' 'r' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 216 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_12"   --->   Operation 217 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 218 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 219 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415 = add i36 %p_Val2_3, i36 %zext_ln415"   --->   Operation 219 'add' 'add_ln415' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i104"   --->   Operation 220 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 10> <Delay = 0.00>
ST_23 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_335_1, i36 %den2_V_0_3_load, i36 %den2_V_0_3_1_load, i36 %den2_V_0_3_2_load, i36 %den2_V_0_3_3_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 221 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 11> <Delay = 0.00>
ST_24 : Operation 222 [1/1] (0.00ns)   --->   "%m_3_04_loc_load = load i64 %m_3_04_loc"   --->   Operation 222 'load' 'm_3_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 223 [1/1] (0.00ns)   --->   "%m_2_03_loc_load = load i64 %m_2_03_loc"   --->   Operation 223 'load' 'm_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "%m_3_7_loc_load = load i64 %m_3_7_loc"   --->   Operation 224 'load' 'm_3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 225 [1/1] (0.00ns)   --->   "%m_3_10_loc_load = load i64 %m_3_10_loc"   --->   Operation 225 'load' 'm_3_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln341 = br void %.preheader9" [model_functions.cpp:341]   --->   Operation 226 'br' 'br_ln341' <Predicate = true> <Delay = 0.00>

State 25 <SV = 12> <Delay = 3.23>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [model_functions.cpp:343]   --->   Operation 227 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (1.13ns)   --->   "%icmp_ln341 = icmp_eq  i3 %i_3, i3 4" [model_functions.cpp:341]   --->   Operation 228 'icmp' 'icmp_ln341' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 229 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 229 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 230 [1/1] (1.65ns)   --->   "%add_ln341 = add i3 %i_3, i3 1" [model_functions.cpp:341]   --->   Operation 230 'add' 'add_ln341' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln341 = br i1 %icmp_ln341, void %.split7, void %.preheader.preheader" [model_functions.cpp:341]   --->   Operation 231 'br' 'br_ln341' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln343 = trunc i3 %i_3" [model_functions.cpp:343]   --->   Operation 232 'trunc' 'trunc_ln343' <Predicate = (!icmp_ln341)> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (1.82ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i2 %trunc_ln343" [model_functions.cpp:343]   --->   Operation 233 'mux' 'tmp_5' <Predicate = (!icmp_ln341)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [1/1] (1.58ns)   --->   "%store_ln341 = store i3 %add_ln341, i3 %i" [model_functions.cpp:341]   --->   Operation 234 'store' 'store_ln341' <Predicate = (!icmp_ln341)> <Delay = 1.58>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 235 'load' 'sum_load_1' <Predicate = (icmp_ln341)> <Delay = 0.00>
ST_25 : Operation 236 [2/2] (1.82ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_346_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 236 'call' 'call_ln0' <Predicate = (icmp_ln341)> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 13> <Delay = 7.32>
ST_26 : Operation 237 [18/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 237 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 14> <Delay = 7.32>
ST_27 : Operation 238 [17/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 238 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 15> <Delay = 7.32>
ST_28 : Operation 239 [16/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 239 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 16> <Delay = 7.32>
ST_29 : Operation 240 [15/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 240 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 17> <Delay = 7.32>
ST_30 : Operation 241 [14/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 241 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 18> <Delay = 7.32>
ST_31 : Operation 242 [13/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 242 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 19> <Delay = 7.32>
ST_32 : Operation 243 [12/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 243 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 20> <Delay = 7.32>
ST_33 : Operation 244 [11/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 244 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 21> <Delay = 7.32>
ST_34 : Operation 245 [10/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 245 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 22> <Delay = 7.32>
ST_35 : Operation 246 [9/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 246 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 23> <Delay = 7.32>
ST_36 : Operation 247 [8/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 247 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 24> <Delay = 7.32>
ST_37 : Operation 248 [7/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 248 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 25> <Delay = 7.32>
ST_38 : Operation 249 [6/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 249 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 26> <Delay = 7.32>
ST_39 : Operation 250 [5/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 250 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 27> <Delay = 7.32>
ST_40 : Operation 251 [4/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 251 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 28> <Delay = 7.32>
ST_41 : Operation 252 [3/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 252 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 29> <Delay = 7.32>
ST_42 : Operation 253 [2/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 253 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 30> <Delay = 7.32>
ST_43 : Operation 254 [1/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:343]   --->   Operation 254 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 31> <Delay = 7.29>
ST_44 : Operation 255 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [model_functions.cpp:343]   --->   Operation 255 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 256 [7/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 256 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 7.29>
ST_45 : Operation 257 [6/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 257 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 33> <Delay = 7.29>
ST_46 : Operation 258 [5/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 258 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 34> <Delay = 7.29>
ST_47 : Operation 259 [4/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 259 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 35> <Delay = 7.29>
ST_48 : Operation 260 [3/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 260 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 36> <Delay = 7.29>
ST_49 : Operation 261 [2/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 261 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 37> <Delay = 7.29>
ST_50 : Operation 262 [1/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:343]   --->   Operation 262 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 38> <Delay = 1.58>
ST_51 : Operation 263 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [model_functions.cpp:334]   --->   Operation 263 'specloopname' 'specloopname_ln334' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 264 [1/1] (1.58ns)   --->   "%store_ln343 = store i64 %sum_1, i64 %sum" [model_functions.cpp:343]   --->   Operation 264 'store' 'store_ln343' <Predicate = true> <Delay = 1.58>
ST_51 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 265 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 52 <SV = 13> <Delay = 0.00>
ST_52 : Operation 266 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_346_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 266 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [master.cpp:23]   --->   Operation 267 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.81ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('d') [52]  (0 ns)
	'store' operation ('store_ln301', model_functions.cpp:301) of constant 0 on local variable 'd' [71]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 2.95ns
The critical path consists of the following:
	'load' operation ('d', model_functions.cpp:301) on local variable 'd' [74]  (0 ns)
	'getelementptr' operation ('thirdBias_f_V_addr', model_functions.cpp:303) [87]  (0 ns)
	'load' operation ('thirdBias_f_V_load', model_functions.cpp:303) on array 'thirdBias_f_V' [89]  (2.32 ns)
	blocking operation 0.63 ns on control path)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('thirdBias_f_V_load', model_functions.cpp:303) on array 'thirdBias_f_V' [89]  (2.32 ns)

 <State 11>: 3.62ns
The critical path consists of the following:
	'phi' operation ('lhs') with incoming values : ('sext_ln304', model_functions.cpp:304) ('add_ln415_1') [94]  (0 ns)
	'select' operation ('select_ln314', model_functions.cpp:314) [145]  (1.02 ns)
	'store' operation ('store_ln314', model_functions.cpp:314) of variable 'select_ln314', model_functions.cpp:314 on array 'den1.V[0]', master.cpp:12 [146]  (2.32 ns)
	blocking operation 0.28 ns on control path)

 <State 12>: 5.17ns
The critical path consists of the following:
	'phi' operation ('h', model_functions.cpp:308) with incoming values : ('add_ln308', model_functions.cpp:308) [107]  (0 ns)
	'add' operation ('add_ln1169') [114]  (1.92 ns)
	'getelementptr' operation ('max2_V_0_addr') [116]  (0 ns)
	'load' operation ('r.V') on array 'max2.V[0]', master.cpp:11 [123]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'max2.V[0]', master.cpp:11 [123]  (3.25 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [127]  (6.91 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [127]  (6.91 ns)

 <State 16>: 6ns
The critical path consists of the following:
	'add' operation ('ret.V') [129]  (3.29 ns)
	'add' operation ('add_ln415_1') [138]  (2.71 ns)

 <State 17>: 6.8ns
The critical path consists of the following:
	'load' operation ('den2_V_0_3_load') on local variable 'den2.V[0][3]' [222]  (0 ns)
	'call' operation ('call_ln0') to 'master_fix_Pipeline_VITIS_LOOP_335_1' [226]  (5.67 ns)
	blocking operation 1.13 ns on control path)

 <State 18>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i', model_functions.cpp:325) with incoming values : ('add_ln325', model_functions.cpp:325) [170]  (0 ns)
	'add' operation ('add_ln1171_1') [174]  (1.83 ns)
	'getelementptr' operation ('secondDense_f_V_addr') [176]  (0 ns)
	'load' operation ('secondDense_f_V_load') on array 'secondDense_f_V' [186]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('secondDense_f_V_load') on array 'secondDense_f_V' [186]  (3.25 ns)

 <State 20>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [188]  (6.91 ns)

 <State 21>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [188]  (6.91 ns)

 <State 22>: 6ns
The critical path consists of the following:
	'add' operation ('ret.V') [191]  (3.29 ns)
	'add' operation ('add_ln415') [200]  (2.71 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 3.24ns
The critical path consists of the following:
	'load' operation ('i', model_functions.cpp:343) on local variable 'i' [235]  (0 ns)
	'add' operation ('add_ln341', model_functions.cpp:341) [238]  (1.65 ns)
	'store' operation ('store_ln341', model_functions.cpp:341) of variable 'add_ln341', model_functions.cpp:341 on local variable 'i' [247]  (1.59 ns)

 <State 26>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 27>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 28>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 29>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 30>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 31>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 32>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 33>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 34>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 35>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 36>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 37>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 38>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 39>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 40>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 41>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 42>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 43>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', model_functions.cpp:343) [245]  (7.32 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	'load' operation ('sum_load', model_functions.cpp:343) on local variable 'sum' [241]  (0 ns)
	'dadd' operation ('sum', model_functions.cpp:343) [246]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [246]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [246]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [246]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [246]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [246]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:343) [246]  (7.3 ns)

 <State 51>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln343', model_functions.cpp:343) of variable 'sum', model_functions.cpp:343 on local variable 'sum' [248]  (1.59 ns)

 <State 52>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
