

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Tue Dec 17 16:25:56 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.380|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  135345|  135345|  135345|  135345|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  135344|  135344|      8459|          -|          -|    16|    no    |
        | + Loop 1.1          |    8456|    8456|       604|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |     602|     602|        43|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      40|      40|         5|          -|          -|     8|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	11  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	6  / true
11 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i12 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul1_cast = zext i12 %phi_mul1 to i13"   --->   Operation 15 'zext' 'phi_mul1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.54ns)   --->   "%next_mul2 = add i12 %phi_mul1, 196"   --->   Operation 16 'add' 'next_mul2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_d, -16" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 17 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%out_d_2 = add i5 %out_d, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 19 'add' 'out_d_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_9 = zext i5 %out_d to i64" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 21 'zext' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_2 = getelementptr [16 x i14]* @SeparableConv2D_3_b_s, i64 0, i64 %tmp_9" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 22 'getelementptr' 'SeparableConv2D_3_b_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i5 %out_d to i4" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 23 'trunc' 'tmp_11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%buffer = load i14* %SeparableConv2D_3_b_2, align 2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 24 'load' 'buffer' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 25 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_11, i3 0)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 26 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%buffer = load i14* %SeparableConv2D_3_b_2, align 2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 27 'load' 'buffer' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%buffer_cast = sext i14 %buffer to i16" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 28 'sext' 'buffer_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 30 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %out_h, -2" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 31 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 32 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.73ns)   --->   "%out_h_2 = add i4 %out_h, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 33 'add' 'out_h_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 35 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 36 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 37 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %p_shl1 to i9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 38 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.91ns)   --->   "%tmp_2 = sub i9 %p_shl_cast, %p_shl1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 39 'sub' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i9 %tmp_2 to i12" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 40 'sext' 'tmp_22_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 41 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 42 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ %out_w_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 43 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %out_w, -2" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 44 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 45 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.73ns)   --->   "%out_w_2 = add i4 %out_w, 1" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 46 'add' 'out_w_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_23_cast4 = zext i4 %out_w to i9" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 48 'zext' 'tmp_23_cast4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i4 %out_w to i11" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 49 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 50 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 51 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.37>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%buffer1 = phi i16 [ %buffer_cast, %1 ], [ %buffer_2, %3 ]"   --->   Operation 52 'phi' 'buffer1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%in_d = phi i4 [ 0, %1 ], [ %in_d_1, %3 ]"   --->   Operation 53 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %1 ], [ %next_mul, %3 ]"   --->   Operation 54 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %in_d, -8" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 55 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 56 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.73ns)   --->   "%in_d_1 = add i4 %in_d, 1" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 57 'add' 'in_d_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_28_cast2 = zext i4 %in_d to i7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 59 'zext' 'tmp_28_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.63ns)   --->   "%next_mul = add i11 %phi_mul, 196"   --->   Operation 60 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.63ns)   --->   "%tmp = add i11 %phi_mul, %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 61 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_cast = zext i11 %tmp to i12" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 62 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.63ns)   --->   "%tmp_5 = add i12 %tmp_cast, %tmp_22_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 63 'add' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.87ns)   --->   "%tmp_7 = add i7 %tmp_1, %tmp_28_cast2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 64 'add' 'tmp_7' <Predicate = (!exitcond)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.82ns)   --->   "%tmp1 = add i9 %tmp_2, %tmp_23_cast4" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 65 'add' 'tmp1' <Predicate = (exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i9 %tmp1 to i13" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 66 'sext' 'tmp1_cast' <Predicate = (exitcond)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.54ns)   --->   "%tmp_3 = add i13 %tmp1_cast, %phi_mul1_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 67 'add' 'tmp_3' <Predicate = (exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i12 %tmp_5 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 68 'sext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %tmp_31_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 69 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_6" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 70 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 71 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = zext i7 %tmp_7 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 72 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_w_2 = getelementptr [128 x i15]* @SeparableConv2D_3_w_s, i64 0, i64 %tmp_8" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 73 'getelementptr' 'SeparableConv2D_3_w_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_w_3 = load i15* %SeparableConv2D_3_w_2, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 74 'load' 'SeparableConv2D_3_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 75 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 75 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 76 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_w_3 = load i15* %SeparableConv2D_3_w_2, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 76 'load' 'SeparableConv2D_3_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 77 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i15 %SeparableConv2D_3_w_3 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 78 'sext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_10 = mul i30 %tmp_33_cast, %tmp_36_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 79 'mul' 'tmp_10' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.07>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_10, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 80 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (2.07ns)   --->   "%buffer_2 = add i16 %tmp_s, %buffer1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 81 'add' 'buffer_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 4.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i16 %buffer1 to i15" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 83 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer1, i32 15)" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 84 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.75ns)   --->   "%buffer_1 = select i1 %tmp_13, i15 0, i15 %tmp_12" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 85 'select' 'buffer_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%buffer_1_cast = zext i15 %buffer_1 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 86 'zext' 'buffer_1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i13 %tmp_3 to i32" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 87 'sext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_4 = zext i32 %tmp_26_cast to i64" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 88 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_4" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 89 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (3.25ns)   --->   "store i16 %buffer_1_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12           (br               ) [ 011111111111]
out_d                 (phi              ) [ 001000000000]
phi_mul1              (phi              ) [ 001000000000]
phi_mul1_cast         (zext             ) [ 000111111111]
next_mul2             (add              ) [ 011111111111]
exitcond3             (icmp             ) [ 001111111111]
empty                 (speclooptripcount) [ 000000000000]
out_d_2               (add              ) [ 011111111111]
StgValue_20           (br               ) [ 000000000000]
tmp_9                 (zext             ) [ 000000000000]
SeparableConv2D_3_b_2 (getelementptr    ) [ 000100000000]
tmp_11                (trunc            ) [ 000100000000]
StgValue_25           (ret              ) [ 000000000000]
tmp_1                 (bitconcatenate   ) [ 000011111111]
buffer                (load             ) [ 000000000000]
buffer_cast           (sext             ) [ 000011111111]
StgValue_29           (br               ) [ 001111111111]
out_h                 (phi              ) [ 000010000000]
exitcond2             (icmp             ) [ 001111111111]
empty_13              (speclooptripcount) [ 000000000000]
out_h_2               (add              ) [ 001111111111]
StgValue_34           (br               ) [ 000000000000]
p_shl                 (bitconcatenate   ) [ 000000000000]
p_shl_cast            (zext             ) [ 000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000]
p_shl1_cast           (zext             ) [ 000000000000]
tmp_2                 (sub              ) [ 000001111111]
tmp_22_cast           (sext             ) [ 000001111111]
StgValue_41           (br               ) [ 001111111111]
StgValue_42           (br               ) [ 011111111111]
out_w                 (phi              ) [ 000001000000]
exitcond1             (icmp             ) [ 001111111111]
empty_14              (speclooptripcount) [ 000000000000]
out_w_2               (add              ) [ 001111111111]
StgValue_47           (br               ) [ 000000000000]
tmp_23_cast4          (zext             ) [ 000000111110]
tmp_23_cast           (zext             ) [ 000000111110]
StgValue_50           (br               ) [ 001111111111]
StgValue_51           (br               ) [ 001111111111]
buffer1               (phi              ) [ 000000111111]
in_d                  (phi              ) [ 000000100000]
phi_mul               (phi              ) [ 000000100000]
exitcond              (icmp             ) [ 001111111111]
empty_15              (speclooptripcount) [ 000000000000]
in_d_1                (add              ) [ 001111111111]
StgValue_58           (br               ) [ 000000000000]
tmp_28_cast2          (zext             ) [ 000000000000]
next_mul              (add              ) [ 001111111111]
tmp                   (add              ) [ 000000000000]
tmp_cast              (zext             ) [ 000000000000]
tmp_5                 (add              ) [ 000000010000]
tmp_7                 (add              ) [ 000000010000]
tmp1                  (add              ) [ 000000000000]
tmp1_cast             (sext             ) [ 000000000000]
tmp_3                 (add              ) [ 000000000001]
tmp_31_cast           (sext             ) [ 000000000000]
tmp_6                 (zext             ) [ 000000000000]
input_addr            (getelementptr    ) [ 000000001000]
tmp_8                 (zext             ) [ 000000000000]
SeparableConv2D_3_w_2 (getelementptr    ) [ 000000001000]
input_load            (load             ) [ 000000000100]
SeparableConv2D_3_w_3 (load             ) [ 000000000100]
tmp_33_cast           (sext             ) [ 000000000000]
tmp_36_cast           (sext             ) [ 000000000000]
tmp_10                (mul              ) [ 000000000010]
tmp_s                 (partselect       ) [ 000000000000]
buffer_2              (add              ) [ 001111111111]
StgValue_82           (br               ) [ 001111111111]
tmp_12                (trunc            ) [ 000000000000]
tmp_13                (bitselect        ) [ 000000000000]
buffer_1              (select           ) [ 000000000000]
buffer_1_cast         (zext             ) [ 000000000000]
tmp_26_cast           (sext             ) [ 000000000000]
tmp_4                 (zext             ) [ 000000000000]
output_addr           (getelementptr    ) [ 000000000000]
StgValue_90           (store            ) [ 000000000000]
StgValue_91           (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_3_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="SeparableConv2D_3_b_2_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_b_2/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="input_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="SeparableConv2D_3_w_2_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="15" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_w_2/7 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_w_3/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="output_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_90_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/11 "/>
</bind>
</comp>

<comp id="114" class="1005" name="out_d_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="1"/>
<pin id="116" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="out_d_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="phi_mul1_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="1"/>
<pin id="127" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="phi_mul1_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="12" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="out_h_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="1"/>
<pin id="138" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="out_h_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="out_w_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="out_w_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="buffer1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="1"/>
<pin id="160" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="buffer1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="3"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="16" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer1/6 "/>
</bind>
</comp>

<comp id="168" class="1005" name="in_d_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="in_d_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="phi_mul_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="1"/>
<pin id="181" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="phi_mul_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="11" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="phi_mul1_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul1_cast/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="next_mul2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="9" slack="0"/>
<pin id="197" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="out_d_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_9_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_11_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="1"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="buffer_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="buffer_cast/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="exitcond2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="out_h_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_shl_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_shl1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_shl1_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_22_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="exitcond1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="out_w_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_23_cast4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast4/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_23_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="exitcond_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="in_d_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_28_cast2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast2/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="next_mul_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="9" slack="0"/>
<pin id="317" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="1"/>
<pin id="323" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_5_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="0" index="1" bw="9" slack="2"/>
<pin id="332" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_7_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="3"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="2"/>
<pin id="341" dir="0" index="1" bw="4" slack="1"/>
<pin id="342" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp1_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="0"/>
<pin id="345" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="0" index="1" bw="12" slack="4"/>
<pin id="350" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_31_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_8_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_33_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="1"/>
<pin id="366" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_cast/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_36_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="15" slack="1"/>
<pin id="369" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_cast/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="30" slack="1"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="379" class="1004" name="buffer_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="4"/>
<pin id="382" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer_2/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_12_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_13_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="1"/>
<pin id="392" dir="0" index="2" bw="5" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="397" class="1004" name="buffer_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="15" slack="0"/>
<pin id="401" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_1/11 "/>
</bind>
</comp>

<comp id="405" class="1004" name="buffer_1_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="15" slack="0"/>
<pin id="407" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buffer_1_cast/11 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_26_cast_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="13" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast/11 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="418" class="1007" name="tmp_10_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="15" slack="0"/>
<pin id="421" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="424" class="1005" name="phi_mul1_cast_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="4"/>
<pin id="426" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="phi_mul1_cast "/>
</bind>
</comp>

<comp id="429" class="1005" name="next_mul2_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="0"/>
<pin id="431" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="out_d_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="SeparableConv2D_3_b_2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="1"/>
<pin id="444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_11_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="1"/>
<pin id="449" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="3"/>
<pin id="454" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="buffer_cast_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="3"/>
<pin id="459" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="buffer_cast "/>
</bind>
</comp>

<comp id="465" class="1005" name="out_h_2_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_2_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="9" slack="2"/>
<pin id="472" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_22_cast_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="2"/>
<pin id="477" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="483" class="1005" name="out_w_2_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_23_cast4_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="1"/>
<pin id="490" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast4 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_23_cast_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="1"/>
<pin id="495" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast "/>
</bind>
</comp>

<comp id="501" class="1005" name="in_d_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="next_mul_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_5_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="1"/>
<pin id="513" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_7_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="1"/>
<pin id="518" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_3_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="13" slack="1"/>
<pin id="523" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="526" class="1005" name="input_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="14" slack="1"/>
<pin id="528" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="SeparableConv2D_3_w_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="1"/>
<pin id="533" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_w_2 "/>
</bind>
</comp>

<comp id="536" class="1005" name="input_load_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="1"/>
<pin id="538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="541" class="1005" name="SeparableConv2D_3_w_3_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="15" slack="1"/>
<pin id="543" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_w_3 "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_10_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="30" slack="1"/>
<pin id="548" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="551" class="1005" name="buffer_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="1"/>
<pin id="553" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="167"><net_src comp="161" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="129" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="129" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="118" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="118" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="118" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="220"><net_src comp="118" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="69" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="140" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="140" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="140" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="140" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="252" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="151" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="151" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="151" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="151" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="172" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="172" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="172" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="183" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="183" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="310" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="339" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="370" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="158" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="158" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="158" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="385" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="422"><net_src comp="364" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="367" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="190" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="432"><net_src comp="194" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="440"><net_src comp="206" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="445"><net_src comp="62" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="450"><net_src comp="217" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="455"><net_src comp="221" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="460"><net_src comp="228" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="468"><net_src comp="238" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="473"><net_src comp="268" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="478"><net_src comp="274" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="486"><net_src comp="284" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="491"><net_src comp="290" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="496"><net_src comp="294" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="504"><net_src comp="304" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="509"><net_src comp="314" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="514"><net_src comp="329" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="519"><net_src comp="334" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="524"><net_src comp="347" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="529"><net_src comp="75" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="534"><net_src comp="88" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="539"><net_src comp="82" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="544"><net_src comp="95" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="549"><net_src comp="418" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="554"><net_src comp="379" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
 - Input state : 
	Port: pointwise_conv2d_fix.3 : input_r | {7 8 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_b_s | {2 3 }
	Port: pointwise_conv2d_fix.3 : SeparableConv2D_3_w_s | {7 8 }
  - Chain level:
	State 1
	State 2
		phi_mul1_cast : 1
		next_mul2 : 1
		exitcond3 : 1
		out_d_2 : 1
		StgValue_20 : 2
		tmp_9 : 1
		SeparableConv2D_3_b_2 : 2
		tmp_11 : 1
		buffer : 3
	State 3
		buffer_cast : 1
	State 4
		exitcond2 : 1
		out_h_2 : 1
		StgValue_34 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_2 : 3
		tmp_22_cast : 4
	State 5
		exitcond1 : 1
		out_w_2 : 1
		StgValue_47 : 2
		tmp_23_cast4 : 1
		tmp_23_cast : 1
	State 6
		exitcond : 1
		in_d_1 : 1
		StgValue_58 : 2
		tmp_28_cast2 : 1
		next_mul : 1
		tmp : 1
		tmp_cast : 2
		tmp_5 : 3
		tmp_7 : 2
		tmp1_cast : 1
		tmp_3 : 2
	State 7
		tmp_6 : 1
		input_addr : 2
		input_load : 3
		SeparableConv2D_3_w_2 : 1
		SeparableConv2D_3_w_3 : 2
	State 8
	State 9
		tmp_10 : 1
	State 10
		buffer_2 : 1
	State 11
		buffer_1 : 1
		buffer_1_cast : 2
		tmp_4 : 1
		output_addr : 2
		StgValue_90 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   next_mul2_fu_194   |    0    |    0    |    12   |
|          |    out_d_2_fu_206    |    0    |    0    |    15   |
|          |    out_h_2_fu_238    |    0    |    0    |    13   |
|          |    out_w_2_fu_284    |    0    |    0    |    13   |
|          |     in_d_1_fu_304    |    0    |    0    |    13   |
|    add   |    next_mul_fu_314   |    0    |    0    |    13   |
|          |      tmp_fu_320      |    0    |    0    |    13   |
|          |     tmp_5_fu_329     |    0    |    0    |    13   |
|          |     tmp_7_fu_334     |    0    |    0    |    15   |
|          |      tmp1_fu_339     |    0    |    0    |    15   |
|          |     tmp_3_fu_347     |    0    |    0    |    12   |
|          |    buffer_2_fu_379   |    0    |    0    |    23   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond3_fu_200   |    0    |    0    |    11   |
|   icmp   |   exitcond2_fu_232   |    0    |    0    |    9    |
|          |   exitcond1_fu_278   |    0    |    0    |    9    |
|          |    exitcond_fu_298   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    sub   |     tmp_2_fu_268     |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|  select  |    buffer_1_fu_397   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mul   |     tmp_10_fu_418    |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | phi_mul1_cast_fu_190 |    0    |    0    |    0    |
|          |     tmp_9_fu_212     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_252  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_264  |    0    |    0    |    0    |
|          |  tmp_23_cast4_fu_290 |    0    |    0    |    0    |
|   zext   |  tmp_23_cast_fu_294  |    0    |    0    |    0    |
|          |  tmp_28_cast2_fu_310 |    0    |    0    |    0    |
|          |    tmp_cast_fu_325   |    0    |    0    |    0    |
|          |     tmp_6_fu_355     |    0    |    0    |    0    |
|          |     tmp_8_fu_360     |    0    |    0    |    0    |
|          | buffer_1_cast_fu_405 |    0    |    0    |    0    |
|          |     tmp_4_fu_413     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_11_fu_217    |    0    |    0    |    0    |
|          |     tmp_12_fu_385    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_221     |    0    |    0    |    0    |
|bitconcatenate|     p_shl_fu_244     |    0    |    0    |    0    |
|          |     p_shl1_fu_256    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  buffer_cast_fu_228  |    0    |    0    |    0    |
|          |  tmp_22_cast_fu_274  |    0    |    0    |    0    |
|          |   tmp1_cast_fu_343   |    0    |    0    |    0    |
|   sext   |  tmp_31_cast_fu_352  |    0    |    0    |    0    |
|          |  tmp_33_cast_fu_364  |    0    |    0    |    0    |
|          |  tmp_36_cast_fu_367  |    0    |    0    |    0    |
|          |  tmp_26_cast_fu_410  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_s_fu_370     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_13_fu_389    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   238   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_3_b_2_reg_442|    4   |
|SeparableConv2D_3_w_2_reg_531|    7   |
|SeparableConv2D_3_w_3_reg_541|   15   |
|       buffer1_reg_158       |   16   |
|       buffer_2_reg_551      |   16   |
|     buffer_cast_reg_457     |   16   |
|        in_d_1_reg_501       |    4   |
|         in_d_reg_168        |    4   |
|      input_addr_reg_526     |   14   |
|      input_load_reg_536     |   16   |
|      next_mul2_reg_429      |   12   |
|       next_mul_reg_506      |   11   |
|       out_d_2_reg_437       |    5   |
|        out_d_reg_114        |    5   |
|       out_h_2_reg_465       |    4   |
|        out_h_reg_136        |    4   |
|       out_w_2_reg_483       |    4   |
|        out_w_reg_147        |    4   |
|    phi_mul1_cast_reg_424    |   13   |
|       phi_mul1_reg_125      |   12   |
|       phi_mul_reg_179       |   11   |
|        tmp_10_reg_546       |   30   |
|        tmp_11_reg_447       |    4   |
|        tmp_1_reg_452        |    7   |
|     tmp_22_cast_reg_475     |   12   |
|     tmp_23_cast4_reg_488    |    9   |
|     tmp_23_cast_reg_493     |   11   |
|        tmp_2_reg_470        |    9   |
|        tmp_3_reg_521        |   13   |
|        tmp_5_reg_511        |   12   |
|        tmp_7_reg_516        |    7   |
+-----------------------------+--------+
|            Total            |   311  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_82 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_95 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   50   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   238  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   311  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   311  |   265  |
+-----------+--------+--------+--------+--------+
