Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 30 21:19:50 2023
| Host         : DESKTOP-COSH0DL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_top_timing_summary_routed.rpt -pb uart_loopback_top_timing_summary_routed.pb -rpx uart_loopback_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.156        0.000                      0                  109        0.132        0.000                      0                  109        9.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.156        0.000                      0                  109        0.132        0.000                      0                  109        9.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 u_uart_send/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.890ns (25.794%)  route 2.560ns (74.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.755     5.462    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  u_uart_send/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.518     5.980 f  u_uart_send/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.004     6.984    u_uart_send/clk_cnt_reg_n_0_[11]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.108 f  u_uart_send/clk_cnt[15]_i_2__0/O
                         net (fo=17, routed)          0.483     7.591    u_uart_send/clk_cnt[15]_i_2__0_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.591     8.306    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.482     8.913    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.566    24.996    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[0]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X42Y53         FDCE (Setup_fdce_C_CE)      -0.169    25.068    u_uart_send/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         25.068    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 16.156    

Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 u_uart_send/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.890ns (25.794%)  route 2.560ns (74.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.755     5.462    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  u_uart_send/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.518     5.980 f  u_uart_send/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.004     6.984    u_uart_send/clk_cnt_reg_n_0_[11]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.108 f  u_uart_send/clk_cnt[15]_i_2__0/O
                         net (fo=17, routed)          0.483     7.591    u_uart_send/clk_cnt[15]_i_2__0_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.591     8.306    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.482     8.913    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.566    24.996    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[1]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X42Y53         FDCE (Setup_fdce_C_CE)      -0.169    25.068    u_uart_send/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         25.068    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 16.156    

Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 u_uart_send/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.890ns (25.794%)  route 2.560ns (74.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.755     5.462    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  u_uart_send/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.518     5.980 f  u_uart_send/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.004     6.984    u_uart_send/clk_cnt_reg_n_0_[11]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.108 f  u_uart_send/clk_cnt[15]_i_2__0/O
                         net (fo=17, routed)          0.483     7.591    u_uart_send/clk_cnt[15]_i_2__0_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.591     8.306    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.482     8.913    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.566    24.996    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[3]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X42Y53         FDCE (Setup_fdce_C_CE)      -0.169    25.068    u_uart_send/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         25.068    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 16.156    

Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 u_uart_send/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.890ns (25.794%)  route 2.560ns (74.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.755     5.462    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  u_uart_send/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.518     5.980 f  u_uart_send/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.004     6.984    u_uart_send/clk_cnt_reg_n_0_[11]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.108 f  u_uart_send/clk_cnt[15]_i_2__0/O
                         net (fo=17, routed)          0.483     7.591    u_uart_send/clk_cnt[15]_i_2__0_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.591     8.306    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.482     8.913    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.566    24.996    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[4]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X42Y53         FDCE (Setup_fdce_C_CE)      -0.169    25.068    u_uart_send/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         25.068    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 16.156    

Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 u_uart_send/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.890ns (25.794%)  route 2.560ns (74.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.755     5.462    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  u_uart_send/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.518     5.980 f  u_uart_send/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.004     6.984    u_uart_send/clk_cnt_reg_n_0_[11]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.108 f  u_uart_send/clk_cnt[15]_i_2__0/O
                         net (fo=17, routed)          0.483     7.591    u_uart_send/clk_cnt[15]_i_2__0_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.591     8.306    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.482     8.913    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.566    24.996    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[5]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X42Y53         FDCE (Setup_fdce_C_CE)      -0.169    25.068    u_uart_send/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         25.068    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 16.156    

Slack (MET) :             16.156ns  (required time - arrival time)
  Source:                 u_uart_send/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.890ns (25.794%)  route 2.560ns (74.206%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.755     5.462    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  u_uart_send/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.518     5.980 f  u_uart_send/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.004     6.984    u_uart_send/clk_cnt_reg_n_0_[11]
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.124     7.108 f  u_uart_send/clk_cnt[15]_i_2__0/O
                         net (fo=17, routed)          0.483     7.591    u_uart_send/clk_cnt[15]_i_2__0_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  u_uart_send/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.591     8.306    u_uart_send/tx_data[7]_i_3_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  u_uart_send/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.482     8.913    u_uart_send/tx_data[7]_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.566    24.996    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[6]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X42Y53         FDCE (Setup_fdce_C_CE)      -0.169    25.068    u_uart_send/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         25.068    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 16.156    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rx_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.999ns (29.794%)  route 2.354ns (70.206%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.753     5.460    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  u_uart_recv/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.518     5.978 f  u_uart_recv/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.831     6.809    u_uart_recv/clk_cnt_reg_n_0_[3]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.149     6.958 f  u_uart_recv/clk_cnt[15]_i_5/O
                         net (fo=16, routed)          0.904     7.862    u_uart_recv/clk_cnt[15]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.332     8.194 r  u_uart_recv/rx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.619     8.813    u_uart_recv/rx_cnt0
    SLICE_X36Y52         FDCE                                         r  u_uart_recv/rx_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.566    24.996    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  u_uart_recv/rx_cnt_reg[0]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X36Y52         FDCE (Setup_fdce_C_CE)      -0.205    25.032    u_uart_recv/rx_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rx_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.999ns (29.794%)  route 2.354ns (70.206%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.753     5.460    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  u_uart_recv/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.518     5.978 f  u_uart_recv/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.831     6.809    u_uart_recv/clk_cnt_reg_n_0_[3]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.149     6.958 f  u_uart_recv/clk_cnt[15]_i_5/O
                         net (fo=16, routed)          0.904     7.862    u_uart_recv/clk_cnt[15]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.332     8.194 r  u_uart_recv/rx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.619     8.813    u_uart_recv/rx_cnt0
    SLICE_X36Y52         FDCE                                         r  u_uart_recv/rx_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.566    24.996    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  u_uart_recv/rx_cnt_reg[1]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X36Y52         FDCE (Setup_fdce_C_CE)      -0.205    25.032    u_uart_recv/rx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rx_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.999ns (29.794%)  route 2.354ns (70.206%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.753     5.460    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  u_uart_recv/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.518     5.978 f  u_uart_recv/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.831     6.809    u_uart_recv/clk_cnt_reg_n_0_[3]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.149     6.958 f  u_uart_recv/clk_cnt[15]_i_5/O
                         net (fo=16, routed)          0.904     7.862    u_uart_recv/clk_cnt[15]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.332     8.194 r  u_uart_recv/rx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.619     8.813    u_uart_recv/rx_cnt0
    SLICE_X36Y52         FDCE                                         r  u_uart_recv/rx_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.566    24.996    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  u_uart_recv/rx_cnt_reg[2]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X36Y52         FDCE (Setup_fdce_C_CE)      -0.205    25.032    u_uart_recv/rx_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 u_uart_recv/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rx_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.999ns (29.794%)  route 2.354ns (70.206%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.753     5.460    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  u_uart_recv/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.518     5.978 f  u_uart_recv/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.831     6.809    u_uart_recv/clk_cnt_reg_n_0_[3]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.149     6.958 f  u_uart_recv/clk_cnt[15]_i_5/O
                         net (fo=16, routed)          0.904     7.862    u_uart_recv/clk_cnt[15]_i_5_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.332     8.194 r  u_uart_recv/rx_cnt[3]_i_1/O
                         net (fo=4, routed)           0.619     8.813    u_uart_recv/rx_cnt0
    SLICE_X36Y52         FDCE                                         r  u_uart_recv/rx_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.566    24.996    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  u_uart_recv/rx_cnt_reg[3]/C
                         clock pessimism              0.277    25.273    
                         clock uncertainty           -0.035    25.237    
    SLICE_X36Y52         FDCE (Setup_fdce_C_CE)      -0.205    25.032    u_uart_recv/rx_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 16.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_rxd_now_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/uart_rxd_last_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.295%)  route 0.260ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.541    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  u_uart_recv/uart_rxd_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.148     1.689 r  u_uart_recv/uart_rxd_now_reg/Q
                         net (fo=2, routed)           0.260     1.949    u_uart_recv/uart_rxd_now
    SLICE_X38Y51         FDCE                                         r  u_uart_recv/uart_rxd_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.859     2.057    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  u_uart_recv/uart_rxd_last_reg/C
                         clock pessimism             -0.247     1.810    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.007     1.817    u_uart_recv/uart_rxd_last_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loop/send_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.132%)  route 0.118ns (41.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.589     1.539    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  u_uart_recv/uart_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  u_uart_recv/uart_data_reg[7]/Q
                         net (fo=1, routed)           0.118     1.821    u_uart_loop/send_data_reg[7]_0[7]
    SLICE_X40Y53         FDCE                                         r  u_uart_loop/send_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.058    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  u_uart_loop/send_data_reg[7]/C
                         clock pessimism             -0.482     1.576    
    SLICE_X40Y53         FDCE (Hold_fdce_C_D)         0.072     1.648    u_uart_loop/send_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_uart_loop/send_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.923%)  route 0.138ns (42.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.590     1.540    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  u_uart_loop/send_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  u_uart_loop/send_data_reg[6]/Q
                         net (fo=1, routed)           0.138     1.819    u_uart_send/Q[6]
    SLICE_X42Y53         LUT3 (Prop_lut3_I2_O)        0.049     1.868 r  u_uart_send/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.868    u_uart_send/tx_data[6]_i_1_n_0
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.058    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X42Y53         FDCE                                         r  u_uart_send/tx_data_reg[6]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X42Y53         FDCE (Hold_fdce_C_D)         0.131     1.687    u_uart_send/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_uart_recv/rx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/uart_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.025%)  route 0.146ns (43.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.589     1.539    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  u_uart_recv/rx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  u_uart_recv/rx_cnt_reg[0]/Q
                         net (fo=21, routed)          0.146     1.826    u_uart_recv/rx_cnt_reg__0[0]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  u_uart_recv/uart_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.871    u_uart_recv/uart_data[7]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  u_uart_recv/uart_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.859     2.057    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  u_uart_recv/uart_data_reg[7]/C
                         clock pessimism             -0.502     1.555    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.121     1.676    u_uart_recv/uart_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_uart_loop/send_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/uart_en_now_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.860%)  route 0.131ns (48.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.541    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart_loop/send_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  u_uart_loop/send_en_reg/Q
                         net (fo=2, routed)           0.131     1.813    u_uart_send/send_en
    SLICE_X40Y52         FDCE                                         r  u_uart_send/uart_en_now_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.059    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  u_uart_send/uart_en_now_reg/C
                         clock pessimism             -0.518     1.541    
    SLICE_X40Y52         FDCE (Hold_fdce_C_D)         0.071     1.612    u_uart_send/uart_en_now_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_rxd_now_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.246ns (41.655%)  route 0.345ns (58.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.541    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  u_uart_recv/uart_rxd_now_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.148     1.689 f  u_uart_recv/uart_rxd_now_reg/Q
                         net (fo=2, routed)           0.345     2.034    u_uart_recv/uart_rxd_now
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.098     2.132 r  u_uart_recv/rx_flag_i_1/O
                         net (fo=1, routed)           0.000     2.132    u_uart_recv/rx_flag_i_1_n_0
    SLICE_X38Y51         FDCE                                         r  u_uart_recv/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.859     2.057    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  u_uart_recv/rx_flag_reg/C
                         clock pessimism             -0.247     1.810    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.121     1.931    u_uart_recv/rx_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loop/send_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.538    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  u_uart_recv/uart_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_uart_recv/uart_data_reg[0]/Q
                         net (fo=1, routed)           0.168     1.847    u_uart_loop/send_data_reg[7]_0[0]
    SLICE_X41Y53         FDCE                                         r  u_uart_loop/send_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.058    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  u_uart_loop/send_data_reg[0]/C
                         clock pessimism             -0.482     1.576    
    SLICE_X41Y53         FDCE (Hold_fdce_C_D)         0.070     1.646    u_uart_loop/send_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loop/send_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.538    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  u_uart_recv/uart_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_uart_recv/uart_data_reg[2]/Q
                         net (fo=1, routed)           0.177     1.856    u_uart_loop/send_data_reg[7]_0[2]
    SLICE_X41Y53         FDCE                                         r  u_uart_loop/send_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.058    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X41Y53         FDCE                                         r  u_uart_loop/send_data_reg[2]/C
                         clock pessimism             -0.482     1.576    
    SLICE_X41Y53         FDCE (Hold_fdce_C_D)         0.070     1.646    u_uart_loop/send_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_recv/uart_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loop/send_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.536%)  route 0.183ns (56.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.538    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  u_uart_recv/uart_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  u_uart_recv/uart_data_reg[4]/Q
                         net (fo=1, routed)           0.183     1.862    u_uart_loop/send_data_reg[7]_0[4]
    SLICE_X40Y53         FDCE                                         r  u_uart_loop/send_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.058    u_uart_loop/sys_clk_IBUF_BUFG
    SLICE_X40Y53         FDCE                                         r  u_uart_loop/send_data_reg[4]/C
                         clock pessimism             -0.482     1.576    
    SLICE_X40Y53         FDCE (Hold_fdce_C_D)         0.070     1.646    u_uart_loop/send_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_uart_recv/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_recv/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.209ns (34.308%)  route 0.400ns (65.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.589     1.539    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  u_uart_recv/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  u_uart_recv/rx_flag_reg/Q
                         net (fo=30, routed)          0.400     2.103    u_uart_recv/rx_flag
    SLICE_X38Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.148 r  u_uart_recv/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.148    u_uart_recv/p_0_in[9]
    SLICE_X38Y49         FDCE                                         r  u_uart_recv/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.058    u_uart_recv/sys_clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  u_uart_recv/clk_cnt_reg[9]/C
                         clock pessimism             -0.247     1.811    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.120     1.931    u_uart_recv/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y52   u_uart_loop/recv_done_last_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y52   u_uart_loop/recv_done_now_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y53   u_uart_loop/send_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y53   u_uart_loop/send_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y53   u_uart_loop/send_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y53   u_uart_loop/send_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53   u_uart_loop/send_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53   u_uart_loop/send_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y53   u_uart_loop/send_data_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y52   u_uart_loop/recv_done_last_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y52   u_uart_loop/recv_done_now_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y53   u_uart_loop/send_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y53   u_uart_loop/send_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y53   u_uart_loop/send_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y53   u_uart_loop/send_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53   u_uart_loop/send_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53   u_uart_loop/send_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53   u_uart_loop/send_data_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y53   u_uart_loop/send_data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y47   u_uart_recv/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y49   u_uart_recv/clk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y49   u_uart_recv/clk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y49   u_uart_recv/clk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y50   u_uart_recv/clk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y50   u_uart_recv/clk_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y50   u_uart_recv/clk_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y47   u_uart_recv/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y47   u_uart_recv/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y47   u_uart_recv/clk_cnt_reg[3]/C



