Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 12 23:16:23 2020
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ring_oscillator_set_wrap_control_sets_placed.rpt
| Design       : ring_oscillator_set_wrap
| Device       : xc7z020
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   244 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              32 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                     Enable Signal                     |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+-------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  RO_set/gen1[1].ro/gen1[4].nolabel_line42/counts[1]_1[0] | RO_set/gen1[1].ro/gen1[7].nolabel_line42/enable03_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[1].ro/gen1[5].nolabel_line42/counts[1]_1[0] | RO_set/gen1[1].ro/gen1[7].nolabel_line42/enable03_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[1].ro/gen1[1].nolabel_line42/counts[1]_1[0] | RO_set/gen1[1].ro/gen1[7].nolabel_line42/enable03_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[1].ro/gen1[3].nolabel_line42/counts[1]_1[0] | RO_set/gen1[1].ro/gen1[7].nolabel_line42/enable03_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[1].ro/gen1[2].nolabel_line42/counts[1]_1[0] | RO_set/gen1[1].ro/gen1[7].nolabel_line42/enable03_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[1].ro/gen1[6].nolabel_line42/FDCE_inst_0    | RO_set/gen1[1].ro/gen1[7].nolabel_line42/enable03_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[1].ro/RO_pulse                              | RO_set/gen1[1].ro/gen1[7].nolabel_line42/enable03_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[2].ro/TFF0/counts[2]_2[0]                   | RO_set/gen1[2].ro/gen1[7].nolabel_line42/enable01_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[2].ro/gen1[1].nolabel_line42/FDCE_inst_0    | RO_set/gen1[2].ro/gen1[7].nolabel_line42/enable01_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[2].ro/gen1[5].nolabel_line42/FDCE_inst_0[0] | RO_set/gen1[2].ro/gen1[7].nolabel_line42/enable01_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[2].ro/gen1[2].nolabel_line42/FDCE_inst_0[0] | RO_set/gen1[2].ro/gen1[7].nolabel_line42/enable01_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[2].ro/gen1[6].nolabel_line42/FDCE_inst_0[0] | RO_set/gen1[2].ro/gen1[7].nolabel_line42/enable01_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[2].ro/gen1[4].nolabel_line42/FDCE_inst_0[0] | RO_set/gen1[2].ro/gen1[7].nolabel_line42/enable01_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[2].ro/gen1[3].nolabel_line42/FDCE_inst_0[0] | RO_set/gen1[2].ro/gen1[7].nolabel_line42/enable01_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[2].ro/RO_pulse                              | RO_set/gen1[2].ro/gen1[7].nolabel_line42/enable01_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[3].ro/TFF0/FDCE_inst_0[0]                   | RO_set/gen1[3].ro/gen1[7].nolabel_line42/enable0      |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[3].ro/gen1[1].nolabel_line42/FDCE_inst_0    | RO_set/gen1[3].ro/gen1[7].nolabel_line42/enable0      |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[3].ro/gen1[3].nolabel_line42/counts[3]_3[0] | RO_set/gen1[3].ro/gen1[7].nolabel_line42/enable0      |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[3].ro/gen1[2].nolabel_line42/counts[3]_3[0] | RO_set/gen1[3].ro/gen1[7].nolabel_line42/enable0      |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[3].ro/gen1[6].nolabel_line42/FDCE_inst_0    | RO_set/gen1[3].ro/gen1[7].nolabel_line42/enable0      |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[3].ro/gen1[4].nolabel_line42/counts[3]_3[0] | RO_set/gen1[3].ro/gen1[7].nolabel_line42/enable0      |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[3].ro/gen1[5].nolabel_line42/counts[3]_3[0] | RO_set/gen1[3].ro/gen1[7].nolabel_line42/enable0      |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[3].ro/RO_pulse                              | RO_set/gen1[3].ro/gen1[7].nolabel_line42/enable0      |                               |                1 |              1 |         1.00 |
|  ref_clk_IBUF_BUFG                                       |                                                       |                               |                1 |              1 |         1.00 |
|  ref_clk_IBUF_BUFG                                       |                                                       | RO_set/sum_updated_i_1_n_0    |                1 |              1 |         1.00 |
|  RO_set/gen1[0].ro/gen1[2].nolabel_line42/counts[0]_0[0] | RO_set/gen1[0].ro/gen1[7].nolabel_line42/enable05_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[0].ro/TFF0/counts[0]_0[0]                   | RO_set/gen1[0].ro/gen1[7].nolabel_line42/enable05_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[0].ro/gen1[1].nolabel_line42/counts[0]_0[0] | RO_set/gen1[0].ro/gen1[7].nolabel_line42/enable05_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[0].ro/gen1[3].nolabel_line42/counts[0]_0[0] | RO_set/gen1[0].ro/gen1[7].nolabel_line42/enable05_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[0].ro/gen1[5].nolabel_line42/counts[0]_0[0] | RO_set/gen1[0].ro/gen1[7].nolabel_line42/enable05_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[0].ro/gen1[4].nolabel_line42/counts[0]_0[0] | RO_set/gen1[0].ro/gen1[7].nolabel_line42/enable05_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[0].ro/RO_pulse                              | RO_set/gen1[0].ro/gen1[7].nolabel_line42/enable05_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[0].ro/gen1[6].nolabel_line42/counts[0]_0[0] | RO_set/gen1[0].ro/gen1[7].nolabel_line42/enable05_out |                               |                1 |              1 |         1.00 |
|  RO_set/gen1[1].ro/TFF0/counts[1]_1[0]                   | RO_set/gen1[1].ro/gen1[7].nolabel_line42/enable03_out |                               |                1 |              1 |         1.00 |
|  ref_clk_IBUF_BUFG                                       | RO_set/sum[9]_i_1_n_0                                 | rst_IBUF                      |                3 |             10 |         3.33 |
|  ref_clk_IBUF_BUFG                                       |                                                       | RO_set/cycle_count[0]_i_1_n_0 |                4 |             16 |         4.00 |
+----------------------------------------------------------+-------------------------------------------------------+-------------------------------+------------------+----------------+--------------+


