#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 14 02:53:03 2021
# Process ID: 160576
# Current directory: D:/Minisys_1A_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent156004 D:\Minisys_1A_CPU\Minisys_1A_CPU.xpr
# Log file: D:/Minisys_1A_CPU/vivado.log
# Journal file: D:/Minisys_1A_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Minisys_1A_CPU/Minisys_1A_CPU.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Minisys_1A_CPU_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Minisys_1A_CPU_sim.tcl
close_sim
launch_simulation
source Minisys_1A_CPU_sim.tcl
close_sim
launch_simulation
source Minisys_1A_CPU_sim.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top execute_instruction_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top decode_instruction_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Minisys_1A_CPU_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Minisys_1A_CPU_sim.tcl
close_sim
set_property  ip_repo_paths  d:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0 D:/Minisys_1A_CPU/xilinx.com_user_instruction_memory_1.0} [current_project]
update_ip_catalog
create_ip -name instruction_memory -vendor xilinx.com -library user -version 1.0 -module_name instruction_memory_1 -dir d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1/instruction_memory_1.xci]
generate_target all [get_files  d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1/instruction_memory_1.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1/instruction_memory_1.xci] -no_script -reset -force -quiet
remove_files  d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1/instruction_memory_1.xci
create_ip -name instruction_memory -vendor xilinx.com -library user -version 1.0 -module_name instruction_memory_1 -dir d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_1/instruction_memory_1.xci]
generate_target all [get_files  d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_1/instruction_memory_1.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_1/instruction_memory_1.xci] -no_script -reset -force -quiet
remove_files  d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_1/instruction_memory_1.xci
set_property  ip_repo_paths  d:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0 D:/Minisys_1A_CPU/xilinx.com_user_instruction_memory_1.0} [current_project]
update_ip_catalog
create_ip -name instruction_memory -vendor xilinx.com -library user -version 1.0 -module_name instruction_memory_1 -dir d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_2/instruction_memory_1.xci]
generate_target all [get_files  d:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_1_2/instruction_memory_1.xci]
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset instruction_memory_0 [get_ips  {instruction_memory_0 instruction_memory_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {instruction_memory_0 instruction_memory_1}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci]
export_ip_user_files -of_objects [get_files D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci] -directory D:/Minisys_1A_CPU/Minisys_1A_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Minisys_1A_CPU/Minisys_1A_CPU.ip_user_files -ipstatic_source_dir D:/Minisys_1A_CPU/Minisys_1A_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/modelsim} {questa=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/questa} {riviera=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/riviera} {activehdl=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset instruction_memory_0
set_property top instruction_memory_0 [get_fileset instruction_memory_0]
move_files -fileset [get_fileset instruction_memory_0] [get_files -of_objects [get_fileset sources_1] D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci]
launch_run instruction_memory_0_synth_1
wait_on_run instruction_memory_0_synth_1

report_ip_status -name ip_status 
launch_simulation
source Minisys_1A_CPU_sim.tcl
close_sim
