/* ************************************************************************
 * Copyright (C) 2025-2026 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 *
 * ************************************************************************ */

#include "RegionDAG.hpp"

#include <algorithm>
#include <iterator>
#include <map>
#include <ostream>
#include <set>

#include "stinkytofu/ir/asm/StinkyAsmIR.hpp"
#include "stinkytofu/support/ErrorHandling.hpp"

namespace stinkytofu {
namespace dag {

namespace {

using namespace stinkytofu;

RegionDAG buildRegisterDependencyDAGImpl(const std::vector<StinkyInstruction*>& instructions,
                                         bool useMemoryTokenOrdering) {
    RegionDAG result;
    const unsigned n = static_cast<unsigned>(instructions.size());
    if (n == 0) return result;

    result.nodes.reserve(n);
    result.graph.resize(n);
    result.instToId.reserve(n);

    for (unsigned i = 0; i < n; ++i) {
        result.nodes.emplace_back(instructions[i], i);
        result.instToId[instructions[i]] = i;
    }

    std::map<StinkyRegister, std::unordered_set<DAGNode*>> lastRead;
    std::map<StinkyRegister, DAGNode*> lastWrite;
    // A barrier's ORDER tokens are a wall: every access naming one stays on the side it started.
    // The register arms below cannot express this -- the conflicting access is a whole trip away.
    std::map<int, DAGNode*> orderWall;
    std::map<int, std::unordered_set<DAGNode*>> namedBy;

    for (unsigned i = 0; i < n; ++i) {
        DAGNode& dagNode = result.nodes[i];
        StinkyInstruction& inst = *dagNode.inst;

        if (useMemoryTokenOrdering) {
            std::set<int> mine;
            if (const MemTokenData* mem = inst.getModifier<MemTokenData>())
                mine.insert(mem->tokens.begin(), mem->tokens.end());
            if (const OrderTokenData* ord = inst.getModifier<OrderTokenData>()) {
                for (int t : ord->tokens) {
                    for (DAGNode* earlier : namedBy[t])
                        addEdgeById(earlier, &dagNode, result.graph);
                    orderWall[t] = &dagNode;
                }
            }
            for (int t : mine) {
                auto wall = orderWall.find(t);
                if (wall != orderWall.end() && wall->second != &dagNode)
                    addEdgeById(wall->second, &dagNode, result.graph);
                namedBy[t].insert(&dagNode);
            }
        }

        for (const StinkyRegister& srcReg : inst.getSrcRegs()) {
            if (!srcReg.isRegister()) continue;
            for (unsigned off = 0; off < srcReg.reg.num; ++off) {
                StinkyRegister reg(srcReg.reg.type, srcReg.reg.idx + off, 1);
                auto itLastWrite = lastWrite.find(reg);
                if (itLastWrite != lastWrite.end())
                    addEdgeById(itLastWrite->second, &dagNode, result.graph);
                lastRead[reg].insert(&dagNode);
            }
        }

        for (const StinkyRegister& dstReg : inst.getDestRegs()) {
            if (!dstReg.isRegister()) continue;
            for (unsigned off = 0; off < dstReg.reg.num; ++off) {
                StinkyRegister reg(dstReg.reg.type, dstReg.reg.idx + off, 1);
                auto itLastWrite = lastWrite.find(reg);
                if (itLastWrite != lastWrite.end())
                    addEdgeById(itLastWrite->second, &dagNode, result.graph);
                auto itLastRead = lastRead.find(reg);
                if (itLastRead != lastRead.end()) {
                    for (DAGNode* lastReader : itLastRead->second)
                        addEdgeById(lastReader, &dagNode, result.graph);
                    lastRead.erase(reg);
                }
                lastWrite[reg] = &dagNode;
            }
        }
    }

    return result;
}

}  // namespace

RegionDAG buildRegisterDependencyDAG(const std::vector<StinkyInstruction*>& instructions,
                                     bool useMemoryTokenOrdering) {
    return buildRegisterDependencyDAGImpl(instructions, useMemoryTokenOrdering);
}

RegionDAG buildRegisterDependencyDAG(IRList::iterator regionStart, IRList::iterator regionEnd,
                                     bool useMemoryTokenOrdering) {
    std::vector<StinkyInstruction*> instructions;
    instructions.reserve(static_cast<size_t>(std::distance(regionStart, regionEnd)));
    for (IRList::iterator it = regionStart; it != regionEnd; ++it)
        instructions.push_back(&getStinkyInst(it));
    return buildRegisterDependencyDAGImpl(instructions, useMemoryTokenOrdering);
}

/// Order two instructions when both are in this region; a pair split across regions is already
/// ordered by the region sequence.  A cycle is a frame-model integration error.
static void orderInRegion(RegionDAG& dag, StinkyInstruction* before, StinkyInstruction* after,
                          const char* what) {
    auto from = dag.instToId.find(before);
    auto to = dag.instToId.find(after);
    if (from == dag.instToId.end() || to == dag.instToId.end()) return;
    if (from->second == to->second || dag.graph[from->second].contains(to->second)) return;
    if (hasPath(dag.graph, to->second, from->second)) STINKY_UNREACHABLE(what);
    addEdgeById(&dag.nodes[from->second], &dag.nodes[to->second], dag.graph);
}

/// Pin every GIR fence between the ends of the cross-agent hazards it owns.  A fence no longer
/// cuts a scheduling region, so these edges are what keep it in its admissible window; a
/// loop-carried producer is a trip away and needs no edge of its own.
static void addGirFenceEdges(RegionDAG& dag, const GirFrameHazardAnalysis::Result& hazards,
                             const GirFrameAnalysis::Result& frames) {
    for (const GirFrameHazard& hazard : hazards.hazards) {
        if (!hazard.crossAgent) continue;
        for (const GirFenceRelationSpec& relation : frames.contract.relations) {
            if (relation.kind != hazard.kind ||
                relation.producerAction != hazard.producerAction ||
                relation.consumerAction != hazard.consumerAction ||
                (relation.gap == 0) != (hazard.gap == 0))
                continue;
            auto owned = frames.actionInstructions.find(relation.fenceAction);
            if (owned == frames.actionInstructions.end()) continue;
            for (StinkyInstruction* fence : owned->second) {
                if (!isFence(*fence) && !isBarrier(*fence)) continue;
                if (hazard.gap == 0)
                    orderInRegion(dag, hazard.producer, fence, "GIR fence precedes its producer");
                orderInRegion(dag, fence, hazard.consumer, "GIR fence follows its consumer");
            }
        }
    }
}

/// Keep the pieces of one fence in their emitted order.  The order-only FENCE and the two halves
/// of the barrier share no register, so nothing else stops the wait from being issued first.
static void chainGirFencePieces(RegionDAG& dag, const GirFrameAnalysis::Result& frames) {
    for (const auto& [actionId, action] : frames.contract.actions) {
        if (action.kind != GirActionKind::Fence) continue;
        auto owned = frames.actionInstructions.find(actionId);
        if (owned == frames.actionInstructions.end()) continue;
        std::vector<unsigned> ids;
        for (StinkyInstruction* piece : owned->second) {
            auto found = dag.instToId.find(piece);
            if (found != dag.instToId.end()) ids.push_back(found->second);
        }
        std::sort(ids.begin(), ids.end());
        for (size_t i = 1; i < ids.size(); ++i)
            orderInRegion(dag, dag.nodes[ids[i - 1]].inst, dag.nodes[ids[i]].inst,
                          "GIR fence pieces cannot be ordered");
    }
}

void addGirFrameHazardEdges(RegionDAG& dag, const GirFrameHazardAnalysis::Result& hazards,
                            const GirFrameAnalysis::Result& frames) {
    for (const GirFrameHazard& hazard : hazards.hazards) {
        if (hazard.gap != 0 || hazard.producer == hazard.consumer) continue;
        orderInRegion(dag, hazard.producer, hazard.consumer,
                      "GIR frame hazard introduces a scheduling DAG cycle");
    }
    chainGirFencePieces(dag, frames);
    addGirFenceEdges(dag, hazards, frames);
}

void dumpDAGGraph(const RegionDAG& dag, std::ostream& os,
                  const std::set<std::pair<unsigned, unsigned>>& hardConstraintEdges) {
    os << "DAG nodes:\n";
    for (const DAGNode& node : dag.nodes) {
        os << node.id << ": ";
        node.inst->dump(os);
    }

    os << "DAG edges:\n";
    for (unsigned fromId = 0; fromId < dag.graph.size(); ++fromId) {
        std::vector<unsigned> successors(dag.graph[fromId].begin(), dag.graph[fromId].end());
        std::sort(successors.begin(), successors.end());
        for (unsigned toId : successors) {
            os << fromId << " -> " << toId;
            if (hardConstraintEdges.contains({fromId, toId})) os << "  (hard constraint)";
            os << '\n';
        }
    }
    os << '\n';
}

}  // namespace dag
}  // namespace stinkytofu
