[2025-09-16 21:46:58] START suite=cs trace=streaming_phase3_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2968914 heartbeat IPC: 3.368 cumulative IPC: 3.368 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5653329 cumulative IPC: 3.538 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5653329 cumulative IPC: 3.538 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5653330 heartbeat IPC: 3.725 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 20313463 heartbeat IPC: 0.6821 cumulative IPC: 0.6821 (Simulation time: 00 hr 02 min 49 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 36260551 heartbeat IPC: 0.6271 cumulative IPC: 0.6534 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 53359495 heartbeat IPC: 0.5848 cumulative IPC: 0.6288 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 71002452 heartbeat IPC: 0.5668 cumulative IPC: 0.6121 (Simulation time: 00 hr 07 min 27 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 88699080 heartbeat IPC: 0.5651 cumulative IPC: 0.6021 (Simulation time: 00 hr 09 min 03 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 106483150 heartbeat IPC: 0.5623 cumulative IPC: 0.5951 (Simulation time: 00 hr 10 min 48 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 125359615 heartbeat IPC: 0.5298 cumulative IPC: 0.5848 (Simulation time: 00 hr 12 min 31 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 144507475 heartbeat IPC: 0.5223 cumulative IPC: 0.5761 (Simulation time: 00 hr 14 min 16 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 163347611 heartbeat IPC: 0.5308 cumulative IPC: 0.5707 (Simulation time: 00 hr 16 min 03 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 176768040 cumulative IPC: 0.5657 (Simulation time: 00 hr 17 min 50 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 176768040 cumulative IPC: 0.5657 (Simulation time: 00 hr 17 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase3_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5657 instructions: 100000001 cycles: 176768040
CPU 0 Branch Prediction Accuracy: 99.51% MPKI: 0.09189 Average ROB Occupancy at Mispredict: 8958
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00612
BRANCH_INDIRECT: 0.07167
BRANCH_CONDITIONAL: 0.0141
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 356218
LQ_STALL: 2315
SQ_STALL: 37826


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 171.06825
REPLAY_LOAD: 105.2787
NON_REPLAY_LOAD: 81.37517

== Total ==
ADDR_TRANS: 107773
REPLAY_LOAD: 126545
NON_REPLAY_LOAD: 121900

== Counts ==
ADDR_TRANS: 630
REPLAY_LOAD: 1202
NON_REPLAY_LOAD: 1498

cpu0->cpu0_STLB TOTAL        ACCESS:    1691031 HIT:    1649936 MISS:      41095 MSHR_MERGE:          9
cpu0->cpu0_STLB LOAD         ACCESS:    1691031 HIT:    1649936 MISS:      41095 MSHR_MERGE:          9
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 352.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5688495 HIT:    5026837 MISS:     661658 MSHR_MERGE:          9
cpu0->cpu0_L2C LOAD         ACCESS:    4856667 HIT:    4485330 MISS:     371337 MSHR_MERGE:          9
cpu0->cpu0_L2C RFO          ACCESS:     300640 HIT:      96628 MISS:     204012 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     439346 HIT:     438123 MISS:       1223 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      91842 HIT:       6756 MISS:      85086 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.34 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13561707 HIT:    8499609 MISS:    5062098 MSHR_MERGE:     866980
cpu0->cpu0_L1I LOAD         ACCESS:   13561707 HIT:    8499609 MISS:    5062098 MSHR_MERGE:     866980
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.64 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23483262 HIT:   20775026 MISS:    2708236 MSHR_MERGE:    1654191
cpu0->cpu0_L1D LOAD         ACCESS:   14370181 HIT:   13248782 MISS:    1121399 MSHR_MERGE:     459846
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9013120 HIT:    7518950 MISS:    1494170 MSHR_MERGE:    1193520
cpu0->cpu0_L1D TRANSLATION  ACCESS:      99961 HIT:       7294 MISS:      92667 MSHR_MERGE:        825
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 70.06 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11156659 HIT:   10229982 MISS:     926677 MSHR_MERGE:     365142
cpu0->cpu0_ITLB LOAD         ACCESS:   11156659 HIT:   10229982 MISS:     926677 MSHR_MERGE:     365142
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.525 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22642120 HIT:   21165235 MISS:    1476885 MSHR_MERGE:     347389
cpu0->cpu0_DTLB LOAD         ACCESS:   22642120 HIT:   21165235 MISS:    1476885 MSHR_MERGE:     347389
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.49 cycles
cpu0->LLC TOTAL        ACCESS:     919682 HIT:     465005 MISS:     454677 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     371328 HIT:      87512 MISS:     283816 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     204012 HIT:      99100 MISS:     104912 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     259256 HIT:     257848 MISS:       1408 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      85086 HIT:      20545 MISS:      64541 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4673
  ROW_BUFFER_MISS:     448593
  AVG DBUS CONGESTED CYCLE: 5.171
Channel 0 WQ ROW_BUFFER_HIT:      23662
  ROW_BUFFER_MISS:     115430
  FULL:          0
Channel 0 REFRESHES ISSUED:      14730

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       971044       157342        26244        28699
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           59          373         1506        10653
  STLB miss resolved @ L2C                0           35          500         2884         7484
  STLB miss resolved @ LLC                0           84         1052         7919        14825
  STLB miss resolved @ MEM                0           53         3978        15772        50042

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             159689        31123       607684         5193         1823
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           13           61          231          241
  STLB miss resolved @ L2C                0            3           84          194          132
  STLB miss resolved @ LLC                2            4          160          618          232
  STLB miss resolved @ MEM                5            6          221          748         1109
[2025-09-16 22:04:48] END   suite=cs trace=streaming_phase3_core0 (rc=0)
