<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - hw/lpc.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hw</a> - lpc.c<span style="font-size: 80%;"> (source / <a href="lpc.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">21</td>
            <td class="headerCovTableEntry">650</td>
            <td class="headerCovTableEntryLo">3.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-07-22 06:09:47</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">38</td>
            <td class="headerCovTableEntryLo">7.9 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Copyright 2013-2014 IBM Corp.</a>
<a name="2"><span class="lineNum">       2 </span>            :  *</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="4"><span class="lineNum">       4 </span>            :  * you may not use this file except in compliance with the License.</a>
<a name="5"><span class="lineNum">       5 </span>            :  * You may obtain a copy of the License at</a>
<a name="6"><span class="lineNum">       6 </span>            :  *</a>
<a name="7"><span class="lineNum">       7 </span>            :  *      http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="8"><span class="lineNum">       8 </span>            :  *</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Unless required by applicable law or agreed to in writing, software</a>
<a name="10"><span class="lineNum">      10 </span>            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="11"><span class="lineNum">      11 </span>            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or</a>
<a name="12"><span class="lineNum">      12 </span>            :  * implied.</a>
<a name="13"><span class="lineNum">      13 </span>            :  * See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            :  * limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            :  */</a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : #define pr_fmt(fmt)     &quot;LPC: &quot; fmt</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;skiboot.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;xscom.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;io.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;lock.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;chip.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;lpc.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;timebase.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;errorlog.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;opal-api.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;platform.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;psi.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;interrupts.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : //#define DBG_IRQ(fmt...) prerror(fmt)</a>
<a name="33"><span class="lineNum">      33 </span>            : #define DBG_IRQ(fmt...) do { } while(0)</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : DEFINE_LOG_ENTRY(OPAL_RC_LPC_READ, OPAL_PLATFORM_ERR_EVT, OPAL_LPC,</a>
<a name="36"><span class="lineNum">      36 </span>            :                  OPAL_MISC_SUBSYSTEM, OPAL_PREDICTIVE_ERR_GENERAL,</a>
<a name="37"><span class="lineNum">      37 </span>            :                  OPAL_NA);</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : DEFINE_LOG_ENTRY(OPAL_RC_LPC_WRITE, OPAL_PLATFORM_ERR_EVT, OPAL_LPC,</a>
<a name="40"><span class="lineNum">      40 </span>            :                  OPAL_MISC_SUBSYSTEM, OPAL_PREDICTIVE_ERR_GENERAL,</a>
<a name="41"><span class="lineNum">      41 </span>            :                  OPAL_NA);</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : DEFINE_LOG_ENTRY(OPAL_RC_LPC_SYNC, OPAL_PLATFORM_ERR_EVT, OPAL_LPC,</a>
<a name="44"><span class="lineNum">      44 </span>            :                  OPAL_MISC_SUBSYSTEM, OPAL_PREDICTIVE_ERR_GENERAL,</a>
<a name="45"><span class="lineNum">      45 </span>            :                  OPAL_NA);</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : /* Used exclusively in manufacturing mode */</a>
<a name="48"><span class="lineNum">      48 </span>            : DEFINE_LOG_ENTRY(OPAL_RC_LPC_SYNC_PERF, OPAL_PLATFORM_ERR_EVT, OPAL_LPC,</a>
<a name="49"><span class="lineNum">      49 </span>            :                  OPAL_MISC_SUBSYSTEM, OPAL_UNRECOVERABLE_ERR_DEGRADE_PERF,</a>
<a name="50"><span class="lineNum">      50 </span>            :                  OPAL_NA);</a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : #define ECCB_CTL        0 /* b0020 -&gt; b00200 */</a>
<a name="53"><span class="lineNum">      53 </span>            : #define ECCB_STAT       2 /* b0022 -&gt; b00210 */</a>
<a name="54"><span class="lineNum">      54 </span>            : #define ECCB_DATA       3 /* b0023 -&gt; b00218 */</a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span>            : #define ECCB_CTL_MAGIC          0xd000000000000000ul</a>
<a name="57"><span class="lineNum">      57 </span>            : #define ECCB_CTL_DATASZ         PPC_BITMASK(4,7)</a>
<a name="58"><span class="lineNum">      58 </span>            : #define ECCB_CTL_READ           PPC_BIT(15)</a>
<a name="59"><span class="lineNum">      59 </span>            : #define ECCB_CTL_ADDRLEN        PPC_BITMASK(23,25)</a>
<a name="60"><span class="lineNum">      60 </span>            : #define         ECCB_ADDRLEN_4B 0x4</a>
<a name="61"><span class="lineNum">      61 </span>            : #define ECCB_CTL_ADDR           PPC_BITMASK(32,63)</a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span>            : #define ECCB_STAT_PIB_ERR       PPC_BITMASK(0,5)</a>
<a name="64"><span class="lineNum">      64 </span>            : #define ECCB_STAT_RD_DATA       PPC_BITMASK(6,37)</a>
<a name="65"><span class="lineNum">      65 </span>            : #define ECCB_STAT_BUSY          PPC_BIT(44)</a>
<a name="66"><span class="lineNum">      66 </span>            : #define ECCB_STAT_ERRORS1       PPC_BITMASK(45,51)</a>
<a name="67"><span class="lineNum">      67 </span>            : #define ECCB_STAT_OP_DONE       PPC_BIT(52)</a>
<a name="68"><span class="lineNum">      68 </span>            : #define ECCB_STAT_ERRORS2       PPC_BITMASK(53,55)</a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span>            : #define ECCB_STAT_ERR_MASK      (ECCB_STAT_PIB_ERR | \</a>
<a name="71"><span class="lineNum">      71 </span>            :                                  ECCB_STAT_ERRORS1 | \</a>
<a name="72"><span class="lineNum">      72 </span>            :                                  ECCB_STAT_ERRORS2)</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            : #define ECCB_TIMEOUT    1000000</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            : /* OPB Master LS registers */</a>
<a name="77"><span class="lineNum">      77 </span>            : #define OPB_MASTER_LS_IRQ_STAT  0x50</a>
<a name="78"><span class="lineNum">      78 </span>            : #define OPB_MASTER_LS_IRQ_MASK  0x54</a>
<a name="79"><span class="lineNum">      79 </span>            : #define OPB_MASTER_LS_IRQ_POL   0x58</a>
<a name="80"><span class="lineNum">      80 </span>            : #define   OPB_MASTER_IRQ_LPC            0x00000800</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            : /* LPC HC registers */</a>
<a name="83"><span class="lineNum">      83 </span>            : #define LPC_HC_FW_SEG_IDSEL     0x24</a>
<a name="84"><span class="lineNum">      84 </span>            : #define LPC_HC_FW_RD_ACC_SIZE   0x28</a>
<a name="85"><span class="lineNum">      85 </span>            : #define   LPC_HC_FW_RD_1B               0x00000000</a>
<a name="86"><span class="lineNum">      86 </span>            : #define   LPC_HC_FW_RD_2B               0x01000000</a>
<a name="87"><span class="lineNum">      87 </span>            : #define   LPC_HC_FW_RD_4B               0x02000000</a>
<a name="88"><span class="lineNum">      88 </span>            : #define   LPC_HC_FW_RD_16B              0x04000000</a>
<a name="89"><span class="lineNum">      89 </span>            : #define   LPC_HC_FW_RD_128B             0x07000000</a>
<a name="90"><span class="lineNum">      90 </span>            : #define LPC_HC_IRQSER_CTRL      0x30</a>
<a name="91"><span class="lineNum">      91 </span>            : #define   LPC_HC_IRQSER_EN              0x80000000</a>
<a name="92"><span class="lineNum">      92 </span>            : #define   LPC_HC_IRQSER_QMODE           0x40000000</a>
<a name="93"><span class="lineNum">      93 </span>            : #define   LPC_HC_IRQSER_START_MASK      0x03000000</a>
<a name="94"><span class="lineNum">      94 </span>            : #define   LPC_HC_IRQSER_START_4CLK      0x00000000</a>
<a name="95"><span class="lineNum">      95 </span>            : #define   LPC_HC_IRQSER_START_6CLK      0x01000000</a>
<a name="96"><span class="lineNum">      96 </span>            : #define   LPC_HC_IRQSER_START_8CLK      0x02000000</a>
<a name="97"><span class="lineNum">      97 </span>            : #define   LPC_HC_IRQSER_AUTO_CLEAR      0x00800000</a>
<a name="98"><span class="lineNum">      98 </span>            : #define LPC_HC_IRQMASK          0x34    /* same bit defs as LPC_HC_IRQSTAT */</a>
<a name="99"><span class="lineNum">      99 </span>            : #define LPC_HC_IRQSTAT          0x38</a>
<a name="100"><span class="lineNum">     100 </span>            : #define   LPC_HC_IRQ_SERIRQ0            0x80000000u /* all bits down to ... */</a>
<a name="101"><span class="lineNum">     101 </span>            : #define   LPC_HC_IRQ_SERIRQ16           0x00008000 /* IRQ16=IOCHK#, IRQ2=SMI# */</a>
<a name="102"><span class="lineNum">     102 </span>            : #define   LPC_HC_IRQ_SERIRQ_ALL         0xffff8000</a>
<a name="103"><span class="lineNum">     103 </span>            : #define   LPC_HC_IRQ_LRESET             0x00000400</a>
<a name="104"><span class="lineNum">     104 </span>            : #define   LPC_HC_IRQ_SYNC_ABNORM_ERR    0x00000080</a>
<a name="105"><span class="lineNum">     105 </span>            : #define   LPC_HC_IRQ_SYNC_NORESP_ERR    0x00000040</a>
<a name="106"><span class="lineNum">     106 </span>            : #define   LPC_HC_IRQ_SYNC_NORM_ERR      0x00000020</a>
<a name="107"><span class="lineNum">     107 </span>            : #define   LPC_HC_IRQ_SYNC_TIMEOUT_ERR   0x00000010</a>
<a name="108"><span class="lineNum">     108 </span>            : #define   LPC_HC_IRQ_TARG_TAR_ERR       0x00000008</a>
<a name="109"><span class="lineNum">     109 </span>            : #define   LPC_HC_IRQ_BM_TAR_ERR         0x00000004</a>
<a name="110"><span class="lineNum">     110 </span>            : #define   LPC_HC_IRQ_BM0_REQ            0x00000002</a>
<a name="111"><span class="lineNum">     111 </span>            : #define   LPC_HC_IRQ_BM1_REQ            0x00000001</a>
<a name="112"><span class="lineNum">     112 </span>            : #define   LPC_HC_IRQ_BASE_IRQS          (                    \</a>
<a name="113"><span class="lineNum">     113 </span>            :         LPC_HC_IRQ_LRESET |                                  \</a>
<a name="114"><span class="lineNum">     114 </span>            :         LPC_HC_IRQ_SYNC_ABNORM_ERR |                         \</a>
<a name="115"><span class="lineNum">     115 </span>            :         LPC_HC_IRQ_SYNC_NORESP_ERR |                         \</a>
<a name="116"><span class="lineNum">     116 </span>            :         LPC_HC_IRQ_SYNC_NORM_ERR |                           \</a>
<a name="117"><span class="lineNum">     117 </span>            :         LPC_HC_IRQ_SYNC_TIMEOUT_ERR |                        \</a>
<a name="118"><span class="lineNum">     118 </span>            :         LPC_HC_IRQ_TARG_TAR_ERR |                            \</a>
<a name="119"><span class="lineNum">     119 </span>            :         LPC_HC_IRQ_BM_TAR_ERR)</a>
<a name="120"><span class="lineNum">     120 </span>            : #define LPC_HC_ERROR_ADDRESS    0x40</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            : #define LPC_NUM_SERIRQ          17</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            : enum {</a>
<a name="125"><span class="lineNum">     125 </span>            :         LPC_ROUTE_FREE = 0,</a>
<a name="126"><span class="lineNum">     126 </span>            :         LPC_ROUTE_OPAL,</a>
<a name="127"><span class="lineNum">     127 </span>            :         LPC_ROUTE_LINUX</a>
<a name="128"><span class="lineNum">     128 </span>            : };</a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            : struct lpc_error_entry {</a>
<a name="131"><span class="lineNum">     131 </span>            :         int64_t rc;</a>
<a name="132"><span class="lineNum">     132 </span>            :         const char *description;</a>
<a name="133"><span class="lineNum">     133 </span>            : };</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : struct lpcm {</a>
<a name="136"><span class="lineNum">     136 </span>            :         uint32_t                chip_id;</a>
<a name="137"><span class="lineNum">     137 </span>            :         uint32_t                xbase;</a>
<a name="138"><span class="lineNum">     138 </span>            :         void                    *mbase;</a>
<a name="139"><span class="lineNum">     139 </span>            :         struct lock             lock;</a>
<a name="140"><span class="lineNum">     140 </span>            :         uint8_t                 fw_idsel;</a>
<a name="141"><span class="lineNum">     141 </span>            :         uint8_t                 fw_rdsz;</a>
<a name="142"><span class="lineNum">     142 </span>            :         struct list_head        clients;</a>
<a name="143"><span class="lineNum">     143 </span>            :         bool                    has_serirq;</a>
<a name="144"><span class="lineNum">     144 </span>            :         uint8_t                 sirq_routes[LPC_NUM_SERIRQ];</a>
<a name="145"><span class="lineNum">     145 </span>            :         bool                    sirq_routed[LPC_NUM_SERIRQ];</a>
<a name="146"><span class="lineNum">     146 </span>            :         uint32_t                sirq_rmasks[4];</a>
<a name="147"><span class="lineNum">     147 </span>            :         uint8_t                 sirq_ralloc[4];</a>
<a name="148"><span class="lineNum">     148 </span>            :         struct dt_node          *node;</a>
<a name="149"><span class="lineNum">     149 </span>            : };</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span>            : #define LPC_BUS_DEGRADED_PERF_THRESHOLD         5</a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span>            : struct lpc_client_entry {</a>
<a name="155"><span class="lineNum">     155 </span>            :         struct list_node node;</a>
<a name="156"><span class="lineNum">     156 </span>            :         const struct lpc_client *clt;</a>
<a name="157"><span class="lineNum">     157 </span>            :         uint32_t policy;</a>
<a name="158"><span class="lineNum">     158 </span>            : };</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            : /* Default LPC bus */</a>
<a name="161"><span class="lineNum">     161 </span>            : static int32_t lpc_default_chip_id = -1;</a>
<a name="162"><span class="lineNum">     162 </span>            : static bool lpc_irqs_ready;</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            : /*</a>
<a name="165"><span class="lineNum">     165 </span>            :  * These are expected to be the same on all chips and should probably</a>
<a name="166"><span class="lineNum">     166 </span>            :  * be read (or configured) dynamically. This is how things are configured</a>
<a name="167"><span class="lineNum">     167 </span>            :  * today on Tuletta.</a>
<a name="168"><span class="lineNum">     168 </span>            :  */</a>
<a name="169"><span class="lineNum">     169 </span>            : static uint32_t lpc_io_opb_base         = 0xd0010000;</a>
<a name="170"><span class="lineNum">     170 </span>            : static uint32_t lpc_mem_opb_base        = 0xe0000000;</a>
<a name="171"><span class="lineNum">     171 </span>            : static uint32_t lpc_fw_opb_base         = 0xf0000000;</a>
<a name="172"><span class="lineNum">     172 </span>            : static uint32_t lpc_reg_opb_base        = 0xc0012000;</a>
<a name="173"><span class="lineNum">     173 </span>            : static uint32_t opb_master_reg_base     = 0xc0010000;</a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span>            : static int64_t opb_mmio_write(struct lpcm *lpc, uint32_t addr, uint32_t data,</a>
<a name="176"><span class="lineNum">     176 </span>            :                               uint32_t sz)</a>
<a name="177"><span class="lineNum">     177 </span>            : {</a>
<a name="178"><span class="lineNum">     178 </span>            :         switch (sz) {</a>
<a name="179"><span class="lineNum">     179 </span>            :         case 1:</a>
<a name="180"><span class="lineNum">     180 </span>            :                 out_8(lpc-&gt;mbase + addr, data);</a>
<a name="181"><span class="lineNum">     181 </span>            :                 return OPAL_SUCCESS;</a>
<a name="182"><span class="lineNum">     182 </span>            :         case 2:</a>
<a name="183"><span class="lineNum">     183 </span>            :                 out_be16(lpc-&gt;mbase + addr, data);</a>
<a name="184"><span class="lineNum">     184 </span>            :                 return OPAL_SUCCESS;</a>
<a name="185"><span class="lineNum">     185 </span>            :         case 4:</a>
<a name="186"><span class="lineNum">     186 </span>            :                 out_be32(lpc-&gt;mbase + addr, data);</a>
<a name="187"><span class="lineNum">     187 </span>            :                 return OPAL_SUCCESS;</a>
<a name="188"><span class="lineNum">     188 </span>            :         }</a>
<a name="189"><span class="lineNum">     189 </span>            :         prerror(&quot;Invalid data size %d\n&quot;, sz);</a>
<a name="190"><span class="lineNum">     190 </span>            :         return OPAL_PARAMETER;</a>
<a name="191"><span class="lineNum">     191 </span>            : }</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 : static int64_t opb_write(struct lpcm *lpc, uint32_t addr, uint32_t data,</span></a>
<a name="194"><span class="lineNum">     194 </span>            :                          uint32_t sz)</a>
<a name="195"><span class="lineNum">     195 </span>            : {</a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         uint64_t ctl = ECCB_CTL_MAGIC, stat;</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         int64_t rc, tout;</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         uint64_t data_reg;</span></a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :         if (lpc-&gt;mbase)</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 return opb_mmio_write(lpc, addr, data, sz);</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         switch(sz) {</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :         case 1:</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 data_reg = ((uint64_t)data) &lt;&lt; 56;</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :         case 2:</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 data_reg = ((uint64_t)data) &lt;&lt; 48;</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :         case 4:</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 data_reg = ((uint64_t)data) &lt;&lt; 32;</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 prerror(&quot;Invalid data size %d\n&quot;, sz);</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="216"><span class="lineNum">     216 </span>            :         }</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :         rc = xscom_write(lpc-&gt;chip_id, lpc-&gt;xbase + ECCB_DATA, data_reg);</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 log_simple_error(&amp;e_info(OPAL_RC_LPC_WRITE),</span></a>
<a name="221"><span class="lineNum">     221 </span>            :                         &quot;LPC: XSCOM write to ECCB DATA error %lld\n&quot;, rc);</a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="223"><span class="lineNum">     223 </span>            :         }</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :         ctl = SETFIELD(ECCB_CTL_DATASZ, ctl, sz);</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         ctl = SETFIELD(ECCB_CTL_ADDRLEN, ctl, ECCB_ADDRLEN_4B);</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :         ctl = SETFIELD(ECCB_CTL_ADDR, ctl, addr);</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :         rc = xscom_write(lpc-&gt;chip_id, lpc-&gt;xbase + ECCB_CTL, ctl);</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :                 log_simple_error(&amp;e_info(OPAL_RC_LPC_WRITE),</span></a>
<a name="231"><span class="lineNum">     231 </span>            :                         &quot;LPC: XSCOM write to ECCB CTL error %lld\n&quot;, rc);</a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="233"><span class="lineNum">     233 </span>            :         }</a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :         for (tout = 0; tout &lt; ECCB_TIMEOUT; tout++) {</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 rc = xscom_read(lpc-&gt;chip_id, lpc-&gt;xbase + ECCB_STAT,</span></a>
<a name="237"><span class="lineNum">     237 </span>            :                                 &amp;stat);</a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 if (rc) {</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :                         log_simple_error(&amp;e_info(OPAL_RC_LPC_WRITE),</span></a>
<a name="240"><span class="lineNum">     240 </span>            :                                 &quot;LPC: XSCOM read from ECCB STAT err %lld\n&quot;,</a>
<a name="241"><span class="lineNum">     241 </span>            :                                                                         rc);</a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                         return rc;</span></a>
<a name="243"><span class="lineNum">     243 </span>            :                 }</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 if (stat &amp; ECCB_STAT_OP_DONE) {</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :                         if (stat &amp; ECCB_STAT_ERR_MASK) {</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :                                 log_simple_error(&amp;e_info(OPAL_RC_LPC_WRITE),</span></a>
<a name="247"><span class="lineNum">     247 </span>            :                                         &quot;LPC: Error status: 0x%llx\n&quot;, stat);</a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :                                 return OPAL_HARDWARE;</span></a>
<a name="249"><span class="lineNum">     249 </span>            :                         }</a>
<a name="250"><span class="lineNum">     250 </span>            :                         return OPAL_SUCCESS;</a>
<a name="251"><span class="lineNum">     251 </span>            :                 }</a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 time_wait_nopoll(100);</span></a>
<a name="253"><span class="lineNum">     253 </span>            :         }</a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :         log_simple_error(&amp;e_info(OPAL_RC_LPC_WRITE), &quot;LPC: Write timeout !\n&quot;);</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :         return OPAL_HARDWARE;</span></a>
<a name="256"><span class="lineNum">     256 </span>            : }</a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span>            : static int64_t opb_mmio_read(struct lpcm *lpc, uint32_t addr, uint32_t *data,</a>
<a name="259"><span class="lineNum">     259 </span>            :                              uint32_t sz)</a>
<a name="260"><span class="lineNum">     260 </span>            : {</a>
<a name="261"><span class="lineNum">     261 </span>            :         switch (sz) {</a>
<a name="262"><span class="lineNum">     262 </span>            :         case 1:</a>
<a name="263"><span class="lineNum">     263 </span>            :                 *data = in_8(lpc-&gt;mbase + addr);</a>
<a name="264"><span class="lineNum">     264 </span>            :                 return OPAL_SUCCESS;</a>
<a name="265"><span class="lineNum">     265 </span>            :         case 2:</a>
<a name="266"><span class="lineNum">     266 </span>            :                 *data = in_be16(lpc-&gt;mbase + addr);</a>
<a name="267"><span class="lineNum">     267 </span>            :                 return OPAL_SUCCESS;</a>
<a name="268"><span class="lineNum">     268 </span>            :         case 4:</a>
<a name="269"><span class="lineNum">     269 </span>            :                 *data = in_be32(lpc-&gt;mbase + addr);</a>
<a name="270"><span class="lineNum">     270 </span>            :                 return OPAL_SUCCESS;</a>
<a name="271"><span class="lineNum">     271 </span>            :         }</a>
<a name="272"><span class="lineNum">     272 </span>            :         prerror(&quot;Invalid data size %d\n&quot;, sz);</a>
<a name="273"><span class="lineNum">     273 </span>            :         return OPAL_PARAMETER;</a>
<a name="274"><span class="lineNum">     274 </span>            : }</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 : static int64_t opb_read(struct lpcm *lpc, uint32_t addr, uint32_t *data,</span></a>
<a name="277"><span class="lineNum">     277 </span>            :                         uint32_t sz)</a>
<a name="278"><span class="lineNum">     278 </span>            : {</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :         uint64_t ctl = ECCB_CTL_MAGIC | ECCB_CTL_READ, stat;</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :         int64_t rc, tout;</span></a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :         if (lpc-&gt;mbase)</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 return opb_mmio_read(lpc, addr, data, sz);</span></a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :         if (sz != 1 &amp;&amp; sz != 2 &amp;&amp; sz != 4) {</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 prerror(&quot;Invalid data size %d\n&quot;, sz);</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="288"><span class="lineNum">     288 </span>            :         }</a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :         ctl = SETFIELD(ECCB_CTL_DATASZ, ctl, sz);</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :         ctl = SETFIELD(ECCB_CTL_ADDRLEN, ctl, ECCB_ADDRLEN_4B);</span></a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         ctl = SETFIELD(ECCB_CTL_ADDR, ctl, addr);</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :         rc = xscom_write(lpc-&gt;chip_id, lpc-&gt;xbase + ECCB_CTL, ctl);</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 log_simple_error(&amp;e_info(OPAL_RC_LPC_READ),</span></a>
<a name="296"><span class="lineNum">     296 </span>            :                         &quot;LPC: XSCOM write to ECCB CTL error %lld\n&quot;, rc);</a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="298"><span class="lineNum">     298 </span>            :         }</a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 :         for (tout = 0; tout &lt; ECCB_TIMEOUT; tout++) {</span></a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :                 rc = xscom_read(lpc-&gt;chip_id, lpc-&gt;xbase + ECCB_STAT,</span></a>
<a name="302"><span class="lineNum">     302 </span>            :                                 &amp;stat);</a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :                 if (rc) {</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                         log_simple_error(&amp;e_info(OPAL_RC_LPC_READ),</span></a>
<a name="305"><span class="lineNum">     305 </span>            :                                 &quot;LPC: XSCOM read from ECCB STAT err %lld\n&quot;,</a>
<a name="306"><span class="lineNum">     306 </span>            :                                                                         rc);</a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :                         return rc;</span></a>
<a name="308"><span class="lineNum">     308 </span>            :                 }</a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 if (stat &amp; ECCB_STAT_OP_DONE) {</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :                         uint32_t rdata = GETFIELD(ECCB_STAT_RD_DATA, stat);</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :                         if (stat &amp; ECCB_STAT_ERR_MASK) {</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :                                 log_simple_error(&amp;e_info(OPAL_RC_LPC_READ),</span></a>
<a name="313"><span class="lineNum">     313 </span>            :                                         &quot;LPC: Error status: 0x%llx\n&quot;, stat);</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :                                 return OPAL_HARDWARE;</span></a>
<a name="315"><span class="lineNum">     315 </span>            :                         }</a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :                         switch(sz) {</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :                         case 1:</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :                                 *data = rdata &gt;&gt; 24;</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :                         case 2:</span></a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :                                 *data = rdata &gt;&gt; 16;</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :                         default:</span></a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :                                 *data = rdata;</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="326"><span class="lineNum">     326 </span>            :                         }</a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="328"><span class="lineNum">     328 </span>            :                 }</a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :                 time_wait_nopoll(100);</span></a>
<a name="330"><span class="lineNum">     330 </span>            :         }</a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :         log_simple_error(&amp;e_info(OPAL_RC_LPC_READ), &quot;LPC: Read timeout !\n&quot;);</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :         return OPAL_HARDWARE;</span></a>
<a name="333"><span class="lineNum">     333 </span>            : }</a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 : static int64_t lpc_set_fw_idsel(struct lpcm *lpc, uint8_t idsel)</span></a>
<a name="336"><span class="lineNum">     336 </span>            : {</a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :         uint32_t val;</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :         if (idsel == lpc-&gt;fw_idsel)</span></a>
<a name="341"><span class="lineNum">     341 </span>            :                 return OPAL_SUCCESS;</a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :         if (idsel &gt; 0xf)</span></a>
<a name="343"><span class="lineNum">     343 </span>            :                 return OPAL_PARAMETER;</a>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :         rc = opb_read(lpc, lpc_reg_opb_base + LPC_HC_FW_SEG_IDSEL,</span></a>
<a name="346"><span class="lineNum">     346 </span>            :                       &amp;val, 4);</a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to read HC_FW_SEG_IDSEL register !\n&quot;);</span></a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="350"><span class="lineNum">     350 </span>            :         }</a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         val = (val &amp; 0xfffffff0) | idsel;</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, lpc_reg_opb_base + LPC_HC_FW_SEG_IDSEL,</span></a>
<a name="353"><span class="lineNum">     353 </span>            :                        val, 4);</a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to write HC_FW_SEG_IDSEL register !\n&quot;);</span></a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="357"><span class="lineNum">     357 </span>            :         }</a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :         lpc-&gt;fw_idsel = idsel;</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="360"><span class="lineNum">     360 </span>            : }</a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 : static int64_t lpc_set_fw_rdsz(struct lpcm *lpc, uint8_t rdsz)</span></a>
<a name="363"><span class="lineNum">     363 </span>            : {</a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :         uint32_t val;</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :         if (rdsz == lpc-&gt;fw_rdsz)</span></a>
<a name="368"><span class="lineNum">     368 </span>            :                 return OPAL_SUCCESS;</a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :         switch(rdsz) {</span></a>
<a name="370"><span class="lineNum">     370 </span>            :         case 1:</a>
<a name="371"><span class="lineNum">     371 </span>            :                 val = LPC_HC_FW_RD_1B;</a>
<a name="372"><span class="lineNum">     372 </span>            :                 break;</a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         case 2:</span></a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 val = LPC_HC_FW_RD_2B;</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :         case 4:</span></a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 val = LPC_HC_FW_RD_4B;</span></a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="379"><span class="lineNum">     379 </span>            :         default:</a>
<a name="380"><span class="lineNum">     380 </span>            :                 /*</a>
<a name="381"><span class="lineNum">     381 </span>            :                  * The HW supports 16 and 128 via a buffer/cache</a>
<a name="382"><span class="lineNum">     382 </span>            :                  * but I have never exprimented with it and am not</a>
<a name="383"><span class="lineNum">     383 </span>            :                  * sure it works the way we expect so let's leave it</a>
<a name="384"><span class="lineNum">     384 </span>            :                  * at that for now</a>
<a name="385"><span class="lineNum">     385 </span>            :                  */</a>
<a name="386"><span class="lineNum">     386 </span>            :                 return OPAL_PARAMETER;</a>
<a name="387"><span class="lineNum">     387 </span>            :         }</a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, lpc_reg_opb_base + LPC_HC_FW_RD_ACC_SIZE,</span></a>
<a name="389"><span class="lineNum">     389 </span>            :                        val, 4);</a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to write LPC_HC_FW_RD_ACC_SIZE !\n&quot;);</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="393"><span class="lineNum">     393 </span>            :         }</a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :         lpc-&gt;fw_rdsz = rdsz;</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="396"><span class="lineNum">     396 </span>            : }</a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 : static int64_t lpc_opb_prepare(struct lpcm *lpc,</span></a>
<a name="399"><span class="lineNum">     399 </span>            :                                enum OpalLPCAddressType addr_type,</a>
<a name="400"><span class="lineNum">     400 </span>            :                                uint32_t addr, uint32_t sz,</a>
<a name="401"><span class="lineNum">     401 </span>            :                                uint32_t *opb_base, bool is_write)</a>
<a name="402"><span class="lineNum">     402 </span>            : {</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :         uint32_t top = addr + sz;</span></a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :         uint8_t fw_idsel;</span></a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="406"><span class="lineNum">     406 </span>            : </a>
<a name="407"><span class="lineNum">     407 </span>            :         /* Address wraparound */</a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :         if (top &lt; addr)</span></a>
<a name="409"><span class="lineNum">     409 </span>            :                 return OPAL_PARAMETER;</a>
<a name="410"><span class="lineNum">     410 </span>            : </a>
<a name="411"><span class="lineNum">     411 </span>            :         /*</a>
<a name="412"><span class="lineNum">     412 </span>            :          * Bound check access and get the OPB base address for</a>
<a name="413"><span class="lineNum">     413 </span>            :          * the window corresponding to the access type</a>
<a name="414"><span class="lineNum">     414 </span>            :          */</a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :         switch(addr_type) {</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         case OPAL_LPC_IO:</span></a>
<a name="417"><span class="lineNum">     417 </span>            :                 /* IO space is 64K */</a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :                 if (top &gt; 0x10000)</span></a>
<a name="419"><span class="lineNum">     419 </span>            :                         return OPAL_PARAMETER;</a>
<a name="420"><span class="lineNum">     420 </span>            :                 /* And only supports byte accesses */</a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 if (sz != 1)</span></a>
<a name="422"><span class="lineNum">     422 </span>            :                         return OPAL_PARAMETER;</a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :                 *opb_base = lpc_io_opb_base;</span></a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineNoCov">          0 :         case OPAL_LPC_MEM:</span></a>
<a name="426"><span class="lineNum">     426 </span>            :                 /* MEM space is 256M */</a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 if (top &gt; 0x10000000)</span></a>
<a name="428"><span class="lineNum">     428 </span>            :                         return OPAL_PARAMETER;</a>
<a name="429"><span class="lineNum">     429 </span>            :                 /* And only supports byte accesses */</a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 if (sz != 1)</span></a>
<a name="431"><span class="lineNum">     431 </span>            :                         return OPAL_PARAMETER;</a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :                 *opb_base = lpc_mem_opb_base;</span></a>
<a name="433"><span class="lineNum">     433 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :         case OPAL_LPC_FW:</span></a>
<a name="435"><span class="lineNum">     435 </span>            :                 /*</a>
<a name="436"><span class="lineNum">     436 </span>            :                  * FW space is in segments of 256M controlled</a>
<a name="437"><span class="lineNum">     437 </span>            :                  * by IDSEL, make sure we don't cross segments</a>
<a name="438"><span class="lineNum">     438 </span>            :                  */</a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :                 *opb_base = lpc_fw_opb_base;</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :                 fw_idsel = (addr &gt;&gt; 28);</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 if (((top - 1) &gt;&gt; 28) != fw_idsel)</span></a>
<a name="442"><span class="lineNum">     442 </span>            :                         return OPAL_PARAMETER;</a>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<a name="444"><span class="lineNum">     444 </span>            :                 /* Set segment */</a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 rc = lpc_set_fw_idsel(lpc, fw_idsel);</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="447"><span class="lineNum">     447 </span>            :                         return rc;</a>
<a name="448"><span class="lineNum">     448 </span>            :                 /* Set read access size */</a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 if (!is_write) {</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :                         rc = lpc_set_fw_rdsz(lpc, sz);</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :                         if (rc)</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :                                 return rc;</span></a>
<a name="453"><span class="lineNum">     453 </span>            :                 }</a>
<a name="454"><span class="lineNum">     454 </span>            :                 break;</a>
<a name="455"><span class="lineNum">     455 </span>            :         default:</a>
<a name="456"><span class="lineNum">     456 </span>            :                 return OPAL_PARAMETER;</a>
<a name="457"><span class="lineNum">     457 </span>            :         }</a>
<a name="458"><span class="lineNum">     458 </span>            :         return OPAL_SUCCESS;</a>
<a name="459"><span class="lineNum">     459 </span>            : }</a>
<a name="460"><span class="lineNum">     460 </span>            : </a>
<a name="461"><span class="lineNum">     461 </span>            : #define LPC_ERROR_IDX(x) (__builtin_ffs(x) - 1 - 2)</a>
<a name="462"><span class="lineNum">     462 </span>            : #define LPC_ERROR(_sts, _rc, _description) \</a>
<a name="463"><span class="lineNum">     463 </span>            :         [LPC_ERROR_IDX(_sts)] = { _rc, _description }</a>
<a name="464"><span class="lineNum">     464 </span>            : static const struct lpc_error_entry lpc_error_table[] = {</a>
<a name="465"><span class="lineNum">     465 </span>            :         LPC_ERROR(LPC_HC_IRQ_BM_TAR_ERR, OPAL_WRONG_STATE, &quot;Got bus master TAR error.&quot;),</a>
<a name="466"><span class="lineNum">     466 </span>            :         LPC_ERROR(LPC_HC_IRQ_TARG_TAR_ERR, OPAL_WRONG_STATE, &quot;Got abnormal TAR error.&quot;),</a>
<a name="467"><span class="lineNum">     467 </span>            :         LPC_ERROR(LPC_HC_IRQ_SYNC_TIMEOUT_ERR, OPAL_TIMEOUT, &quot;Got SYNC timeout error.&quot;),</a>
<a name="468"><span class="lineNum">     468 </span>            :         LPC_ERROR(LPC_HC_IRQ_SYNC_NORM_ERR, OPAL_WRONG_STATE, &quot;Got SYNC normal error.&quot;),</a>
<a name="469"><span class="lineNum">     469 </span>            :         LPC_ERROR(LPC_HC_IRQ_SYNC_NORESP_ERR, OPAL_HARDWARE, &quot;Got SYNC no-response error.&quot;),</a>
<a name="470"><span class="lineNum">     470 </span>            :         LPC_ERROR(LPC_HC_IRQ_SYNC_ABNORM_ERR, OPAL_WRONG_STATE, &quot;Got SYNC abnormal error.&quot;),</a>
<a name="471"><span class="lineNum">     471 </span>            : };</a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 : static int64_t lpc_probe_prepare(struct lpcm *lpc)</span></a>
<a name="474"><span class="lineNum">     474 </span>            : {</a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :         const uint32_t irqmask_addr = lpc_reg_opb_base + LPC_HC_IRQMASK;</span></a>
<a name="476"><span class="lineNum">     476 </span><span class="lineNoCov">          0 :         const uint32_t irqstat_addr = lpc_reg_opb_base + LPC_HC_IRQSTAT;</span></a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :         uint32_t irqmask;</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="479"><span class="lineNum">     479 </span>            : </a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :         rc = opb_read(lpc, irqmask_addr, &amp;irqmask, 4);</span></a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="483"><span class="lineNum">     483 </span>            : </a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 :         irqmask &amp;= ~LPC_HC_IRQ_SYNC_NORESP_ERR;</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, irqmask_addr, irqmask, 4);</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :         return opb_write(lpc, irqstat_addr, LPC_HC_IRQ_SYNC_NORESP_ERR, 4);</span></a>
<a name="490"><span class="lineNum">     490 </span>            : }</a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 : static int64_t lpc_probe_test(struct lpcm *lpc)</span></a>
<a name="493"><span class="lineNum">     493 </span>            : {</a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :         const uint32_t irqmask_addr = lpc_reg_opb_base + LPC_HC_IRQMASK;</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         const uint32_t irqstat_addr = lpc_reg_opb_base + LPC_HC_IRQSTAT;</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :         uint32_t irqmask, irqstat;</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :         int64_t idx;</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span><span class="lineNoCov">          0 :         rc = opb_read(lpc, irqstat_addr, &amp;irqstat, 4);</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, irqstat_addr, LPC_HC_IRQ_SYNC_NORESP_ERR, 4);</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :         rc = opb_read(lpc, irqmask_addr, &amp;irqmask, 4);</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="511"><span class="lineNum">     511 </span>            : </a>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 :         irqmask |= LPC_HC_IRQ_SYNC_NORESP_ERR;</span></a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, irqmask_addr, irqmask, 4);</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         if (!(irqstat &amp; LPC_HC_IRQ_BASE_IRQS))</span></a>
<a name="518"><span class="lineNum">     518 </span>            :                 return OPAL_SUCCESS;</a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span>            :         /* Ensure we can perform a valid lookup in the error table */</a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :         idx = LPC_ERROR_IDX(irqstat);</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :         if (idx &lt; 0 || idx &gt;= ARRAY_SIZE(lpc_error_table)) {</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :                 prerror(&quot;LPC bus error translation failed with status 0x%x\n&quot;,</span></a>
<a name="524"><span class="lineNum">     524 </span>            :                         irqstat);</a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="526"><span class="lineNum">     526 </span>            :         }</a>
<a name="527"><span class="lineNum">     527 </span>            : </a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :         rc = lpc_error_table[idx].rc;</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="530"><span class="lineNum">     530 </span>            : }</a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 : static int64_t __lpc_write(struct lpcm *lpc, enum OpalLPCAddressType addr_type,</span></a>
<a name="533"><span class="lineNum">     533 </span>            :                            uint32_t addr, uint32_t data, uint32_t sz,</a>
<a name="534"><span class="lineNum">     534 </span>            :                            bool probe)</a>
<a name="535"><span class="lineNum">     535 </span>            : {</a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :         uint32_t opb_base;</span></a>
<a name="537"><span class="lineNum">     537 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="538"><span class="lineNum">     538 </span>            : </a>
<a name="539"><span class="lineNum">     539 </span><span class="lineNoCov">          0 :         lock(&amp;lpc-&gt;lock);</span></a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         if (probe) {</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 rc = lpc_probe_prepare(lpc);</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="543"><span class="lineNum">     543 </span><span class="lineNoCov">          0 :                         goto bail;</span></a>
<a name="544"><span class="lineNum">     544 </span>            :         }</a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span>            :         /*</a>
<a name="547"><span class="lineNum">     547 </span>            :          * Convert to an OPB access and handle LPC HC configuration</a>
<a name="548"><span class="lineNum">     548 </span>            :          * for FW accesses (IDSEL)</a>
<a name="549"><span class="lineNum">     549 </span>            :          */</a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :         rc = lpc_opb_prepare(lpc, addr_type, addr, sz, &amp;opb_base, true);</span></a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :                 goto bail;</span></a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span>            :         /* Perform OPB access */</a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, opb_base + addr, data, sz);</span></a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="557"><span class="lineNum">     557 </span><span class="lineNoCov">          0 :                 goto bail;</span></a>
<a name="558"><span class="lineNum">     558 </span>            : </a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :         if (probe)</span></a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 rc = lpc_probe_test(lpc);</span></a>
<a name="561"><span class="lineNum">     561 </span><span class="lineNoCov">          0 :  bail:</span></a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         unlock(&amp;lpc-&gt;lock);</span></a>
<a name="563"><span class="lineNum">     563 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="564"><span class="lineNum">     564 </span>            : }</a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 : static int64_t __lpc_write_sanity(enum OpalLPCAddressType addr_type,</span></a>
<a name="567"><span class="lineNum">     567 </span>            :                                   uint32_t addr, uint32_t data, uint32_t sz,</a>
<a name="568"><span class="lineNum">     568 </span>            :                                   bool probe)</a>
<a name="569"><span class="lineNum">     569 </span>            : {</a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span><span class="lineNoCov">          0 :         if (lpc_default_chip_id &lt; 0)</span></a>
<a name="573"><span class="lineNum">     573 </span>            :                 return OPAL_PARAMETER;</a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :         chip = get_chip(lpc_default_chip_id);</span></a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :         if (!chip || !chip-&gt;lpc)</span></a>
<a name="576"><span class="lineNum">     576 </span>            :                 return OPAL_PARAMETER;</a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :         return __lpc_write(chip-&gt;lpc, addr_type, addr, data, sz, probe);</span></a>
<a name="578"><span class="lineNum">     578 </span>            : }</a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 : int64_t lpc_write(enum OpalLPCAddressType addr_type, uint32_t addr,</span></a>
<a name="581"><span class="lineNum">     581 </span>            :                   uint32_t data, uint32_t sz)</a>
<a name="582"><span class="lineNum">     582 </span>            : {</a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :         return __lpc_write_sanity(addr_type, addr, data, sz, false);</span></a>
<a name="584"><span class="lineNum">     584 </span>            : }</a>
<a name="585"><span class="lineNum">     585 </span>            : </a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 : int64_t lpc_probe_write(enum OpalLPCAddressType addr_type, uint32_t addr,</span></a>
<a name="587"><span class="lineNum">     587 </span>            :                         uint32_t data, uint32_t sz)</a>
<a name="588"><span class="lineNum">     588 </span>            : {</a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :         return __lpc_write_sanity(addr_type, addr, data, sz, true);</span></a>
<a name="590"><span class="lineNum">     590 </span>            : }</a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span>            : /*</a>
<a name="593"><span class="lineNum">     593 </span>            :  * The &quot;OPAL&quot; variant add the emulation of 2 and 4 byte accesses using</a>
<a name="594"><span class="lineNum">     594 </span>            :  * byte accesses for IO and MEM space in order to be compatible with</a>
<a name="595"><span class="lineNum">     595 </span>            :  * existing Linux expectations</a>
<a name="596"><span class="lineNum">     596 </span>            :  */</a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 : static int64_t opal_lpc_write(uint32_t chip_id, enum OpalLPCAddressType addr_type,</span></a>
<a name="598"><span class="lineNum">     598 </span>            :                               uint32_t addr, uint32_t data, uint32_t sz)</a>
<a name="599"><span class="lineNum">     599 </span>            : {</a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :         chip = get_chip(chip_id);</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :         if (!chip || !chip-&gt;lpc)</span></a>
<a name="605"><span class="lineNum">     605 </span>            :                 return OPAL_PARAMETER;</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :         if (addr_type == OPAL_LPC_FW || sz == 1)</span></a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :                 return __lpc_write(chip-&gt;lpc, addr_type, addr, data, sz, false);</span></a>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 :         while(sz--) {</span></a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 rc = __lpc_write(chip-&gt;lpc, addr_type, addr, data &amp; 0xff, 1, false);</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :                         return rc;</span></a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :                 addr++;</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :                 data &gt;&gt;= 8;</span></a>
<a name="615"><span class="lineNum">     615 </span>            :         }</a>
<a name="616"><span class="lineNum">     616 </span>            :         return OPAL_SUCCESS;</a>
<a name="617"><span class="lineNum">     617 </span>            : }</a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 : static int64_t __lpc_read(struct lpcm *lpc, enum OpalLPCAddressType addr_type,</span></a>
<a name="620"><span class="lineNum">     620 </span>            :                           uint32_t addr, uint32_t *data, uint32_t sz,</a>
<a name="621"><span class="lineNum">     621 </span>            :                           bool probe)</a>
<a name="622"><span class="lineNum">     622 </span>            : {</a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :         uint32_t opb_base;</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :         lock(&amp;lpc-&gt;lock);</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :         if (probe) {</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :                 rc = lpc_probe_prepare(lpc);</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :                         goto bail;</span></a>
<a name="631"><span class="lineNum">     631 </span>            :         }</a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            :         /*</a>
<a name="634"><span class="lineNum">     634 </span>            :          * Convert to an OPB access and handle LPC HC configuration</a>
<a name="635"><span class="lineNum">     635 </span>            :          * for FW accesses (IDSEL and read size)</a>
<a name="636"><span class="lineNum">     636 </span>            :          */</a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :         rc = lpc_opb_prepare(lpc, addr_type, addr, sz, &amp;opb_base, false);</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 goto bail;</span></a>
<a name="640"><span class="lineNum">     640 </span>            : </a>
<a name="641"><span class="lineNum">     641 </span>            :         /* Perform OPB access */</a>
<a name="642"><span class="lineNum">     642 </span><span class="lineNoCov">          0 :         rc = opb_read(lpc, opb_base + addr, data, sz);</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 goto bail;</span></a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :         if (probe)</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :                 rc = lpc_probe_test(lpc);</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :  bail:</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 :         unlock(&amp;lpc-&gt;lock);</span></a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="651"><span class="lineNum">     651 </span>            : }</a>
<a name="652"><span class="lineNum">     652 </span>            : </a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 : static int64_t __lpc_read_sanity(enum OpalLPCAddressType addr_type,</span></a>
<a name="654"><span class="lineNum">     654 </span>            :                                  uint32_t addr, uint32_t *data, uint32_t sz,</a>
<a name="655"><span class="lineNum">     655 </span>            :                                  bool probe)</a>
<a name="656"><span class="lineNum">     656 </span>            : {</a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :         if (lpc_default_chip_id &lt; 0)</span></a>
<a name="660"><span class="lineNum">     660 </span>            :                 return OPAL_PARAMETER;</a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         chip = get_chip(lpc_default_chip_id);</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         if (!chip || !chip-&gt;lpc)</span></a>
<a name="663"><span class="lineNum">     663 </span>            :                 return OPAL_PARAMETER;</a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :         return __lpc_read(chip-&gt;lpc, addr_type, addr, data, sz, probe);</span></a>
<a name="665"><span class="lineNum">     665 </span>            : }</a>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 : int64_t lpc_read(enum OpalLPCAddressType addr_type, uint32_t addr,</span></a>
<a name="668"><span class="lineNum">     668 </span>            :                  uint32_t *data, uint32_t sz)</a>
<a name="669"><span class="lineNum">     669 </span>            : {</a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :         return __lpc_read_sanity(addr_type, addr, data, sz, false);</span></a>
<a name="671"><span class="lineNum">     671 </span>            : }</a>
<a name="672"><span class="lineNum">     672 </span>            : </a>
<a name="673"><span class="lineNum">     673 </span><span class="lineNoCov">          0 : int64_t lpc_probe_read(enum OpalLPCAddressType addr_type, uint32_t addr,</span></a>
<a name="674"><span class="lineNum">     674 </span>            :                        uint32_t *data, uint32_t sz)</a>
<a name="675"><span class="lineNum">     675 </span>            : {</a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :         return __lpc_read_sanity(addr_type, addr, data, sz, true);</span></a>
<a name="677"><span class="lineNum">     677 </span>            : }</a>
<a name="678"><span class="lineNum">     678 </span>            : </a>
<a name="679"><span class="lineNum">     679 </span>            : /*</a>
<a name="680"><span class="lineNum">     680 </span>            :  * The &quot;OPAL&quot; variant add the emulation of 2 and 4 byte accesses using</a>
<a name="681"><span class="lineNum">     681 </span>            :  * byte accesses for IO and MEM space in order to be compatible with</a>
<a name="682"><span class="lineNum">     682 </span>            :  * existing Linux expectations</a>
<a name="683"><span class="lineNum">     683 </span>            :  */</a>
<a name="684"><span class="lineNum">     684 </span><span class="lineNoCov">          0 : static int64_t opal_lpc_read(uint32_t chip_id, enum OpalLPCAddressType addr_type,</span></a>
<a name="685"><span class="lineNum">     685 </span>            :                              uint32_t addr, uint32_t *data, uint32_t sz)</a>
<a name="686"><span class="lineNum">     686 </span>            : {</a>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="688"><span class="lineNum">     688 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="689"><span class="lineNum">     689 </span>            : </a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :         chip = get_chip(chip_id);</span></a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 :         if (!chip || !chip-&gt;lpc)</span></a>
<a name="692"><span class="lineNum">     692 </span>            :                 return OPAL_PARAMETER;</a>
<a name="693"><span class="lineNum">     693 </span>            : </a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :         if (addr_type == OPAL_LPC_FW || sz == 1)</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :                 return __lpc_read(chip-&gt;lpc, addr_type, addr, data, sz, false);</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :         *data = 0;</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         while(sz--) {</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :                 uint32_t byte;</span></a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :                 rc = __lpc_read(chip-&gt;lpc, addr_type, addr, &amp;byte, 1, false);</span></a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :                         return rc;</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :                 *data = *data | (byte &lt;&lt; (8 * sz));</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :                 addr++;</span></a>
<a name="705"><span class="lineNum">     705 </span>            :         }</a>
<a name="706"><span class="lineNum">     706 </span>            :         return OPAL_SUCCESS;</a>
<a name="707"><span class="lineNum">     707 </span>            : }</a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 : bool lpc_present(void)</span></a>
<a name="710"><span class="lineNum">     710 </span>            : {</a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :         return lpc_default_chip_id &gt;= 0;</span></a>
<a name="712"><span class="lineNum">     712 </span>            : }</a>
<a name="713"><span class="lineNum">     713 </span>            : </a>
<a name="714"><span class="lineNum">     714 </span>            : /* Called with LPC lock held */</a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 : static void lpc_setup_serirq(struct lpcm *lpc)</span></a>
<a name="716"><span class="lineNum">     716 </span>            : {</a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 :         struct lpc_client_entry *ent;</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :         uint32_t mask = LPC_HC_IRQ_BASE_IRQS;</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 :         if (!lpc_irqs_ready)</span></a>
<a name="722"><span class="lineNum">     722 </span>            :                 return;</a>
<a name="723"><span class="lineNum">     723 </span>            : </a>
<a name="724"><span class="lineNum">     724 </span>            :         /* Collect serirq enable bits */</a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         list_for_each(&amp;lpc-&gt;clients, ent, node)</span></a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :                 mask |= ent-&gt;clt-&gt;interrupts &amp; LPC_HC_IRQ_SERIRQ_ALL;</span></a>
<a name="727"><span class="lineNum">     727 </span>            : </a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQMASK, mask, 4);</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to update irq mask\n&quot;);</span></a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="732"><span class="lineNum">     732 </span>            :         }</a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :         DBG_IRQ(&quot;IRQ mask set to 0x%08x\n&quot;, mask);</span></a>
<a name="734"><span class="lineNum">     734 </span>            : </a>
<a name="735"><span class="lineNum">     735 </span>            :         /* Enable the LPC interrupt in the OPB Master */</a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :         opb_write(lpc, opb_master_reg_base + OPB_MASTER_LS_IRQ_POL, 0, 4);</span></a>
<a name="737"><span class="lineNum">     737 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, opb_master_reg_base + OPB_MASTER_LS_IRQ_MASK,</span></a>
<a name="738"><span class="lineNum">     738 </span>            :                        OPB_MASTER_IRQ_LPC, 4);</a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to enable IRQs in OPB\n&quot;);</span></a>
<a name="741"><span class="lineNum">     741 </span>            : </a>
<a name="742"><span class="lineNum">     742 </span>            :         /* Check whether we should enable serirq */</a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :         if (mask &amp; LPC_HC_IRQ_SERIRQ_ALL) {</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :                 rc = opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQSER_CTRL,</span></a>
<a name="745"><span class="lineNum">     745 </span>            :                                LPC_HC_IRQSER_EN |</a>
<a name="746"><span class="lineNum">     746 </span>            :                                LPC_HC_IRQSER_START_4CLK |</a>
<a name="747"><span class="lineNum">     747 </span>            :                                /*</a>
<a name="748"><span class="lineNum">     748 </span>            :                                 * New mode bit for P9N DD2.0 (ignored otherwise)</a>
<a name="749"><span class="lineNum">     749 </span>            :                                 * when set we no longer have to manually clear</a>
<a name="750"><span class="lineNum">     750 </span>            :                                 * the SerIRQs on EOI.</a>
<a name="751"><span class="lineNum">     751 </span>            :                                 */</a>
<a name="752"><span class="lineNum">     752 </span>            :                                LPC_HC_IRQSER_AUTO_CLEAR, 4);</a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :                 DBG_IRQ(&quot;SerIRQ enabled\n&quot;);</span></a>
<a name="754"><span class="lineNum">     754 </span>            :         } else {</a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :                 rc = opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQSER_CTRL,</span></a>
<a name="756"><span class="lineNum">     756 </span>            :                                0, 4);</a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 DBG_IRQ(&quot;SerIRQ disabled\n&quot;);</span></a>
<a name="758"><span class="lineNum">     758 </span>            :         }</a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to configure SerIRQ\n&quot;);</span></a>
<a name="761"><span class="lineNum">     761 </span>            :         {</a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :                 u32 val;</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 rc = opb_read(lpc, lpc_reg_opb_base + LPC_HC_IRQMASK, &amp;val, 4);</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :                         prerror(&quot;Failed to readback mask&quot;);</span></a>
<a name="766"><span class="lineNum">     766 </span>            :                 else</a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :                         DBG_IRQ(&quot;MASK READBACK=%x\n&quot;, val);</span></a>
<a name="768"><span class="lineNum">     768 </span>            : </a>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 :                 rc = opb_read(lpc, lpc_reg_opb_base + LPC_HC_IRQSER_CTRL,</span></a>
<a name="770"><span class="lineNum">     770 </span>            :                               &amp;val, 4);</a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="772"><span class="lineNum">     772 </span><span class="lineNoCov">          0 :                         prerror(&quot;Failed to readback ctrl&quot;);</span></a>
<a name="773"><span class="lineNum">     773 </span>            :                 else</a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :                         DBG_IRQ(&quot;CTRL READBACK=%x\n&quot;, val);</span></a>
<a name="775"><span class="lineNum">     775 </span>            :         }</a>
<a name="776"><span class="lineNum">     776 </span>            : }</a>
<a name="777"><span class="lineNum">     777 </span>            : </a>
<a name="778"><span class="lineNum">     778 </span><span class="lineNoCov">          0 : static void lpc_route_serirq(struct lpcm *lpc, uint32_t sirq,</span></a>
<a name="779"><span class="lineNum">     779 </span>            :                              uint32_t psi_idx)</a>
<a name="780"><span class="lineNum">     780 </span>            : {</a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :         uint32_t reg, shift, val, psi_old;</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :         psi_old = lpc-&gt;sirq_routes[sirq];</span></a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :         lpc-&gt;sirq_rmasks[psi_old] &amp;= ~(LPC_HC_IRQ_SERIRQ0 &gt;&gt; sirq);</span></a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :         lpc-&gt;sirq_rmasks[psi_idx] |=  (LPC_HC_IRQ_SERIRQ0 &gt;&gt; sirq);</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         lpc-&gt;sirq_routes[sirq] = psi_idx;</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :         lpc-&gt;sirq_routed[sirq] = true;</span></a>
<a name="789"><span class="lineNum">     789 </span>            : </a>
<a name="790"><span class="lineNum">     790 </span>            :         /* We may not be ready yet ... */</a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :         if (!lpc-&gt;has_serirq)</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :         if (sirq &lt; 14) {</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :                 reg = 0xc;</span></a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 :                 shift = 4 + (sirq &lt;&lt; 1);</span></a>
<a name="797"><span class="lineNum">     797 </span>            :         } else {</a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :                 reg = 0x8;</span></a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 :                 shift = 8 + ((sirq - 14) &lt;&lt; 1);</span></a>
<a name="800"><span class="lineNum">     800 </span>            :         }</a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :         shift = 30-shift;</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 :         rc = opb_read(lpc, opb_master_reg_base + reg, &amp;val, 4);</span></a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="804"><span class="lineNum">     804 </span>            :                 return;</a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :         val = val &amp; ~(3 &lt;&lt; shift);</span></a>
<a name="806"><span class="lineNum">     806 </span><span class="lineNoCov">          0 :         val |= (psi_idx &amp; 3) &lt;&lt; shift;</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :         opb_write(lpc, opb_master_reg_base + reg, val, 4);</span></a>
<a name="808"><span class="lineNum">     808 </span>            : }</a>
<a name="809"><span class="lineNum">     809 </span>            : </a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 : static void lpc_alloc_route(struct lpcm *lpc, unsigned int irq,</span></a>
<a name="811"><span class="lineNum">     811 </span>            :                             unsigned int policy)</a>
<a name="812"><span class="lineNum">     812 </span>            : {</a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :         unsigned int i, r, c;</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :         int route = -1;</span></a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :         if (policy == IRQ_ATTR_TARGET_OPAL)</span></a>
<a name="817"><span class="lineNum">     817 </span>            :                 r = LPC_ROUTE_OPAL;</a>
<a name="818"><span class="lineNum">     818 </span>            :         else</a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :                 r = LPC_ROUTE_LINUX;</span></a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;Routing irq %d, policy: %d (r=%d)\n&quot;,</span></a>
<a name="822"><span class="lineNum">     822 </span>            :               irq, policy, r);</a>
<a name="823"><span class="lineNum">     823 </span>            : </a>
<a name="824"><span class="lineNum">     824 </span>            :         /* Are we already routed ? */</a>
<a name="825"><span class="lineNum">     825 </span><span class="lineNoCov">          0 :         if (lpc-&gt;sirq_routed[irq] &amp;&amp;</span></a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 :             r != lpc-&gt;sirq_ralloc[lpc-&gt;sirq_routes[irq]]) {</span></a>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 :                 prerror(&quot;irq %d has conflicting policies\n&quot;, irq);</span></a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="829"><span class="lineNum">     829 </span>            :         }</a>
<a name="830"><span class="lineNum">     830 </span>            : </a>
<a name="831"><span class="lineNum">     831 </span>            :         /* First try to find a free route. Leave one for another</a>
<a name="832"><span class="lineNum">     832 </span>            :          * policy though</a>
<a name="833"><span class="lineNum">     833 </span>            :          */</a>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 :         for (i = 0, c = 0; i &lt; 4; i++) {</span></a>
<a name="835"><span class="lineNum">     835 </span>            :                 /* Count routes with identical policy */</a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :                 if (lpc-&gt;sirq_ralloc[i] == r)</span></a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :                         c++;</span></a>
<a name="838"><span class="lineNum">     838 </span>            : </a>
<a name="839"><span class="lineNum">     839 </span>            :                 /* Use the route if it's free and there is no more</a>
<a name="840"><span class="lineNum">     840 </span>            :                  * than 3 existing routes with that policy</a>
<a name="841"><span class="lineNum">     841 </span>            :                  */</a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 if (lpc-&gt;sirq_ralloc[i] == LPC_ROUTE_FREE &amp;&amp; c &lt; 4) {</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :                         lpc-&gt;sirq_ralloc[i] = r;</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :                         route = i;</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="846"><span class="lineNum">     846 </span>            :                 }</a>
<a name="847"><span class="lineNum">     847 </span>            :         }</a>
<a name="848"><span class="lineNum">     848 </span>            : </a>
<a name="849"><span class="lineNum">     849 </span>            :         /* If we couldn't get a free one, try to find an existing one</a>
<a name="850"><span class="lineNum">     850 </span>            :          * with a matching policy</a>
<a name="851"><span class="lineNum">     851 </span>            :          */</a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :         for (i = 0; route &lt; 0 &amp;&amp; i &lt; 4; i++) {</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :                 if (lpc-&gt;sirq_ralloc[i] == r)</span></a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :                         route = i;</span></a>
<a name="855"><span class="lineNum">     855 </span>            :         }</a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span>            :         /* Still no route ? bail. That should never happen */</a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :         if (route &lt; 0) {</span></a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 :                 prerror(&quot;Can't find a route for irq %d\n&quot;, irq);</span></a>
<a name="860"><span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="861"><span class="lineNum">     861 </span>            :         }</a>
<a name="862"><span class="lineNum">     862 </span>            : </a>
<a name="863"><span class="lineNum">     863 </span>            :         /* Program route */</a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :         lpc_route_serirq(lpc, irq, route);</span></a>
<a name="865"><span class="lineNum">     865 </span>            : </a>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;SerIRQ %d using route %d targetted at %s\n&quot;,</span></a>
<a name="867"><span class="lineNum">     867 </span>            :               irq, route, r == LPC_ROUTE_LINUX ? &quot;OS&quot; : &quot;OPAL&quot;);</a>
<a name="868"><span class="lineNum">     868 </span>            : }</a>
<a name="869"><span class="lineNum">     869 </span>            : </a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 : unsigned int lpc_get_irq_policy(uint32_t chip_id, uint32_t psi_idx)</span></a>
<a name="871"><span class="lineNum">     871 </span>            : {</a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :         struct proc_chip *c = get_chip(chip_id);</span></a>
<a name="873"><span class="lineNum">     873 </span>            : </a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :         if (!c || !c-&gt;lpc)</span></a>
<a name="875"><span class="lineNum">     875 </span>            :                 return IRQ_ATTR_TARGET_LINUX;</a>
<a name="876"><span class="lineNum">     876 </span>            : </a>
<a name="877"><span class="lineNum">     877 </span><span class="lineNoCov">          0 :         if (c-&gt;lpc-&gt;sirq_ralloc[psi_idx] == LPC_ROUTE_LINUX)</span></a>
<a name="878"><span class="lineNum">     878 </span>            :                 return IRQ_ATTR_TARGET_LINUX;</a>
<a name="879"><span class="lineNum">     879 </span>            :         else</a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :                 return IRQ_ATTR_TARGET_OPAL | IRQ_ATTR_TYPE_LSI;</span></a>
<a name="881"><span class="lineNum">     881 </span>            : }</a>
<a name="882"><span class="lineNum">     882 </span>            : </a>
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 : static void lpc_create_int_map(struct lpcm *lpc, struct dt_node *psi_node)</span></a>
<a name="884"><span class="lineNum">     884 </span>            : {</a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 :         uint32_t map[LPC_NUM_SERIRQ * 5], *pmap;</span></a>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 :         uint32_t i;</span></a>
<a name="887"><span class="lineNum">     887 </span>            : </a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 :         if (!psi_node)</span></a>
<a name="889"><span class="lineNum">     889 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="890"><span class="lineNum">     890 </span>            :         pmap = map;</a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; LPC_NUM_SERIRQ; i++) {</span></a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :                 if (!lpc-&gt;sirq_routed[i])</span></a>
<a name="893"><span class="lineNum">     893 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :                 *(pmap++) = 0;</span></a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 *(pmap++) = 0;</span></a>
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :                 *(pmap++) = i;</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 :                 *(pmap++) = psi_node-&gt;phandle;</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 *(pmap++) = lpc-&gt;sirq_routes[i] + P9_PSI_IRQ_LPC_SIRQ0;</span></a>
<a name="899"><span class="lineNum">     899 </span>            :         }</a>
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 :         if (pmap == map)</span></a>
<a name="901"><span class="lineNum">     901 </span>            :                 return;</a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :         dt_add_property(lpc-&gt;node, &quot;interrupt-map&quot;, map,</span></a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :                         (pmap - map) * sizeof(uint32_t));</span></a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :         dt_add_property_cells(lpc-&gt;node, &quot;interrupt-map-mask&quot;, 0, 0, 0xff);</span></a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :         dt_add_property_cells(lpc-&gt;node, &quot;#interrupt-cells&quot;, 1);</span></a>
<a name="906"><span class="lineNum">     906 </span>            : }</a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span><span class="lineCov">          1 : void lpc_finalize_interrupts(void)</span></a>
<a name="909"><span class="lineNum">     909 </span>            : {</a>
<a name="910"><span class="lineNum">     910 </span><span class="lineCov">          1 :         struct proc_chip *chip;</span></a>
<a name="911"><span class="lineNum">     911 </span>            : </a>
<a name="912"><span class="lineNum">     912 </span><span class="lineCov">          1 :         lpc_irqs_ready = true;</span></a>
<a name="913"><span class="lineNum">     913 </span>            : </a>
<a name="914"><span class="lineNum">     914 </span><span class="lineCov">          2 :         for_each_chip(chip) {</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineCov">          1 :                 if (chip-&gt;lpc &amp;&amp; chip-&gt;psi &amp;&amp;</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineNoCov">          0 :                     (chip-&gt;type == PROC_CHIP_P9_NIMBUS ||</span></a>
<a name="917"><span class="lineNum">     917 </span>            :                      chip-&gt;type == PROC_CHIP_P9_CUMULUS))</a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 :                         lpc_create_int_map(chip-&gt;lpc, chip-&gt;psi-&gt;node);</span></a>
<a name="919"><span class="lineNum">     919 </span>            :         }</a>
<a name="920"><span class="lineNum">     920 </span><span class="lineCov">          1 : }</span></a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 : static void lpc_init_interrupts_one(struct proc_chip *chip)</span></a>
<a name="923"><span class="lineNum">     923 </span>            : {</a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :         struct lpcm *lpc = chip-&gt;lpc;</span></a>
<a name="925"><span class="lineNum">     925 </span><span class="lineNoCov">          0 :         int i, rc;</span></a>
<a name="926"><span class="lineNum">     926 </span>            : </a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 :         lock(&amp;lpc-&gt;lock);</span></a>
<a name="928"><span class="lineNum">     928 </span>            : </a>
<a name="929"><span class="lineNum">     929 </span>            :         /* First mask them all */</a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQMASK, 0, 4);</span></a>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to init interrutps\n&quot;);</span></a>
<a name="933"><span class="lineNum">     933 </span><span class="lineNoCov">          0 :                 goto bail;</span></a>
<a name="934"><span class="lineNum">     934 </span>            :         }</a>
<a name="935"><span class="lineNum">     935 </span>            : </a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :         switch(chip-&gt;type) {</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :         case PROC_CHIP_P8_MURANO:</span></a>
<a name="938"><span class="lineNum">     938 </span>            :         case PROC_CHIP_P8_VENICE:</a>
<a name="939"><span class="lineNum">     939 </span>            :                 /* On Murano/Venice, there is no SerIRQ, only enable error</a>
<a name="940"><span class="lineNum">     940 </span>            :                  * interrupts</a>
<a name="941"><span class="lineNum">     941 </span>            :                  */</a>
<a name="942"><span class="lineNum">     942 </span><span class="lineNoCov">          0 :                 rc = opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQMASK,</span></a>
<a name="943"><span class="lineNum">     943 </span>            :                                LPC_HC_IRQ_BASE_IRQS, 4);</a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :                 if (rc) {</span></a>
<a name="945"><span class="lineNum">     945 </span><span class="lineNoCov">          0 :                         prerror(&quot;Failed to set interrupt mask\n&quot;);</span></a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :                         goto bail;</span></a>
<a name="947"><span class="lineNum">     947 </span>            :                 }</a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 :                 opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQSER_CTRL, 0, 4);</span></a>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :         case PROC_CHIP_P8_NAPLES:</span></a>
<a name="951"><span class="lineNum">     951 </span>            :                 /* On Naples, we support LPC interrupts, enable them based</a>
<a name="952"><span class="lineNum">     952 </span>            :                  * on what clients requests. This will setup the mask and</a>
<a name="953"><span class="lineNum">     953 </span>            :                  * enable processing</a>
<a name="954"><span class="lineNum">     954 </span>            :                  */</a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :                 lpc-&gt;has_serirq = true;</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :                 lpc_setup_serirq(lpc);</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         case PROC_CHIP_P9_NIMBUS:</span></a>
<a name="959"><span class="lineNum">     959 </span>            :         case PROC_CHIP_P9_CUMULUS:</a>
<a name="960"><span class="lineNum">     960 </span>            :                 /* On P9, we additionally setup the routing. */</a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 lpc-&gt;has_serirq = true;</span></a>
<a name="962"><span class="lineNum">     962 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; LPC_NUM_SERIRQ; i++) {</span></a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :                         if (lpc-&gt;sirq_routed[i])</span></a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :                                 lpc_route_serirq(lpc, i, lpc-&gt;sirq_routes[i]);</span></a>
<a name="965"><span class="lineNum">     965 </span>            :                 }</a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :                 lpc_setup_serirq(lpc);</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="968"><span class="lineNum">     968 </span>            :         default:</a>
<a name="969"><span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 ;</span></a>
<a name="970"><span class="lineNum">     970 </span>            :         }</a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :  bail:</span></a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :         unlock(&amp;lpc-&gt;lock);</span></a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 : }</span></a>
<a name="974"><span class="lineNum">     974 </span>            : </a>
<a name="975"><span class="lineNum">     975 </span><span class="lineCov">          1 : void lpc_init_interrupts(void)</span></a>
<a name="976"><span class="lineNum">     976 </span>            : {</a>
<a name="977"><span class="lineNum">     977 </span><span class="lineCov">          1 :         struct proc_chip *chip;</span></a>
<a name="978"><span class="lineNum">     978 </span>            : </a>
<a name="979"><span class="lineNum">     979 </span><span class="lineCov">          1 :         lpc_irqs_ready = true;</span></a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span><span class="lineCov">          2 :         for_each_chip(chip) {</span></a>
<a name="982"><span class="lineNum">     982 </span><span class="lineCov">          1 :                 if (chip-&gt;lpc)</span></a>
<a name="983"><span class="lineNum">     983 </span><span class="lineNoCov">          0 :                         lpc_init_interrupts_one(chip);</span></a>
<a name="984"><span class="lineNum">     984 </span>            :         }</a>
<a name="985"><span class="lineNum">     985 </span><span class="lineCov">          1 : }</span></a>
<a name="986"><span class="lineNum">     986 </span>            : </a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 : static void lpc_dispatch_reset(struct lpcm *lpc)</span></a>
<a name="988"><span class="lineNum">     988 </span>            : {</a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 :         struct lpc_client_entry *ent;</span></a>
<a name="990"><span class="lineNum">     990 </span>            : </a>
<a name="991"><span class="lineNum">     991 </span>            :         /* XXX We are going to hit this repeatedly while reset is</a>
<a name="992"><span class="lineNum">     992 </span>            :          * asserted which might be sub-optimal. We should instead</a>
<a name="993"><span class="lineNum">     993 </span>            :          * detect assertion and start a poller that will wait for</a>
<a name="994"><span class="lineNum">     994 </span>            :          * de-assertion. We could notify clients of LPC being</a>
<a name="995"><span class="lineNum">     995 </span>            :          * on/off rather than just reset</a>
<a name="996"><span class="lineNum">     996 </span>            :          */</a>
<a name="997"><span class="lineNum">     997 </span>            : </a>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 :         prerror(&quot;Got LPC reset on chip 0x%x !\n&quot;, lpc-&gt;chip_id);</span></a>
<a name="999"><span class="lineNum">     999 </span>            : </a>
<a name="1000"><span class="lineNum">    1000 </span>            :         /* Collect serirq enable bits */</a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :         list_for_each(&amp;lpc-&gt;clients, ent, node) {</span></a>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                 if (!ent-&gt;clt-&gt;reset)</span></a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 unlock(&amp;lpc-&gt;lock);</span></a>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                 ent-&gt;clt-&gt;reset(lpc-&gt;chip_id);</span></a>
<a name="1006"><span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                 lock(&amp;lpc-&gt;lock);</span></a>
<a name="1007"><span class="lineNum">    1007 </span>            :         }</a>
<a name="1008"><span class="lineNum">    1008 </span>            : </a>
<a name="1009"><span class="lineNum">    1009 </span>            :         /* Reconfigure serial interrupts */</a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         if (lpc-&gt;has_serirq)</span></a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 :                 lpc_setup_serirq(lpc);</span></a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1013"><span class="lineNum">    1013 </span>            : </a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineNoCov">          0 : static void lpc_dispatch_err_irqs(struct lpcm *lpc, uint32_t irqs)</span></a>
<a name="1015"><span class="lineNum">    1015 </span>            : {</a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineNoCov">          0 :         const struct lpc_error_entry *err;</span></a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         static int lpc_bus_err_count;</span></a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineNoCov">          0 :         struct opal_err_info *info;</span></a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         uint32_t addr;</span></a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         int64_t idx;</span></a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="1022"><span class="lineNum">    1022 </span>            : </a>
<a name="1023"><span class="lineNum">    1023 </span>            :         /* Write back to clear error interrupts, we clear SerIRQ later</a>
<a name="1024"><span class="lineNum">    1024 </span>            :          * as they are handled as level interrupts</a>
<a name="1025"><span class="lineNum">    1025 </span>            :          */</a>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQSTAT,</span></a>
<a name="1027"><span class="lineNum">    1027 </span>            :                        LPC_HC_IRQ_BASE_IRQS, 4);</a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="1029"><span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to clear IRQ error latches !\n&quot;);</span></a>
<a name="1030"><span class="lineNum">    1030 </span>            : </a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         if (irqs &amp; LPC_HC_IRQ_LRESET) {</span></a>
<a name="1032"><span class="lineNum">    1032 </span><span class="lineNoCov">          0 :                 lpc_dispatch_reset(lpc);</span></a>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1034"><span class="lineNum">    1034 </span>            :         }</a>
<a name="1035"><span class="lineNum">    1035 </span>            : </a>
<a name="1036"><span class="lineNum">    1036 </span>            :         /* Ensure we can perform a valid lookup in the error table */</a>
<a name="1037"><span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         idx = LPC_ERROR_IDX(irqs);</span></a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         if (idx &lt; 0 || idx &gt;= ARRAY_SIZE(lpc_error_table)) {</span></a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 prerror(&quot;LPC bus error translation failed with status 0x%x\n&quot;,</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            :                         irqs);</a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1042"><span class="lineNum">    1042 </span>            :         }</a>
<a name="1043"><span class="lineNum">    1043 </span>            : </a>
<a name="1044"><span class="lineNum">    1044 </span>            :         /* Find and report the error */</a>
<a name="1045"><span class="lineNum">    1045 </span><span class="lineNoCov">          0 :         err = &amp;lpc_error_table[idx];</span></a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         lpc_bus_err_count++;</span></a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         if (manufacturing_mode &amp;&amp; (lpc_bus_err_count &gt; LPC_BUS_DEGRADED_PERF_THRESHOLD))</span></a>
<a name="1048"><span class="lineNum">    1048 </span>            :                 info = &amp;e_info(OPAL_RC_LPC_SYNC_PERF);</a>
<a name="1049"><span class="lineNum">    1049 </span>            :         else</a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                 info = &amp;e_info(OPAL_RC_LPC_SYNC);</span></a>
<a name="1051"><span class="lineNum">    1051 </span>            : </a>
<a name="1052"><span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         rc = opb_read(lpc, lpc_reg_opb_base + LPC_HC_ERROR_ADDRESS, &amp;addr, 4);</span></a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                 log_simple_error(info, &quot;LPC[%03x]: %s &quot;</span></a>
<a name="1055"><span class="lineNum">    1055 </span>            :                                  &quot;Error reading error address register\n&quot;,</a>
<a name="1056"><span class="lineNum">    1056 </span>            :                                  lpc-&gt;chip_id, err-&gt;description);</a>
<a name="1057"><span class="lineNum">    1057 </span>            :         else</a>
<a name="1058"><span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                 log_simple_error(info, &quot;LPC[%03x]: %s Error address reg: &quot;</span></a>
<a name="1059"><span class="lineNum">    1059 </span>            :                                  &quot;0x%08x\n&quot;,</a>
<a name="1060"><span class="lineNum">    1060 </span>            :                                  lpc-&gt;chip_id, err-&gt;description, addr);</a>
<a name="1061"><span class="lineNum">    1061 </span>            : }</a>
<a name="1062"><span class="lineNum">    1062 </span>            : </a>
<a name="1063"><span class="lineNum">    1063 </span><span class="lineNoCov">          0 : static void lpc_dispatch_ser_irqs(struct lpcm *lpc, uint32_t irqs,</span></a>
<a name="1064"><span class="lineNum">    1064 </span>            :                                   bool clear_latch)</a>
<a name="1065"><span class="lineNum">    1065 </span>            : {</a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         struct lpc_client_entry *ent;</span></a>
<a name="1067"><span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         uint32_t cirqs;</span></a>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="1069"><span class="lineNum">    1069 </span>            : </a>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         irqs &amp;= LPC_HC_IRQ_SERIRQ_ALL;</span></a>
<a name="1071"><span class="lineNum">    1071 </span>            : </a>
<a name="1072"><span class="lineNum">    1072 </span>            :         /* Collect serirq enable bits */</a>
<a name="1073"><span class="lineNum">    1073 </span><span class="lineNoCov">          0 :         list_for_each(&amp;lpc-&gt;clients, ent, node) {</span></a>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineNoCov">          0 :                 if (!ent-&gt;clt-&gt;interrupt)</span></a>
<a name="1075"><span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1076"><span class="lineNum">    1076 </span><span class="lineNoCov">          0 :                 cirqs = ent-&gt;clt-&gt;interrupts &amp; irqs;</span></a>
<a name="1077"><span class="lineNum">    1077 </span><span class="lineNoCov">          0 :                 if (cirqs) {</span></a>
<a name="1078"><span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                         unlock(&amp;lpc-&gt;lock);</span></a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                         ent-&gt;clt-&gt;interrupt(lpc-&gt;chip_id, cirqs);</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                         lock(&amp;lpc-&gt;lock);</span></a>
<a name="1081"><span class="lineNum">    1081 </span>            :                 }</a>
<a name="1082"><span class="lineNum">    1082 </span>            :         }</a>
<a name="1083"><span class="lineNum">    1083 </span>            : </a>
<a name="1084"><span class="lineNum">    1084 </span>            :         /* Our SerIRQ are level sensitive, we clear the latch after</a>
<a name="1085"><span class="lineNum">    1085 </span>            :          * we call the handler.</a>
<a name="1086"><span class="lineNum">    1086 </span>            :          */</a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineNoCov">          0 :         if (!clear_latch)</span></a>
<a name="1088"><span class="lineNum">    1088 </span>            :                 return;</a>
<a name="1089"><span class="lineNum">    1089 </span>            : </a>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 :         rc = opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQSTAT, irqs, 4);</span></a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to clear SerIRQ latches !\n&quot;);</span></a>
<a name="1093"><span class="lineNum">    1093 </span>            : }</a>
<a name="1094"><span class="lineNum">    1094 </span>            : </a>
<a name="1095"><span class="lineNum">    1095 </span><span class="lineNoCov">          0 : void lpc_interrupt(uint32_t chip_id)</span></a>
<a name="1096"><span class="lineNum">    1096 </span>            : {</a>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         struct proc_chip *chip = get_chip(chip_id);</span></a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         struct lpcm *lpc;</span></a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         uint32_t irqs, opb_irqs;</span></a>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="1101"><span class="lineNum">    1101 </span>            : </a>
<a name="1102"><span class="lineNum">    1102 </span>            :         /* No initialized LPC controller on that chip */</a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         if (!chip || !chip-&gt;lpc)</span></a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         lpc = chip-&gt;lpc;</span></a>
<a name="1106"><span class="lineNum">    1106 </span>            : </a>
<a name="1107"><span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         lock(&amp;lpc-&gt;lock);</span></a>
<a name="1108"><span class="lineNum">    1108 </span>            : </a>
<a name="1109"><span class="lineNum">    1109 </span>            :         /* Grab OPB Master LS interrupt status */</a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         rc = opb_read(lpc, opb_master_reg_base + OPB_MASTER_LS_IRQ_STAT,</span></a>
<a name="1111"><span class="lineNum">    1111 </span>            :                       &amp;opb_irqs, 4);</a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to read OPB IRQ state\n&quot;);</span></a>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                 unlock(&amp;lpc-&gt;lock);</span></a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1116"><span class="lineNum">    1116 </span>            :         }</a>
<a name="1117"><span class="lineNum">    1117 </span>            : </a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         DBG_IRQ(&quot;OPB IRQ on chip 0x%x, oirqs=0x%08x\n&quot;, chip_id, opb_irqs);</span></a>
<a name="1119"><span class="lineNum">    1119 </span>            : </a>
<a name="1120"><span class="lineNum">    1120 </span>            :         /* Check if it's an LPC interrupt */</a>
<a name="1121"><span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         if (!(opb_irqs &amp; OPB_MASTER_IRQ_LPC)) {</span></a>
<a name="1122"><span class="lineNum">    1122 </span>            :                 /* Something we don't support ? Ack it anyway... */</a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 goto bail;</span></a>
<a name="1124"><span class="lineNum">    1124 </span>            :         }</a>
<a name="1125"><span class="lineNum">    1125 </span>            : </a>
<a name="1126"><span class="lineNum">    1126 </span>            :         /* Handle the lpc interrupt source (errors etc...) */</a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         rc = opb_read(lpc, lpc_reg_opb_base + LPC_HC_IRQSTAT, &amp;irqs, 4);</span></a>
<a name="1128"><span class="lineNum">    1128 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to read LPC IRQ state\n&quot;);</span></a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                 goto bail;</span></a>
<a name="1131"><span class="lineNum">    1131 </span>            :         }</a>
<a name="1132"><span class="lineNum">    1132 </span>            : </a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         DBG_IRQ(&quot;LPC IRQ on chip 0x%x, irqs=0x%08x\n&quot;, chip_id, irqs);</span></a>
<a name="1134"><span class="lineNum">    1134 </span>            : </a>
<a name="1135"><span class="lineNum">    1135 </span>            :         /* Handle error interrupts */</a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :         if (irqs &amp; LPC_HC_IRQ_BASE_IRQS)</span></a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                 lpc_dispatch_err_irqs(lpc, irqs);</span></a>
<a name="1138"><span class="lineNum">    1138 </span>            : </a>
<a name="1139"><span class="lineNum">    1139 </span>            :         /* Handle SerIRQ interrupts */</a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineNoCov">          0 :         if (irqs &amp; LPC_HC_IRQ_SERIRQ_ALL)</span></a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                 lpc_dispatch_ser_irqs(lpc, irqs, true);</span></a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :  bail:</span></a>
<a name="1143"><span class="lineNum">    1143 </span>            :         /* Ack it at the OPB level */</a>
<a name="1144"><span class="lineNum">    1144 </span><span class="lineNoCov">          0 :         opb_write(lpc, opb_master_reg_base + OPB_MASTER_LS_IRQ_STAT,</span></a>
<a name="1145"><span class="lineNum">    1145 </span>            :                   opb_irqs, 4);</a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineNoCov">          0 :         unlock(&amp;lpc-&gt;lock);</span></a>
<a name="1147"><span class="lineNum">    1147 </span>            : }</a>
<a name="1148"><span class="lineNum">    1148 </span>            : </a>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineNoCov">          0 : void lpc_serirq(uint32_t chip_id, uint32_t index)</span></a>
<a name="1150"><span class="lineNum">    1150 </span>            : {</a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         struct proc_chip *chip = get_chip(chip_id);</span></a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         struct lpcm *lpc;</span></a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         uint32_t irqs, rmask;</span></a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 :         int rc;</span></a>
<a name="1155"><span class="lineNum">    1155 </span>            : </a>
<a name="1156"><span class="lineNum">    1156 </span>            :         /* No initialized LPC controller on that chip */</a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineNoCov">          0 :         if (!chip || !chip-&gt;lpc)</span></a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1159"><span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         lpc = chip-&gt;lpc;</span></a>
<a name="1160"><span class="lineNum">    1160 </span>            : </a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         lock(&amp;lpc-&gt;lock);</span></a>
<a name="1162"><span class="lineNum">    1162 </span>            : </a>
<a name="1163"><span class="lineNum">    1163 </span>            :         /* Handle the lpc interrupt source (errors etc...) */</a>
<a name="1164"><span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         rc = opb_read(lpc, lpc_reg_opb_base + LPC_HC_IRQSTAT, &amp;irqs, 4);</span></a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineNoCov">          0 :                 prerror(&quot;Failed to read LPC IRQ state\n&quot;);</span></a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineNoCov">          0 :                 goto bail;</span></a>
<a name="1168"><span class="lineNum">    1168 </span>            :         }</a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         rmask = lpc-&gt;sirq_rmasks[index];</span></a>
<a name="1170"><span class="lineNum">    1170 </span>            : </a>
<a name="1171"><span class="lineNum">    1171 </span><span class="lineNoCov">          0 :         DBG_IRQ(&quot;IRQ on chip 0x%x, irqs=0x%08x rmask=0x%08x\n&quot;,</span></a>
<a name="1172"><span class="lineNum">    1172 </span>            :                 chip_id, irqs, rmask);</a>
<a name="1173"><span class="lineNum">    1173 </span><span class="lineNoCov">          0 :         irqs &amp;= rmask;</span></a>
<a name="1174"><span class="lineNum">    1174 </span>            : </a>
<a name="1175"><span class="lineNum">    1175 </span>            :         /*</a>
<a name="1176"><span class="lineNum">    1176 </span>            :          * Handle SerIRQ interrupts. Don't clear the latch,</a>
<a name="1177"><span class="lineNum">    1177 </span>            :          * it will be done in our special EOI callback if</a>
<a name="1178"><span class="lineNum">    1178 </span>            :          * necessary on DD1</a>
<a name="1179"><span class="lineNum">    1179 </span>            :          */</a>
<a name="1180"><span class="lineNum">    1180 </span><span class="lineNoCov">          0 :         if (irqs)</span></a>
<a name="1181"><span class="lineNum">    1181 </span><span class="lineNoCov">          0 :                 lpc_dispatch_ser_irqs(lpc, irqs, false);</span></a>
<a name="1182"><span class="lineNum">    1182 </span>            : </a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineNoCov">          0 :  bail:</span></a>
<a name="1184"><span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         unlock(&amp;lpc-&gt;lock);</span></a>
<a name="1185"><span class="lineNum">    1185 </span>            : }</a>
<a name="1186"><span class="lineNum">    1186 </span>            : </a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 : void lpc_all_interrupts(uint32_t chip_id)</span></a>
<a name="1188"><span class="lineNum">    1188 </span>            : {</a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         struct proc_chip *chip = get_chip(chip_id);</span></a>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineNoCov">          0 :         struct lpcm *lpc;</span></a>
<a name="1191"><span class="lineNum">    1191 </span>            : </a>
<a name="1192"><span class="lineNum">    1192 </span>            :         /* No initialized LPC controller on that chip */</a>
<a name="1193"><span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         if (!chip || !chip-&gt;lpc)</span></a>
<a name="1194"><span class="lineNum">    1194 </span>            :                 return;</a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         lpc = chip-&gt;lpc;</span></a>
<a name="1196"><span class="lineNum">    1196 </span>            : </a>
<a name="1197"><span class="lineNum">    1197 </span>            :         /* Dispatch all */</a>
<a name="1198"><span class="lineNum">    1198 </span><span class="lineNoCov">          0 :         lock(&amp;lpc-&gt;lock);</span></a>
<a name="1199"><span class="lineNum">    1199 </span><span class="lineNoCov">          0 :         lpc_dispatch_ser_irqs(lpc, LPC_HC_IRQ_SERIRQ_ALL, false);</span></a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         unlock(&amp;lpc-&gt;lock);</span></a>
<a name="1201"><span class="lineNum">    1201 </span>            : }</a>
<a name="1202"><span class="lineNum">    1202 </span>            : </a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 : static void lpc_init_chip_p8(struct dt_node *xn)</span></a>
<a name="1204"><span class="lineNum">    1204 </span>            :  {</a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineNoCov">          0 :         uint32_t gcid = dt_get_chip_id(xn);</span></a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="1207"><span class="lineNum">    1207 </span><span class="lineNoCov">          0 :         struct lpcm *lpc;</span></a>
<a name="1208"><span class="lineNum">    1208 </span>            : </a>
<a name="1209"><span class="lineNum">    1209 </span><span class="lineNoCov">          0 :         chip = get_chip(gcid);</span></a>
<a name="1210"><span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         assert(chip);</span></a>
<a name="1211"><span class="lineNum">    1211 </span>            : </a>
<a name="1212"><span class="lineNum">    1212 </span><span class="lineNoCov">          0 :         lpc = zalloc(sizeof(struct lpcm));</span></a>
<a name="1213"><span class="lineNum">    1213 </span><span class="lineNoCov">          0 :         assert(lpc);</span></a>
<a name="1214"><span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         lpc-&gt;chip_id = gcid;</span></a>
<a name="1215"><span class="lineNum">    1215 </span><span class="lineNoCov">          0 :         lpc-&gt;xbase = dt_get_address(xn, 0, NULL);</span></a>
<a name="1216"><span class="lineNum">    1216 </span><span class="lineNoCov">          0 :         lpc-&gt;fw_idsel = 0xff;</span></a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :         lpc-&gt;fw_rdsz = 0xff;</span></a>
<a name="1218"><span class="lineNum">    1218 </span><span class="lineNoCov">          0 :         lpc-&gt;node = xn;</span></a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         list_head_init(&amp;lpc-&gt;clients);</span></a>
<a name="1220"><span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         init_lock(&amp;lpc-&gt;lock);</span></a>
<a name="1221"><span class="lineNum">    1221 </span>            : </a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineNoCov">          0 :         if (lpc_default_chip_id &lt; 0 ||</span></a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 :             dt_has_node_property(xn, &quot;primary&quot;, NULL)) {</span></a>
<a name="1224"><span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                 lpc_default_chip_id = gcid;</span></a>
<a name="1225"><span class="lineNum">    1225 </span>            :         }</a>
<a name="1226"><span class="lineNum">    1226 </span>            : </a>
<a name="1227"><span class="lineNum">    1227 </span>            :         /* Mask all interrupts for now */</a>
<a name="1228"><span class="lineNum">    1228 </span><span class="lineNoCov">          0 :         opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQMASK, 0, 4);</span></a>
<a name="1229"><span class="lineNum">    1229 </span>            : </a>
<a name="1230"><span class="lineNum">    1230 </span><span class="lineNoCov">          0 :         printf(&quot;LPC[%03x]: Initialized, access via XSCOM @0x%x\n&quot;,</span></a>
<a name="1231"><span class="lineNum">    1231 </span>            :                gcid, lpc-&gt;xbase);</a>
<a name="1232"><span class="lineNum">    1232 </span>            : </a>
<a name="1233"><span class="lineNum">    1233 </span><span class="lineNoCov">          0 :         dt_add_property(xn, &quot;interrupt-controller&quot;, NULL, 0);</span></a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         dt_add_property_cells(xn, &quot;#interrupt-cells&quot;, 1);</span></a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 :         assert(dt_prop_get_u32(xn, &quot;#address-cells&quot;) == 2);</span></a>
<a name="1236"><span class="lineNum">    1236 </span>            : </a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 :         chip-&gt;lpc = lpc;</span></a>
<a name="1238"><span class="lineNum">    1238 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1239"><span class="lineNum">    1239 </span>            : </a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 : static void lpc_init_chip_p9(struct dt_node *opb_node)</span></a>
<a name="1241"><span class="lineNum">    1241 </span>            : {</a>
<a name="1242"><span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         uint32_t gcid = dt_get_chip_id(opb_node);</span></a>
<a name="1243"><span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         struct dt_node *lpc_node;</span></a>
<a name="1244"><span class="lineNum">    1244 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="1245"><span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         struct lpcm *lpc;</span></a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         u64 addr;</span></a>
<a name="1247"><span class="lineNum">    1247 </span><span class="lineNoCov">          0 :         u32 val;</span></a>
<a name="1248"><span class="lineNum">    1248 </span>            : </a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :         chip = get_chip(gcid);</span></a>
<a name="1250"><span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         assert(chip);</span></a>
<a name="1251"><span class="lineNum">    1251 </span>            : </a>
<a name="1252"><span class="lineNum">    1252 </span>            :         /* Grab OPB base address */</a>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 :         addr = dt_prop_get_cell(opb_node, &quot;ranges&quot;, 1);</span></a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineNoCov">          0 :         addr &lt;&lt;= 32;</span></a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :         addr |= dt_prop_get_cell(opb_node, &quot;ranges&quot;, 2);</span></a>
<a name="1256"><span class="lineNum">    1256 </span>            : </a>
<a name="1257"><span class="lineNum">    1257 </span>            :         /* Find the &quot;lpc&quot; child node */</a>
<a name="1258"><span class="lineNum">    1258 </span><span class="lineNoCov">          0 :         lpc_node = dt_find_compatible_node(opb_node, NULL, &quot;ibm,power9-lpc&quot;);</span></a>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineNoCov">          0 :         if (!lpc_node)</span></a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1261"><span class="lineNum">    1261 </span>            : </a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         lpc = zalloc(sizeof(struct lpcm));</span></a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         assert(lpc);</span></a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 :         lpc-&gt;chip_id = gcid;</span></a>
<a name="1265"><span class="lineNum">    1265 </span><span class="lineNoCov">          0 :         lpc-&gt;mbase = (void *)addr;</span></a>
<a name="1266"><span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         lpc-&gt;fw_idsel = 0xff;</span></a>
<a name="1267"><span class="lineNum">    1267 </span><span class="lineNoCov">          0 :         lpc-&gt;fw_rdsz = 0xff;</span></a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         lpc-&gt;node = lpc_node;</span></a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         list_head_init(&amp;lpc-&gt;clients);</span></a>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineNoCov">          0 :         init_lock(&amp;lpc-&gt;lock);</span></a>
<a name="1271"><span class="lineNum">    1271 </span>            : </a>
<a name="1272"><span class="lineNum">    1272 </span><span class="lineNoCov">          0 :         if (lpc_default_chip_id &lt; 0 ||</span></a>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 :             dt_has_node_property(opb_node, &quot;primary&quot;, NULL)) {</span></a>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 lpc_default_chip_id = gcid;</span></a>
<a name="1275"><span class="lineNum">    1275 </span>            :         }</a>
<a name="1276"><span class="lineNum">    1276 </span>            : </a>
<a name="1277"><span class="lineNum">    1277 </span>            :         /* Mask all interrupts for now */</a>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineNoCov">          0 :         opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQMASK, 0, 4);</span></a>
<a name="1279"><span class="lineNum">    1279 </span>            : </a>
<a name="1280"><span class="lineNum">    1280 </span>            :         /* Clear any stale LPC bus errors */</a>
<a name="1281"><span class="lineNum">    1281 </span><span class="lineNoCov">          0 :         opb_write(lpc, lpc_reg_opb_base + LPC_HC_IRQSTAT,</span></a>
<a name="1282"><span class="lineNum">    1282 </span>            :                        LPC_HC_IRQ_BASE_IRQS, 4);</a>
<a name="1283"><span class="lineNum">    1283 </span>            : </a>
<a name="1284"><span class="lineNum">    1284 </span>            :         /* Default with routing to PSI SerIRQ 0, this will be updated</a>
<a name="1285"><span class="lineNum">    1285 </span>            :          * later when interrupts are initialized.</a>
<a name="1286"><span class="lineNum">    1286 </span>            :          */</a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 :         opb_read(lpc, opb_master_reg_base + 8, &amp;val, 4);</span></a>
<a name="1288"><span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         val &amp;= 0xff03ffff;</span></a>
<a name="1289"><span class="lineNum">    1289 </span><span class="lineNoCov">          0 :         opb_write(lpc, opb_master_reg_base + 8, val, 4);</span></a>
<a name="1290"><span class="lineNum">    1290 </span><span class="lineNoCov">          0 :         opb_read(lpc, opb_master_reg_base + 0xc, &amp;val, 4);</span></a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :         val &amp;= 0xf0000000;</span></a>
<a name="1292"><span class="lineNum">    1292 </span><span class="lineNoCov">          0 :         opb_write(lpc, opb_master_reg_base + 0xc, val, 4);</span></a>
<a name="1293"><span class="lineNum">    1293 </span>            : </a>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;LPC[%03x]: Initialized\n&quot;, gcid);</span></a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG,&quot;access via MMIO @%p\n&quot;, lpc-&gt;mbase);</span></a>
<a name="1296"><span class="lineNum">    1296 </span>            : </a>
<a name="1297"><span class="lineNum">    1297 </span><span class="lineNoCov">          0 :         chip-&gt;lpc = lpc;</span></a>
<a name="1298"><span class="lineNum">    1298 </span>            : }</a>
<a name="1299"><span class="lineNum">    1299 </span>            : </a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineCov">          1 : void lpc_init(void)</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            : {</a>
<a name="1302"><span class="lineNum">    1302 </span><span class="lineCov">          1 :         struct dt_node *xn;</span></a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineCov">          1 :         bool has_lpc = false;</span></a>
<a name="1304"><span class="lineNum">    1304 </span>            : </a>
<a name="1305"><span class="lineNum">    1305 </span>            :         /* Look for P9 first as the DT is compatile for both 8 and 9 */</a>
<a name="1306"><span class="lineNum">    1306 </span><span class="lineCov">          1 :         dt_for_each_compatible(dt_root, xn, &quot;ibm,power9-lpcm-opb&quot;) {</span></a>
<a name="1307"><span class="lineNum">    1307 </span><span class="lineNoCov">          0 :                 lpc_init_chip_p9(xn);</span></a>
<a name="1308"><span class="lineNum">    1308 </span><span class="lineNoCov">          0 :                 has_lpc = true;</span></a>
<a name="1309"><span class="lineNum">    1309 </span>            :         }</a>
<a name="1310"><span class="lineNum">    1310 </span>            : </a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineCov">          1 :         if (!has_lpc) {</span></a>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineCov">          1 :                 dt_for_each_compatible(dt_root, xn, &quot;ibm,power8-lpc&quot;) {</span></a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                         lpc_init_chip_p8(xn);</span></a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                         has_lpc = true;</span></a>
<a name="1315"><span class="lineNum">    1315 </span>            :                 }</a>
<a name="1316"><span class="lineNum">    1316 </span>            :         }</a>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineCov">          1 :         if (lpc_default_chip_id &gt;= 0)</span></a>
<a name="1318"><span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                 prlog(PR_DEBUG, &quot;Default bus on chip 0x%x\n&quot;,</span></a>
<a name="1319"><span class="lineNum">    1319 </span>            :                       lpc_default_chip_id);</a>
<a name="1320"><span class="lineNum">    1320 </span>            : </a>
<a name="1321"><span class="lineNum">    1321 </span><span class="lineCov">          1 :         if (has_lpc) {</span></a>
<a name="1322"><span class="lineNum">    1322 </span><span class="lineNoCov">          0 :                 opal_register(OPAL_LPC_WRITE, opal_lpc_write, 5);</span></a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                 opal_register(OPAL_LPC_READ, opal_lpc_read, 5);</span></a>
<a name="1324"><span class="lineNum">    1324 </span>            :         }</a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineCov">          1 : }</span></a>
<a name="1326"><span class="lineNum">    1326 </span>            : </a>
<a name="1327"><span class="lineNum">    1327 </span><span class="lineNoCov">          0 : void lpc_used_by_console(void)</span></a>
<a name="1328"><span class="lineNum">    1328 </span>            : {</a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="1330"><span class="lineNum">    1330 </span>            : </a>
<a name="1331"><span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         xscom_used_by_console();</span></a>
<a name="1332"><span class="lineNum">    1332 </span>            : </a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         for_each_chip(chip) {</span></a>
<a name="1334"><span class="lineNum">    1334 </span><span class="lineNoCov">          0 :                 struct lpcm *lpc = chip-&gt;lpc;</span></a>
<a name="1335"><span class="lineNum">    1335 </span><span class="lineNoCov">          0 :                 if (lpc) {</span></a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineNoCov">          0 :                         lpc-&gt;lock.in_con_path = true;</span></a>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineNoCov">          0 :                         lock(&amp;lpc-&gt;lock);</span></a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                         unlock(&amp;lpc-&gt;lock);</span></a>
<a name="1339"><span class="lineNum">    1339 </span>            :                 }</a>
<a name="1340"><span class="lineNum">    1340 </span>            :         }</a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1342"><span class="lineNum">    1342 </span>            : </a>
<a name="1343"><span class="lineNum">    1343 </span><span class="lineNoCov">          0 : bool lpc_ok(void)</span></a>
<a name="1344"><span class="lineNum">    1344 </span>            : {</a>
<a name="1345"><span class="lineNum">    1345 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="1346"><span class="lineNum">    1346 </span>            : </a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineNoCov">          0 :         if (lpc_default_chip_id &lt; 0)</span></a>
<a name="1348"><span class="lineNum">    1348 </span>            :                 return false;</a>
<a name="1349"><span class="lineNum">    1349 </span><span class="lineNoCov">          0 :         if (!xscom_ok())</span></a>
<a name="1350"><span class="lineNum">    1350 </span>            :                 return false;</a>
<a name="1351"><span class="lineNum">    1351 </span><span class="lineNoCov">          0 :         chip = get_chip(lpc_default_chip_id);</span></a>
<a name="1352"><span class="lineNum">    1352 </span><span class="lineNoCov">          0 :         if (!chip-&gt;lpc)</span></a>
<a name="1353"><span class="lineNum">    1353 </span>            :                 return false;</a>
<a name="1354"><span class="lineNum">    1354 </span><span class="lineNoCov">          0 :         return !lock_held_by_me(&amp;chip-&gt;lpc-&gt;lock);</span></a>
<a name="1355"><span class="lineNum">    1355 </span>            : }</a>
<a name="1356"><span class="lineNum">    1356 </span>            : </a>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineNoCov">          0 : void lpc_register_client(uint32_t chip_id,</span></a>
<a name="1358"><span class="lineNum">    1358 </span>            :                          const struct lpc_client *clt,</a>
<a name="1359"><span class="lineNum">    1359 </span>            :                          uint32_t policy)</a>
<a name="1360"><span class="lineNum">    1360 </span>            : {</a>
<a name="1361"><span class="lineNum">    1361 </span><span class="lineNoCov">          0 :         struct lpc_client_entry *ent;</span></a>
<a name="1362"><span class="lineNum">    1362 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="1363"><span class="lineNum">    1363 </span><span class="lineNoCov">          0 :         struct lpcm *lpc;</span></a>
<a name="1364"><span class="lineNum">    1364 </span><span class="lineNoCov">          0 :         bool has_routes;</span></a>
<a name="1365"><span class="lineNum">    1365 </span>            : </a>
<a name="1366"><span class="lineNum">    1366 </span><span class="lineNoCov">          0 :         chip = get_chip(chip_id);</span></a>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         assert(chip);</span></a>
<a name="1368"><span class="lineNum">    1368 </span><span class="lineNoCov">          0 :         lpc = chip-&gt;lpc;</span></a>
<a name="1369"><span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         if (!lpc) {</span></a>
<a name="1370"><span class="lineNum">    1370 </span><span class="lineNoCov">          0 :                 prerror(&quot;Attempt to register client on bad chip 0x%x\n&quot;,</span></a>
<a name="1371"><span class="lineNum">    1371 </span>            :                         chip_id);</a>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1373"><span class="lineNum">    1373 </span>            :         }</a>
<a name="1374"><span class="lineNum">    1374 </span>            : </a>
<a name="1375"><span class="lineNum">    1375 </span><span class="lineNoCov">          0 :         has_routes =</span></a>
<a name="1376"><span class="lineNum">    1376 </span><span class="lineNoCov">          0 :                 chip-&gt;type == PROC_CHIP_P9_NIMBUS ||</span></a>
<a name="1377"><span class="lineNum">    1377 </span>            :                 chip-&gt;type == PROC_CHIP_P9_CUMULUS;</a>
<a name="1378"><span class="lineNum">    1378 </span>            : </a>
<a name="1379"><span class="lineNum">    1379 </span><span class="lineNoCov">          0 :         if (policy != IRQ_ATTR_TARGET_OPAL &amp;&amp; !has_routes) {</span></a>
<a name="1380"><span class="lineNum">    1380 </span><span class="lineNoCov">          0 :                 prerror(&quot;Chip doesn't support OS interrupt policy\n&quot;);</span></a>
<a name="1381"><span class="lineNum">    1381 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="1382"><span class="lineNum">    1382 </span>            :         }</a>
<a name="1383"><span class="lineNum">    1383 </span>            : </a>
<a name="1384"><span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         ent = malloc(sizeof(*ent));</span></a>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         assert(ent);</span></a>
<a name="1386"><span class="lineNum">    1386 </span><span class="lineNoCov">          0 :         ent-&gt;clt = clt;</span></a>
<a name="1387"><span class="lineNum">    1387 </span><span class="lineNoCov">          0 :         ent-&gt;policy = policy;</span></a>
<a name="1388"><span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         lock(&amp;lpc-&gt;lock);</span></a>
<a name="1389"><span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         list_add(&amp;lpc-&gt;clients, &amp;ent-&gt;node);</span></a>
<a name="1390"><span class="lineNum">    1390 </span>            : </a>
<a name="1391"><span class="lineNum">    1391 </span><span class="lineNoCov">          0 :         if (has_routes) {</span></a>
<a name="1392"><span class="lineNum">    1392 </span>            :                 unsigned int i;</a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; LPC_NUM_SERIRQ; i++)</span></a>
<a name="1394"><span class="lineNum">    1394 </span><span class="lineNoCov">          0 :                         if (clt-&gt;interrupts &amp; LPC_IRQ(i))</span></a>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineNoCov">          0 :                                 lpc_alloc_route(lpc, i, policy);</span></a>
<a name="1396"><span class="lineNum">    1396 </span>            :         }</a>
<a name="1397"><span class="lineNum">    1397 </span>            : </a>
<a name="1398"><span class="lineNum">    1398 </span><span class="lineNoCov">          0 :         if (lpc-&gt;has_serirq)</span></a>
<a name="1399"><span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                 lpc_setup_serirq(lpc);</span></a>
<a name="1400"><span class="lineNum">    1400 </span><span class="lineNoCov">          0 :         unlock(&amp;lpc-&gt;lock);</span></a>
<a name="1401"><span class="lineNum">    1401 </span>            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
