{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 14:26:46 2023 " "Info: Processing started: Fri Mar 31 14:26:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\] action\[0\] clk 5.598 ns register " "Info: tsu for register \"reg:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"action\[0\]\", clock pin = \"clk\") is 5.598 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.979 ns + Longest pin register " "Info: + Longest pin to register delay is 7.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns action\[0\] 1 PIN PIN_V12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 3; PIN Node = 'action\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { action[0] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -416 88 256 -400 "action\[1..0\]" "" } { -424 256 336 -408 "action\[1..0\]" "" } { -280 104 176 -264 "action\[1\]" "" } { -296 104 240 -280 "action\[0\]" "" } { -40 96 232 -24 "action\[1\]" "" } { -24 96 232 -8 "action\[0\]" "" } { -168 96 168 -152 "action\[0\]" "" } { -152 96 232 -136 "action\[1\]" "" } { -168 -464 -376 -152 "action\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.456 ns) + CELL(0.366 ns) 5.649 ns inst25~0 2 COMB LCCOMB_X2_Y4_N28 8 " "Info: 2: + IC(4.456 ns) + CELL(0.366 ns) = 5.649 ns; Loc. = LCCOMB_X2_Y4_N28; Fanout = 8; COMB Node = 'inst25~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.822 ns" { action[0] inst25~0 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -296 240 304 -248 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.746 ns) 7.979 ns reg:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X21_Y6_N1 2 " "Info: 3: + IC(1.584 ns) + CELL(0.746 ns) = 7.979 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 2; REG Node = 'reg:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { inst25~0 reg:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 24.30 % ) " "Info: Total cell delay = 1.939 ns ( 24.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.040 ns ( 75.70 % ) " "Info: Total interconnect delay = 6.040 ns ( 75.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { action[0] inst25~0 reg:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { action[0] {} action[0]~combout {} inst25~0 {} reg:inst30|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.456ns 1.584ns } { 0.000ns 0.827ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.471 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns reg:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X21_Y6_N1 2 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 2; REG Node = 'reg:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk~clkctrl reg:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl reg:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst30|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { action[0] inst25~0 reg:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { action[0] {} action[0]~combout {} inst25~0 {} reg:inst30|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 4.456ns 1.584ns } { 0.000ns 0.827ns 0.366ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl reg:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst30|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED_GREEN reg:inst33\|lpm_ff:lpm_ff_component\|dffs\[6\] 13.215 ns register " "Info: tco from clock \"clk\" to destination pin \"LED_GREEN\" through register \"reg:inst33\|lpm_ff:lpm_ff_component\|dffs\[6\]\" is 13.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.471 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns reg:inst33\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X21_Y6_N19 2 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X21_Y6_N19; Fanout = 2; REG Node = 'reg:inst33\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk~clkctrl reg:inst33|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl reg:inst33|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst33|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.650 ns + Longest register pin " "Info: + Longest register to pin delay is 10.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:inst33\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X21_Y6_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N19; Fanout = 2; REG Node = 'reg:inst33\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst33|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.679 ns) + CELL(0.357 ns) 2.036 ns comp:inst32\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~5 2 COMB LCCOMB_X2_Y4_N22 1 " "Info: 2: + IC(1.679 ns) + CELL(0.357 ns) = 2.036 ns; Loc. = LCCOMB_X2_Y4_N22; Fanout = 1; COMB Node = 'comp:inst32\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { reg:inst33|lpm_ff:lpm_ff_component|dffs[6] comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.228 ns) 4.079 ns comp:inst32\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~6 3 COMB LCCOMB_X21_Y6_N20 3 " "Info: 3: + IC(1.815 ns) + CELL(0.228 ns) = 4.079 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 3; COMB Node = 'comp:inst32\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.346 ns) 6.085 ns inst34 4 COMB LCCOMB_X2_Y4_N12 1 " "Info: 4: + IC(1.660 ns) + CELL(0.346 ns) = 6.085 ns; Loc. = LCCOMB_X2_Y4_N12; Fanout = 1; COMB Node = 'inst34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 inst34 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -96 832 896 -48 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(2.134 ns) 10.650 ns LED_GREEN 5 PIN PIN_U4 0 " "Info: 5: + IC(2.431 ns) + CELL(2.134 ns) = 10.650 ns; Loc. = PIN_U4; Fanout = 0; PIN Node = 'LED_GREEN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.565 ns" { inst34 LED_GREEN } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -208 1088 1264 -192 "LED_GREEN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 28.78 % ) " "Info: Total cell delay = 3.065 ns ( 28.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.585 ns ( 71.22 % ) " "Info: Total interconnect delay = 7.585 ns ( 71.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.650 ns" { reg:inst33|lpm_ff:lpm_ff_component|dffs[6] comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 inst34 LED_GREEN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.650 ns" { reg:inst33|lpm_ff:lpm_ff_component|dffs[6] {} comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 {} comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 {} inst34 {} LED_GREEN {} } { 0.000ns 1.679ns 1.815ns 1.660ns 2.431ns } { 0.000ns 0.357ns 0.228ns 0.346ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl reg:inst33|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst33|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.650 ns" { reg:inst33|lpm_ff:lpm_ff_component|dffs[6] comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 inst34 LED_GREEN } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.650 ns" { reg:inst33|lpm_ff:lpm_ff_component|dffs[6] {} comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~5 {} comp:inst32|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~6 {} inst34 {} LED_GREEN {} } { 0.000ns 1.679ns 1.815ns 1.660ns 2.431ns } { 0.000ns 0.357ns 0.228ns 0.346ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk LED_BLUE 9.510 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"LED_BLUE\" is 9.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.225 ns) + CELL(0.357 ns) 5.436 ns inst37 2 COMB LCCOMB_X2_Y4_N24 1 " "Info: 2: + IC(4.225 ns) + CELL(0.357 ns) = 5.436 ns; Loc. = LCCOMB_X2_Y4_N24; Fanout = 1; COMB Node = 'inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.582 ns" { clk inst37 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -192 992 1056 -144 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(1.982 ns) 9.510 ns LED_BLUE 3 PIN PIN_AB7 0 " "Info: 3: + IC(2.092 ns) + CELL(1.982 ns) = 9.510 ns; Loc. = PIN_AB7; Fanout = 0; PIN Node = 'LED_BLUE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.074 ns" { inst37 LED_BLUE } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -176 1088 1264 -160 "LED_BLUE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.193 ns ( 33.58 % ) " "Info: Total cell delay = 3.193 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.317 ns ( 66.42 % ) " "Info: Total interconnect delay = 6.317 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.510 ns" { clk inst37 LED_BLUE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.510 ns" { clk {} clk~combout {} inst37 {} LED_BLUE {} } { 0.000ns 0.000ns 4.225ns 2.092ns } { 0.000ns 0.854ns 0.357ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg:inst29\|lpm_ff:lpm_ff_component\|dffs\[0\] x\[0\] clk -2.450 ns register " "Info: th for register \"reg:inst29\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"x\[0\]\", clock pin = \"clk\") is -2.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.471 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -352 88 256 -336 "clk" "" } { -360 256 336 -344 "clk" "" } { -176 328 376 -160 "clk" "" } { -304 336 384 -288 "clk" "" } { -48 328 376 -32 "clk" "" } { -240 936 992 -224 "clk" "" } { -200 -464 -376 -184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns reg:inst29\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X21_Y6_N11 1 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X21_Y6_N11; Fanout = 1; REG Node = 'reg:inst29\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk~clkctrl reg:inst29|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl reg:inst29|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst29|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.070 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns x\[0\] 1 PIN PIN_R5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 3; PIN Node = 'x\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "C:/Users/user/OneDrive/Рабочий стол/Altera project/sapr2.bdf" { { -384 88 256 -368 "x\[7..0\]" "" } { -392 256 336 -376 "x\[7..0\]" "" } { -192 296 376 -176 "x\[7..0\]" "" } { -320 304 384 -304 "x\[7..0\]" "" } { -64 296 376 -48 "x\[7..0\]" "" } { -144 -464 -376 -128 "x\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.961 ns) + CELL(0.309 ns) 5.070 ns reg:inst29\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X21_Y6_N11 1 " "Info: 2: + IC(3.961 ns) + CELL(0.309 ns) = 5.070 ns; Loc. = LCFF_X21_Y6_N11; Fanout = 1; REG Node = 'reg:inst29\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { x[0] reg:inst29|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 21.87 % ) " "Info: Total cell delay = 1.109 ns ( 21.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.961 ns ( 78.13 % ) " "Info: Total interconnect delay = 3.961 ns ( 78.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { x[0] reg:inst29|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { x[0] {} x[0]~combout {} reg:inst29|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.961ns } { 0.000ns 0.800ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl reg:inst29|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst29|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { x[0] reg:inst29|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { x[0] {} x[0]~combout {} reg:inst29|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.961ns } { 0.000ns 0.800ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 14:26:46 2023 " "Info: Processing ended: Fri Mar 31 14:26:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
