`timescale 1ns/1ns
module tb_comb_str();
wire y;
reg [3:0] data;
reg sel;

comb_str tmp(y, sel, data[0], data[1], data[2], data[3]);

initial
begin
	{data, sel} = 0;
	forever	#10 {data, sel} = {data, sel} + 1;
end
initial
begin
	$monitor("At time %tns, y = %b, data = %b, sel = %b", $time, y, data, sel);
	#1000 $finish;
end
endmodule

module comb_str(output y, input sel, A, B, C, D);
wire tmp1,tmp2,n_sel,out1,out2;

nand #(3) gate1(tmp1, A, B);
nand #(4) gate2(tmp2, C, D);

not gate3(n_sel, sel);
and gate4(out1, n_sel, tmp1);
and gate5(out2, sel, tmp2);

or gate6(y, out1, out2);
endmodule
