# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"ALU_UART_INTFC_tb_time_synth.v" \
"../../../../../tp_2.srcs/sources_1/new/BaudRateGenerator.v" \
"../../../../../tp_2.srcs/sources_1/new/reciever.v" \
"../../../../../tp_2.srcs/sources_1/new/trasmitter.v" \
"../../../../../tp_2.srcs/sources_1/new/top_UART.v" \
"../../../../../tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" \

# Do not sort compile order
nosort
