-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

-- DATE "04/19/2015 10:43:17"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	gsensor IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(1 DOWNTO 0);
	G_SENSOR_INT : IN std_logic;
	I2C_SDAT : INOUT std_logic;
	I2C_SCLK : OUT std_logic;
	G_SENSOR_CS_N : OUT std_logic;
	out_red : OUT std_logic;
	out_green : OUT std_logic;
	out_blue : OUT std_logic;
	out_h_sync : OUT std_logic;
	out_v_sync : OUT std_logic
	);
END gsensor;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- G_SENSOR_CS_N	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_red	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_green	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_blue	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_h_sync	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_v_sync	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- I2C_SDAT	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- G_SENSOR_INT	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF gsensor IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_G_SENSOR_INT : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_G_SENSOR_CS_N : std_logic;
SIGNAL ww_out_red : std_logic;
SIGNAL ww_out_green : std_logic;
SIGNAL ww_out_blue : std_logic;
SIGNAL ww_out_h_sync : std_logic;
SIGNAL ww_out_v_sync : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_vga|v_sync~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \u_reset_delay|cont[0]~1_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \u_reset_delay|Add0~0_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~1\ : std_logic;
SIGNAL \u_reset_delay|Add0~2_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~3\ : std_logic;
SIGNAL \u_reset_delay|Add0~4_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~5\ : std_logic;
SIGNAL \u_reset_delay|Add0~6_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~7\ : std_logic;
SIGNAL \u_reset_delay|Add0~8_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~9\ : std_logic;
SIGNAL \u_reset_delay|Add0~10_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~11\ : std_logic;
SIGNAL \u_reset_delay|Add0~12_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~13\ : std_logic;
SIGNAL \u_reset_delay|Add0~14_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~15\ : std_logic;
SIGNAL \u_reset_delay|Add0~16_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~17\ : std_logic;
SIGNAL \u_reset_delay|Add0~18_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~19\ : std_logic;
SIGNAL \u_reset_delay|Add0~20_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~21\ : std_logic;
SIGNAL \u_reset_delay|Add0~22_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~23\ : std_logic;
SIGNAL \u_reset_delay|Add0~24_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~25\ : std_logic;
SIGNAL \u_reset_delay|Add0~26_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~27\ : std_logic;
SIGNAL \u_reset_delay|Add0~28_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~29\ : std_logic;
SIGNAL \u_reset_delay|Add0~30_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~31\ : std_logic;
SIGNAL \u_reset_delay|Add0~32_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~33\ : std_logic;
SIGNAL \u_reset_delay|Add0~34_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~35\ : std_logic;
SIGNAL \u_reset_delay|Add0~36_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~37\ : std_logic;
SIGNAL \u_reset_delay|Add0~38_combout\ : std_logic;
SIGNAL \u_reset_delay|cont[20]~0_combout\ : std_logic;
SIGNAL \u_reset_delay|oRST_xhdl1~q\ : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count_en~q\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~3_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~2_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Add0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[3]~4_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[0]~2_combout\ : std_logic;
SIGNAL \u_spi_ee_config|LessThan0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data[15]~8_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_ready~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_ready~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_ready~q\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~13_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_back~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_back~q\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte~q\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[0]~15_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[14]~45_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[0]~16\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[1]~17_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[1]~18\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[2]~19_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[2]~20\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[3]~21_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[3]~22\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[4]~23_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[4]~24\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[5]~25_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[5]~26\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[6]~27_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[6]~28\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[7]~29_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[7]~30\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[8]~31_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[8]~32\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[9]~33_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[9]~34\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[10]~35_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[10]~36\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[11]~37_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[11]~38\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[12]~39_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[12]~40\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[13]~41_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[13]~42\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[14]~43_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_back~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status~q\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status_d[0]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status_d[1]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status_d[2]~feeder_combout\ : std_logic;
SIGNAL \G_SENSOR_INT~input_o\ : std_logic;
SIGNAL \u_spi_ee_config|spi_go~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data[15]~12_combout\ : std_logic;
SIGNAL \u_spi_ee_config|spi_go~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|spi_go~q\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[1]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[1]~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[2]~3_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux8~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data[6]~6_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux2~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte_d~q\ : std_logic;
SIGNAL \u_spi_ee_config|read_back_d~q\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[7]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|direction~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|direction~q\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~9_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux9~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~2_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~14_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~3_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux3~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~11_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux11~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux10~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~4_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux4~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~10_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~5_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~6_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux6~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux7~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~7_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux5~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~7_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~8_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\ : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\ : std_logic;
SIGNAL \u_vga|Add30~0_combout\ : std_logic;
SIGNAL \u_vga|Add30~1\ : std_logic;
SIGNAL \u_vga|Add30~2_combout\ : std_logic;
SIGNAL \u_vga|Add30~3\ : std_logic;
SIGNAL \u_vga|Add30~4_combout\ : std_logic;
SIGNAL \u_vga|Add30~5\ : std_logic;
SIGNAL \u_vga|Add30~6_combout\ : std_logic;
SIGNAL \u_vga|Equal1~0_combout\ : std_logic;
SIGNAL \u_vga|Add30~13\ : std_logic;
SIGNAL \u_vga|Add30~14_combout\ : std_logic;
SIGNAL \u_vga|Add30~15\ : std_logic;
SIGNAL \u_vga|Add30~16_combout\ : std_logic;
SIGNAL \u_vga|Add30~17\ : std_logic;
SIGNAL \u_vga|Add30~18_combout\ : std_logic;
SIGNAL \u_vga|Add30~19\ : std_logic;
SIGNAL \u_vga|Add30~20_combout\ : std_logic;
SIGNAL \u_vga|LessThan30~0_combout\ : std_logic;
SIGNAL \u_vga|h_cnt~1_combout\ : std_logic;
SIGNAL \u_vga|Add30~7\ : std_logic;
SIGNAL \u_vga|Add30~8_combout\ : std_logic;
SIGNAL \u_vga|h_cnt~0_combout\ : std_logic;
SIGNAL \u_vga|Add30~9\ : std_logic;
SIGNAL \u_vga|Add30~10_combout\ : std_logic;
SIGNAL \u_vga|Add30~11\ : std_logic;
SIGNAL \u_vga|Add30~12_combout\ : std_logic;
SIGNAL \u_vga|LessThan11~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan11~1_combout\ : std_logic;
SIGNAL \u_vga|Add28~0_combout\ : std_logic;
SIGNAL \u_vga|Add28~15\ : std_logic;
SIGNAL \u_vga|Add28~16_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~3_combout\ : std_logic;
SIGNAL \u_vga|v_cnt[8]~0_combout\ : std_logic;
SIGNAL \u_vga|Add28~17\ : std_logic;
SIGNAL \u_vga|Add28~18_combout\ : std_logic;
SIGNAL \u_vga|v_cnt[9]~2_combout\ : std_logic;
SIGNAL \u_vga|Add28~19\ : std_logic;
SIGNAL \u_vga|Add28~20_combout\ : std_logic;
SIGNAL \u_vga|v_cnt[10]~1_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~19_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~2_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~13_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~37_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~38_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~39_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~11_combout\ : std_logic;
SIGNAL \u_vga|Add28~1\ : std_logic;
SIGNAL \u_vga|Add28~2_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~7_combout\ : std_logic;
SIGNAL \u_vga|Add28~3\ : std_logic;
SIGNAL \u_vga|Add28~4_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~6_combout\ : std_logic;
SIGNAL \u_vga|Add28~5\ : std_logic;
SIGNAL \u_vga|Add28~6_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~9_combout\ : std_logic;
SIGNAL \u_vga|Add28~7\ : std_logic;
SIGNAL \u_vga|Add28~8_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~8_combout\ : std_logic;
SIGNAL \u_vga|Add28~9\ : std_logic;
SIGNAL \u_vga|Add28~10_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~10_combout\ : std_logic;
SIGNAL \u_vga|Add28~11\ : std_logic;
SIGNAL \u_vga|Add28~12_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~5_combout\ : std_logic;
SIGNAL \u_vga|Add28~13\ : std_logic;
SIGNAL \u_vga|Add28~14_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~4_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~0_combout\ : std_logic;
SIGNAL \u_vga|Equal13~0_combout\ : std_logic;
SIGNAL \u_vga|Mux4~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan24~0_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~1_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~7_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~8_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~10_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~0_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~9_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~2_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~40_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~12_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line[4]~15_combout\ : std_logic;
SIGNAL \u_vga|Equal1~1_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~1_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~9_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~10_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~11_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~13_combout\ : std_logic;
SIGNAL \u_vga|Add27~1\ : std_logic;
SIGNAL \u_vga|Add27~3\ : std_logic;
SIGNAL \u_vga|Add27~5\ : std_logic;
SIGNAL \u_vga|Add27~7\ : std_logic;
SIGNAL \u_vga|Add27~8_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~8_combout\ : std_logic;
SIGNAL \u_vga|Add27~9\ : std_logic;
SIGNAL \u_vga|Add27~10_combout\ : std_logic;
SIGNAL \u_vga|Add27~0_combout\ : std_logic;
SIGNAL \u_vga|Add27~6_combout\ : std_logic;
SIGNAL \u_vga|Add27~2_combout\ : std_logic;
SIGNAL \u_vga|Add27~4_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~11_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line[4]~16_combout\ : std_logic;
SIGNAL \u_vga|green_signal~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan18~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan3~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan3~1_combout\ : std_logic;
SIGNAL \u_vga|LessThan3~2_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~6_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line[4]~17_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line[4]~18_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~14_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line[4]~19\ : std_logic;
SIGNAL \u_vga|current_rocket_line[5]~20_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line[5]~21\ : std_logic;
SIGNAL \u_vga|current_rocket_line[6]~22_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line[6]~23\ : std_logic;
SIGNAL \u_vga|current_rocket_line[7]~24_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line[7]~25\ : std_logic;
SIGNAL \u_vga|current_rocket_line[8]~26_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line[8]~27\ : std_logic;
SIGNAL \u_vga|current_rocket_line[9]~28_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line[9]~29\ : std_logic;
SIGNAL \u_vga|current_rocket_line[10]~30_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~7_combout\ : std_logic;
SIGNAL \u_vga|Add27~11\ : std_logic;
SIGNAL \u_vga|Add27~12_combout\ : std_logic;
SIGNAL \u_vga|red_signal~2_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~16_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~12_combout\ : std_logic;
SIGNAL \u_vga|first_part~0_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~3_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~4_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[0]~6_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~7_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[4]~8_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~35_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~34_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~33_combout\ : std_logic;
SIGNAL \u_vga|Equal13~2_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~32_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~36_combout\ : std_logic;
SIGNAL \u_vga|v_sync~q\ : std_logic;
SIGNAL \u_vga|address_a_roc[0]~6_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[0]~7\ : std_logic;
SIGNAL \u_vga|current_submarine[1]~9_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[1]~10\ : std_logic;
SIGNAL \u_vga|current_submarine[2]~11_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[2]~12\ : std_logic;
SIGNAL \u_vga|current_submarine[3]~13_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[3]~14\ : std_logic;
SIGNAL \u_vga|current_submarine[4]~15_combout\ : std_logic;
SIGNAL \u_vga|Equal2~0_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[4]~16\ : std_logic;
SIGNAL \u_vga|current_submarine[5]~17_combout\ : std_logic;
SIGNAL \u_vga|Equal7~0_combout\ : std_logic;
SIGNAL \u_vga|update_submarines~0_combout\ : std_logic;
SIGNAL \u_vga|update_submarines~q\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[214]~0_combout\ : std_logic;
SIGNAL \u_vga|first_part~q\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~0_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~1_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~q\ : std_logic;
SIGNAL \u_vga|rd_en_a_roc~q\ : std_logic;
SIGNAL \u_vga|rd_en_b_roc~feeder_combout\ : std_logic;
SIGNAL \u_vga|rd_en_b_roc~0_combout\ : std_logic;
SIGNAL \u_vga|rd_en_b_roc~q\ : std_logic;
SIGNAL \u_vga|Add5~1_combout\ : std_logic;
SIGNAL \u_vga|Add5~0_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[0]~7_combout\ : std_logic;
SIGNAL \u_vga|Add5~2_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[0]~8\ : std_logic;
SIGNAL \u_vga|address_a_roc[1]~9_combout\ : std_logic;
SIGNAL \u_vga|Add5~3_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[1]~10\ : std_logic;
SIGNAL \u_vga|address_a_roc[2]~11_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u_vga|Add5~4_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[2]~12\ : std_logic;
SIGNAL \u_vga|address_a_roc[3]~13_combout\ : std_logic;
SIGNAL \u_vga|Add5~5_combout\ : std_logic;
SIGNAL \u_vga|Add5~6_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[3]~14\ : std_logic;
SIGNAL \u_vga|address_a_roc[4]~15_combout\ : std_logic;
SIGNAL \u_vga|Add4~0_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[4]~16\ : std_logic;
SIGNAL \u_vga|address_a_roc[5]~17_combout\ : std_logic;
SIGNAL \u_vga|red_signal~5_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc~1_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc~2_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc~3_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc~4_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc~0_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc~5_combout\ : std_logic;
SIGNAL \u_vga|v_sync~clkctrl_outclk\ : std_logic;
SIGNAL \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[7]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[7]~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Add16~0_combout\ : std_logic;
SIGNAL \u_vga|Add16~2\ : std_logic;
SIGNAL \u_vga|Add16~4\ : std_logic;
SIGNAL \u_vga|Add16~6\ : std_logic;
SIGNAL \u_vga|Add16~8\ : std_logic;
SIGNAL \u_vga|Add16~10\ : std_logic;
SIGNAL \u_vga|Add16~12\ : std_logic;
SIGNAL \u_vga|Add16~14\ : std_logic;
SIGNAL \u_vga|Add16~15_combout\ : std_logic;
SIGNAL \u_vga|Add16~16\ : std_logic;
SIGNAL \u_vga|Add16~17_combout\ : std_logic;
SIGNAL \u_vga|Add17~14_combout\ : std_logic;
SIGNAL \u_vga|Add16~13_combout\ : std_logic;
SIGNAL \u_vga|Add16~11_combout\ : std_logic;
SIGNAL \u_vga|Add16~9_combout\ : std_logic;
SIGNAL \u_vga|Add16~7_combout\ : std_logic;
SIGNAL \u_vga|Add16~5_combout\ : std_logic;
SIGNAL \u_vga|Add17~0_combout\ : std_logic;
SIGNAL \u_vga|Add16~3_combout\ : std_logic;
SIGNAL \u_vga|Add16~1_combout\ : std_logic;
SIGNAL \u_vga|Add18~1_cout\ : std_logic;
SIGNAL \u_vga|Add18~3_cout\ : std_logic;
SIGNAL \u_vga|Add18~4_combout\ : std_logic;
SIGNAL \u_vga|Add17~1\ : std_logic;
SIGNAL \u_vga|Add17~2_combout\ : std_logic;
SIGNAL \u_vga|Add18~5\ : std_logic;
SIGNAL \u_vga|Add18~6_combout\ : std_logic;
SIGNAL \u_vga|Add17~3\ : std_logic;
SIGNAL \u_vga|Add17~4_combout\ : std_logic;
SIGNAL \u_vga|Add18~7\ : std_logic;
SIGNAL \u_vga|Add18~8_combout\ : std_logic;
SIGNAL \u_vga|Add17~5\ : std_logic;
SIGNAL \u_vga|Add17~6_combout\ : std_logic;
SIGNAL \u_vga|Add18~9\ : std_logic;
SIGNAL \u_vga|Add18~10_combout\ : std_logic;
SIGNAL \u_vga|Add17~7\ : std_logic;
SIGNAL \u_vga|Add17~8_combout\ : std_logic;
SIGNAL \u_vga|Add18~11\ : std_logic;
SIGNAL \u_vga|Add18~12_combout\ : std_logic;
SIGNAL \u_vga|Add17~9\ : std_logic;
SIGNAL \u_vga|Add17~10_combout\ : std_logic;
SIGNAL \u_vga|Add18~13\ : std_logic;
SIGNAL \u_vga|Add18~15\ : std_logic;
SIGNAL \u_vga|Add18~16_combout\ : std_logic;
SIGNAL \u_vga|Add17~11\ : std_logic;
SIGNAL \u_vga|Add17~13\ : std_logic;
SIGNAL \u_vga|Add17~15\ : std_logic;
SIGNAL \u_vga|Add17~17\ : std_logic;
SIGNAL \u_vga|Add17~18_combout\ : std_logic;
SIGNAL \u_vga|Add18~17\ : std_logic;
SIGNAL \u_vga|Add18~19\ : std_logic;
SIGNAL \u_vga|Add18~20_combout\ : std_logic;
SIGNAL \u_vga|Add17~16_combout\ : std_logic;
SIGNAL \u_vga|Add18~18_combout\ : std_logic;
SIGNAL \u_vga|Add17~12_combout\ : std_logic;
SIGNAL \u_vga|Add18~14_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~9_combout\ : std_logic;
SIGNAL \u_vga|old_random[5]~6_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~0_combout\ : std_logic;
SIGNAL \u_vga|Add11~0_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~0_combout\ : std_logic;
SIGNAL \u_vga|current_rocket[0]~1_combout\ : std_logic;
SIGNAL \u_vga|Add11~1\ : std_logic;
SIGNAL \u_vga|Add11~2_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~2_combout\ : std_logic;
SIGNAL \u_vga|Add11~3\ : std_logic;
SIGNAL \u_vga|Add11~4_combout\ : std_logic;
SIGNAL \u_vga|Add11~5\ : std_logic;
SIGNAL \u_vga|Add11~6_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~3_combout\ : std_logic;
SIGNAL \u_vga|Add11~7\ : std_logic;
SIGNAL \u_vga|Add11~8_combout\ : std_logic;
SIGNAL \u_vga|Add11~9\ : std_logic;
SIGNAL \u_vga|Add11~10_combout\ : std_logic;
SIGNAL \u_vga|Add11~11\ : std_logic;
SIGNAL \u_vga|Add11~12_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~4_combout\ : std_logic;
SIGNAL \u_vga|Equal8~0_combout\ : std_logic;
SIGNAL \u_vga|Equal8~1_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~2_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~1_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~q\ : std_logic;
SIGNAL \u_vga|Add0~0_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~1_combout\ : std_logic;
SIGNAL \u_vga|Add0~1\ : std_logic;
SIGNAL \u_vga|Add0~2_combout\ : std_logic;
SIGNAL \u_vga|Add0~3\ : std_logic;
SIGNAL \u_vga|Add0~4_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~0_combout\ : std_logic;
SIGNAL \u_vga|Add0~5\ : std_logic;
SIGNAL \u_vga|Add0~6_combout\ : std_logic;
SIGNAL \u_vga|Add0~7\ : std_logic;
SIGNAL \u_vga|Add0~8_combout\ : std_logic;
SIGNAL \u_vga|Add0~9\ : std_logic;
SIGNAL \u_vga|Add0~10_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~2_combout\ : std_logic;
SIGNAL \u_vga|Add0~11\ : std_logic;
SIGNAL \u_vga|Add0~12_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~3_combout\ : std_logic;
SIGNAL \u_vga|Equal9~0_combout\ : std_logic;
SIGNAL \u_vga|Equal9~1_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~0_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~1_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~3_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~q\ : std_logic;
SIGNAL \u_vga|rd_en_a_sub~0_combout\ : std_logic;
SIGNAL \u_vga|tmp_random[0]~0_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[0]~4_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[1]~0_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[2]~1_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[2]~2_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[3]~3_combout\ : std_logic;
SIGNAL \u_vga|LessThan0~0_combout\ : std_logic;
SIGNAL \u_vga|old_random[7]~0_combout\ : std_logic;
SIGNAL \u_vga|tmp_random~2_combout\ : std_logic;
SIGNAL \u_vga|old_random[4]~5_combout\ : std_logic;
SIGNAL \u_vga|Equal10~3_combout\ : std_logic;
SIGNAL \u_vga|old_random[3]~4_combout\ : std_logic;
SIGNAL \u_vga|old_random[2]~2_combout\ : std_logic;
SIGNAL \u_vga|old_random[1]~3_combout\ : std_logic;
SIGNAL \u_vga|old_random[0]~1_combout\ : std_logic;
SIGNAL \u_vga|Add14~1\ : std_logic;
SIGNAL \u_vga|Add14~3\ : std_logic;
SIGNAL \u_vga|Add14~5\ : std_logic;
SIGNAL \u_vga|Add14~7\ : std_logic;
SIGNAL \u_vga|Add14~8_combout\ : std_logic;
SIGNAL \u_vga|Add14~9\ : std_logic;
SIGNAL \u_vga|Add14~10_combout\ : std_logic;
SIGNAL \u_vga|Equal12~5_combout\ : std_logic;
SIGNAL \u_vga|old_random[7]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Add14~11\ : std_logic;
SIGNAL \u_vga|Add14~13\ : std_logic;
SIGNAL \u_vga|Add14~15\ : std_logic;
SIGNAL \u_vga|Add14~16_combout\ : std_logic;
SIGNAL \u_vga|Add14~14_combout\ : std_logic;
SIGNAL \u_vga|Add14~12_combout\ : std_logic;
SIGNAL \u_vga|Equal12~4_combout\ : std_logic;
SIGNAL \u_vga|Add14~6_combout\ : std_logic;
SIGNAL \u_vga|Add14~4_combout\ : std_logic;
SIGNAL \u_vga|Equal12~3_combout\ : std_logic;
SIGNAL \u_vga|Add13~1\ : std_logic;
SIGNAL \u_vga|Add13~3\ : std_logic;
SIGNAL \u_vga|Add13~5\ : std_logic;
SIGNAL \u_vga|Add13~7\ : std_logic;
SIGNAL \u_vga|Add13~9\ : std_logic;
SIGNAL \u_vga|Add13~11\ : std_logic;
SIGNAL \u_vga|Add13~12_combout\ : std_logic;
SIGNAL \u_vga|Add13~10_combout\ : std_logic;
SIGNAL \u_vga|Add13~8_combout\ : std_logic;
SIGNAL \u_vga|Add13~6_combout\ : std_logic;
SIGNAL \u_vga|Equal11~5_combout\ : std_logic;
SIGNAL \u_vga|Equal10~0_combout\ : std_logic;
SIGNAL \u_vga|Add13~0_combout\ : std_logic;
SIGNAL \u_vga|Add13~4_combout\ : std_logic;
SIGNAL \u_vga|Add13~2_combout\ : std_logic;
SIGNAL \u_vga|Equal11~2_combout\ : std_logic;
SIGNAL \u_vga|Equal11~3_combout\ : std_logic;
SIGNAL \u_vga|Equal11~4_combout\ : std_logic;
SIGNAL \u_vga|Add14~2_combout\ : std_logic;
SIGNAL \u_vga|Add14~0_combout\ : std_logic;
SIGNAL \u_vga|Equal12~2_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~5_combout\ : std_logic;
SIGNAL \u_vga|Equal10~1_combout\ : std_logic;
SIGNAL \u_vga|Equal10~2_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~6_combout\ : std_logic;
SIGNAL \u_vga|tmp_random[0]~1_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~1_combout\ : std_logic;
SIGNAL \u_vga|submarines[37]~43_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~6_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~13_combout\ : std_logic;
SIGNAL \u_vga|submarines[39]~35_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~12_combout\ : std_logic;
SIGNAL \u_vga|submarines[38]~32_combout\ : std_logic;
SIGNAL \u_vga|submarines[36]~40_combout\ : std_logic;
SIGNAL \u_vga|Mux0~22_combout\ : std_logic;
SIGNAL \u_vga|Mux0~23_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~4_combout\ : std_logic;
SIGNAL \u_vga|submarines[47]~47_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~8_combout\ : std_logic;
SIGNAL \u_vga|submarines[45]~39_combout\ : std_logic;
SIGNAL \u_vga|submarines[46]~45_combout\ : std_logic;
SIGNAL \u_vga|submarines[44]~37_combout\ : std_logic;
SIGNAL \u_vga|Mux0~29_combout\ : std_logic;
SIGNAL \u_vga|Mux0~30_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~0_combout\ : std_logic;
SIGNAL \u_vga|submarines[42]~46_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~3_combout\ : std_logic;
SIGNAL \u_vga|submarines[40]~38_combout\ : std_logic;
SIGNAL \u_vga|submarines[41]~36_combout\ : std_logic;
SIGNAL \u_vga|Mux0~24_combout\ : std_logic;
SIGNAL \u_vga|submarines[43]~44_combout\ : std_logic;
SIGNAL \u_vga|Mux0~25_combout\ : std_logic;
SIGNAL \u_vga|submarines[34]~34_combout\ : std_logic;
SIGNAL \u_vga|submarines[35]~33_combout\ : std_logic;
SIGNAL \u_vga|submarines[33]~41_combout\ : std_logic;
SIGNAL \u_vga|submarines[32]~42_combout\ : std_logic;
SIGNAL \u_vga|Mux0~26_combout\ : std_logic;
SIGNAL \u_vga|Mux0~27_combout\ : std_logic;
SIGNAL \u_vga|Mux0~28_combout\ : std_logic;
SIGNAL \u_vga|Mux0~31_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~2_combout\ : std_logic;
SIGNAL \u_vga|submarines[31]~15_combout\ : std_logic;
SIGNAL \u_vga|submarines[27]~3_combout\ : std_logic;
SIGNAL \u_vga|submarines[23]~13_combout\ : std_logic;
SIGNAL \u_vga|submarines[19]~0_combout\ : std_logic;
SIGNAL \u_vga|Mux0~9_combout\ : std_logic;
SIGNAL \u_vga|Mux0~10_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~5_combout\ : std_logic;
SIGNAL \u_vga|submarines[30]~7_combout\ : std_logic;
SIGNAL \u_vga|submarines[18]~8_combout\ : std_logic;
SIGNAL \u_vga|submarines[26]~11_combout\ : std_logic;
SIGNAL \u_vga|Mux0~4_combout\ : std_logic;
SIGNAL \u_vga|submarines[22]~5_combout\ : std_logic;
SIGNAL \u_vga|Mux0~5_combout\ : std_logic;
SIGNAL \u_vga|submarines[20]~6_combout\ : std_logic;
SIGNAL \u_vga|submarines[24]~9_combout\ : std_logic;
SIGNAL \u_vga|submarines[16]~10_combout\ : std_logic;
SIGNAL \u_vga|Mux0~6_combout\ : std_logic;
SIGNAL \u_vga|submarines[28]~4_combout\ : std_logic;
SIGNAL \u_vga|Mux0~7_combout\ : std_logic;
SIGNAL \u_vga|Mux0~8_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~7_combout\ : std_logic;
SIGNAL \u_vga|submarines[29]~12_combout\ : std_logic;
SIGNAL \u_vga|submarines[21]~14_combout\ : std_logic;
SIGNAL \u_vga|submarines[17]~2_combout\ : std_logic;
SIGNAL \u_vga|Mux0~2_combout\ : std_logic;
SIGNAL \u_vga|submarines[25]~1_combout\ : std_logic;
SIGNAL \u_vga|Mux0~3_combout\ : std_logic;
SIGNAL \u_vga|Mux0~11_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~10_combout\ : std_logic;
SIGNAL \u_vga|submarines[14]~28_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~11_combout\ : std_logic;
SIGNAL \u_vga|submarines[15]~31_combout\ : std_logic;
SIGNAL \u_vga|submarines[13]~19_combout\ : std_logic;
SIGNAL \u_vga|submarines[12]~16_combout\ : std_logic;
SIGNAL \u_vga|Mux0~19_combout\ : std_logic;
SIGNAL \u_vga|Mux0~20_combout\ : std_logic;
SIGNAL \u_vga|submarines[11]~29_combout\ : std_logic;
SIGNAL \u_vga|submarines[9]~17_combout\ : std_logic;
SIGNAL \u_vga|submarines[8]~18_combout\ : std_logic;
SIGNAL \u_vga|submarines[10]~30_combout\ : std_logic;
SIGNAL \u_vga|Mux0~12_combout\ : std_logic;
SIGNAL \u_vga|Mux0~13_combout\ : std_logic;
SIGNAL \u_vga|submarines[6]~21_combout\ : std_logic;
SIGNAL \u_vga|submarines[5]~27_combout\ : std_logic;
SIGNAL \u_vga|submarines[4]~25_combout\ : std_logic;
SIGNAL \u_vga|Mux0~14_combout\ : std_logic;
SIGNAL \u_vga|submarines[7]~23_combout\ : std_logic;
SIGNAL \u_vga|Mux0~15_combout\ : std_logic;
SIGNAL \u_vga|submarines[3]~20_combout\ : std_logic;
SIGNAL \u_vga|submarines[1]~24_combout\ : std_logic;
SIGNAL \u_vga|submarines[0]~26_combout\ : std_logic;
SIGNAL \u_vga|submarines[2]~22_combout\ : std_logic;
SIGNAL \u_vga|Mux0~16_combout\ : std_logic;
SIGNAL \u_vga|Mux0~17_combout\ : std_logic;
SIGNAL \u_vga|Mux0~18_combout\ : std_logic;
SIGNAL \u_vga|Mux0~21_combout\ : std_logic;
SIGNAL \u_vga|Mux0~33_combout\ : std_logic;
SIGNAL \u_vga|Mux0~32_combout\ : std_logic;
SIGNAL \u_vga|ask_read~1_combout\ : std_logic;
SIGNAL \u_vga|ask_read~q\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~0_combout\ : std_logic;
SIGNAL \u_vga|ask_read~0_combout\ : std_logic;
SIGNAL \u_vga|rd_en_a_sub~1_combout\ : std_logic;
SIGNAL \u_vga|rd_en_a_sub~2_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~q\ : std_logic;
SIGNAL \u_vga|rd_en_a_sub~3_combout\ : std_logic;
SIGNAL \u_vga|rd_en_a_sub~q\ : std_logic;
SIGNAL \u_vga|Equal13~1_combout\ : std_logic;
SIGNAL \u_vga|Equal13~3_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[4]~15_combout\ : std_logic;
SIGNAL \u_vga|Equal14~0_combout\ : std_logic;
SIGNAL \u_vga|Equal14~1_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~7_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~8_combout\ : std_logic;
SIGNAL \u_vga|Add24~1\ : std_logic;
SIGNAL \u_vga|Add24~3\ : std_logic;
SIGNAL \u_vga|Add24~5\ : std_logic;
SIGNAL \u_vga|Add24~7\ : std_logic;
SIGNAL \u_vga|Add24~8_combout\ : std_logic;
SIGNAL \u_vga|LessThan9~0_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~28_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~41_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[4]~16\ : std_logic;
SIGNAL \u_vga|current_submarine_line[5]~17_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[5]~18\ : std_logic;
SIGNAL \u_vga|current_submarine_line[6]~19_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[6]~20\ : std_logic;
SIGNAL \u_vga|current_submarine_line[7]~21_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[7]~22\ : std_logic;
SIGNAL \u_vga|current_submarine_line[8]~23_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[8]~24\ : std_logic;
SIGNAL \u_vga|current_submarine_line[9]~25_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~12_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~11_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~10_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~9_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line~6_combout\ : std_logic;
SIGNAL \u_vga|Add24~9\ : std_logic;
SIGNAL \u_vga|Add24~11\ : std_logic;
SIGNAL \u_vga|Add24~13\ : std_logic;
SIGNAL \u_vga|Add24~15\ : std_logic;
SIGNAL \u_vga|Add24~17\ : std_logic;
SIGNAL \u_vga|Add24~18_combout\ : std_logic;
SIGNAL \u_vga|Add24~19\ : std_logic;
SIGNAL \u_vga|Add24~20_combout\ : std_logic;
SIGNAL \u_vga|Add24~10_combout\ : std_logic;
SIGNAL \u_vga|Add24~14_combout\ : std_logic;
SIGNAL \u_vga|Add24~16_combout\ : std_logic;
SIGNAL \u_vga|Add24~12_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~23_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~24_combout\ : std_logic;
SIGNAL \u_vga|Add24~0_combout\ : std_logic;
SIGNAL \u_vga|Add24~2_combout\ : std_logic;
SIGNAL \u_vga|Add24~4_combout\ : std_logic;
SIGNAL \u_vga|LessThan12~0_combout\ : std_logic;
SIGNAL \u_vga|Add24~6_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[5]~13_combout\ : std_logic;
SIGNAL \u_vga|current_submarine_line[5]~14_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~25_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~26_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~27_combout\ : std_logic;
SIGNAL \u_vga|rd_en_b_sub~3_combout\ : std_logic;
SIGNAL \u_vga|rd_en_b_sub~2_combout\ : std_logic;
SIGNAL \u_vga|rd_en_b_sub~q\ : std_logic;
SIGNAL \u_vga|Equal2~1_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub[7]~24_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[0]~5_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~7_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[0]~6\ : std_logic;
SIGNAL \u_vga|address_a_sub[1]~8_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~10_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[1]~9\ : std_logic;
SIGNAL \u_vga|address_a_sub[2]~11_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~13_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[2]~12\ : std_logic;
SIGNAL \u_vga|address_a_sub[3]~14_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~16_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[3]~15\ : std_logic;
SIGNAL \u_vga|address_a_sub[4]~17_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~19_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[0]~7_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[0]~17_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[0]~8\ : std_logic;
SIGNAL \u_vga|address_b_sub[1]~9_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[1]~10\ : std_logic;
SIGNAL \u_vga|address_b_sub[2]~11_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[2]~12\ : std_logic;
SIGNAL \u_vga|address_b_sub[3]~13_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[3]~14\ : std_logic;
SIGNAL \u_vga|address_b_sub[4]~15_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[10]~0_combout\ : std_logic;
SIGNAL \u_vga|sign_g_y~feeder_combout\ : std_logic;
SIGNAL \u_vga|sign_g_y~q\ : std_logic;
SIGNAL \u_vga|tmp_random[0]~3_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[6]~5_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[4]~7_combout\ : std_logic;
SIGNAL \u_vga|Add6~1\ : std_logic;
SIGNAL \u_vga|Add6~3\ : std_logic;
SIGNAL \u_vga|Add6~5\ : std_logic;
SIGNAL \u_vga|Add6~6_combout\ : std_logic;
SIGNAL \u_vga|Add7~1\ : std_logic;
SIGNAL \u_vga|Add7~3\ : std_logic;
SIGNAL \u_vga|Add7~5\ : std_logic;
SIGNAL \u_vga|Add7~6_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~13_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~14_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[3]~8_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~39_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~40_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[214]~1_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[25]~20_combout\ : std_logic;
SIGNAL \u_vga|Add6~7\ : std_logic;
SIGNAL \u_vga|Add6~8_combout\ : std_logic;
SIGNAL \u_vga|Add7~7\ : std_logic;
SIGNAL \u_vga|Add7~8_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~11_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~12_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~37_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~38_combout\ : std_logic;
SIGNAL \u_vga|Add7~9\ : std_logic;
SIGNAL \u_vga|Add7~10_combout\ : std_logic;
SIGNAL \u_vga|Add6~9\ : std_logic;
SIGNAL \u_vga|Add6~10_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~9_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~10_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[5]~6_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~35_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~36_combout\ : std_logic;
SIGNAL \u_vga|Add7~11\ : std_logic;
SIGNAL \u_vga|Add7~12_combout\ : std_logic;
SIGNAL \u_vga|Add6~11\ : std_logic;
SIGNAL \u_vga|Add6~12_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~7_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~8_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~33_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~34_combout\ : std_logic;
SIGNAL \u_vga|Add6~13\ : std_logic;
SIGNAL \u_vga|Add6~14_combout\ : std_logic;
SIGNAL \u_vga|Add7~13\ : std_logic;
SIGNAL \u_vga|Add7~14_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~5_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~6_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[7]~4_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~31_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~32_combout\ : std_logic;
SIGNAL \u_vga|Equal6~0_combout\ : std_logic;
SIGNAL \u_vga|Equal6~1_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~27_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[20]~19_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~8_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[27]~0_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[8]~17_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[19]~5_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[26]~8_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[10]~14_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[25]~14_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~3_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[24]~15_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~4_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[23]~16_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~5_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[22]~17_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~6_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[21]~18_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~7_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[16]~23_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~12_combout\ : std_logic;
SIGNAL \u_vga|Add2~1\ : std_logic;
SIGNAL \u_vga|Add2~3\ : std_logic;
SIGNAL \u_vga|Add2~5\ : std_logic;
SIGNAL \u_vga|Add2~7\ : std_logic;
SIGNAL \u_vga|Add2~9\ : std_logic;
SIGNAL \u_vga|Add2~11\ : std_logic;
SIGNAL \u_vga|Add2~13\ : std_logic;
SIGNAL \u_vga|Add2~15\ : std_logic;
SIGNAL \u_vga|Add2~17\ : std_logic;
SIGNAL \u_vga|Add2~19\ : std_logic;
SIGNAL \u_vga|Add2~20_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[10]~46_combout\ : std_logic;
SIGNAL \u_vga|Add1~7\ : std_logic;
SIGNAL \u_vga|Add1~9\ : std_logic;
SIGNAL \u_vga|Add1~11\ : std_logic;
SIGNAL \u_vga|Add1~13\ : std_logic;
SIGNAL \u_vga|Add1~15\ : std_logic;
SIGNAL \u_vga|Add1~17\ : std_logic;
SIGNAL \u_vga|Add1~19\ : std_logic;
SIGNAL \u_vga|Add1~20_combout\ : std_logic;
SIGNAL \u_vga|Equal3~1_combout\ : std_logic;
SIGNAL \u_vga|Equal3~0_combout\ : std_logic;
SIGNAL \u_vga|Equal3~2_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[10]~45_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[10]~47_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[10]~16_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[25]~28_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[18]~21_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~10_combout\ : std_logic;
SIGNAL \u_vga|Add1~1\ : std_logic;
SIGNAL \u_vga|Add1~3\ : std_logic;
SIGNAL \u_vga|Add1~5\ : std_logic;
SIGNAL \u_vga|Add1~6_combout\ : std_logic;
SIGNAL \u_vga|Add2~6_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[8]~19_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~34_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~35_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[9]~22_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[26]~13_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~2_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[8]~18_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~36_combout\ : std_logic;
SIGNAL \u_vga|Add1~4_combout\ : std_logic;
SIGNAL \u_vga|Add2~4_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~37_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~38_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~24_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[17]~22_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~11_combout\ : std_logic;
SIGNAL \u_vga|Add2~2_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~39_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~40_combout\ : std_logic;
SIGNAL \u_vga|Add1~2_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~41_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~25_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~42_combout\ : std_logic;
SIGNAL \u_vga|Add2~0_combout\ : std_logic;
SIGNAL \u_vga|Add1~0_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~43_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~44_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~26_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[19]~20_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~9_combout\ : std_logic;
SIGNAL \u_vga|Equal4~0_combout\ : std_logic;
SIGNAL \u_vga|Equal4~1_combout\ : std_logic;
SIGNAL \u_vga|Add2~21\ : std_logic;
SIGNAL \u_vga|Add2~22_combout\ : std_logic;
SIGNAL \u_vga|Add1~21\ : std_logic;
SIGNAL \u_vga|Add1~22_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~13_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub[11]~15_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~22_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[25]~0_combout\ : std_logic;
SIGNAL \u_vga|Add2~18_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~20_combout\ : std_logic;
SIGNAL \u_vga|Add1~18_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~21_combout\ : std_logic;
SIGNAL \u_vga|Add1~16_combout\ : std_logic;
SIGNAL \u_vga|Add2~16_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~23_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~24_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~25_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~23_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[23]~3_combout\ : std_logic;
SIGNAL \u_vga|Add1~14_combout\ : std_logic;
SIGNAL \u_vga|Add2~14_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~26_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~27_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[22]~4_combout\ : std_logic;
SIGNAL \u_vga|Add2~12_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~28_combout\ : std_logic;
SIGNAL \u_vga|Add1~12_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~29_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[21]~7_combout\ : std_logic;
SIGNAL \u_vga|Add2~10_combout\ : std_logic;
SIGNAL \u_vga|Add1~10_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~30_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~31_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[20]~6_combout\ : std_logic;
SIGNAL \u_vga|Add2~8_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~32_combout\ : std_logic;
SIGNAL \u_vga|Add1~8_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~33_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~22_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[11]~1_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~25_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~23_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~26_combout\ : std_logic;
SIGNAL \u_vga|Add6~21\ : std_logic;
SIGNAL \u_vga|Add6~22_combout\ : std_logic;
SIGNAL \u_vga|Add7~15\ : std_logic;
SIGNAL \u_vga|Add7~17\ : std_logic;
SIGNAL \u_vga|Add7~19\ : std_logic;
SIGNAL \u_vga|Add7~21\ : std_logic;
SIGNAL \u_vga|Add7~22_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~21_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub~21_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~18_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[1]~10_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~43_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~44_combout\ : std_logic;
SIGNAL \u_vga|Equal5~0_combout\ : std_logic;
SIGNAL \u_vga|Equal5~1_combout\ : std_logic;
SIGNAL \u_vga|Equal5~2_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~1_combout\ : std_logic;
SIGNAL \u_vga|Add7~18_combout\ : std_logic;
SIGNAL \u_vga|Add6~15\ : std_logic;
SIGNAL \u_vga|Add6~17\ : std_logic;
SIGNAL \u_vga|Add6~18_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~0_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~2_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[8]~3_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~4_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~29_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~30_combout\ : std_logic;
SIGNAL \u_vga|Add7~16_combout\ : std_logic;
SIGNAL \u_vga|Add6~16_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~3_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[8]~2_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[7]~9_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[6]~16_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[5]~15_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[4]~14_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[3]~13_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[2]~9_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~16_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~41_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~42_combout\ : std_logic;
SIGNAL \u_vga|Add7~4_combout\ : std_logic;
SIGNAL \u_vga|Add6~4_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~15_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[2]~12_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[9]~1_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[9]~2_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~27_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~28_combout\ : std_logic;
SIGNAL \u_vga|Add6~19\ : std_logic;
SIGNAL \u_vga|Add6~20_combout\ : std_logic;
SIGNAL \u_vga|Add7~20_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~47_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~48_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[10]~17_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~49_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[10]~12_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~50_combout\ : std_logic;
SIGNAL \u_vga|Add7~2_combout\ : std_logic;
SIGNAL \u_vga|Add6~2_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~17_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[1]~11_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_sub[0]~11_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~20_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~45_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~46_combout\ : std_logic;
SIGNAL \u_vga|Add6~0_combout\ : std_logic;
SIGNAL \u_vga|Add7~0_combout\ : std_logic;
SIGNAL \u_vga|second_data_sub~19_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[0]~10_combout\ : std_logic;
SIGNAL \u_vga|first_data_sub~1_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[44]~129_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~5_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[22]~141_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~1_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~0_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~2_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[127]~65_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[127]~126_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[127]~127_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[127]~63_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[123]~62_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[123]~120_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[123]~121_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[123]~60_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[111]~57_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[111]~110_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[111]~111_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[111]~55_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[110]~61_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[110]~118_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[110]~119_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[110]~59_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[106]~58_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[106]~112_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[106]~113_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[106]~56_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[95]~63_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[95]~122_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[95]~123_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[95]~61_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[91]~64_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[91]~124_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[91]~125_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[91]~62_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[78]~59_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[78]~114_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[78]~115_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[78]~57_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[75]~56_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[75]~108_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[75]~109_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[75]~54_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[74]~60_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[74]~116_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[74]~117_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[74]~58_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[60]~69_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[60]~138_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[60]~139_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[60]~67_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[54]~73_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[54]~150_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[54]~151_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[54]~71_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[44]~66_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[44]~128_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~3_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[44]~130_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[44]~131_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[44]~64_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[38]~71_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[38]~144_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[38]~145_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[38]~146_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[38]~69_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[28]~67_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[28]~132_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[28]~133_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[28]~134_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[28]~65_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[22]~70_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[22]~140_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[22]~142_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[22]~143_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[22]~68_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[12]~68_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[12]~135_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[12]~136_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[12]~137_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[12]~66_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[6]~72_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[6]~147_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~4_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[6]~148_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[6]~149_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[6]~70_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc[127]~131_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~14_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~15_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~61_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~60_combout\ : std_logic;
SIGNAL \u_vga|Mux2~35_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~62_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~59_combout\ : std_logic;
SIGNAL \u_vga|Mux2~36_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~58_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~57_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[126]~53_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[126]~102_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[126]~103_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[126]~51_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[122]~50_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[122]~96_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[122]~97_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[122]~48_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[117]~49_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[117]~94_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[117]~95_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[117]~47_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[116]~46_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[116]~88_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[116]~89_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[116]~44_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[113]~47_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[113]~90_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[113]~91_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[113]~45_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[112]~48_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[112]~92_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[112]~93_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[112]~46_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[107]~55_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[107]~106_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[107]~107_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[107]~53_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[101]~41_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[101]~78_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[101]~79_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[101]~39_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[100]~38_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[100]~72_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[100]~73_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[100]~36_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[97]~39_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[97]~74_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[97]~75_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[97]~37_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[96]~40_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[96]~76_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[96]~77_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[96]~38_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[94]~51_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[94]~98_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[94]~99_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[94]~49_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[90]~52_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[90]~100_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[90]~101_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[90]~50_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[79]~54_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[79]~104_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[79]~105_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[79]~52_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[69]~45_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[69]~86_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[69]~87_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[69]~43_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[68]~43_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[68]~82_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[68]~83_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[68]~41_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[65]~42_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[65]~80_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[65]~81_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[65]~40_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[64]~44_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[64]~84_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[64]~85_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[64]~42_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~56_combout\ : std_logic;
SIGNAL \u_vga|Mux2~33_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~55_combout\ : std_logic;
SIGNAL \u_vga|Mux2~34_combout\ : std_logic;
SIGNAL \u_vga|Mux2~37_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~63_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~66_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~64_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~65_combout\ : std_logic;
SIGNAL \u_vga|Mux2~38_combout\ : std_logic;
SIGNAL \u_vga|Mux2~39_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~51_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~54_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~52_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~53_combout\ : std_logic;
SIGNAL \u_vga|Mux2~31_combout\ : std_logic;
SIGNAL \u_vga|Mux2~32_combout\ : std_logic;
SIGNAL \u_vga|Mux2~40_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[125]~17_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[125]~30_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[125]~31_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[125]~15_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[124]~5_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[124]~6_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[124]~7_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[124]~3_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[121]~14_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[121]~24_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[121]~25_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[121]~12_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[120]~2_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[120]~0_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[120]~1_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[120]~0_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[114]~18_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[114]~32_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[114]~33_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[114]~16_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[109]~9_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[109]~14_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[109]~15_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[109]~7_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[108]~13_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[108]~22_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[108]~23_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[108]~11_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[105]~6_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[105]~8_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[105]~9_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[105]~4_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[104]~10_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[104]~16_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[104]~17_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[104]~8_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[99]~19_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[99]~34_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[99]~35_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[99]~17_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[93]~15_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[93]~26_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[93]~27_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[93]~13_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[92]~3_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[92]~2_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[92]~3_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[92]~1_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[89]~16_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[89]~28_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[89]~29_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[89]~14_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[88]~4_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[88]~4_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[88]~5_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[88]~2_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[77]~7_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[77]~10_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[77]~11_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[77]~5_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[76]~11_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[76]~18_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[76]~19_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[76]~9_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[73]~8_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[73]~12_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[73]~13_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[73]~6_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[72]~12_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[72]~20_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[72]~21_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[72]~10_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~15_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~14_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~13_combout\ : std_logic;
SIGNAL \u_vga|Mux2~7_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~12_combout\ : std_logic;
SIGNAL \u_vga|Mux2~8_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~8_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~11_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~9_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~10_combout\ : std_logic;
SIGNAL \u_vga|Mux2~4_combout\ : std_logic;
SIGNAL \u_vga|Mux2~5_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~7_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~5_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~6_combout\ : std_logic;
SIGNAL \u_vga|Mux2~2_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~4_combout\ : std_logic;
SIGNAL \u_vga|Mux2~3_combout\ : std_logic;
SIGNAL \u_vga|Mux2~6_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~3_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~2_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~1_combout\ : std_logic;
SIGNAL \u_vga|Mux2~0_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~0_combout\ : std_logic;
SIGNAL \u_vga|Mux2~1_combout\ : std_logic;
SIGNAL \u_vga|Mux2~9_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[119]~33_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[119]~62_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[119]~63_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[119]~31_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[118]~30_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[118]~56_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[118]~57_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[118]~28_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[115]~21_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[115]~38_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[115]~39_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[115]~19_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[103]~31_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[103]~58_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[103]~59_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[103]~29_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[102]~32_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[102]~60_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[102]~61_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[102]~30_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[98]~20_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[98]~36_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[98]~37_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[98]~18_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[87]~25_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[87]~46_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[87]~47_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[87]~23_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[86]~22_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[86]~40_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[86]~41_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[86]~20_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[85]~37_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[85]~70_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[85]~71_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[85]~35_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[84]~35_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[84]~66_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[84]~67_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[84]~33_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[83]~29_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[83]~54_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[83]~55_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[83]~27_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[82]~26_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[82]~48_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[82]~49_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[82]~24_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[81]~34_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[81]~64_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[81]~65_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[81]~32_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[80]~36_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[80]~68_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[80]~69_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[80]~34_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[71]~23_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[71]~42_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[71]~43_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[71]~21_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[70]~24_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[70]~44_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[70]~45_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[70]~22_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[67]~27_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[67]~50_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[67]~51_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[67]~25_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[66]~28_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[66]~52_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[66]~53_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[66]~26_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~32_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~35_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~34_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~33_combout\ : std_logic;
SIGNAL \u_vga|Mux2~20_combout\ : std_logic;
SIGNAL \u_vga|Mux2~21_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~50_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~49_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~48_combout\ : std_logic;
SIGNAL \u_vga|Mux2~27_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~47_combout\ : std_logic;
SIGNAL \u_vga|Mux2~28_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~39_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~40_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~37_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~38_combout\ : std_logic;
SIGNAL \u_vga|Mux2~22_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~41_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~36_combout\ : std_logic;
SIGNAL \u_vga|Mux2~23_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~46_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~42_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~45_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~43_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~44_combout\ : std_logic;
SIGNAL \u_vga|Mux2~24_combout\ : std_logic;
SIGNAL \u_vga|Mux2~25_combout\ : std_logic;
SIGNAL \u_vga|Mux2~26_combout\ : std_logic;
SIGNAL \u_vga|Mux2~29_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~28_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~31_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~29_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~30_combout\ : std_logic;
SIGNAL \u_vga|Mux2~17_combout\ : std_logic;
SIGNAL \u_vga|Mux2~18_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~19_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~18_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~17_combout\ : std_logic;
SIGNAL \u_vga|Mux2~10_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~16_combout\ : std_logic;
SIGNAL \u_vga|Mux2~11_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~22_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~21_combout\ : std_logic;
SIGNAL \u_vga|Mux2~12_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~23_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~20_combout\ : std_logic;
SIGNAL \u_vga|Mux2~13_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~27_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~26_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~25_combout\ : std_logic;
SIGNAL \u_vga|Mux2~14_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~24_combout\ : std_logic;
SIGNAL \u_vga|Mux2~15_combout\ : std_logic;
SIGNAL \u_vga|Mux2~16_combout\ : std_logic;
SIGNAL \u_vga|Mux2~19_combout\ : std_logic;
SIGNAL \u_vga|Mux2~30_combout\ : std_logic;
SIGNAL \u_vga|Mux2~41_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~10_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[41]~186_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~7_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~8_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[61]~117_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[61]~274_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[61]~275_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[61]~115_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[58]~113_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[58]~263_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[58]~264_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[58]~111_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[55]~121_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[55]~285_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[55]~286_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[55]~119_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[53]~125_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[53]~296_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[53]~297_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[53]~123_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[47]~126_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[47]~298_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[47]~299_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[47]~300_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[47]~124_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[45]~114_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[45]~265_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[45]~266_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[45]~267_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[45]~112_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[42]~110_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[42]~254_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[42]~255_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[42]~256_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[42]~108_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[39]~119_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[39]~279_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[39]~280_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[39]~281_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[39]~117_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[37]~123_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[37]~290_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[37]~291_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[37]~292_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[37]~121_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[31]~127_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[31]~301_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[31]~302_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[31]~303_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[31]~125_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[29]~115_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[29]~268_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[29]~269_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[29]~270_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[29]~113_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[26]~111_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[26]~257_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[26]~258_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[26]~259_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[26]~109_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[23]~118_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[23]~276_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[23]~277_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[23]~278_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[23]~116_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[21]~122_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[21]~287_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[21]~288_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[21]~289_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[21]~120_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[13]~116_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[13]~271_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[13]~272_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[13]~273_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[13]~114_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[10]~112_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[10]~260_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[10]~261_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[10]~262_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[10]~110_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[7]~120_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[7]~282_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[7]~283_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[7]~284_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[7]~118_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[5]~124_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[5]~293_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[5]~294_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[5]~295_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[5]~122_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~127_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[253]~145_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[125]~132_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[125]~133_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[253]~143_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[252]~142_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[124]~126_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[124]~127_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[252]~140_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[249]~143_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[121]~128_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[121]~129_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[249]~141_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[248]~144_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[120]~130_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[120]~131_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[248]~142_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[237]~133_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[109]~108_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[109]~109_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[237]~131_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[236]~130_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[108]~102_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[108]~103_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[236]~128_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[233]~131_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[105]~104_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[105]~105_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[233]~129_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[232]~132_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[104]~106_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[104]~107_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[232]~130_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[221]~137_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[93]~116_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[93]~117_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[221]~135_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[220]~135_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[92]~112_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[92]~113_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[220]~133_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[217]~134_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[89]~110_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[89]~111_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[217]~132_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[216]~136_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[88]~114_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[88]~115_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[216]~134_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[205]~141_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[77]~124_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[77]~125_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[205]~139_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[204]~139_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[76]~120_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[76]~121_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[204]~137_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[201]~138_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[73]~118_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[73]~119_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[201]~136_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[200]~140_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[72]~122_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[72]~123_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[200]~138_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[63]~129_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[63]~307_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[63]~308_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[63]~127_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[15]~128_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[15]~304_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[15]~305_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[15]~306_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[15]~126_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~130_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~129_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~128_combout\ : std_logic;
SIGNAL \u_vga|Mux2~80_combout\ : std_logic;
SIGNAL \u_vga|Mux2~81_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~115_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~118_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~117_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~116_combout\ : std_logic;
SIGNAL \u_vga|Mux2~73_combout\ : std_logic;
SIGNAL \u_vga|Mux2~74_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~124_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~125_combout\ : std_logic;
SIGNAL \u_vga|Mux2~77_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~126_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~123_combout\ : std_logic;
SIGNAL \u_vga|Mux2~78_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~119_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~122_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~120_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~121_combout\ : std_logic;
SIGNAL \u_vga|Mux2~75_combout\ : std_logic;
SIGNAL \u_vga|Mux2~76_combout\ : std_logic;
SIGNAL \u_vga|Mux2~79_combout\ : std_logic;
SIGNAL \u_vga|Mux2~82_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~71_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~74_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~73_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~72_combout\ : std_logic;
SIGNAL \u_vga|Mux2~44_combout\ : std_logic;
SIGNAL \u_vga|Mux2~45_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~11_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~6_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~9_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[62]~81_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[62]~172_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[62]~173_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[62]~79_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[57]~89_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[57]~195_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[57]~196_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[57]~87_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[52]~77_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[52]~161_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[52]~162_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[52]~75_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[51]~85_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[51]~183_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[51]~184_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[51]~83_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[46]~78_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[46]~163_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[46]~164_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[46]~165_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[46]~76_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[41]~86_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[41]~185_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[41]~187_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[41]~188_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[41]~84_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[36]~75_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[36]~155_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[36]~156_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[36]~157_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[36]~73_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[35]~83_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[35]~177_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[35]~178_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[35]~179_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[35]~81_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[33]~91_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[33]~200_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[33]~201_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[33]~202_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[33]~89_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[30]~79_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[30]~166_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[30]~167_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[30]~168_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[30]~77_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[25]~87_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[25]~189_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[25]~190_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[25]~191_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[25]~85_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[20]~74_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[20]~152_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[20]~153_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[20]~154_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[20]~72_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[19]~82_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[19]~174_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[19]~175_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[19]~176_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[19]~80_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[17]~90_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[17]~197_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[17]~198_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[17]~199_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[17]~88_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[14]~80_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[14]~169_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[14]~170_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[14]~171_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[14]~78_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[9]~88_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[9]~192_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[9]~193_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[9]~194_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[9]~86_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[4]~76_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[4]~158_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[4]~159_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[4]~160_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[4]~74_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[3]~84_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[3]~180_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[3]~181_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[3]~182_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[3]~82_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~78_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~77_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~76_combout\ : std_logic;
SIGNAL \u_vga|Mux2~46_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~75_combout\ : std_logic;
SIGNAL \u_vga|Mux2~47_combout\ : std_logic;
SIGNAL \u_vga|Mux2~48_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~69_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~68_combout\ : std_logic;
SIGNAL \u_vga|Mux2~42_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~70_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~67_combout\ : std_logic;
SIGNAL \u_vga|Mux2~43_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~80_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~81_combout\ : std_logic;
SIGNAL \u_vga|Mux2~49_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~82_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~79_combout\ : std_logic;
SIGNAL \u_vga|Mux2~50_combout\ : std_logic;
SIGNAL \u_vga|Mux2~51_combout\ : std_logic;
SIGNAL \u_vga|Decoder0~12_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[59]~97_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[59]~218_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[59]~219_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[59]~95_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[56]~105_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[56]~240_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[56]~241_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[56]~103_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[50]~101_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[50]~229_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[50]~230_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[50]~99_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[49]~93_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[49]~206_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[49]~207_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[49]~208_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[49]~91_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[48]~109_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[48]~251_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[48]~252_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[48]~253_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[48]~107_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[43]~94_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[43]~209_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[43]~210_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[43]~211_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[43]~92_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[40]~102_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[40]~231_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[40]~232_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[40]~233_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[40]~100_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[34]~99_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[34]~223_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[34]~224_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[34]~225_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[34]~97_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[32]~107_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[32]~245_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[32]~246_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[32]~247_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[32]~105_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[27]~95_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[27]~212_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[27]~213_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[27]~214_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[27]~93_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[24]~103_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[24]~234_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[24]~235_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[24]~236_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[24]~101_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[18]~98_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[18]~220_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[18]~221_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[18]~222_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[18]~96_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[16]~106_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[16]~242_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[16]~243_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[16]~244_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[16]~104_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[11]~96_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[11]~215_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[11]~216_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[11]~217_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[11]~94_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[8]~104_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[8]~237_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[8]~238_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[8]~239_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[8]~102_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[2]~100_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[2]~226_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[2]~227_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[2]~228_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[2]~98_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[1]~92_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[1]~203_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[1]~204_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[1]~205_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[1]~90_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[0]~108_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[0]~248_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[0]~249_combout\ : std_logic;
SIGNAL \u_vga|second_data_roc[0]~250_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[0]~106_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~102_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~100_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~101_combout\ : std_logic;
SIGNAL \u_vga|Mux2~62_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~99_combout\ : std_logic;
SIGNAL \u_vga|Mux2~63_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~114_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~113_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~112_combout\ : std_logic;
SIGNAL \u_vga|Mux2~69_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~111_combout\ : std_logic;
SIGNAL \u_vga|Mux2~70_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~107_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~110_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~109_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~108_combout\ : std_logic;
SIGNAL \u_vga|Mux2~66_combout\ : std_logic;
SIGNAL \u_vga|Mux2~67_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~106_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~104_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~105_combout\ : std_logic;
SIGNAL \u_vga|Mux2~64_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~103_combout\ : std_logic;
SIGNAL \u_vga|Mux2~65_combout\ : std_logic;
SIGNAL \u_vga|Mux2~68_combout\ : std_logic;
SIGNAL \u_vga|Mux2~71_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~96_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~97_combout\ : std_logic;
SIGNAL \u_vga|Mux2~59_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~95_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~98_combout\ : std_logic;
SIGNAL \u_vga|Mux2~60_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~87_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~90_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~89_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~88_combout\ : std_logic;
SIGNAL \u_vga|Mux2~54_combout\ : std_logic;
SIGNAL \u_vga|Mux2~55_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~94_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~93_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~92_combout\ : std_logic;
SIGNAL \u_vga|Mux2~56_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~91_combout\ : std_logic;
SIGNAL \u_vga|Mux2~57_combout\ : std_logic;
SIGNAL \u_vga|Mux2~58_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~85_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~84_combout\ : std_logic;
SIGNAL \u_vga|Mux2~52_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~86_combout\ : std_logic;
SIGNAL \u_vga|second_row_roc~83_combout\ : std_logic;
SIGNAL \u_vga|Mux2~53_combout\ : std_logic;
SIGNAL \u_vga|Mux2~61_combout\ : std_logic;
SIGNAL \u_vga|Mux2~72_combout\ : std_logic;
SIGNAL \u_vga|Mux2~83_combout\ : std_logic;
SIGNAL \u_vga|red_signal~3_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~52_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~50_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[255]~193_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[127]~228_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[127]~229_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[255]~191_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[251]~191_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[123]~224_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[123]~225_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[251]~189_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[239]~190_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[111]~222_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[111]~223_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[239]~188_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[235]~192_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[107]~226_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[107]~227_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[235]~190_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[223]~185_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[95]~212_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[95]~213_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[223]~183_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[222]~189_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[94]~220_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[94]~221_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[222]~187_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[219]~182_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[91]~206_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[91]~207_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[219]~180_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[218]~186_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[90]~214_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[90]~215_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[218]~184_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[207]~183_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[79]~208_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[79]~209_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[207]~181_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[206]~187_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[78]~216_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[78]~217_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[206]~185_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[203]~184_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[75]~210_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[75]~211_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[203]~182_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[202]~188_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[74]~218_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[74]~219_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[202]~186_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[172]~199_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[44]~5_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~57_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[172]~197_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[166]~198_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[38]~4_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~56_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[166]~196_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[158]~197_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[30]~3_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~55_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[158]~195_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[156]~194_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[28]~0_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~51_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[156]~192_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[150]~195_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[22]~1_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~53_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[150]~193_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[148]~196_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[20]~2_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~54_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[148]~194_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~64_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~61_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~62_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~63_combout\ : std_logic;
SIGNAL \u_vga|Mux1~35_combout\ : std_logic;
SIGNAL \u_vga|Mux1~36_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~58_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~59_combout\ : std_logic;
SIGNAL \u_vga|Mux1~33_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~60_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~57_combout\ : std_logic;
SIGNAL \u_vga|Mux1~34_combout\ : std_logic;
SIGNAL \u_vga|Mux1~37_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[254]~181_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[126]~204_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[126]~205_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[254]~179_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[250]~179_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[122]~200_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[122]~201_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[250]~177_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[245]~177_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[117]~196_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[117]~197_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[245]~175_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[244]~175_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[116]~192_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[116]~193_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[244]~173_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[241]~174_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[113]~190_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[113]~191_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[241]~172_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[240]~176_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[112]~194_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[112]~195_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[240]~174_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[238]~178_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[110]~198_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[110]~199_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[238]~176_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[234]~180_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[106]~202_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[106]~203_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[234]~178_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[229]~165_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[101]~172_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[101]~173_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[229]~163_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[224]~164_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[96]~170_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[96]~171_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[224]~162_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[213]~169_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[85]~180_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[85]~181_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[213]~167_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[212]~167_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[84]~176_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[84]~177_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[212]~165_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[209]~166_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[81]~174_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[81]~175_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[209]~164_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[208]~168_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[80]~178_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[80]~179_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[208]~166_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[197]~173_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[69]~188_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[69]~189_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[197]~171_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[196]~171_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[68]~184_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[68]~185_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[196]~169_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[193]~170_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[65]~182_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[65]~183_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[193]~168_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[192]~172_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[64]~186_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[64]~187_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[192]~170_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~54_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~55_combout\ : std_logic;
SIGNAL \u_vga|Mux1~31_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~56_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~53_combout\ : std_logic;
SIGNAL \u_vga|Mux1~32_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~68_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~65_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~67_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~66_combout\ : std_logic;
SIGNAL \u_vga|Mux1~38_combout\ : std_logic;
SIGNAL \u_vga|Mux1~39_combout\ : std_logic;
SIGNAL \u_vga|Mux1~40_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~1_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~2_combout\ : std_logic;
SIGNAL \u_vga|Mux1~0_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~3_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~0_combout\ : std_logic;
SIGNAL \u_vga|Mux1~1_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~6_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~5_combout\ : std_logic;
SIGNAL \u_vga|Mux1~2_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~7_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~4_combout\ : std_logic;
SIGNAL \u_vga|Mux1~3_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~11_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~8_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~9_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~10_combout\ : std_logic;
SIGNAL \u_vga|Mux1~4_combout\ : std_logic;
SIGNAL \u_vga|Mux1~5_combout\ : std_logic;
SIGNAL \u_vga|Mux1~6_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~13_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~14_combout\ : std_logic;
SIGNAL \u_vga|Mux1~7_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~15_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~12_combout\ : std_logic;
SIGNAL \u_vga|Mux1~8_combout\ : std_logic;
SIGNAL \u_vga|Mux1~9_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~49_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~51_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~50_combout\ : std_logic;
SIGNAL \u_vga|Mux1~27_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~52_combout\ : std_logic;
SIGNAL \u_vga|Mux1~28_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~36_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[247]~161_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[119]~164_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[119]~165_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[247]~159_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[246]~159_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[118]~160_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[118]~161_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[246]~157_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[243]~149_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[115]~140_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[115]~141_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[243]~147_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[242]~147_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[114]~136_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[114]~137_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[242]~145_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[231]~153_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[103]~148_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[103]~149_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[231]~151_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[230]~150_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[102]~142_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[102]~143_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[230]~148_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[228]~163_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[100]~168_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[100]~169_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[228]~161_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[227]~157_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[99]~156_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[99]~157_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[227]~155_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[226]~154_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[98]~150_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[98]~151_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[226]~152_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[225]~162_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[97]~166_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[97]~167_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[225]~160_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[215]~158_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[87]~158_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[87]~159_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[215]~156_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[214]~160_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[86]~162_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[86]~163_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[214]~158_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[211]~146_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[83]~134_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[83]~135_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[211]~144_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[210]~148_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[82]~138_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[82]~139_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[210]~146_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[199]~151_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[71]~144_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[71]~145_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[199]~149_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[198]~152_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[70]~146_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[70]~147_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[198]~150_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[195]~155_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[67]~152_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[67]~153_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[195]~153_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[194]~156_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[66]~154_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[66]~155_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[194]~154_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~35_combout\ : std_logic;
SIGNAL \u_vga|Mux1~20_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~34_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~37_combout\ : std_logic;
SIGNAL \u_vga|Mux1~21_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~47_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~45_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~46_combout\ : std_logic;
SIGNAL \u_vga|Mux1~24_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~48_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~44_combout\ : std_logic;
SIGNAL \u_vga|Mux1~25_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~43_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~39_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~40_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~41_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~42_combout\ : std_logic;
SIGNAL \u_vga|Mux1~22_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~38_combout\ : std_logic;
SIGNAL \u_vga|Mux1~23_combout\ : std_logic;
SIGNAL \u_vga|Mux1~26_combout\ : std_logic;
SIGNAL \u_vga|Mux1~29_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~20_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~24_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~21_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~22_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~23_combout\ : std_logic;
SIGNAL \u_vga|Mux1~12_combout\ : std_logic;
SIGNAL \u_vga|Mux1~13_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~26_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~27_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~28_combout\ : std_logic;
SIGNAL \u_vga|Mux1~14_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~29_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~25_combout\ : std_logic;
SIGNAL \u_vga|Mux1~15_combout\ : std_logic;
SIGNAL \u_vga|Mux1~16_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~30_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~33_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~32_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~31_combout\ : std_logic;
SIGNAL \u_vga|Mux1~17_combout\ : std_logic;
SIGNAL \u_vga|Mux1~18_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~16_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~19_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~18_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~17_combout\ : std_logic;
SIGNAL \u_vga|Mux1~10_combout\ : std_logic;
SIGNAL \u_vga|Mux1~11_combout\ : std_logic;
SIGNAL \u_vga|Mux1~19_combout\ : std_logic;
SIGNAL \u_vga|Mux1~30_combout\ : std_logic;
SIGNAL \u_vga|Mux1~41_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~72_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~70_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~71_combout\ : std_logic;
SIGNAL \u_vga|Mux1~42_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~69_combout\ : std_logic;
SIGNAL \u_vga|Mux1~43_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[190]~209_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[62]~236_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[62]~237_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[190]~207_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[188]~206_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[60]~230_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[60]~231_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[188]~204_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[182]~207_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[54]~232_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[54]~233_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[182]~205_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[180]~208_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[52]~234_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[52]~235_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[180]~206_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[174]~201_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[46]~7_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~59_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[174]~199_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[171]~217_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[43]~19_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~71_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[171]~215_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[169]~215_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[41]~17_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~69_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[169]~213_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[164]~200_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[36]~6_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~58_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[164]~198_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[163]~214_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[35]~16_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~68_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[163]~212_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[161]~216_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[33]~18_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~70_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[161]~214_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[155]~213_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[27]~15_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~67_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[155]~211_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[153]~210_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[25]~12_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~64_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[153]~208_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[147]~211_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[19]~13_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~65_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[147]~209_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[145]~212_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[17]~14_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~66_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[145]~210_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[142]~205_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[14]~11_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~63_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[142]~203_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[140]~203_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[12]~9_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~61_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[140]~201_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[134]~202_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[6]~8_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~60_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[134]~200_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[132]~204_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[4]~10_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~62_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[132]~202_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~84_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~82_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~83_combout\ : std_logic;
SIGNAL \u_vga|Mux1~49_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~81_combout\ : std_logic;
SIGNAL \u_vga|Mux1~50_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~77_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~79_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~78_combout\ : std_logic;
SIGNAL \u_vga|Mux1~46_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~80_combout\ : std_logic;
SIGNAL \u_vga|Mux1~47_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~75_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~74_combout\ : std_logic;
SIGNAL \u_vga|Mux1~44_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~73_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~76_combout\ : std_logic;
SIGNAL \u_vga|Mux1~45_combout\ : std_logic;
SIGNAL \u_vga|Mux1~48_combout\ : std_logic;
SIGNAL \u_vga|Mux1~51_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[187]~225_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[59]~242_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[59]~243_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[187]~223_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[185]~222_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[57]~238_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[57]~239_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[185]~220_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[179]~223_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[51]~240_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[51]~241_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[179]~221_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[177]~224_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[49]~24_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~76_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[177]~222_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[170]~233_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[42]~32_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~84_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[170]~231_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[168]~231_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[40]~30_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~82_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[168]~229_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[162]~230_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[34]~29_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~81_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[162]~228_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[160]~232_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[32]~31_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~83_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[160]~230_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[154]~229_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[26]~28_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~80_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[154]~227_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[152]~226_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[24]~25_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~77_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[152]~224_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[146]~227_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[18]~26_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~78_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[146]~225_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[144]~228_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[16]~27_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~79_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[144]~226_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[139]~221_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[11]~23_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~75_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[139]~219_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[137]~219_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[9]~21_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~73_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[137]~217_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[136]~235_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[8]~34_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~86_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[136]~233_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[131]~218_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[3]~20_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~72_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[131]~216_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[130]~234_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[2]~33_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~85_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[130]~232_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[129]~220_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[1]~22_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~74_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[129]~218_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~104_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~107_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~105_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~106_combout\ : std_logic;
SIGNAL \u_vga|Mux1~62_combout\ : std_logic;
SIGNAL \u_vga|Mux1~63_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[189]~249_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[61]~252_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[61]~253_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[189]~247_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[186]~241_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[58]~248_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[58]~249_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[186]~239_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[184]~238_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[56]~244_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[56]~245_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[184]~236_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[181]~247_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[53]~250_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[53]~251_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[181]~245_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[178]~239_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[50]~246_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[50]~247_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[178]~237_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[176]~240_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[48]~37_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~89_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[176]~238_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[173]~246_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[45]~42_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~94_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[173]~244_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[165]~248_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[37]~43_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~95_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[165]~246_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[159]~245_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[31]~41_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~93_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[159]~243_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[157]~253_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[29]~47_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~99_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[157]~251_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[151]~243_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[23]~39_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~91_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[151]~241_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[149]~251_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[21]~45_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~97_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[149]~249_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[143]~242_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[15]~38_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~90_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[143]~240_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[141]~250_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[13]~44_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~96_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[141]~248_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[138]~237_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[10]~36_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~88_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[138]~235_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[135]~244_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[7]~40_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~92_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[135]~242_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[133]~252_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[5]~46_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~98_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[133]~250_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[128]~236_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[0]~35_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~87_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[128]~234_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~118_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~114_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~117_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~115_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~116_combout\ : std_logic;
SIGNAL \u_vga|Mux1~66_combout\ : std_logic;
SIGNAL \u_vga|Mux1~67_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~111_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~112_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~109_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~110_combout\ : std_logic;
SIGNAL \u_vga|Mux1~64_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~113_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~108_combout\ : std_logic;
SIGNAL \u_vga|Mux1~65_combout\ : std_logic;
SIGNAL \u_vga|Mux1~68_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~122_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~121_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~120_combout\ : std_logic;
SIGNAL \u_vga|Mux1~69_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~119_combout\ : std_logic;
SIGNAL \u_vga|Mux1~70_combout\ : std_logic;
SIGNAL \u_vga|Mux1~71_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~103_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~101_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~102_combout\ : std_logic;
SIGNAL \u_vga|Mux1~59_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~100_combout\ : std_logic;
SIGNAL \u_vga|Mux1~60_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~97_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~98_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~96_combout\ : std_logic;
SIGNAL \u_vga|Mux1~56_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~99_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~95_combout\ : std_logic;
SIGNAL \u_vga|Mux1~57_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~89_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~94_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~90_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~91_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~92_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~93_combout\ : std_logic;
SIGNAL \u_vga|Mux1~54_combout\ : std_logic;
SIGNAL \u_vga|Mux1~55_combout\ : std_logic;
SIGNAL \u_vga|Mux1~58_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~88_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~86_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~87_combout\ : std_logic;
SIGNAL \u_vga|Mux1~52_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~85_combout\ : std_logic;
SIGNAL \u_vga|Mux1~53_combout\ : std_logic;
SIGNAL \u_vga|Mux1~61_combout\ : std_logic;
SIGNAL \u_vga|Mux1~72_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~124_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~125_combout\ : std_logic;
SIGNAL \u_vga|Mux1~73_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~126_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~123_combout\ : std_logic;
SIGNAL \u_vga|Mux1~74_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[191]~257_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[63]~256_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[63]~257_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[191]~255_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[183]~255_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[55]~254_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[55]~255_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[183]~253_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[175]~254_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[47]~48_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~100_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[175]~252_combout\ : std_logic;
SIGNAL \u_vga|tmp_read_data_roc[167]~256_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc[39]~49_combout\ : std_logic;
SIGNAL \u_vga|first_data_roc~101_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[167]~254_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~135_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~136_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~137_combout\ : std_logic;
SIGNAL \u_vga|Mux1~80_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~138_combout\ : std_logic;
SIGNAL \u_vga|Mux1~81_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~130_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~128_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~129_combout\ : std_logic;
SIGNAL \u_vga|Mux1~75_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~127_combout\ : std_logic;
SIGNAL \u_vga|Mux1~76_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~134_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~131_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~133_combout\ : std_logic;
SIGNAL \u_vga|first_row_roc~132_combout\ : std_logic;
SIGNAL \u_vga|Mux1~77_combout\ : std_logic;
SIGNAL \u_vga|Mux1~78_combout\ : std_logic;
SIGNAL \u_vga|Mux1~79_combout\ : std_logic;
SIGNAL \u_vga|Mux1~82_combout\ : std_logic;
SIGNAL \u_vga|Mux1~83_combout\ : std_logic;
SIGNAL \u_vga|Mux1~84_combout\ : std_logic;
SIGNAL \u_vga|red_signal~4_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][12]~0_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][10]~combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][9]~combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][8]~1_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][12]~2_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][11]~4_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][7]~3_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][10]~6_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][6]~5_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][9]~7_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][5]~combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][4]~combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][8]~8_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][7]~10_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][3]~9_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][6]~11_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_vga|left_boat[0]~11\ : std_logic;
SIGNAL \u_vga|left_boat[1]~13\ : std_logic;
SIGNAL \u_vga|left_boat[2]~15\ : std_logic;
SIGNAL \u_vga|left_boat[3]~17\ : std_logic;
SIGNAL \u_vga|left_boat[4]~19\ : std_logic;
SIGNAL \u_vga|left_boat[5]~21\ : std_logic;
SIGNAL \u_vga|left_boat[6]~23\ : std_logic;
SIGNAL \u_vga|left_boat[7]~25\ : std_logic;
SIGNAL \u_vga|left_boat[8]~27\ : std_logic;
SIGNAL \u_vga|left_boat[9]~28_combout\ : std_logic;
SIGNAL \u_vga|Add20~1\ : std_logic;
SIGNAL \u_vga|Add20~3\ : std_logic;
SIGNAL \u_vga|Add20~5\ : std_logic;
SIGNAL \u_vga|Add20~7\ : std_logic;
SIGNAL \u_vga|Add20~9\ : std_logic;
SIGNAL \u_vga|Add20~11\ : std_logic;
SIGNAL \u_vga|Add20~13\ : std_logic;
SIGNAL \u_vga|Add20~14_combout\ : std_logic;
SIGNAL \u_vga|left_boat[8]~26_combout\ : std_logic;
SIGNAL \u_vga|Add20~12_combout\ : std_logic;
SIGNAL \u_vga|left_boat[7]~24_combout\ : std_logic;
SIGNAL \u_vga|Add20~10_combout\ : std_logic;
SIGNAL \u_vga|left_boat[6]~22_combout\ : std_logic;
SIGNAL \u_vga|Add20~8_combout\ : std_logic;
SIGNAL \u_vga|left_boat[5]~20_combout\ : std_logic;
SIGNAL \u_vga|Add20~6_combout\ : std_logic;
SIGNAL \u_vga|left_boat[4]~18_combout\ : std_logic;
SIGNAL \u_vga|Add20~4_combout\ : std_logic;
SIGNAL \u_vga|left_boat[3]~16_combout\ : std_logic;
SIGNAL \u_vga|Add20~2_combout\ : std_logic;
SIGNAL \u_vga|left_boat[2]~14_combout\ : std_logic;
SIGNAL \u_vga|Add20~0_combout\ : std_logic;
SIGNAL \u_vga|left_boat[1]~12_combout\ : std_logic;
SIGNAL \u_vga|left_boat[0]~10_combout\ : std_logic;
SIGNAL \u_vga|LessThan6~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan6~18_combout\ : std_logic;
SIGNAL \u_vga|right_boat[4]~7\ : std_logic;
SIGNAL \u_vga|right_boat[5]~9\ : std_logic;
SIGNAL \u_vga|right_boat[6]~11\ : std_logic;
SIGNAL \u_vga|right_boat[7]~13\ : std_logic;
SIGNAL \u_vga|right_boat[8]~15\ : std_logic;
SIGNAL \u_vga|right_boat[9]~16_combout\ : std_logic;
SIGNAL \u_vga|right_boat[8]~14_combout\ : std_logic;
SIGNAL \u_vga|right_boat[7]~12_combout\ : std_logic;
SIGNAL \u_vga|right_boat[6]~10_combout\ : std_logic;
SIGNAL \u_vga|right_boat[5]~8_combout\ : std_logic;
SIGNAL \u_vga|right_boat[4]~6_combout\ : std_logic;
SIGNAL \u_vga|right_boat[3]~18_combout\ : std_logic;
SIGNAL \u_vga|LessThan7~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan7~18_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~17_combout\ : std_logic;
SIGNAL \u_vga|LessThan4~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan4~1_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~18_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~20_combout\ : std_logic;
SIGNAL \u_vga|green_signal~1_combout\ : std_logic;
SIGNAL \u_vga|red_signal~6_combout\ : std_logic;
SIGNAL \u_vga|red_signal~12_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~21_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~22_combout\ : std_logic;
SIGNAL \u_vga|red_signal~11_combout\ : std_logic;
SIGNAL \u_vga|red_signal~13_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub[9]~11_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~0_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~1_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~2_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~3_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~4_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~5_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~6_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~7_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~8_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~9_combout\ : std_logic;
SIGNAL \u_vga|first_row_sub~10_combout\ : std_logic;
SIGNAL \u_vga|LessThan13~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan13~18_combout\ : std_logic;
SIGNAL \u_vga|Add22~1\ : std_logic;
SIGNAL \u_vga|Add22~3\ : std_logic;
SIGNAL \u_vga|Add22~5\ : std_logic;
SIGNAL \u_vga|Add22~7\ : std_logic;
SIGNAL \u_vga|Add22~9\ : std_logic;
SIGNAL \u_vga|Add22~10_combout\ : std_logic;
SIGNAL \u_vga|Add22~8_combout\ : std_logic;
SIGNAL \u_vga|Add22~6_combout\ : std_logic;
SIGNAL \u_vga|Add22~4_combout\ : std_logic;
SIGNAL \u_vga|Add22~2_combout\ : std_logic;
SIGNAL \u_vga|Add22~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan14~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~18_combout\ : std_logic;
SIGNAL \u_vga|LessThan12~1_combout\ : std_logic;
SIGNAL \u_vga|red_signal~9_combout\ : std_logic;
SIGNAL \u_vga|red_signal~10_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~10_combout\ : std_logic;
SIGNAL \u_vga|green_signal~2_combout\ : std_logic;
SIGNAL \u_vga|red_signal~7_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~0_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~1_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~2_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~3_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~4_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~5_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~6_combout\ : std_logic;
SIGNAL \u_vga|Add23~1\ : std_logic;
SIGNAL \u_vga|Add23~3\ : std_logic;
SIGNAL \u_vga|Add23~5\ : std_logic;
SIGNAL \u_vga|Add23~7\ : std_logic;
SIGNAL \u_vga|Add23~9\ : std_logic;
SIGNAL \u_vga|Add23~10_combout\ : std_logic;
SIGNAL \u_vga|Add23~8_combout\ : std_logic;
SIGNAL \u_vga|Add23~6_combout\ : std_logic;
SIGNAL \u_vga|Add23~4_combout\ : std_logic;
SIGNAL \u_vga|Add23~2_combout\ : std_logic;
SIGNAL \u_vga|Add23~0_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~7_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~8_combout\ : std_logic;
SIGNAL \u_vga|second_row_sub~9_combout\ : std_logic;
SIGNAL \u_vga|LessThan17~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~18_combout\ : std_logic;
SIGNAL \u_vga|LessThan16~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~18_combout\ : std_logic;
SIGNAL \u_vga|red_signal~8_combout\ : std_logic;
SIGNAL \u_vga|red_signal~14_combout\ : std_logic;
SIGNAL \u_vga|Mux3~0_combout\ : std_logic;
SIGNAL \u_vga|Mux3~1_combout\ : std_logic;
SIGNAL \u_vga|Mux3~4_combout\ : std_logic;
SIGNAL \u_vga|Mux3~5_combout\ : std_logic;
SIGNAL \u_vga|Mux3~2_combout\ : std_logic;
SIGNAL \u_vga|Mux3~3_combout\ : std_logic;
SIGNAL \u_vga|Mux3~6_combout\ : std_logic;
SIGNAL \u_vga|Mux3~7_combout\ : std_logic;
SIGNAL \u_vga|Mux3~8_combout\ : std_logic;
SIGNAL \u_vga|Mux3~9_combout\ : std_logic;
SIGNAL \u_vga|Mux3~17_combout\ : std_logic;
SIGNAL \u_vga|Mux3~18_combout\ : std_logic;
SIGNAL \u_vga|Mux3~10_combout\ : std_logic;
SIGNAL \u_vga|Mux3~11_combout\ : std_logic;
SIGNAL \u_vga|Mux3~12_combout\ : std_logic;
SIGNAL \u_vga|Mux3~13_combout\ : std_logic;
SIGNAL \u_vga|Mux3~14_combout\ : std_logic;
SIGNAL \u_vga|Mux3~15_combout\ : std_logic;
SIGNAL \u_vga|Mux3~16_combout\ : std_logic;
SIGNAL \u_vga|Mux3~19_combout\ : std_logic;
SIGNAL \u_vga|Mux3~20_combout\ : std_logic;
SIGNAL \u_vga|Mux3~21_combout\ : std_logic;
SIGNAL \u_vga|Mux3~22_combout\ : std_logic;
SIGNAL \u_vga|Mux3~23_combout\ : std_logic;
SIGNAL \u_vga|Mux3~24_combout\ : std_logic;
SIGNAL \u_vga|Mux3~25_combout\ : std_logic;
SIGNAL \u_vga|Mux3~26_combout\ : std_logic;
SIGNAL \u_vga|Mux3~27_combout\ : std_logic;
SIGNAL \u_vga|Mux3~28_combout\ : std_logic;
SIGNAL \u_vga|Mux3~29_combout\ : std_logic;
SIGNAL \u_vga|red_signal~15_combout\ : std_logic;
SIGNAL \u_vga|red_signal~16_combout\ : std_logic;
SIGNAL \u_vga|red_signal~17_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~3_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~4_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~5_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~10_combout\ : std_logic;
SIGNAL \u_vga|debug2~66_combout\ : std_logic;
SIGNAL \u_vga|debug2~67_combout\ : std_logic;
SIGNAL \u_vga|Mux4~32_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~8_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~3_combout\ : std_logic;
SIGNAL \u_vga|debug2~41_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~6_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~7_combout\ : std_logic;
SIGNAL \u_vga|debug2~76_combout\ : std_logic;
SIGNAL \u_vga|debug2~75_combout\ : std_logic;
SIGNAL \u_vga|Mux4~8_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~2_combout\ : std_logic;
SIGNAL \u_vga|debug2~42_combout\ : std_logic;
SIGNAL \u_vga|Mux4~9_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~9_combout\ : std_logic;
SIGNAL \u_vga|debug2~36_combout\ : std_logic;
SIGNAL \u_vga|debug2~37_combout\ : std_logic;
SIGNAL \u_vga|Mux4~3_combout\ : std_logic;
SIGNAL \u_vga|debug2~72_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~11_combout\ : std_logic;
SIGNAL \u_vga|debug2~38_combout\ : std_logic;
SIGNAL \u_vga|Mux4~4_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~0_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~4_combout\ : std_logic;
SIGNAL \u_vga|debug2~74_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~1_combout\ : std_logic;
SIGNAL \u_vga|debug2~73_combout\ : std_logic;
SIGNAL \u_vga|debug2~39_combout\ : std_logic;
SIGNAL \u_vga|debug2~40_combout\ : std_logic;
SIGNAL \u_vga|Mux4~5_combout\ : std_logic;
SIGNAL \u_vga|Mux4~6_combout\ : std_logic;
SIGNAL \u_vga|Mux4~7_combout\ : std_logic;
SIGNAL \u_vga|debug2~68_combout\ : std_logic;
SIGNAL \u_vga|debug2~71_combout\ : std_logic;
SIGNAL \u_vga|debug2~69_combout\ : std_logic;
SIGNAL \u_vga|debug2~70_combout\ : std_logic;
SIGNAL \u_vga|Mux4~1_combout\ : std_logic;
SIGNAL \u_vga|Mux4~2_combout\ : std_logic;
SIGNAL \u_vga|Mux4~10_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~16_combout\ : std_logic;
SIGNAL \u_vga|debug2~52_combout\ : std_logic;
SIGNAL \u_vga|debug2~51_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~14_combout\ : std_logic;
SIGNAL \u_vga|debug2~82_combout\ : std_logic;
SIGNAL \u_vga|debug2~81_combout\ : std_logic;
SIGNAL \u_vga|Mux4~18_combout\ : std_logic;
SIGNAL \u_vga|Mux4~19_combout\ : std_logic;
SIGNAL \u_vga|debug2~47_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~15_combout\ : std_logic;
SIGNAL \u_vga|debug2~45_combout\ : std_logic;
SIGNAL \u_vga|debug2~46_combout\ : std_logic;
SIGNAL \u_vga|Mux4~13_combout\ : std_logic;
SIGNAL \u_vga|debug2~79_combout\ : std_logic;
SIGNAL \u_vga|Mux4~14_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~12_combout\ : std_logic;
SIGNAL \u_vga|debug2~50_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~13_combout\ : std_logic;
SIGNAL \u_vga|debug2~80_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~17_combout\ : std_logic;
SIGNAL \u_vga|debug2~48_combout\ : std_logic;
SIGNAL \u_vga|debug2~49_combout\ : std_logic;
SIGNAL \u_vga|Mux4~15_combout\ : std_logic;
SIGNAL \u_vga|Mux4~16_combout\ : std_logic;
SIGNAL \u_vga|Mux4~17_combout\ : std_logic;
SIGNAL \u_vga|debug2~43_combout\ : std_logic;
SIGNAL \u_vga|debug2~44_combout\ : std_logic;
SIGNAL \u_vga|debug2~77_combout\ : std_logic;
SIGNAL \u_vga|debug2~78_combout\ : std_logic;
SIGNAL \u_vga|Mux4~11_combout\ : std_logic;
SIGNAL \u_vga|Mux4~12_combout\ : std_logic;
SIGNAL \u_vga|Mux4~20_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~20_combout\ : std_logic;
SIGNAL \u_vga|debug2~55_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~19_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~5_combout\ : std_logic;
SIGNAL \u_vga|debug2~54_combout\ : std_logic;
SIGNAL \u_vga|debug2~53_combout\ : std_logic;
SIGNAL \u_vga|Mux4~21_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~18_combout\ : std_logic;
SIGNAL \u_vga|debug2~83_combout\ : std_logic;
SIGNAL \u_vga|Mux4~22_combout\ : std_logic;
SIGNAL \u_vga|debug2~65_combout\ : std_logic;
SIGNAL \u_vga|debug2~85_combout\ : std_logic;
SIGNAL \u_vga|debug2~63_combout\ : std_logic;
SIGNAL \u_vga|debug2~64_combout\ : std_logic;
SIGNAL \u_vga|Mux4~28_combout\ : std_logic;
SIGNAL \u_vga|Mux4~29_combout\ : std_logic;
SIGNAL \u_vga|debug2~58_combout\ : std_logic;
SIGNAL \u_vga|debug2~84_combout\ : std_logic;
SIGNAL \u_vga|debug2~56_combout\ : std_logic;
SIGNAL \u_vga|debug2~57_combout\ : std_logic;
SIGNAL \u_vga|Mux4~23_combout\ : std_logic;
SIGNAL \u_vga|Mux4~24_combout\ : std_logic;
SIGNAL \u_vga|debug2~60_combout\ : std_logic;
SIGNAL \u_vga|debug2~61_combout\ : std_logic;
SIGNAL \u_vga|Mux4~25_combout\ : std_logic;
SIGNAL \u_vga|debug2~62_combout\ : std_logic;
SIGNAL \u_vga|debug2~59_combout\ : std_logic;
SIGNAL \u_vga|Mux4~26_combout\ : std_logic;
SIGNAL \u_vga|Mux4~27_combout\ : std_logic;
SIGNAL \u_vga|Mux4~30_combout\ : std_logic;
SIGNAL \u_vga|Mux4~31_combout\ : std_logic;
SIGNAL \u_vga|Mux4~33_combout\ : std_logic;
SIGNAL \u_vga|red_signal~19_combout\ : std_logic;
SIGNAL \u_vga|red_signal~18_combout\ : std_logic;
SIGNAL \u_vga|red_signal~q\ : std_logic;
SIGNAL \u_vga|horizontal_en~q\ : std_logic;
SIGNAL \u_vga|vertical_en~q\ : std_logic;
SIGNAL \u_vga|video_en~0_combout\ : std_logic;
SIGNAL \u_vga|video_en~q\ : std_logic;
SIGNAL \u_vga|out_red~0_combout\ : std_logic;
SIGNAL \u_vga|out_red~q\ : std_logic;
SIGNAL \u_vga|green_signal~5_combout\ : std_logic;
SIGNAL \u_vga|green_signal~6_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~1_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~2_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~0_combout\ : std_logic;
SIGNAL \u_vga|green_signal~3_combout\ : std_logic;
SIGNAL \u_vga|green_signal~4_combout\ : std_logic;
SIGNAL \u_vga|green_signal~7_combout\ : std_logic;
SIGNAL \u_vga|green_signal~8_combout\ : std_logic;
SIGNAL \u_vga|green_signal~9_combout\ : std_logic;
SIGNAL \u_vga|green_signal~10_combout\ : std_logic;
SIGNAL \u_vga|green_signal~q\ : std_logic;
SIGNAL \u_vga|out_green~0_combout\ : std_logic;
SIGNAL \u_vga|out_green~q\ : std_logic;
SIGNAL \u_vga|blue_signal~6_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~9_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~10_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~11_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~12_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~3_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~5_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~4_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~7_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~8_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~13_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~q\ : std_logic;
SIGNAL \u_vga|out_blue~0_combout\ : std_logic;
SIGNAL \u_vga|out_blue~q\ : std_logic;
SIGNAL \u_vga|vga_gen~29_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~30_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~31_combout\ : std_logic;
SIGNAL \u_vga|h_sync~q\ : std_logic;
SIGNAL \u_vga|out_h_sync~feeder_combout\ : std_logic;
SIGNAL \u_vga|out_h_sync~q\ : std_logic;
SIGNAL \u_vga|out_v_sync~q\ : std_logic;
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_vga|old_magn_g_y\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|q_b\ : std_logic_vector(255 DOWNTO 0);
SIGNAL \u_vga|data_a_sub\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_spi_ee_config|read_idle_count\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_spi_ee_config|ini_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_vga|current_rocket_line\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_vga|left_boat\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_ram2_rockets|altsyncram_component|auto_generated|q_a\ : std_logic_vector(255 DOWNTO 0);
SIGNAL \u_vga|right_boat\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_spi_ee_config|oDATA_YH_xhdl2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|current_submarine_line\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_ram1_submarine|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_vga|address_a_roc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_vga|address_a_sub\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_vga|address_b_sub\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_spi_ee_config|low_byte_dataY\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|current_submarine\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_vga|first_data_roc\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \u_vga|current_rocket\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_spi_ee_config|clear_status_d\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_reset_delay|cont\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|v_cnt\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_vga|h_cnt\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_vga|second_row_roc\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \u_vga|first_row_roc\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \u_vga|debug2\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \u_vga|second_row_sub\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|first_row_sub\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|submarines\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \u_vga|data_a_roc\ : std_logic_vector(255 DOWNTO 0);
SIGNAL \u_spi_ee_config|p2s_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|address_b_roc\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_vga|magn_g_y\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_vga|cycle_cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_spi_ee_config|oDATA_YL_xhdl1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|nb_submarines\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_vga|old_random\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|second_data_roc\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \u_vga|second_data_sub\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|tmp_random\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_vga|address_tmp\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_vga|first_data_sub\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|tmp_read_data_roc\ : std_logic_vector(255 DOWNTO 0);
SIGNAL \u_vga|tmp_read_data_sub\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_reset_delay|ALT_INV_oRST_xhdl1~q\ : std_logic;
SIGNAL \u_spi_ee_config|ALT_INV_spi_go~q\ : std_logic;
SIGNAL \u_reset_delay|ALT_INV_cont\ : std_logic_vector(20 DOWNTO 20);
SIGNAL \u_vga|ALT_INV_update_submarines~q\ : std_logic;
SIGNAL \u_vga|ALT_INV_v_sync~clkctrl_outclk\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_G_SENSOR_INT <= G_SENSOR_INT;
I2C_SCLK <= ww_I2C_SCLK;
G_SENSOR_CS_N <= ww_G_SENSOR_CS_N;
out_red <= ww_out_red;
out_green <= ww_out_green;
out_blue <= ww_out_blue;
out_h_sync <= ww_out_h_sync;
out_v_sync <= ww_out_v_sync;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u_spipll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(125) & \u_vga|data_a_roc\(124) & \u_vga|data_a_roc\(121) & \u_vga|data_a_roc\(120) & \u_vga|data_a_roc\(114) & \u_vga|data_a_roc\(109) & 
\u_vga|data_a_roc\(108) & \u_vga|data_a_roc\(105) & \u_vga|data_a_roc\(104) & \u_vga|data_a_roc\(99) & \u_vga|data_a_roc\(93) & \u_vga|data_a_roc\(92) & \u_vga|data_a_roc\(89) & \u_vga|data_a_roc\(88) & \u_vga|data_a_roc\(77) & 
\u_vga|data_a_roc\(76) & \u_vga|data_a_roc\(73) & \u_vga|data_a_roc\(72));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(72) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(73) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(76) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(77) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(88) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(89) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(92) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(93) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(99) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(104) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(105) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(108) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(109) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(114) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(120) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(121) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(124) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(125) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(72) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(73) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(76) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(77) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(88) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(89) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(92) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(93) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(99) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(104) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(105) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(108) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(109) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(114) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(120) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(121) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(124) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(125) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(119) & \u_vga|data_a_roc\(118) & \u_vga|data_a_roc\(115) & \u_vga|data_a_roc\(103) & \u_vga|data_a_roc\(102) & \u_vga|data_a_roc\(98) & 
\u_vga|data_a_roc\(87) & \u_vga|data_a_roc\(86) & \u_vga|data_a_roc\(85) & \u_vga|data_a_roc\(84) & \u_vga|data_a_roc\(83) & \u_vga|data_a_roc\(82) & \u_vga|data_a_roc\(81) & \u_vga|data_a_roc\(80) & \u_vga|data_a_roc\(71) & 
\u_vga|data_a_roc\(70) & \u_vga|data_a_roc\(67) & \u_vga|data_a_roc\(66));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(66) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(67) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(70) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(71) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(80) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(81) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(82) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(83) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(84) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(85) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(86) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(87) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(98) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(102) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(103) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(115) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(118) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(119) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(66) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(67) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(70) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(71) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(80) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(81) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(82) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(83) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(84) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(85) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(86) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(87) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(98) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(102) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(103) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(115) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(118) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(119) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(126) & \u_vga|data_a_roc\(122) & \u_vga|data_a_roc\(117) & \u_vga|data_a_roc\(116) & \u_vga|data_a_roc\(113) & \u_vga|data_a_roc\(112) & 
\u_vga|data_a_roc\(107) & \u_vga|data_a_roc\(101) & \u_vga|data_a_roc\(100) & \u_vga|data_a_roc\(97) & \u_vga|data_a_roc\(96) & \u_vga|data_a_roc\(94) & \u_vga|data_a_roc\(90) & \u_vga|data_a_roc\(79) & \u_vga|data_a_roc\(69) & 
\u_vga|data_a_roc\(68) & \u_vga|data_a_roc\(65) & \u_vga|data_a_roc\(64));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(64) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(65) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(68) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(69) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(79) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(90) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(94) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(96) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(97) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(100) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(101) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(107) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(112) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(113) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(116) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(117) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(122) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(126) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(64) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(65) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(68) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(69) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(79) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(90) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(94) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(96) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(97) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(100) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(101) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(107) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(112) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(113) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(116) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(117) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(122) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(126) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(127) & \u_vga|data_a_roc\(123) & \u_vga|data_a_roc\(111) & \u_vga|data_a_roc\(110) & \u_vga|data_a_roc\(106) & \u_vga|data_a_roc\(95) & 
\u_vga|data_a_roc\(91) & \u_vga|data_a_roc\(78) & \u_vga|data_a_roc\(75) & \u_vga|data_a_roc\(74) & \u_vga|data_a_roc\(60) & \u_vga|data_a_roc\(54) & \u_vga|data_a_roc\(44) & \u_vga|data_a_roc\(38) & \u_vga|data_a_roc\(28) & 
\u_vga|data_a_roc\(22) & \u_vga|data_a_roc\(12) & \u_vga|data_a_roc\(6));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & \u_vga|address_a_roc\(0)
);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & \u_vga|address_b_roc\(0)
);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(6) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(12) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(22) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(28) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(38) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(44) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(54) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(60) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(74) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(75) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(78) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(91) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(95) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(106) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(110) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(111) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(123) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(127) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(6) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(12) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(22) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(28) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(38) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(44) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(54) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(60) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(74) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(75) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(78) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(91) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(95) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(106) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(110) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(111) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(123) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(127) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(62) & \u_vga|data_a_roc\(57) & \u_vga|data_a_roc\(52) & \u_vga|data_a_roc\(51) & \u_vga|data_a_roc\(46) & \u_vga|data_a_roc\(41) & 
\u_vga|data_a_roc\(36) & \u_vga|data_a_roc\(35) & \u_vga|data_a_roc\(33) & \u_vga|data_a_roc\(30) & \u_vga|data_a_roc\(25) & \u_vga|data_a_roc\(20) & \u_vga|data_a_roc\(19) & \u_vga|data_a_roc\(17) & \u_vga|data_a_roc\(14) & 
\u_vga|data_a_roc\(9) & \u_vga|data_a_roc\(4) & \u_vga|data_a_roc\(3));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & \u_vga|address_a_roc\(0)
);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & \u_vga|address_b_roc\(0)
);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(3) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(4) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(9) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(14) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(17) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(19) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(20) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(25) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(30) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(33) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(35) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(36) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(41) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(46) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(51) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(52) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(57) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(62) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(3) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(4) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(9) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(14) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(17) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(19) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(20) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(25) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(30) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(33) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(35) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(36) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(41) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(46) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(51) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(52) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(57) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(62) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(59) & \u_vga|data_a_roc\(56) & \u_vga|data_a_roc\(50) & \u_vga|data_a_roc\(49) & \u_vga|data_a_roc\(48) & \u_vga|data_a_roc\(43) & 
\u_vga|data_a_roc\(40) & \u_vga|data_a_roc\(34) & \u_vga|data_a_roc\(32) & \u_vga|data_a_roc\(27) & \u_vga|data_a_roc\(24) & \u_vga|data_a_roc\(18) & \u_vga|data_a_roc\(16) & \u_vga|data_a_roc\(11) & \u_vga|data_a_roc\(8) & 
\u_vga|data_a_roc\(2) & \u_vga|data_a_roc\(1) & \u_vga|data_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & \u_vga|address_a_roc\(0)
);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & \u_vga|address_b_roc\(0)
);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(0) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(1) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(2) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(8) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(11) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(16) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(18) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(24) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(27) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(32) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(34) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(40) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(43) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(48) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(49) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(50) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(56) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(59) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(0) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(1) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(2) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(8) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(11) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(16) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(18) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(24) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(27) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(32) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(34) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(40) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(43) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(48) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(49) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(50) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(56) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(59) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(61) & \u_vga|data_a_roc\(58) & \u_vga|data_a_roc\(55) & \u_vga|data_a_roc\(53) & \u_vga|data_a_roc\(47) & \u_vga|data_a_roc\(45) & 
\u_vga|data_a_roc\(42) & \u_vga|data_a_roc\(39) & \u_vga|data_a_roc\(37) & \u_vga|data_a_roc\(31) & \u_vga|data_a_roc\(29) & \u_vga|data_a_roc\(26) & \u_vga|data_a_roc\(23) & \u_vga|data_a_roc\(21) & \u_vga|data_a_roc\(13) & 
\u_vga|data_a_roc\(10) & \u_vga|data_a_roc\(7) & \u_vga|data_a_roc\(5));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & \u_vga|address_a_roc\(0)
);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & \u_vga|address_b_roc\(0)
);

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(5) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(7) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(10) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(13) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(21) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(23) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(26) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(29) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(31) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(37) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(39) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(42) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(45) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(47) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(53) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(55) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(58) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(61) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(5) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(7) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(10) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(13) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(21) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(23) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(26) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(29) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(31) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(37) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(39) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(42) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(45) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(47) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(53) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(55) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(58) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(61) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(253) & \u_vga|data_a_roc\(252) & \u_vga|data_a_roc\(249) & \u_vga|data_a_roc\(248) & \u_vga|data_a_roc\(237) & \u_vga|data_a_roc\(236) & 
\u_vga|data_a_roc\(233) & \u_vga|data_a_roc\(232) & \u_vga|data_a_roc\(221) & \u_vga|data_a_roc\(220) & \u_vga|data_a_roc\(217) & \u_vga|data_a_roc\(216) & \u_vga|data_a_roc\(205) & \u_vga|data_a_roc\(204) & \u_vga|data_a_roc\(201) & 
\u_vga|data_a_roc\(200) & \u_vga|data_a_roc\(63) & \u_vga|data_a_roc\(15));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(15) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(63) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(200) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(201) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(204) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(205) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(216) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(217) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(220) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(221) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(232) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(233) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(236) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(237) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(248) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(249) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(252) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(253) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(15) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(63) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(200) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(201) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(204) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(205) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(216) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(217) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(220) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(221) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(232) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(233) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(236) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(237) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(248) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(249) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(252) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(253) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(247) & \u_vga|data_a_roc\(246) & \u_vga|data_a_roc\(243) & \u_vga|data_a_roc\(242) & \u_vga|data_a_roc\(231) & \u_vga|data_a_roc\(230) & 
\u_vga|data_a_roc\(228) & \u_vga|data_a_roc\(227) & \u_vga|data_a_roc\(226) & \u_vga|data_a_roc\(225) & \u_vga|data_a_roc\(215) & \u_vga|data_a_roc\(214) & \u_vga|data_a_roc\(211) & \u_vga|data_a_roc\(210) & \u_vga|data_a_roc\(199) & 
\u_vga|data_a_roc\(198) & \u_vga|data_a_roc\(195) & \u_vga|data_a_roc\(194));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(194) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(195) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(198) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(199) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(210) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(211) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(214) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(215) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(225) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(226) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(227) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(228) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(230) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(231) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(242) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(243) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(246) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(247) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(194) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(195) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(198) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(199) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(210) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(211) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(214) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(215) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(225) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(226) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(227) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(228) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(230) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(231) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(242) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(243) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(246) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(247) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(254) & \u_vga|data_a_roc\(250) & \u_vga|data_a_roc\(245) & \u_vga|data_a_roc\(244) & \u_vga|data_a_roc\(241) & \u_vga|data_a_roc\(240) & 
\u_vga|data_a_roc\(238) & \u_vga|data_a_roc\(234) & \u_vga|data_a_roc\(229) & \u_vga|data_a_roc\(224) & \u_vga|data_a_roc\(213) & \u_vga|data_a_roc\(212) & \u_vga|data_a_roc\(209) & \u_vga|data_a_roc\(208) & \u_vga|data_a_roc\(197) & 
\u_vga|data_a_roc\(196) & \u_vga|data_a_roc\(193) & \u_vga|data_a_roc\(192));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(192) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(193) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(196) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(197) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(208) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(209) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(212) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(213) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(224) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(229) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(234) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(238) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(240) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(241) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(244) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(245) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(250) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(254) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(192) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(193) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(196) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(197) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(208) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(209) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(212) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(213) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(224) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(229) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(234) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(238) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(240) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(241) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(244) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(245) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(250) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(254) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(255) & \u_vga|data_a_roc\(251) & \u_vga|data_a_roc\(239) & \u_vga|data_a_roc\(235) & \u_vga|data_a_roc\(223) & \u_vga|data_a_roc\(222) & 
\u_vga|data_a_roc\(219) & \u_vga|data_a_roc\(218) & \u_vga|data_a_roc\(207) & \u_vga|data_a_roc\(206) & \u_vga|data_a_roc\(203) & \u_vga|data_a_roc\(202) & \u_vga|data_a_roc\(172) & \u_vga|data_a_roc\(166) & \u_vga|data_a_roc\(158) & 
\u_vga|data_a_roc\(156) & \u_vga|data_a_roc\(150) & \u_vga|data_a_roc\(148));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(148) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(150) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(156) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(158) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(166) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(172) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(202) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(203) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(206) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(207) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(218) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(219) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(222) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(223) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(235) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(239) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(251) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(255) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(148) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(150) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(156) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(158) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(166) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(172) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(202) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(203) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(206) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(207) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(218) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(219) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(222) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(223) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(235) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(239) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(251) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(255) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(190) & \u_vga|data_a_roc\(188) & \u_vga|data_a_roc\(182) & \u_vga|data_a_roc\(180) & \u_vga|data_a_roc\(174) & \u_vga|data_a_roc\(171) & 
\u_vga|data_a_roc\(169) & \u_vga|data_a_roc\(164) & \u_vga|data_a_roc\(163) & \u_vga|data_a_roc\(161) & \u_vga|data_a_roc\(155) & \u_vga|data_a_roc\(153) & \u_vga|data_a_roc\(147) & \u_vga|data_a_roc\(145) & \u_vga|data_a_roc\(142) & 
\u_vga|data_a_roc\(140) & \u_vga|data_a_roc\(134) & \u_vga|data_a_roc\(132));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(132) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(134) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(140) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(142) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(145) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(147) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(153) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(155) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(161) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(163) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(164) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(169) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(171) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(174) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(180) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(182) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(188) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(190) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(132) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(134) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(140) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(142) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(145) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(147) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(153) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(155) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(161) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(163) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(164) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(169) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(171) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(174) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(180) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(182) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(188) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(190) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(187) & \u_vga|data_a_roc\(185) & \u_vga|data_a_roc\(179) & \u_vga|data_a_roc\(177) & \u_vga|data_a_roc\(170) & \u_vga|data_a_roc\(168) & 
\u_vga|data_a_roc\(162) & \u_vga|data_a_roc\(160) & \u_vga|data_a_roc\(154) & \u_vga|data_a_roc\(152) & \u_vga|data_a_roc\(146) & \u_vga|data_a_roc\(144) & \u_vga|data_a_roc\(139) & \u_vga|data_a_roc\(137) & \u_vga|data_a_roc\(136) & 
\u_vga|data_a_roc\(131) & \u_vga|data_a_roc\(130) & \u_vga|data_a_roc\(129));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(129) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(130) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(131) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(136) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(137) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(139) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(144) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(146) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(152) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(154) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(160) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(162) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(168) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(170) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(177) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(179) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(185) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(187) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(129) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(130) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(131) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(136) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(137) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(139) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(144) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(146) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(152) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(154) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(160) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(162) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(168) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(170) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(177) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(179) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(185) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(187) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(189) & \u_vga|data_a_roc\(186) & \u_vga|data_a_roc\(184) & \u_vga|data_a_roc\(181) & \u_vga|data_a_roc\(178) & \u_vga|data_a_roc\(176) & 
\u_vga|data_a_roc\(173) & \u_vga|data_a_roc\(165) & \u_vga|data_a_roc\(159) & \u_vga|data_a_roc\(157) & \u_vga|data_a_roc\(151) & \u_vga|data_a_roc\(149) & \u_vga|data_a_roc\(143) & \u_vga|data_a_roc\(141) & \u_vga|data_a_roc\(138) & 
\u_vga|data_a_roc\(135) & \u_vga|data_a_roc\(133) & \u_vga|data_a_roc\(128));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(128) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(133) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(135) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(138) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(141) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(143) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(149) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(151) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(157) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(159) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(165) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(173) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(176) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(178) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(181) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(184) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(186) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(189) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(128) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(133) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(135) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(138) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(3);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(141) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(4);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(143) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(5);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(149) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(6);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(151) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(7);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(157) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(8);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(159) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(9);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(165) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(10);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(173) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(11);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(176) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(12);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(178) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(13);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(181) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(14);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(184) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(15);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(186) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(16);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(189) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\(17);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u_vga|data_a_roc\(191) & \u_vga|data_a_roc\(183) & \u_vga|data_a_roc\(175) & 
\u_vga|data_a_roc\(167));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1) & 
\u_vga|address_a_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1) & 
\u_vga|address_b_roc\(0));

\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(167) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(175) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(183) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(191) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\(3);

\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(167) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\(0);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(175) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\(1);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(183) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\(2);
\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(191) <= \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\(3);

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u_vga|data_a_sub\(27) & \u_vga|data_a_sub\(25) & \u_vga|data_a_sub\(24) & \u_vga|data_a_sub\(23) & \u_vga|data_a_sub\(22) & \u_vga|data_a_sub\(21) & 
\u_vga|data_a_sub\(20) & \u_vga|data_a_sub\(11) & \u_vga|data_a_sub\(9) & \u_vga|data_a_sub\(8) & \u_vga|data_a_sub\(7) & \u_vga|data_a_sub\(6) & \u_vga|data_a_sub\(5) & \u_vga|data_a_sub\(4) & \u_vga|data_a_sub\(3) & 
\u_vga|data_a_sub\(2) & \u_vga|data_a_sub\(1) & \u_vga|data_a_sub\(0));

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_vga|address_a_sub\(4) & \u_vga|address_a_sub\(3) & \u_vga|address_a_sub\(2) & \u_vga|address_a_sub\(1) & \u_vga|address_a_sub\(0));

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_vga|address_b_sub\(4) & \u_vga|address_b_sub\(3) & \u_vga|address_b_sub\(2) & \u_vga|address_b_sub\(1) & \u_vga|address_b_sub\(0));

\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(0) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(1) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(2) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(3) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(4) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(5) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(6) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(7) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(8) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(9) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(11) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(20) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(21) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(22) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(23) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(24) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(25) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(27) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u_vga|data_a_sub\(26) & \u_vga|data_a_sub\(19) & \u_vga|data_a_sub\(18) & 
\u_vga|data_a_sub\(17) & \u_vga|data_a_sub\(16) & \u_vga|data_a_sub\(10));

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\);

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\u_vga|address_a_sub\(4) & \u_vga|address_a_sub\(3) & \u_vga|address_a_sub\(2) & \u_vga|address_a_sub\(1) & \u_vga|address_a_sub\(0));

\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\u_vga|address_b_sub\(4) & \u_vga|address_b_sub\(3) & \u_vga|address_b_sub\(2) & \u_vga|address_b_sub\(1) & \u_vga|address_b_sub\(0));

\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(2);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(3);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(4);
\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(5);

\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(16) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(1);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(17) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(2);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(18) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(3);
\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(19) <= \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(4);

\u_vga|v_sync~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_vga|v_sync~q\);

\u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_spipll|altpll_component|auto_generated|wire_pll1_clk\(1));

\u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_spipll|altpll_component|auto_generated|wire_pll1_clk\(0));

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
\u_reset_delay|ALT_INV_oRST_xhdl1~q\ <= NOT \u_reset_delay|oRST_xhdl1~q\;
\u_spi_ee_config|ALT_INV_spi_go~q\ <= NOT \u_spi_ee_config|spi_go~q\;
\u_reset_delay|ALT_INV_cont\(20) <= NOT \u_reset_delay|cont\(20);
\u_vga|ALT_INV_update_submarines~q\ <= NOT \u_vga|update_submarines~q\;
\u_vga|ALT_INV_v_sync~clkctrl_outclk\ <= NOT \u_vga|v_sync~clkctrl_outclk\;

-- Location: IOOBUF_X0_Y24_N23
\I2C_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\,
	devoe => ww_devoe,
	o => ww_I2C_SCLK);

-- Location: IOOBUF_X0_Y24_N16
\G_SENSOR_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_spi_ee_config|ALT_INV_spi_go~q\,
	devoe => ww_devoe,
	o => ww_G_SENSOR_CS_N);

-- Location: IOOBUF_X45_Y0_N16
\out_red~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_red~q\,
	devoe => ww_devoe,
	o => ww_out_red);

-- Location: IOOBUF_X40_Y0_N16
\out_green~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_green~q\,
	devoe => ww_devoe,
	o => ww_out_green);

-- Location: IOOBUF_X36_Y0_N9
\out_blue~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_blue~q\,
	devoe => ww_devoe,
	o => ww_out_blue);

-- Location: IOOBUF_X36_Y0_N23
\out_h_sync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_h_sync~q\,
	devoe => ww_devoe,
	o => ww_out_h_sync);

-- Location: IOOBUF_X34_Y0_N2
\out_v_sync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_v_sync~q\,
	devoe => ww_devoe,
	o => ww_out_v_sync);

-- Location: IOOBUF_X0_Y23_N2
\I2C_SDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_spi_ee_config|u_spi_controller|Mux0~8_combout\,
	oe => \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\,
	devoe => ww_devoe,
	o => I2C_SDAT);

-- Location: IOIBUF_X27_Y0_N22
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G15
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X41_Y14_N4
\u_reset_delay|cont[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|cont[0]~1_combout\ = !\u_reset_delay|cont\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_reset_delay|cont\(0),
	combout => \u_reset_delay|cont[0]~1_combout\);

-- Location: IOIBUF_X53_Y14_N1
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X41_Y14_N5
\u_reset_delay|cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|cont[0]~1_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(0));

-- Location: LCCOMB_X41_Y14_N12
\u_reset_delay|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~0_combout\ = (\u_reset_delay|cont\(1) & (\u_reset_delay|cont\(0) $ (VCC))) # (!\u_reset_delay|cont\(1) & (\u_reset_delay|cont\(0) & VCC))
-- \u_reset_delay|Add0~1\ = CARRY((\u_reset_delay|cont\(1) & \u_reset_delay|cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(1),
	datab => \u_reset_delay|cont\(0),
	datad => VCC,
	combout => \u_reset_delay|Add0~0_combout\,
	cout => \u_reset_delay|Add0~1\);

-- Location: FF_X41_Y14_N13
\u_reset_delay|cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(1));

-- Location: LCCOMB_X41_Y14_N14
\u_reset_delay|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~2_combout\ = (\u_reset_delay|cont\(2) & (!\u_reset_delay|Add0~1\)) # (!\u_reset_delay|cont\(2) & ((\u_reset_delay|Add0~1\) # (GND)))
-- \u_reset_delay|Add0~3\ = CARRY((!\u_reset_delay|Add0~1\) # (!\u_reset_delay|cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(2),
	datad => VCC,
	cin => \u_reset_delay|Add0~1\,
	combout => \u_reset_delay|Add0~2_combout\,
	cout => \u_reset_delay|Add0~3\);

-- Location: FF_X41_Y14_N15
\u_reset_delay|cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(2));

-- Location: LCCOMB_X41_Y14_N16
\u_reset_delay|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~4_combout\ = (\u_reset_delay|cont\(3) & (\u_reset_delay|Add0~3\ $ (GND))) # (!\u_reset_delay|cont\(3) & (!\u_reset_delay|Add0~3\ & VCC))
-- \u_reset_delay|Add0~5\ = CARRY((\u_reset_delay|cont\(3) & !\u_reset_delay|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(3),
	datad => VCC,
	cin => \u_reset_delay|Add0~3\,
	combout => \u_reset_delay|Add0~4_combout\,
	cout => \u_reset_delay|Add0~5\);

-- Location: FF_X41_Y14_N17
\u_reset_delay|cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~4_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(3));

-- Location: LCCOMB_X41_Y14_N18
\u_reset_delay|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~6_combout\ = (\u_reset_delay|cont\(4) & (!\u_reset_delay|Add0~5\)) # (!\u_reset_delay|cont\(4) & ((\u_reset_delay|Add0~5\) # (GND)))
-- \u_reset_delay|Add0~7\ = CARRY((!\u_reset_delay|Add0~5\) # (!\u_reset_delay|cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(4),
	datad => VCC,
	cin => \u_reset_delay|Add0~5\,
	combout => \u_reset_delay|Add0~6_combout\,
	cout => \u_reset_delay|Add0~7\);

-- Location: FF_X41_Y14_N19
\u_reset_delay|cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(4));

-- Location: LCCOMB_X41_Y14_N20
\u_reset_delay|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~8_combout\ = (\u_reset_delay|cont\(5) & (\u_reset_delay|Add0~7\ $ (GND))) # (!\u_reset_delay|cont\(5) & (!\u_reset_delay|Add0~7\ & VCC))
-- \u_reset_delay|Add0~9\ = CARRY((\u_reset_delay|cont\(5) & !\u_reset_delay|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(5),
	datad => VCC,
	cin => \u_reset_delay|Add0~7\,
	combout => \u_reset_delay|Add0~8_combout\,
	cout => \u_reset_delay|Add0~9\);

-- Location: FF_X41_Y14_N21
\u_reset_delay|cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~8_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(5));

-- Location: LCCOMB_X41_Y14_N22
\u_reset_delay|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~10_combout\ = (\u_reset_delay|cont\(6) & (!\u_reset_delay|Add0~9\)) # (!\u_reset_delay|cont\(6) & ((\u_reset_delay|Add0~9\) # (GND)))
-- \u_reset_delay|Add0~11\ = CARRY((!\u_reset_delay|Add0~9\) # (!\u_reset_delay|cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(6),
	datad => VCC,
	cin => \u_reset_delay|Add0~9\,
	combout => \u_reset_delay|Add0~10_combout\,
	cout => \u_reset_delay|Add0~11\);

-- Location: FF_X41_Y14_N23
\u_reset_delay|cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~10_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(6));

-- Location: LCCOMB_X41_Y14_N24
\u_reset_delay|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~12_combout\ = (\u_reset_delay|cont\(7) & (\u_reset_delay|Add0~11\ $ (GND))) # (!\u_reset_delay|cont\(7) & (!\u_reset_delay|Add0~11\ & VCC))
-- \u_reset_delay|Add0~13\ = CARRY((\u_reset_delay|cont\(7) & !\u_reset_delay|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(7),
	datad => VCC,
	cin => \u_reset_delay|Add0~11\,
	combout => \u_reset_delay|Add0~12_combout\,
	cout => \u_reset_delay|Add0~13\);

-- Location: FF_X41_Y14_N25
\u_reset_delay|cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~12_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(7));

-- Location: LCCOMB_X41_Y14_N26
\u_reset_delay|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~14_combout\ = (\u_reset_delay|cont\(8) & (!\u_reset_delay|Add0~13\)) # (!\u_reset_delay|cont\(8) & ((\u_reset_delay|Add0~13\) # (GND)))
-- \u_reset_delay|Add0~15\ = CARRY((!\u_reset_delay|Add0~13\) # (!\u_reset_delay|cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(8),
	datad => VCC,
	cin => \u_reset_delay|Add0~13\,
	combout => \u_reset_delay|Add0~14_combout\,
	cout => \u_reset_delay|Add0~15\);

-- Location: FF_X41_Y14_N27
\u_reset_delay|cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~14_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(8));

-- Location: LCCOMB_X41_Y14_N28
\u_reset_delay|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~16_combout\ = (\u_reset_delay|cont\(9) & (\u_reset_delay|Add0~15\ $ (GND))) # (!\u_reset_delay|cont\(9) & (!\u_reset_delay|Add0~15\ & VCC))
-- \u_reset_delay|Add0~17\ = CARRY((\u_reset_delay|cont\(9) & !\u_reset_delay|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(9),
	datad => VCC,
	cin => \u_reset_delay|Add0~15\,
	combout => \u_reset_delay|Add0~16_combout\,
	cout => \u_reset_delay|Add0~17\);

-- Location: FF_X41_Y14_N29
\u_reset_delay|cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~16_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(9));

-- Location: LCCOMB_X41_Y14_N30
\u_reset_delay|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~18_combout\ = (\u_reset_delay|cont\(10) & (!\u_reset_delay|Add0~17\)) # (!\u_reset_delay|cont\(10) & ((\u_reset_delay|Add0~17\) # (GND)))
-- \u_reset_delay|Add0~19\ = CARRY((!\u_reset_delay|Add0~17\) # (!\u_reset_delay|cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(10),
	datad => VCC,
	cin => \u_reset_delay|Add0~17\,
	combout => \u_reset_delay|Add0~18_combout\,
	cout => \u_reset_delay|Add0~19\);

-- Location: FF_X41_Y14_N31
\u_reset_delay|cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~18_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(10));

-- Location: LCCOMB_X41_Y13_N0
\u_reset_delay|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~20_combout\ = (\u_reset_delay|cont\(11) & (\u_reset_delay|Add0~19\ $ (GND))) # (!\u_reset_delay|cont\(11) & (!\u_reset_delay|Add0~19\ & VCC))
-- \u_reset_delay|Add0~21\ = CARRY((\u_reset_delay|cont\(11) & !\u_reset_delay|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(11),
	datad => VCC,
	cin => \u_reset_delay|Add0~19\,
	combout => \u_reset_delay|Add0~20_combout\,
	cout => \u_reset_delay|Add0~21\);

-- Location: FF_X41_Y13_N1
\u_reset_delay|cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~20_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(11));

-- Location: LCCOMB_X41_Y13_N2
\u_reset_delay|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~22_combout\ = (\u_reset_delay|cont\(12) & (!\u_reset_delay|Add0~21\)) # (!\u_reset_delay|cont\(12) & ((\u_reset_delay|Add0~21\) # (GND)))
-- \u_reset_delay|Add0~23\ = CARRY((!\u_reset_delay|Add0~21\) # (!\u_reset_delay|cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(12),
	datad => VCC,
	cin => \u_reset_delay|Add0~21\,
	combout => \u_reset_delay|Add0~22_combout\,
	cout => \u_reset_delay|Add0~23\);

-- Location: FF_X41_Y13_N3
\u_reset_delay|cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~22_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(12));

-- Location: LCCOMB_X41_Y13_N4
\u_reset_delay|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~24_combout\ = (\u_reset_delay|cont\(13) & (\u_reset_delay|Add0~23\ $ (GND))) # (!\u_reset_delay|cont\(13) & (!\u_reset_delay|Add0~23\ & VCC))
-- \u_reset_delay|Add0~25\ = CARRY((\u_reset_delay|cont\(13) & !\u_reset_delay|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(13),
	datad => VCC,
	cin => \u_reset_delay|Add0~23\,
	combout => \u_reset_delay|Add0~24_combout\,
	cout => \u_reset_delay|Add0~25\);

-- Location: FF_X41_Y13_N5
\u_reset_delay|cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~24_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(13));

-- Location: LCCOMB_X41_Y13_N6
\u_reset_delay|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~26_combout\ = (\u_reset_delay|cont\(14) & (!\u_reset_delay|Add0~25\)) # (!\u_reset_delay|cont\(14) & ((\u_reset_delay|Add0~25\) # (GND)))
-- \u_reset_delay|Add0~27\ = CARRY((!\u_reset_delay|Add0~25\) # (!\u_reset_delay|cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(14),
	datad => VCC,
	cin => \u_reset_delay|Add0~25\,
	combout => \u_reset_delay|Add0~26_combout\,
	cout => \u_reset_delay|Add0~27\);

-- Location: FF_X41_Y13_N7
\u_reset_delay|cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~26_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(14));

-- Location: LCCOMB_X41_Y13_N8
\u_reset_delay|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~28_combout\ = (\u_reset_delay|cont\(15) & (\u_reset_delay|Add0~27\ $ (GND))) # (!\u_reset_delay|cont\(15) & (!\u_reset_delay|Add0~27\ & VCC))
-- \u_reset_delay|Add0~29\ = CARRY((\u_reset_delay|cont\(15) & !\u_reset_delay|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(15),
	datad => VCC,
	cin => \u_reset_delay|Add0~27\,
	combout => \u_reset_delay|Add0~28_combout\,
	cout => \u_reset_delay|Add0~29\);

-- Location: FF_X41_Y13_N9
\u_reset_delay|cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~28_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(15));

-- Location: LCCOMB_X41_Y13_N10
\u_reset_delay|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~30_combout\ = (\u_reset_delay|cont\(16) & (!\u_reset_delay|Add0~29\)) # (!\u_reset_delay|cont\(16) & ((\u_reset_delay|Add0~29\) # (GND)))
-- \u_reset_delay|Add0~31\ = CARRY((!\u_reset_delay|Add0~29\) # (!\u_reset_delay|cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(16),
	datad => VCC,
	cin => \u_reset_delay|Add0~29\,
	combout => \u_reset_delay|Add0~30_combout\,
	cout => \u_reset_delay|Add0~31\);

-- Location: FF_X41_Y13_N11
\u_reset_delay|cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~30_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(16));

-- Location: LCCOMB_X41_Y13_N12
\u_reset_delay|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~32_combout\ = (\u_reset_delay|cont\(17) & (\u_reset_delay|Add0~31\ $ (GND))) # (!\u_reset_delay|cont\(17) & (!\u_reset_delay|Add0~31\ & VCC))
-- \u_reset_delay|Add0~33\ = CARRY((\u_reset_delay|cont\(17) & !\u_reset_delay|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(17),
	datad => VCC,
	cin => \u_reset_delay|Add0~31\,
	combout => \u_reset_delay|Add0~32_combout\,
	cout => \u_reset_delay|Add0~33\);

-- Location: FF_X41_Y13_N13
\u_reset_delay|cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~32_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(17));

-- Location: LCCOMB_X41_Y13_N14
\u_reset_delay|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~34_combout\ = (\u_reset_delay|cont\(18) & (!\u_reset_delay|Add0~33\)) # (!\u_reset_delay|cont\(18) & ((\u_reset_delay|Add0~33\) # (GND)))
-- \u_reset_delay|Add0~35\ = CARRY((!\u_reset_delay|Add0~33\) # (!\u_reset_delay|cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(18),
	datad => VCC,
	cin => \u_reset_delay|Add0~33\,
	combout => \u_reset_delay|Add0~34_combout\,
	cout => \u_reset_delay|Add0~35\);

-- Location: FF_X41_Y13_N15
\u_reset_delay|cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~34_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(18));

-- Location: LCCOMB_X41_Y13_N16
\u_reset_delay|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~36_combout\ = (\u_reset_delay|cont\(19) & (\u_reset_delay|Add0~35\ $ (GND))) # (!\u_reset_delay|cont\(19) & (!\u_reset_delay|Add0~35\ & VCC))
-- \u_reset_delay|Add0~37\ = CARRY((\u_reset_delay|cont\(19) & !\u_reset_delay|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(19),
	datad => VCC,
	cin => \u_reset_delay|Add0~35\,
	combout => \u_reset_delay|Add0~36_combout\,
	cout => \u_reset_delay|Add0~37\);

-- Location: FF_X41_Y13_N17
\u_reset_delay|cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~36_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(19));

-- Location: LCCOMB_X41_Y13_N18
\u_reset_delay|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~38_combout\ = \u_reset_delay|Add0~37\ $ (\u_reset_delay|cont\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_reset_delay|cont\(20),
	cin => \u_reset_delay|Add0~37\,
	combout => \u_reset_delay|Add0~38_combout\);

-- Location: LCCOMB_X41_Y13_N20
\u_reset_delay|cont[20]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|cont[20]~0_combout\ = (\u_reset_delay|cont\(20)) # (\u_reset_delay|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_reset_delay|cont\(20),
	datad => \u_reset_delay|Add0~38_combout\,
	combout => \u_reset_delay|cont[20]~0_combout\);

-- Location: FF_X41_Y13_N21
\u_reset_delay|cont[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|cont[20]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(20));

-- Location: FF_X41_Y14_N9
\u_reset_delay|oRST_xhdl1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_reset_delay|cont\(20),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|oRST_xhdl1~q\);

-- Location: PLL_4
\u_spipll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 150,
	c0_initial => 121,
	c0_low => 150,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 150,
	c1_initial => 101,
	c1_low => 150,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 25,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "200000",
	clk1_counter => "c1",
	clk1_divide_by => 25,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "166667",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 4936,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \u_reset_delay|ALT_INV_oRST_xhdl1~q\,
	fbin => \u_spipll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \u_spipll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \u_spipll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X41_Y11_N6
\u_spi_ee_config|u_spi_controller|spi_count_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\ = (!\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ & ((\u_spi_ee_config|u_spi_controller|spi_count_en~q\) # (\u_spi_ee_config|spi_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	datad => \u_spi_ee_config|spi_go~q\,
	combout => \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\);

-- Location: FF_X41_Y11_N7
\u_spi_ee_config|u_spi_controller|spi_count_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count_en~q\);

-- Location: LCCOMB_X41_Y11_N28
\u_spi_ee_config|u_spi_controller|spi_count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~1_combout\ = (!\u_spi_ee_config|u_spi_controller|spi_count\(0) & \u_spi_ee_config|u_spi_controller|spi_count_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|spi_count~1_combout\);

-- Location: FF_X41_Y11_N29
\u_spi_ee_config|u_spi_controller|spi_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(0));

-- Location: LCCOMB_X41_Y11_N8
\u_spi_ee_config|u_spi_controller|spi_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~3_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & (\u_spi_ee_config|u_spi_controller|spi_count\(1) $ (\u_spi_ee_config|u_spi_controller|spi_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	combout => \u_spi_ee_config|u_spi_controller|spi_count~3_combout\);

-- Location: FF_X41_Y11_N9
\u_spi_ee_config|u_spi_controller|spi_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~3_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(1));

-- Location: LCCOMB_X41_Y11_N2
\u_spi_ee_config|u_spi_controller|spi_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~2_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & (\u_spi_ee_config|u_spi_controller|spi_count\(2) $ (((\u_spi_ee_config|u_spi_controller|spi_count\(1) & 
-- \u_spi_ee_config|u_spi_controller|spi_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	combout => \u_spi_ee_config|u_spi_controller|spi_count~2_combout\);

-- Location: FF_X41_Y11_N3
\u_spi_ee_config|u_spi_controller|spi_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~2_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(2));

-- Location: LCCOMB_X39_Y11_N28
\u_spi_ee_config|u_spi_controller|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Add0~0_combout\ = \u_spi_ee_config|u_spi_controller|spi_count\(3) $ (((\u_spi_ee_config|u_spi_controller|spi_count\(1) & (\u_spi_ee_config|u_spi_controller|spi_count\(2) & 
-- \u_spi_ee_config|u_spi_controller|spi_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	combout => \u_spi_ee_config|u_spi_controller|Add0~0_combout\);

-- Location: LCCOMB_X41_Y11_N14
\u_spi_ee_config|u_spi_controller|spi_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & \u_spi_ee_config|u_spi_controller|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	datac => \u_spi_ee_config|u_spi_controller|Add0~0_combout\,
	combout => \u_spi_ee_config|u_spi_controller|spi_count~0_combout\);

-- Location: FF_X41_Y11_N15
\u_spi_ee_config|u_spi_controller|spi_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~0_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(3));

-- Location: LCCOMB_X39_Y11_N16
\u_spi_ee_config|u_spi_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (\u_spi_ee_config|u_spi_controller|spi_count\(1) & (\u_spi_ee_config|u_spi_controller|spi_count\(2) & 
-- \u_spi_ee_config|u_spi_controller|spi_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	combout => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\);

-- Location: IOIBUF_X0_Y23_N1
\I2C_SDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: LCCOMB_X40_Y10_N28
\u_spi_ee_config|ini_index[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[3]~4_combout\ = \u_spi_ee_config|ini_index\(3) $ (((\u_spi_ee_config|ini_index\(1) & (\u_spi_ee_config|ini_index[1]~0_combout\ & \u_spi_ee_config|ini_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(1),
	datab => \u_spi_ee_config|ini_index[1]~0_combout\,
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(2),
	combout => \u_spi_ee_config|ini_index[3]~4_combout\);

-- Location: FF_X40_Y10_N29
\u_spi_ee_config|ini_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[3]~4_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(3));

-- Location: LCCOMB_X41_Y11_N30
\u_spi_ee_config|ini_index[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[0]~2_combout\ = \u_spi_ee_config|ini_index\(0) $ (((!\u_spi_ee_config|LessThan0~0_combout\ & (\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ & \u_spi_ee_config|spi_go~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|LessThan0~0_combout\,
	datab => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|spi_go~q\,
	combout => \u_spi_ee_config|ini_index[0]~2_combout\);

-- Location: FF_X41_Y11_N31
\u_spi_ee_config|ini_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[0]~2_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(0));

-- Location: LCCOMB_X40_Y10_N18
\u_spi_ee_config|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|LessThan0~0_combout\ = (\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(2)) # ((\u_spi_ee_config|ini_index\(1) & \u_spi_ee_config|ini_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(1),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(2),
	combout => \u_spi_ee_config|LessThan0~0_combout\);

-- Location: LCCOMB_X41_Y14_N8
\u_spi_ee_config|p2s_data[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data[15]~8_combout\ = (!\u_spi_ee_config|spi_go~q\ & (\u_reset_delay|oRST_xhdl1~q\ & !\u_spi_ee_config|p2s_data[15]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|spi_go~q\,
	datac => \u_reset_delay|oRST_xhdl1~q\,
	datad => \u_spi_ee_config|p2s_data[15]~12_combout\,
	combout => \u_spi_ee_config|p2s_data[15]~8_combout\);

-- Location: FF_X40_Y10_N19
\u_spi_ee_config|p2s_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|LessThan0~0_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(15));

-- Location: LCCOMB_X39_Y11_N8
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (\u_reset_delay|oRST_xhdl1~q\ & \u_spi_ee_config|p2s_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datac => \u_reset_delay|oRST_xhdl1~q\,
	datad => \u_spi_ee_config|p2s_data\(15),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\);

-- Location: FF_X39_Y11_N15
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \I2C_SDAT~input_o\,
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0));

-- Location: FF_X39_Y11_N1
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0),
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1));

-- Location: LCCOMB_X39_Y11_N22
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]~feeder_combout\);

-- Location: FF_X39_Y11_N23
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2));

-- Location: FF_X39_Y11_N7
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2),
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3));

-- Location: LCCOMB_X39_Y11_N18
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\);

-- Location: FF_X39_Y11_N19
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4));

-- Location: LCCOMB_X39_Y11_N4
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]~feeder_combout\);

-- Location: FF_X39_Y11_N5
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(5));

-- Location: FF_X39_Y11_N31
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(5),
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6));

-- Location: LCCOMB_X39_Y11_N30
\u_spi_ee_config|read_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_ready~0_combout\ = (!\u_spi_ee_config|read_back~q\ & \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_back~q\,
	datac => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6),
	combout => \u_spi_ee_config|read_ready~0_combout\);

-- Location: LCCOMB_X41_Y11_N20
\u_spi_ee_config|high_byte~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|high_byte~0_combout\ = (\u_spi_ee_config|spi_go~q\ & (\u_spi_ee_config|LessThan0~0_combout\ & \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|LessThan0~0_combout\,
	datad => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	combout => \u_spi_ee_config|high_byte~0_combout\);

-- Location: LCCOMB_X39_Y10_N24
\u_spi_ee_config|read_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_ready~1_combout\ = (\u_reset_delay|oRST_xhdl1~q\ & ((\u_spi_ee_config|high_byte~0_combout\ & (\u_spi_ee_config|read_ready~0_combout\)) # (!\u_spi_ee_config|high_byte~0_combout\ & ((\u_spi_ee_config|read_ready~q\))))) # 
-- (!\u_reset_delay|oRST_xhdl1~q\ & (((\u_spi_ee_config|read_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_ready~0_combout\,
	datab => \u_reset_delay|oRST_xhdl1~q\,
	datac => \u_spi_ee_config|read_ready~q\,
	datad => \u_spi_ee_config|high_byte~0_combout\,
	combout => \u_spi_ee_config|read_ready~1_combout\);

-- Location: FF_X39_Y10_N25
\u_spi_ee_config|read_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_ready~q\);

-- Location: LCCOMB_X40_Y10_N30
\u_spi_ee_config|p2s_data~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~13_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & ((\u_spi_ee_config|read_ready~q\) # (\u_spi_ee_config|high_byte~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_ready~q\,
	datac => \u_spi_ee_config|high_byte~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data~13_combout\);

-- Location: LCCOMB_X40_Y10_N4
\u_spi_ee_config|read_back~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_back~1_combout\ = (\u_spi_ee_config|p2s_data~13_combout\ & (((\u_spi_ee_config|read_back~q\ & !\u_spi_ee_config|high_byte~0_combout\)) # (!\u_spi_ee_config|spi_go~q\))) # (!\u_spi_ee_config|p2s_data~13_combout\ & 
-- (((\u_spi_ee_config|read_back~q\ & !\u_spi_ee_config|high_byte~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data~13_combout\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|read_back~q\,
	datad => \u_spi_ee_config|high_byte~0_combout\,
	combout => \u_spi_ee_config|read_back~1_combout\);

-- Location: FF_X40_Y10_N5
\u_spi_ee_config|read_back\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_back~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_back~q\);

-- Location: LCCOMB_X40_Y10_N24
\u_spi_ee_config|high_byte~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|high_byte~1_combout\ = \u_spi_ee_config|high_byte~q\ $ (((\u_spi_ee_config|read_back~q\ & \u_spi_ee_config|high_byte~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_back~q\,
	datac => \u_spi_ee_config|high_byte~q\,
	datad => \u_spi_ee_config|high_byte~0_combout\,
	combout => \u_spi_ee_config|high_byte~1_combout\);

-- Location: FF_X40_Y10_N25
\u_spi_ee_config|high_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|high_byte~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|high_byte~q\);

-- Location: LCCOMB_X40_Y12_N2
\u_spi_ee_config|read_idle_count[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[0]~15_combout\ = \u_spi_ee_config|read_idle_count\(0) $ (VCC)
-- \u_spi_ee_config|read_idle_count[0]~16\ = CARRY(\u_spi_ee_config|read_idle_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(0),
	datad => VCC,
	combout => \u_spi_ee_config|read_idle_count[0]~15_combout\,
	cout => \u_spi_ee_config|read_idle_count[0]~16\);

-- Location: LCCOMB_X40_Y12_N0
\u_spi_ee_config|read_idle_count[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[14]~45_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (((!\u_spi_ee_config|read_back~q\ & \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\)) # (!\u_spi_ee_config|spi_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_back~q\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|LessThan0~0_combout\,
	datad => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	combout => \u_spi_ee_config|read_idle_count[14]~45_combout\);

-- Location: FF_X40_Y12_N3
\u_spi_ee_config|read_idle_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[0]~15_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(0));

-- Location: LCCOMB_X40_Y12_N4
\u_spi_ee_config|read_idle_count[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[1]~17_combout\ = (\u_spi_ee_config|read_idle_count\(1) & (!\u_spi_ee_config|read_idle_count[0]~16\)) # (!\u_spi_ee_config|read_idle_count\(1) & ((\u_spi_ee_config|read_idle_count[0]~16\) # (GND)))
-- \u_spi_ee_config|read_idle_count[1]~18\ = CARRY((!\u_spi_ee_config|read_idle_count[0]~16\) # (!\u_spi_ee_config|read_idle_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(1),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[0]~16\,
	combout => \u_spi_ee_config|read_idle_count[1]~17_combout\,
	cout => \u_spi_ee_config|read_idle_count[1]~18\);

-- Location: FF_X40_Y12_N5
\u_spi_ee_config|read_idle_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[1]~17_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(1));

-- Location: LCCOMB_X40_Y12_N6
\u_spi_ee_config|read_idle_count[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[2]~19_combout\ = (\u_spi_ee_config|read_idle_count\(2) & (\u_spi_ee_config|read_idle_count[1]~18\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(2) & (!\u_spi_ee_config|read_idle_count[1]~18\ & VCC))
-- \u_spi_ee_config|read_idle_count[2]~20\ = CARRY((\u_spi_ee_config|read_idle_count\(2) & !\u_spi_ee_config|read_idle_count[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(2),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[1]~18\,
	combout => \u_spi_ee_config|read_idle_count[2]~19_combout\,
	cout => \u_spi_ee_config|read_idle_count[2]~20\);

-- Location: FF_X40_Y12_N7
\u_spi_ee_config|read_idle_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[2]~19_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(2));

-- Location: LCCOMB_X40_Y12_N8
\u_spi_ee_config|read_idle_count[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[3]~21_combout\ = (\u_spi_ee_config|read_idle_count\(3) & (!\u_spi_ee_config|read_idle_count[2]~20\)) # (!\u_spi_ee_config|read_idle_count\(3) & ((\u_spi_ee_config|read_idle_count[2]~20\) # (GND)))
-- \u_spi_ee_config|read_idle_count[3]~22\ = CARRY((!\u_spi_ee_config|read_idle_count[2]~20\) # (!\u_spi_ee_config|read_idle_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(3),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[2]~20\,
	combout => \u_spi_ee_config|read_idle_count[3]~21_combout\,
	cout => \u_spi_ee_config|read_idle_count[3]~22\);

-- Location: FF_X40_Y12_N9
\u_spi_ee_config|read_idle_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[3]~21_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(3));

-- Location: LCCOMB_X40_Y12_N10
\u_spi_ee_config|read_idle_count[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[4]~23_combout\ = (\u_spi_ee_config|read_idle_count\(4) & (\u_spi_ee_config|read_idle_count[3]~22\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(4) & (!\u_spi_ee_config|read_idle_count[3]~22\ & VCC))
-- \u_spi_ee_config|read_idle_count[4]~24\ = CARRY((\u_spi_ee_config|read_idle_count\(4) & !\u_spi_ee_config|read_idle_count[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(4),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[3]~22\,
	combout => \u_spi_ee_config|read_idle_count[4]~23_combout\,
	cout => \u_spi_ee_config|read_idle_count[4]~24\);

-- Location: FF_X40_Y12_N11
\u_spi_ee_config|read_idle_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[4]~23_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(4));

-- Location: LCCOMB_X40_Y12_N12
\u_spi_ee_config|read_idle_count[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[5]~25_combout\ = (\u_spi_ee_config|read_idle_count\(5) & (!\u_spi_ee_config|read_idle_count[4]~24\)) # (!\u_spi_ee_config|read_idle_count\(5) & ((\u_spi_ee_config|read_idle_count[4]~24\) # (GND)))
-- \u_spi_ee_config|read_idle_count[5]~26\ = CARRY((!\u_spi_ee_config|read_idle_count[4]~24\) # (!\u_spi_ee_config|read_idle_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(5),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[4]~24\,
	combout => \u_spi_ee_config|read_idle_count[5]~25_combout\,
	cout => \u_spi_ee_config|read_idle_count[5]~26\);

-- Location: FF_X40_Y12_N13
\u_spi_ee_config|read_idle_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[5]~25_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(5));

-- Location: LCCOMB_X40_Y12_N14
\u_spi_ee_config|read_idle_count[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[6]~27_combout\ = (\u_spi_ee_config|read_idle_count\(6) & (\u_spi_ee_config|read_idle_count[5]~26\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(6) & (!\u_spi_ee_config|read_idle_count[5]~26\ & VCC))
-- \u_spi_ee_config|read_idle_count[6]~28\ = CARRY((\u_spi_ee_config|read_idle_count\(6) & !\u_spi_ee_config|read_idle_count[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(6),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[5]~26\,
	combout => \u_spi_ee_config|read_idle_count[6]~27_combout\,
	cout => \u_spi_ee_config|read_idle_count[6]~28\);

-- Location: FF_X40_Y12_N15
\u_spi_ee_config|read_idle_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[6]~27_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(6));

-- Location: LCCOMB_X40_Y12_N16
\u_spi_ee_config|read_idle_count[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[7]~29_combout\ = (\u_spi_ee_config|read_idle_count\(7) & (!\u_spi_ee_config|read_idle_count[6]~28\)) # (!\u_spi_ee_config|read_idle_count\(7) & ((\u_spi_ee_config|read_idle_count[6]~28\) # (GND)))
-- \u_spi_ee_config|read_idle_count[7]~30\ = CARRY((!\u_spi_ee_config|read_idle_count[6]~28\) # (!\u_spi_ee_config|read_idle_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(7),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[6]~28\,
	combout => \u_spi_ee_config|read_idle_count[7]~29_combout\,
	cout => \u_spi_ee_config|read_idle_count[7]~30\);

-- Location: FF_X40_Y12_N17
\u_spi_ee_config|read_idle_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[7]~29_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(7));

-- Location: LCCOMB_X40_Y12_N18
\u_spi_ee_config|read_idle_count[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[8]~31_combout\ = (\u_spi_ee_config|read_idle_count\(8) & (\u_spi_ee_config|read_idle_count[7]~30\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(8) & (!\u_spi_ee_config|read_idle_count[7]~30\ & VCC))
-- \u_spi_ee_config|read_idle_count[8]~32\ = CARRY((\u_spi_ee_config|read_idle_count\(8) & !\u_spi_ee_config|read_idle_count[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(8),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[7]~30\,
	combout => \u_spi_ee_config|read_idle_count[8]~31_combout\,
	cout => \u_spi_ee_config|read_idle_count[8]~32\);

-- Location: FF_X40_Y12_N19
\u_spi_ee_config|read_idle_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[8]~31_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(8));

-- Location: LCCOMB_X40_Y12_N20
\u_spi_ee_config|read_idle_count[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[9]~33_combout\ = (\u_spi_ee_config|read_idle_count\(9) & (!\u_spi_ee_config|read_idle_count[8]~32\)) # (!\u_spi_ee_config|read_idle_count\(9) & ((\u_spi_ee_config|read_idle_count[8]~32\) # (GND)))
-- \u_spi_ee_config|read_idle_count[9]~34\ = CARRY((!\u_spi_ee_config|read_idle_count[8]~32\) # (!\u_spi_ee_config|read_idle_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(9),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[8]~32\,
	combout => \u_spi_ee_config|read_idle_count[9]~33_combout\,
	cout => \u_spi_ee_config|read_idle_count[9]~34\);

-- Location: FF_X40_Y12_N21
\u_spi_ee_config|read_idle_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[9]~33_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(9));

-- Location: LCCOMB_X40_Y12_N22
\u_spi_ee_config|read_idle_count[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[10]~35_combout\ = (\u_spi_ee_config|read_idle_count\(10) & (\u_spi_ee_config|read_idle_count[9]~34\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(10) & (!\u_spi_ee_config|read_idle_count[9]~34\ & VCC))
-- \u_spi_ee_config|read_idle_count[10]~36\ = CARRY((\u_spi_ee_config|read_idle_count\(10) & !\u_spi_ee_config|read_idle_count[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(10),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[9]~34\,
	combout => \u_spi_ee_config|read_idle_count[10]~35_combout\,
	cout => \u_spi_ee_config|read_idle_count[10]~36\);

-- Location: FF_X40_Y12_N23
\u_spi_ee_config|read_idle_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[10]~35_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(10));

-- Location: LCCOMB_X40_Y12_N24
\u_spi_ee_config|read_idle_count[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[11]~37_combout\ = (\u_spi_ee_config|read_idle_count\(11) & (!\u_spi_ee_config|read_idle_count[10]~36\)) # (!\u_spi_ee_config|read_idle_count\(11) & ((\u_spi_ee_config|read_idle_count[10]~36\) # (GND)))
-- \u_spi_ee_config|read_idle_count[11]~38\ = CARRY((!\u_spi_ee_config|read_idle_count[10]~36\) # (!\u_spi_ee_config|read_idle_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(11),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[10]~36\,
	combout => \u_spi_ee_config|read_idle_count[11]~37_combout\,
	cout => \u_spi_ee_config|read_idle_count[11]~38\);

-- Location: FF_X40_Y12_N25
\u_spi_ee_config|read_idle_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[11]~37_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(11));

-- Location: LCCOMB_X40_Y12_N26
\u_spi_ee_config|read_idle_count[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[12]~39_combout\ = (\u_spi_ee_config|read_idle_count\(12) & (\u_spi_ee_config|read_idle_count[11]~38\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(12) & (!\u_spi_ee_config|read_idle_count[11]~38\ & VCC))
-- \u_spi_ee_config|read_idle_count[12]~40\ = CARRY((\u_spi_ee_config|read_idle_count\(12) & !\u_spi_ee_config|read_idle_count[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(12),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[11]~38\,
	combout => \u_spi_ee_config|read_idle_count[12]~39_combout\,
	cout => \u_spi_ee_config|read_idle_count[12]~40\);

-- Location: FF_X40_Y12_N27
\u_spi_ee_config|read_idle_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[12]~39_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(12));

-- Location: LCCOMB_X40_Y12_N28
\u_spi_ee_config|read_idle_count[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[13]~41_combout\ = (\u_spi_ee_config|read_idle_count\(13) & (!\u_spi_ee_config|read_idle_count[12]~40\)) # (!\u_spi_ee_config|read_idle_count\(13) & ((\u_spi_ee_config|read_idle_count[12]~40\) # (GND)))
-- \u_spi_ee_config|read_idle_count[13]~42\ = CARRY((!\u_spi_ee_config|read_idle_count[12]~40\) # (!\u_spi_ee_config|read_idle_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(13),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[12]~40\,
	combout => \u_spi_ee_config|read_idle_count[13]~41_combout\,
	cout => \u_spi_ee_config|read_idle_count[13]~42\);

-- Location: FF_X40_Y12_N29
\u_spi_ee_config|read_idle_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[13]~41_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(13));

-- Location: LCCOMB_X40_Y12_N30
\u_spi_ee_config|read_idle_count[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[14]~43_combout\ = \u_spi_ee_config|read_idle_count\(14) $ (!\u_spi_ee_config|read_idle_count[13]~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(14),
	cin => \u_spi_ee_config|read_idle_count[13]~42\,
	combout => \u_spi_ee_config|read_idle_count[14]~43_combout\);

-- Location: FF_X40_Y12_N31
\u_spi_ee_config|read_idle_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[14]~43_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(14));

-- Location: LCCOMB_X41_Y14_N2
\u_spi_ee_config|read_back~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_back~0_combout\ = (!\u_spi_ee_config|read_ready~q\ & !\u_spi_ee_config|high_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_ready~q\,
	datac => \u_spi_ee_config|high_byte~q\,
	combout => \u_spi_ee_config|read_back~0_combout\);

-- Location: LCCOMB_X41_Y14_N6
\u_spi_ee_config|clear_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status~0_combout\ = (\u_spi_ee_config|read_back~0_combout\ & (!\u_spi_ee_config|spi_go~0_combout\ & (\u_spi_ee_config|LessThan0~0_combout\ & !\u_spi_ee_config|spi_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_back~0_combout\,
	datab => \u_spi_ee_config|spi_go~0_combout\,
	datac => \u_spi_ee_config|LessThan0~0_combout\,
	datad => \u_spi_ee_config|spi_go~q\,
	combout => \u_spi_ee_config|clear_status~0_combout\);

-- Location: LCCOMB_X41_Y11_N0
\u_spi_ee_config|clear_status~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status~1_combout\ = (\u_spi_ee_config|clear_status~0_combout\) # ((\u_spi_ee_config|clear_status~q\ & ((\u_spi_ee_config|read_back~q\) # (!\u_spi_ee_config|high_byte~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|high_byte~0_combout\,
	datab => \u_spi_ee_config|read_back~q\,
	datac => \u_spi_ee_config|clear_status~q\,
	datad => \u_spi_ee_config|clear_status~0_combout\,
	combout => \u_spi_ee_config|clear_status~1_combout\);

-- Location: FF_X41_Y11_N1
\u_spi_ee_config|clear_status\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status~q\);

-- Location: LCCOMB_X41_Y11_N10
\u_spi_ee_config|clear_status_d[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status_d[0]~feeder_combout\ = \u_spi_ee_config|clear_status~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|clear_status~q\,
	combout => \u_spi_ee_config|clear_status_d[0]~feeder_combout\);

-- Location: FF_X41_Y11_N11
\u_spi_ee_config|clear_status_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status_d[0]~feeder_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(0));

-- Location: LCCOMB_X41_Y11_N12
\u_spi_ee_config|clear_status_d[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status_d[1]~feeder_combout\ = \u_spi_ee_config|clear_status_d\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|clear_status_d\(0),
	combout => \u_spi_ee_config|clear_status_d[1]~feeder_combout\);

-- Location: FF_X41_Y11_N13
\u_spi_ee_config|clear_status_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status_d[1]~feeder_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(1));

-- Location: LCCOMB_X41_Y11_N26
\u_spi_ee_config|clear_status_d[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status_d[2]~feeder_combout\ = \u_spi_ee_config|clear_status_d\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|clear_status_d\(1),
	combout => \u_spi_ee_config|clear_status_d[2]~feeder_combout\);

-- Location: FF_X41_Y11_N27
\u_spi_ee_config|clear_status_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status_d[2]~feeder_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(2));

-- Location: FF_X41_Y11_N19
\u_spi_ee_config|clear_status_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|clear_status_d\(2),
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(3));

-- Location: IOIBUF_X53_Y11_N1
\G_SENSOR_INT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_G_SENSOR_INT,
	o => \G_SENSOR_INT~input_o\);

-- Location: LCCOMB_X41_Y11_N18
\u_spi_ee_config|spi_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|spi_go~0_combout\ = (!\u_spi_ee_config|read_idle_count\(14) & ((\u_spi_ee_config|clear_status_d\(3)) # (!\G_SENSOR_INT~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(14),
	datac => \u_spi_ee_config|clear_status_d\(3),
	datad => \G_SENSOR_INT~input_o\,
	combout => \u_spi_ee_config|spi_go~0_combout\);

-- Location: LCCOMB_X41_Y14_N0
\u_spi_ee_config|p2s_data[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data[15]~12_combout\ = (!\u_spi_ee_config|high_byte~q\ & (!\u_spi_ee_config|read_ready~q\ & (\u_spi_ee_config|LessThan0~0_combout\ & \u_spi_ee_config|spi_go~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|high_byte~q\,
	datab => \u_spi_ee_config|read_ready~q\,
	datac => \u_spi_ee_config|LessThan0~0_combout\,
	datad => \u_spi_ee_config|spi_go~0_combout\,
	combout => \u_spi_ee_config|p2s_data[15]~12_combout\);

-- Location: LCCOMB_X41_Y11_N4
\u_spi_ee_config|spi_go~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|spi_go~1_combout\ = (\u_spi_ee_config|spi_go~q\ & (!\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\)) # (!\u_spi_ee_config|spi_go~q\ & ((!\u_spi_ee_config|p2s_data[15]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datac => \u_spi_ee_config|spi_go~q\,
	datad => \u_spi_ee_config|p2s_data[15]~12_combout\,
	combout => \u_spi_ee_config|spi_go~1_combout\);

-- Location: FF_X41_Y11_N5
\u_spi_ee_config|spi_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|spi_go~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|spi_go~q\);

-- Location: LCCOMB_X41_Y11_N16
\u_spi_ee_config|ini_index[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[1]~0_combout\ = (\u_spi_ee_config|spi_go~q\ & (\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ & (\u_spi_ee_config|ini_index\(0) & !\u_spi_ee_config|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|spi_go~q\,
	datab => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|ini_index[1]~0_combout\);

-- Location: LCCOMB_X40_Y10_N10
\u_spi_ee_config|ini_index[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[1]~1_combout\ = \u_spi_ee_config|ini_index\(1) $ (\u_spi_ee_config|ini_index[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spi_ee_config|ini_index\(1),
	datad => \u_spi_ee_config|ini_index[1]~0_combout\,
	combout => \u_spi_ee_config|ini_index[1]~1_combout\);

-- Location: FF_X40_Y10_N11
\u_spi_ee_config|ini_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[1]~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(1));

-- Location: LCCOMB_X39_Y10_N2
\u_spi_ee_config|ini_index[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[2]~3_combout\ = \u_spi_ee_config|ini_index\(2) $ (((\u_spi_ee_config|ini_index\(1) & \u_spi_ee_config|ini_index[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|ini_index\(1),
	datac => \u_spi_ee_config|ini_index\(2),
	datad => \u_spi_ee_config|ini_index[1]~0_combout\,
	combout => \u_spi_ee_config|ini_index[2]~3_combout\);

-- Location: FF_X39_Y10_N3
\u_spi_ee_config|ini_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[2]~3_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(2));

-- Location: LCCOMB_X40_Y11_N10
\u_spi_ee_config|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux8~0_combout\ = (\u_spi_ee_config|ini_index\(2) & ((\u_spi_ee_config|ini_index\(3)) # ((!\u_spi_ee_config|ini_index\(0))))) # (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(1) & ((\u_spi_ee_config|ini_index\(3)) # 
-- (\u_spi_ee_config|ini_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux8~0_combout\);

-- Location: LCCOMB_X41_Y11_N22
\u_spi_ee_config|p2s_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data[6]~6_combout\ = (!\u_spi_ee_config|spi_go~q\ & (\u_reset_delay|oRST_xhdl1~q\ & !\u_spi_ee_config|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|spi_go~q\,
	datab => \u_reset_delay|oRST_xhdl1~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data[6]~6_combout\);

-- Location: FF_X40_Y11_N11
\u_spi_ee_config|p2s_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux8~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(3));

-- Location: LCCOMB_X40_Y10_N6
\u_spi_ee_config|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux2~0_combout\ = (!\u_spi_ee_config|ini_index\(1) & ((\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(3))) # (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(3) & \u_spi_ee_config|ini_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux2~0_combout\);

-- Location: FF_X40_Y10_N1
\u_spi_ee_config|high_byte_d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|high_byte~q\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|high_byte_d~q\);

-- Location: FF_X40_Y10_N3
\u_spi_ee_config|read_back_d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|read_back~q\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_back_d~q\);

-- Location: LCCOMB_X40_Y10_N2
\u_spi_ee_config|low_byte_dataY[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[7]~0_combout\ = (!\u_spi_ee_config|spi_go~q\ & (\u_reset_delay|oRST_xhdl1~q\ & (\u_spi_ee_config|read_back_d~q\ & \u_spi_ee_config|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|spi_go~q\,
	datab => \u_reset_delay|oRST_xhdl1~q\,
	datac => \u_spi_ee_config|read_back_d~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|low_byte_dataY[7]~0_combout\);

-- Location: LCCOMB_X40_Y10_N8
\u_spi_ee_config|direction~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|direction~0_combout\ = \u_spi_ee_config|direction~q\ $ (((\u_spi_ee_config|high_byte_d~q\ & \u_spi_ee_config|low_byte_dataY[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|high_byte_d~q\,
	datac => \u_spi_ee_config|direction~q\,
	datad => \u_spi_ee_config|low_byte_dataY[7]~0_combout\,
	combout => \u_spi_ee_config|direction~0_combout\);

-- Location: FF_X40_Y10_N9
\u_spi_ee_config|direction\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|direction~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|direction~q\);

-- Location: LCCOMB_X40_Y10_N12
\u_spi_ee_config|p2s_data~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~9_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (((\u_spi_ee_config|direction~q\ & !\u_spi_ee_config|read_back~0_combout\)))) # (!\u_spi_ee_config|LessThan0~0_combout\ & (!\u_spi_ee_config|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|Mux2~0_combout\,
	datab => \u_spi_ee_config|direction~q\,
	datac => \u_spi_ee_config|LessThan0~0_combout\,
	datad => \u_spi_ee_config|read_back~0_combout\,
	combout => \u_spi_ee_config|p2s_data~9_combout\);

-- Location: FF_X40_Y10_N13
\u_spi_ee_config|p2s_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~9_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(10));

-- Location: LCCOMB_X40_Y11_N20
\u_spi_ee_config|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux9~0_combout\ = (!\u_spi_ee_config|ini_index\(3) & (\u_spi_ee_config|ini_index\(0) & (\u_spi_ee_config|ini_index\(2) $ (\u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux9~0_combout\);

-- Location: FF_X40_Y11_N21
\u_spi_ee_config|p2s_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux9~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(2));

-- Location: LCCOMB_X40_Y11_N14
\u_spi_ee_config|u_spi_controller|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~2_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(0) & ((\u_spi_ee_config|u_spi_controller|spi_count\(3) & ((\u_spi_ee_config|p2s_data\(2)))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- (\u_spi_ee_config|p2s_data\(10))))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(0) & (((!\u_spi_ee_config|u_spi_controller|spi_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(10),
	datab => \u_spi_ee_config|p2s_data\(2),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~2_combout\);

-- Location: LCCOMB_X40_Y11_N16
\u_spi_ee_config|p2s_data~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~14_combout\ = (\u_spi_ee_config|ini_index\(3) & (!\u_spi_ee_config|ini_index\(0) & !\u_spi_ee_config|ini_index\(2))) # (!\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(2),
	combout => \u_spi_ee_config|p2s_data~14_combout\);

-- Location: FF_X40_Y11_N17
\u_spi_ee_config|p2s_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~14_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(11));

-- Location: LCCOMB_X40_Y11_N26
\u_spi_ee_config|u_spi_controller|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~3_combout\ = (\u_spi_ee_config|u_spi_controller|Mux0~2_combout\ & (((\u_spi_ee_config|u_spi_controller|spi_count\(0)) # (\u_spi_ee_config|p2s_data\(11))))) # (!\u_spi_ee_config|u_spi_controller|Mux0~2_combout\ & 
-- (\u_spi_ee_config|p2s_data\(3) & (!\u_spi_ee_config|u_spi_controller|spi_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(3),
	datab => \u_spi_ee_config|u_spi_controller|Mux0~2_combout\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(11),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~3_combout\);

-- Location: LCCOMB_X40_Y10_N16
\u_spi_ee_config|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux3~0_combout\ = (\u_spi_ee_config|ini_index\(0) & (((!\u_spi_ee_config|ini_index\(3) & \u_spi_ee_config|ini_index\(1))))) # (!\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(3) $ 
-- (\u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux3~0_combout\);

-- Location: LCCOMB_X40_Y10_N22
\u_spi_ee_config|p2s_data~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~11_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (!\u_spi_ee_config|read_back~0_combout\ & ((!\u_spi_ee_config|direction~q\)))) # (!\u_spi_ee_config|LessThan0~0_combout\ & (((\u_spi_ee_config|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_back~0_combout\,
	datab => \u_spi_ee_config|Mux3~0_combout\,
	datac => \u_spi_ee_config|direction~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data~11_combout\);

-- Location: FF_X40_Y10_N23
\u_spi_ee_config|p2s_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~11_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(9));

-- Location: LCCOMB_X40_Y11_N30
\u_spi_ee_config|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux11~0_combout\ = (!\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(0))) # (!\u_spi_ee_config|ini_index\(2) & ((\u_spi_ee_config|ini_index\(0)) # (\u_spi_ee_config|ini_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux11~0_combout\);

-- Location: FF_X40_Y11_N31
\u_spi_ee_config|p2s_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux11~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(0));

-- Location: LCCOMB_X40_Y11_N28
\u_spi_ee_config|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux10~0_combout\ = (!\u_spi_ee_config|ini_index\(3) & (\u_spi_ee_config|ini_index\(0) & ((!\u_spi_ee_config|ini_index\(1)) # (!\u_spi_ee_config|ini_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux10~0_combout\);

-- Location: FF_X40_Y11_N29
\u_spi_ee_config|p2s_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux10~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(1));

-- Location: LCCOMB_X40_Y11_N0
\u_spi_ee_config|u_spi_controller|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~4_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(0) & (\u_spi_ee_config|p2s_data\(0) & ((\u_spi_ee_config|u_spi_controller|spi_count\(3))))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(0) & 
-- (((\u_spi_ee_config|p2s_data\(1)) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(0),
	datab => \u_spi_ee_config|p2s_data\(1),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~4_combout\);

-- Location: LCCOMB_X40_Y10_N20
\u_spi_ee_config|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux4~0_combout\ = (\u_spi_ee_config|ini_index\(3)) # ((\u_spi_ee_config|ini_index\(0) & ((!\u_spi_ee_config|ini_index\(1)) # (!\u_spi_ee_config|ini_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux4~0_combout\);

-- Location: LCCOMB_X40_Y10_N14
\u_spi_ee_config|p2s_data~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~10_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (\u_spi_ee_config|high_byte~q\)) # (!\u_spi_ee_config|LessThan0~0_combout\ & ((\u_spi_ee_config|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|high_byte~q\,
	datac => \u_spi_ee_config|Mux4~0_combout\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data~10_combout\);

-- Location: FF_X40_Y10_N15
\u_spi_ee_config|p2s_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~10_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(8));

-- Location: LCCOMB_X40_Y11_N18
\u_spi_ee_config|u_spi_controller|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~5_combout\ = (\u_spi_ee_config|u_spi_controller|Mux0~4_combout\ & ((\u_spi_ee_config|p2s_data\(9)) # ((\u_spi_ee_config|u_spi_controller|spi_count\(3))))) # (!\u_spi_ee_config|u_spi_controller|Mux0~4_combout\ & 
-- (((\u_spi_ee_config|p2s_data\(8) & !\u_spi_ee_config|u_spi_controller|spi_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(9),
	datab => \u_spi_ee_config|u_spi_controller|Mux0~4_combout\,
	datac => \u_spi_ee_config|p2s_data\(8),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~5_combout\);

-- Location: LCCOMB_X40_Y11_N4
\u_spi_ee_config|u_spi_controller|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~6_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(2) & ((\u_spi_ee_config|u_spi_controller|spi_count\(1) & ((\u_spi_ee_config|u_spi_controller|Mux0~5_combout\))) # 
-- (!\u_spi_ee_config|u_spi_controller|spi_count\(1) & (\u_spi_ee_config|u_spi_controller|Mux0~3_combout\)))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(2) & (((!\u_spi_ee_config|u_spi_controller|spi_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|Mux0~3_combout\,
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datad => \u_spi_ee_config|u_spi_controller|Mux0~5_combout\,
	combout => \u_spi_ee_config|u_spi_controller|Mux0~6_combout\);

-- Location: LCCOMB_X40_Y11_N6
\u_spi_ee_config|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux6~0_combout\ = (!\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(3) & (\u_spi_ee_config|ini_index\(0) $ (!\u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux6~0_combout\);

-- Location: FF_X40_Y11_N7
\u_spi_ee_config|p2s_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux6~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(5));

-- Location: LCCOMB_X40_Y11_N8
\u_spi_ee_config|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux7~0_combout\ = (\u_spi_ee_config|ini_index\(3) & (!\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(0) & !\u_spi_ee_config|ini_index\(1)))) # (!\u_spi_ee_config|ini_index\(3) & (((\u_spi_ee_config|ini_index\(0) & 
-- \u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux7~0_combout\);

-- Location: FF_X40_Y11_N9
\u_spi_ee_config|p2s_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux7~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(4));

-- Location: LCCOMB_X40_Y11_N2
\u_spi_ee_config|p2s_data~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~7_combout\ = (\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(0)) # (\u_spi_ee_config|ini_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(2),
	combout => \u_spi_ee_config|p2s_data~7_combout\);

-- Location: FF_X40_Y11_N3
\u_spi_ee_config|p2s_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~7_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(12));

-- Location: LCCOMB_X40_Y11_N12
\u_spi_ee_config|u_spi_controller|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (\u_spi_ee_config|p2s_data\(4) & (\u_spi_ee_config|u_spi_controller|spi_count\(0)))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- (((\u_spi_ee_config|p2s_data\(12)) # (!\u_spi_ee_config|u_spi_controller|spi_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|p2s_data\(4),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(12),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~0_combout\);

-- Location: LCCOMB_X40_Y11_N24
\u_spi_ee_config|u_spi_controller|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~1_combout\ = (\u_spi_ee_config|u_spi_controller|Mux0~0_combout\) # ((\u_spi_ee_config|p2s_data\(5) & !\u_spi_ee_config|u_spi_controller|spi_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(5),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|u_spi_controller|Mux0~0_combout\,
	combout => \u_spi_ee_config|u_spi_controller|Mux0~1_combout\);

-- Location: LCCOMB_X40_Y11_N22
\u_spi_ee_config|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux5~0_combout\ = (\u_spi_ee_config|ini_index\(0) & ((\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(3) & !\u_spi_ee_config|ini_index\(1))) # (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(3) $ 
-- (\u_spi_ee_config|ini_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(2),
	datab => \u_spi_ee_config|ini_index\(3),
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux5~0_combout\);

-- Location: FF_X40_Y11_N23
\u_spi_ee_config|p2s_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux5~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(6));

-- Location: LCCOMB_X39_Y11_N20
\u_spi_ee_config|u_spi_controller|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~7_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (((\u_spi_ee_config|p2s_data\(6) & \u_spi_ee_config|u_spi_controller|spi_count\(0))))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- (\u_spi_ee_config|p2s_data\(15) & ((!\u_spi_ee_config|u_spi_controller|spi_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|p2s_data\(15),
	datac => \u_spi_ee_config|p2s_data\(6),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~7_combout\);

-- Location: LCCOMB_X39_Y11_N24
\u_spi_ee_config|u_spi_controller|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~8_combout\ = (\u_spi_ee_config|u_spi_controller|Mux0~6_combout\ & (((\u_spi_ee_config|u_spi_controller|spi_count\(2)) # (\u_spi_ee_config|u_spi_controller|Mux0~7_combout\)))) # 
-- (!\u_spi_ee_config|u_spi_controller|Mux0~6_combout\ & (\u_spi_ee_config|u_spi_controller|Mux0~1_combout\ & (!\u_spi_ee_config|u_spi_controller|spi_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|Mux0~6_combout\,
	datab => \u_spi_ee_config|u_spi_controller|Mux0~1_combout\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datad => \u_spi_ee_config|u_spi_controller|Mux0~7_combout\,
	combout => \u_spi_ee_config|u_spi_controller|Mux0~8_combout\);

-- Location: LCCOMB_X39_Y11_N2
\u_spi_ee_config|u_spi_controller|temp_xhdl7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & ((!\u_spi_ee_config|p2s_data\(15)) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|p2s_data\(15),
	datad => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\);

-- Location: CLKCTRL_G19
\u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X41_Y11_N24
\u_spi_ee_config|u_spi_controller|oSPI_CLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\ = (GLOBAL(\u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\)) # (!\u_spi_ee_config|u_spi_controller|spi_count_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	datad => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\);

-- Location: LCCOMB_X16_Y13_N6
\u_vga|Add30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~0_combout\ = \u_vga|h_cnt\(0) $ (VCC)
-- \u_vga|Add30~1\ = CARRY(\u_vga|h_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(0),
	datad => VCC,
	combout => \u_vga|Add30~0_combout\,
	cout => \u_vga|Add30~1\);

-- Location: FF_X16_Y13_N5
\u_vga|h_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add30~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(0));

-- Location: LCCOMB_X16_Y13_N8
\u_vga|Add30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~2_combout\ = (\u_vga|h_cnt\(1) & (!\u_vga|Add30~1\)) # (!\u_vga|h_cnt\(1) & ((\u_vga|Add30~1\) # (GND)))
-- \u_vga|Add30~3\ = CARRY((!\u_vga|Add30~1\) # (!\u_vga|h_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|Add30~1\,
	combout => \u_vga|Add30~2_combout\,
	cout => \u_vga|Add30~3\);

-- Location: FF_X16_Y13_N31
\u_vga|h_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add30~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(1));

-- Location: LCCOMB_X16_Y13_N10
\u_vga|Add30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~4_combout\ = (\u_vga|h_cnt\(2) & (\u_vga|Add30~3\ $ (GND))) # (!\u_vga|h_cnt\(2) & (!\u_vga|Add30~3\ & VCC))
-- \u_vga|Add30~5\ = CARRY((\u_vga|h_cnt\(2) & !\u_vga|Add30~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add30~3\,
	combout => \u_vga|Add30~4_combout\,
	cout => \u_vga|Add30~5\);

-- Location: FF_X16_Y13_N11
\u_vga|h_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add30~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(2));

-- Location: LCCOMB_X16_Y13_N12
\u_vga|Add30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~6_combout\ = (\u_vga|h_cnt\(3) & (!\u_vga|Add30~5\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|Add30~5\) # (GND)))
-- \u_vga|Add30~7\ = CARRY((!\u_vga|Add30~5\) # (!\u_vga|h_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add30~5\,
	combout => \u_vga|Add30~6_combout\,
	cout => \u_vga|Add30~7\);

-- Location: FF_X16_Y13_N13
\u_vga|h_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add30~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(3));

-- Location: LCCOMB_X16_Y13_N30
\u_vga|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal1~0_combout\ = (\u_vga|h_cnt\(3) & (\u_vga|h_cnt\(0) & (\u_vga|h_cnt\(1) & \u_vga|h_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(0),
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Equal1~0_combout\);

-- Location: LCCOMB_X16_Y13_N18
\u_vga|Add30~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~12_combout\ = (\u_vga|h_cnt\(6) & (\u_vga|Add30~11\ $ (GND))) # (!\u_vga|h_cnt\(6) & (!\u_vga|Add30~11\ & VCC))
-- \u_vga|Add30~13\ = CARRY((\u_vga|h_cnt\(6) & !\u_vga|Add30~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(6),
	datad => VCC,
	cin => \u_vga|Add30~11\,
	combout => \u_vga|Add30~12_combout\,
	cout => \u_vga|Add30~13\);

-- Location: LCCOMB_X16_Y13_N20
\u_vga|Add30~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~14_combout\ = (\u_vga|h_cnt\(7) & (!\u_vga|Add30~13\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|Add30~13\) # (GND)))
-- \u_vga|Add30~15\ = CARRY((!\u_vga|Add30~13\) # (!\u_vga|h_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(7),
	datad => VCC,
	cin => \u_vga|Add30~13\,
	combout => \u_vga|Add30~14_combout\,
	cout => \u_vga|Add30~15\);

-- Location: FF_X16_Y13_N21
\u_vga|h_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add30~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(7));

-- Location: LCCOMB_X16_Y13_N22
\u_vga|Add30~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~16_combout\ = (\u_vga|h_cnt\(8) & (\u_vga|Add30~15\ $ (GND))) # (!\u_vga|h_cnt\(8) & (!\u_vga|Add30~15\ & VCC))
-- \u_vga|Add30~17\ = CARRY((\u_vga|h_cnt\(8) & !\u_vga|Add30~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datad => VCC,
	cin => \u_vga|Add30~15\,
	combout => \u_vga|Add30~16_combout\,
	cout => \u_vga|Add30~17\);

-- Location: FF_X16_Y13_N23
\u_vga|h_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add30~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(8));

-- Location: LCCOMB_X16_Y13_N24
\u_vga|Add30~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~18_combout\ = (\u_vga|h_cnt\(9) & (!\u_vga|Add30~17\)) # (!\u_vga|h_cnt\(9) & ((\u_vga|Add30~17\) # (GND)))
-- \u_vga|Add30~19\ = CARRY((!\u_vga|Add30~17\) # (!\u_vga|h_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(9),
	datad => VCC,
	cin => \u_vga|Add30~17\,
	combout => \u_vga|Add30~18_combout\,
	cout => \u_vga|Add30~19\);

-- Location: FF_X16_Y13_N25
\u_vga|h_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add30~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(9));

-- Location: LCCOMB_X16_Y13_N26
\u_vga|Add30~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~20_combout\ = \u_vga|Add30~19\ $ (!\u_vga|h_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|h_cnt\(10),
	cin => \u_vga|Add30~19\,
	combout => \u_vga|Add30~20_combout\);

-- Location: LCCOMB_X16_Y13_N28
\u_vga|LessThan30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan30~0_combout\ = (!\u_vga|h_cnt\(8) & (!\u_vga|h_cnt\(4) & (\u_vga|LessThan11~0_combout\ & !\u_vga|h_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|LessThan11~0_combout\,
	datad => \u_vga|h_cnt\(9),
	combout => \u_vga|LessThan30~0_combout\);

-- Location: LCCOMB_X16_Y13_N2
\u_vga|h_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|h_cnt~1_combout\ = (\u_vga|Add30~20_combout\ & (((!\u_vga|Equal1~0_combout\) # (!\u_vga|h_cnt\(10))) # (!\u_vga|LessThan30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add30~20_combout\,
	datab => \u_vga|LessThan30~0_combout\,
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|Equal1~0_combout\,
	combout => \u_vga|h_cnt~1_combout\);

-- Location: FF_X16_Y13_N3
\u_vga|h_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|h_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(10));

-- Location: LCCOMB_X16_Y13_N14
\u_vga|Add30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~8_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|Add30~7\ $ (GND))) # (!\u_vga|h_cnt\(4) & (!\u_vga|Add30~7\ & VCC))
-- \u_vga|Add30~9\ = CARRY((\u_vga|h_cnt\(4) & !\u_vga|Add30~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add30~7\,
	combout => \u_vga|Add30~8_combout\,
	cout => \u_vga|Add30~9\);

-- Location: LCCOMB_X16_Y13_N0
\u_vga|h_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|h_cnt~0_combout\ = (\u_vga|Add30~8_combout\ & (((!\u_vga|LessThan30~0_combout\) # (!\u_vga|h_cnt\(10))) # (!\u_vga|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~0_combout\,
	datab => \u_vga|h_cnt\(10),
	datac => \u_vga|Add30~8_combout\,
	datad => \u_vga|LessThan30~0_combout\,
	combout => \u_vga|h_cnt~0_combout\);

-- Location: FF_X16_Y13_N1
\u_vga|h_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|h_cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(4));

-- Location: LCCOMB_X16_Y13_N16
\u_vga|Add30~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~10_combout\ = (\u_vga|h_cnt\(5) & (!\u_vga|Add30~9\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|Add30~9\) # (GND)))
-- \u_vga|Add30~11\ = CARRY((!\u_vga|Add30~9\) # (!\u_vga|h_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add30~9\,
	combout => \u_vga|Add30~10_combout\,
	cout => \u_vga|Add30~11\);

-- Location: FF_X16_Y13_N17
\u_vga|h_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add30~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(5));

-- Location: FF_X16_Y13_N19
\u_vga|h_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add30~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(6));

-- Location: LCCOMB_X16_Y13_N4
\u_vga|LessThan11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~0_combout\ = (!\u_vga|h_cnt\(6) & (!\u_vga|h_cnt\(7) & !\u_vga|h_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|h_cnt\(7),
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|LessThan11~0_combout\);

-- Location: LCCOMB_X15_Y12_N12
\u_vga|LessThan11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~1_combout\ = (!\u_vga|h_cnt\(10) & ((\u_vga|LessThan11~0_combout\) # ((!\u_vga|h_cnt\(8)) # (!\u_vga|h_cnt\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan11~0_combout\,
	datab => \u_vga|h_cnt\(9),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|h_cnt\(10),
	combout => \u_vga|LessThan11~1_combout\);

-- Location: LCCOMB_X15_Y17_N6
\u_vga|Add28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~0_combout\ = \u_vga|v_cnt\(0) $ (VCC)
-- \u_vga|Add28~1\ = CARRY(\u_vga|v_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(0),
	datad => VCC,
	combout => \u_vga|Add28~0_combout\,
	cout => \u_vga|Add28~1\);

-- Location: LCCOMB_X15_Y17_N20
\u_vga|Add28~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~14_combout\ = (\u_vga|v_cnt\(7) & (!\u_vga|Add28~13\)) # (!\u_vga|v_cnt\(7) & ((\u_vga|Add28~13\) # (GND)))
-- \u_vga|Add28~15\ = CARRY((!\u_vga|Add28~13\) # (!\u_vga|v_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(7),
	datad => VCC,
	cin => \u_vga|Add28~13\,
	combout => \u_vga|Add28~14_combout\,
	cout => \u_vga|Add28~15\);

-- Location: LCCOMB_X15_Y17_N22
\u_vga|Add28~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~16_combout\ = (\u_vga|v_cnt\(8) & (\u_vga|Add28~15\ $ (GND))) # (!\u_vga|v_cnt\(8) & (!\u_vga|Add28~15\ & VCC))
-- \u_vga|Add28~17\ = CARRY((\u_vga|v_cnt\(8) & !\u_vga|Add28~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datad => VCC,
	cin => \u_vga|Add28~15\,
	combout => \u_vga|Add28~16_combout\,
	cout => \u_vga|Add28~17\);

-- Location: LCCOMB_X15_Y16_N6
\u_vga|v_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~3_combout\ = (\u_vga|Add28~16_combout\ & \u_vga|vga_gen~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~16_combout\,
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt~3_combout\);

-- Location: LCCOMB_X16_Y17_N24
\u_vga|v_cnt[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt[8]~0_combout\ = (\u_vga|h_cnt\(10) & ((\u_vga|LessThan30~0_combout\ & (\u_vga|Equal1~0_combout\)) # (!\u_vga|LessThan30~0_combout\ & ((!\u_vga|vga_gen~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~0_combout\,
	datab => \u_vga|vga_gen~38_combout\,
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|LessThan30~0_combout\,
	combout => \u_vga|v_cnt[8]~0_combout\);

-- Location: FF_X15_Y16_N7
\u_vga|v_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~3_combout\,
	ena => \u_vga|v_cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(8));

-- Location: LCCOMB_X15_Y17_N24
\u_vga|Add28~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~18_combout\ = (\u_vga|v_cnt\(9) & (!\u_vga|Add28~17\)) # (!\u_vga|v_cnt\(9) & ((\u_vga|Add28~17\) # (GND)))
-- \u_vga|Add28~19\ = CARRY((!\u_vga|Add28~17\) # (!\u_vga|v_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(9),
	datad => VCC,
	cin => \u_vga|Add28~17\,
	combout => \u_vga|Add28~18_combout\,
	cout => \u_vga|Add28~19\);

-- Location: LCCOMB_X15_Y16_N12
\u_vga|v_cnt[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt[9]~2_combout\ = (\u_vga|v_cnt[8]~0_combout\ & (\u_vga|Add28~18_combout\ & ((\u_vga|vga_gen~39_combout\)))) # (!\u_vga|v_cnt[8]~0_combout\ & (((\u_vga|v_cnt\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt[8]~0_combout\,
	datab => \u_vga|Add28~18_combout\,
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt[9]~2_combout\);

-- Location: FF_X15_Y16_N13
\u_vga|v_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(9));

-- Location: LCCOMB_X15_Y17_N26
\u_vga|Add28~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~20_combout\ = \u_vga|v_cnt\(10) $ (!\u_vga|Add28~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(10),
	cin => \u_vga|Add28~19\,
	combout => \u_vga|Add28~20_combout\);

-- Location: LCCOMB_X15_Y16_N18
\u_vga|v_cnt[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt[10]~1_combout\ = (\u_vga|v_cnt[8]~0_combout\ & (\u_vga|Add28~20_combout\ & ((\u_vga|vga_gen~39_combout\)))) # (!\u_vga|v_cnt[8]~0_combout\ & (((\u_vga|v_cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt[8]~0_combout\,
	datab => \u_vga|Add28~20_combout\,
	datac => \u_vga|v_cnt\(10),
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt[10]~1_combout\);

-- Location: FF_X15_Y16_N19
\u_vga|v_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(10));

-- Location: LCCOMB_X15_Y17_N30
\u_vga|vga_gen~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~19_combout\ = (!\u_vga|v_cnt\(6) & !\u_vga|v_cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|v_cnt\(6),
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|vga_gen~19_combout\);

-- Location: LCCOMB_X16_Y16_N8
\u_vga|vga_gen~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~2_combout\ = (\u_vga|v_cnt\(3) & \u_vga|v_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(4),
	combout => \u_vga|vga_gen~2_combout\);

-- Location: LCCOMB_X14_Y16_N14
\u_vga|vga_gen~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~13_combout\ = (!\u_vga|v_cnt\(1) & (!\u_vga|v_cnt\(2) & !\u_vga|v_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datac => \u_vga|v_cnt\(2),
	datad => \u_vga|v_cnt\(0),
	combout => \u_vga|vga_gen~13_combout\);

-- Location: LCCOMB_X16_Y16_N6
\u_vga|vga_gen~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~37_combout\ = ((\u_vga|vga_gen~19_combout\ & ((\u_vga|vga_gen~13_combout\) # (!\u_vga|vga_gen~2_combout\)))) # (!\u_vga|v_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datab => \u_vga|vga_gen~19_combout\,
	datac => \u_vga|vga_gen~2_combout\,
	datad => \u_vga|vga_gen~13_combout\,
	combout => \u_vga|vga_gen~37_combout\);

-- Location: LCCOMB_X15_Y16_N14
\u_vga|vga_gen~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~38_combout\ = (!\u_vga|v_cnt\(10) & (((!\u_vga|v_cnt\(8) & \u_vga|vga_gen~37_combout\)) # (!\u_vga|v_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datab => \u_vga|v_cnt\(10),
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|vga_gen~37_combout\,
	combout => \u_vga|vga_gen~38_combout\);

-- Location: LCCOMB_X16_Y17_N6
\u_vga|vga_gen~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~39_combout\ = (\u_vga|vga_gen~38_combout\) # (((!\u_vga|Equal1~0_combout\ & \u_vga|LessThan30~0_combout\)) # (!\u_vga|h_cnt\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~0_combout\,
	datab => \u_vga|vga_gen~38_combout\,
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|LessThan30~0_combout\,
	combout => \u_vga|vga_gen~39_combout\);

-- Location: LCCOMB_X14_Y17_N28
\u_vga|v_cnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~11_combout\ = (\u_vga|Add28~0_combout\ & \u_vga|vga_gen~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~0_combout\,
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt~11_combout\);

-- Location: FF_X14_Y17_N29
\u_vga|v_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~11_combout\,
	ena => \u_vga|v_cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(0));

-- Location: LCCOMB_X15_Y17_N8
\u_vga|Add28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~2_combout\ = (\u_vga|v_cnt\(1) & (!\u_vga|Add28~1\)) # (!\u_vga|v_cnt\(1) & ((\u_vga|Add28~1\) # (GND)))
-- \u_vga|Add28~3\ = CARRY((!\u_vga|Add28~1\) # (!\u_vga|v_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(1),
	datad => VCC,
	cin => \u_vga|Add28~1\,
	combout => \u_vga|Add28~2_combout\,
	cout => \u_vga|Add28~3\);

-- Location: LCCOMB_X15_Y16_N30
\u_vga|v_cnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~7_combout\ = (\u_vga|Add28~2_combout\ & \u_vga|vga_gen~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add28~2_combout\,
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt~7_combout\);

-- Location: FF_X15_Y16_N31
\u_vga|v_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~7_combout\,
	ena => \u_vga|v_cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(1));

-- Location: LCCOMB_X15_Y17_N10
\u_vga|Add28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~4_combout\ = (\u_vga|v_cnt\(2) & (\u_vga|Add28~3\ $ (GND))) # (!\u_vga|v_cnt\(2) & (!\u_vga|Add28~3\ & VCC))
-- \u_vga|Add28~5\ = CARRY((\u_vga|v_cnt\(2) & !\u_vga|Add28~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add28~3\,
	combout => \u_vga|Add28~4_combout\,
	cout => \u_vga|Add28~5\);

-- Location: LCCOMB_X15_Y16_N20
\u_vga|v_cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~6_combout\ = (\u_vga|Add28~4_combout\ & \u_vga|vga_gen~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~4_combout\,
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt~6_combout\);

-- Location: FF_X15_Y16_N21
\u_vga|v_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~6_combout\,
	ena => \u_vga|v_cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(2));

-- Location: LCCOMB_X15_Y17_N12
\u_vga|Add28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~6_combout\ = (\u_vga|v_cnt\(3) & (!\u_vga|Add28~5\)) # (!\u_vga|v_cnt\(3) & ((\u_vga|Add28~5\) # (GND)))
-- \u_vga|Add28~7\ = CARRY((!\u_vga|Add28~5\) # (!\u_vga|v_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add28~5\,
	combout => \u_vga|Add28~6_combout\,
	cout => \u_vga|Add28~7\);

-- Location: LCCOMB_X14_Y17_N4
\u_vga|v_cnt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~9_combout\ = (\u_vga|Add28~6_combout\ & \u_vga|vga_gen~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add28~6_combout\,
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt~9_combout\);

-- Location: FF_X14_Y17_N5
\u_vga|v_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~9_combout\,
	ena => \u_vga|v_cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(3));

-- Location: LCCOMB_X15_Y17_N14
\u_vga|Add28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~8_combout\ = (\u_vga|v_cnt\(4) & (\u_vga|Add28~7\ $ (GND))) # (!\u_vga|v_cnt\(4) & (!\u_vga|Add28~7\ & VCC))
-- \u_vga|Add28~9\ = CARRY((\u_vga|v_cnt\(4) & !\u_vga|Add28~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add28~7\,
	combout => \u_vga|Add28~8_combout\,
	cout => \u_vga|Add28~9\);

-- Location: LCCOMB_X14_Y17_N2
\u_vga|v_cnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~8_combout\ = (\u_vga|Add28~8_combout\ & \u_vga|vga_gen~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add28~8_combout\,
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt~8_combout\);

-- Location: FF_X14_Y17_N3
\u_vga|v_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~8_combout\,
	ena => \u_vga|v_cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(4));

-- Location: LCCOMB_X15_Y17_N16
\u_vga|Add28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~10_combout\ = (\u_vga|v_cnt\(5) & (!\u_vga|Add28~9\)) # (!\u_vga|v_cnt\(5) & ((\u_vga|Add28~9\) # (GND)))
-- \u_vga|Add28~11\ = CARRY((!\u_vga|Add28~9\) # (!\u_vga|v_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add28~9\,
	combout => \u_vga|Add28~10_combout\,
	cout => \u_vga|Add28~11\);

-- Location: LCCOMB_X14_Y17_N14
\u_vga|v_cnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~10_combout\ = (\u_vga|Add28~10_combout\ & \u_vga|vga_gen~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~10_combout\,
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt~10_combout\);

-- Location: FF_X14_Y17_N15
\u_vga|v_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~10_combout\,
	ena => \u_vga|v_cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(5));

-- Location: LCCOMB_X15_Y17_N18
\u_vga|Add28~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~12_combout\ = (\u_vga|v_cnt\(6) & (\u_vga|Add28~11\ $ (GND))) # (!\u_vga|v_cnt\(6) & (!\u_vga|Add28~11\ & VCC))
-- \u_vga|Add28~13\ = CARRY((\u_vga|v_cnt\(6) & !\u_vga|Add28~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(6),
	datad => VCC,
	cin => \u_vga|Add28~11\,
	combout => \u_vga|Add28~12_combout\,
	cout => \u_vga|Add28~13\);

-- Location: LCCOMB_X14_Y17_N0
\u_vga|v_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~5_combout\ = (\u_vga|Add28~12_combout\ & \u_vga|vga_gen~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~12_combout\,
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt~5_combout\);

-- Location: FF_X14_Y17_N1
\u_vga|v_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~5_combout\,
	ena => \u_vga|v_cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(6));

-- Location: LCCOMB_X15_Y16_N26
\u_vga|v_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~4_combout\ = (\u_vga|Add28~14_combout\ & \u_vga|vga_gen~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add28~14_combout\,
	datad => \u_vga|vga_gen~39_combout\,
	combout => \u_vga|v_cnt~4_combout\);

-- Location: FF_X15_Y16_N27
\u_vga|v_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~4_combout\,
	ena => \u_vga|v_cnt[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(7));

-- Location: LCCOMB_X20_Y11_N0
\u_vga|vga_gen~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~0_combout\ = (!\u_vga|v_cnt\(7) & (!\u_vga|v_cnt\(6) & !\u_vga|h_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|v_cnt\(6),
	datad => \u_vga|h_cnt\(9),
	combout => \u_vga|vga_gen~0_combout\);

-- Location: LCCOMB_X15_Y16_N0
\u_vga|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~0_combout\ = (!\u_vga|v_cnt\(9) & (!\u_vga|v_cnt\(8) & !\u_vga|v_cnt\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datac => \u_vga|v_cnt\(8),
	datad => \u_vga|v_cnt\(10),
	combout => \u_vga|Equal13~0_combout\);

-- Location: LCCOMB_X20_Y11_N30
\u_vga|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~0_combout\ = (!\u_vga|h_cnt\(6) & (!\u_vga|h_cnt\(5) & !\u_vga|h_cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|Mux4~0_combout\);

-- Location: LCCOMB_X20_Y11_N24
\u_vga|LessThan24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan24~0_combout\ = (!\u_vga|Mux4~0_combout\ & (\u_vga|h_cnt\(7) & \u_vga|h_cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux4~0_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|LessThan24~0_combout\);

-- Location: LCCOMB_X20_Y11_N26
\u_vga|vga_gen~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~1_combout\ = (!\u_vga|h_cnt\(10) & (\u_vga|vga_gen~0_combout\ & (\u_vga|Equal13~0_combout\ & !\u_vga|LessThan24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(10),
	datab => \u_vga|vga_gen~0_combout\,
	datac => \u_vga|Equal13~0_combout\,
	datad => \u_vga|LessThan24~0_combout\,
	combout => \u_vga|vga_gen~1_combout\);

-- Location: LCCOMB_X14_Y16_N26
\u_vga|vga_gen~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~7_combout\ = (\u_vga|v_cnt\(4) & (!\u_vga|v_cnt\(3) & ((!\u_vga|v_cnt\(1)) # (!\u_vga|v_cnt\(2))))) # (!\u_vga|v_cnt\(4) & (\u_vga|v_cnt\(3) & ((\u_vga|v_cnt\(2)) # (\u_vga|v_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datab => \u_vga|v_cnt\(4),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(1),
	combout => \u_vga|vga_gen~7_combout\);

-- Location: LCCOMB_X16_Y15_N16
\u_vga|vga_gen~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~8_combout\ = (\u_vga|vga_gen~1_combout\ & (!\u_vga|v_cnt\(5) & \u_vga|vga_gen~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~1_combout\,
	datab => \u_vga|v_cnt\(5),
	datad => \u_vga|vga_gen~7_combout\,
	combout => \u_vga|vga_gen~8_combout\);

-- Location: LCCOMB_X15_Y16_N2
\u_vga|vga_gen~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~10_combout\ = (\u_vga|v_cnt\(1)) # (!\u_vga|v_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datac => \u_vga|v_cnt\(7),
	combout => \u_vga|vga_gen~10_combout\);

-- Location: LCCOMB_X15_Y16_N28
\u_vga|update_elements_position~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~0_combout\ = (\u_vga|v_cnt\(9) & (!\u_vga|v_cnt\(2) & (!\u_vga|v_cnt\(8) & !\u_vga|v_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|v_cnt\(2),
	datac => \u_vga|v_cnt\(8),
	datad => \u_vga|v_cnt\(10),
	combout => \u_vga|update_elements_position~0_combout\);

-- Location: LCCOMB_X14_Y17_N18
\u_vga|vga_gen~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~9_combout\ = (\u_vga|v_cnt\(6)) # (((\u_vga|v_cnt\(5)) # (!\u_vga|v_cnt\(4))) # (!\u_vga|v_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|v_cnt\(3),
	datac => \u_vga|v_cnt\(5),
	datad => \u_vga|v_cnt\(4),
	combout => \u_vga|vga_gen~9_combout\);

-- Location: LCCOMB_X16_Y17_N14
\u_vga|update_elements_position~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~2_combout\ = (\u_vga|Equal1~0_combout\ & (\u_vga|v_cnt\(0) & (\u_vga|h_cnt\(10) & \u_vga|LessThan30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~0_combout\,
	datab => \u_vga|v_cnt\(0),
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|LessThan30~0_combout\,
	combout => \u_vga|update_elements_position~2_combout\);

-- Location: LCCOMB_X17_Y16_N22
\u_vga|vga_gen~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~40_combout\ = (\u_vga|vga_gen~10_combout\) # (((\u_vga|vga_gen~9_combout\) # (!\u_vga|update_elements_position~2_combout\)) # (!\u_vga|update_elements_position~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~10_combout\,
	datab => \u_vga|update_elements_position~0_combout\,
	datac => \u_vga|vga_gen~9_combout\,
	datad => \u_vga|update_elements_position~2_combout\,
	combout => \u_vga|vga_gen~40_combout\);

-- Location: LCCOMB_X17_Y16_N26
\u_vga|current_rocket_line~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~12_combout\ = (\u_vga|vga_gen~10_combout\) # ((\u_vga|vga_gen~9_combout\) # ((!\u_vga|update_elements_position~0_combout\) # (!\u_vga|v_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~10_combout\,
	datab => \u_vga|vga_gen~9_combout\,
	datac => \u_vga|v_cnt\(0),
	datad => \u_vga|update_elements_position~0_combout\,
	combout => \u_vga|current_rocket_line~12_combout\);

-- Location: LCCOMB_X14_Y16_N8
\u_vga|current_rocket_line[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line[4]~15_combout\ = (\u_vga|v_cnt\(2) & (\u_vga|v_cnt\(3) & \u_vga|v_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(1),
	combout => \u_vga|current_rocket_line[4]~15_combout\);

-- Location: LCCOMB_X16_Y17_N12
\u_vga|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal1~1_combout\ = (!\u_vga|h_cnt\(10)) # (!\u_vga|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~0_combout\,
	datac => \u_vga|h_cnt\(10),
	combout => \u_vga|Equal1~1_combout\);

-- Location: LCCOMB_X17_Y16_N2
\u_vga|update_elements_position~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~1_combout\ = (\u_vga|v_cnt\(0) & (\u_vga|update_elements_position~0_combout\ & (\u_vga|LessThan30~0_combout\ & !\u_vga|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(0),
	datab => \u_vga|update_elements_position~0_combout\,
	datac => \u_vga|LessThan30~0_combout\,
	datad => \u_vga|Equal1~1_combout\,
	combout => \u_vga|update_elements_position~1_combout\);

-- Location: LCCOMB_X17_Y16_N4
\u_vga|current_rocket_line~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~9_combout\ = (\u_vga|current_rocket_line\(8) & ((\u_vga|vga_gen~10_combout\) # ((\u_vga|vga_gen~9_combout\) # (!\u_vga|update_elements_position~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~10_combout\,
	datab => \u_vga|vga_gen~9_combout\,
	datac => \u_vga|current_rocket_line\(8),
	datad => \u_vga|update_elements_position~1_combout\,
	combout => \u_vga|current_rocket_line~9_combout\);

-- Location: LCCOMB_X17_Y16_N30
\u_vga|current_rocket_line~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~10_combout\ = (\u_vga|current_rocket_line\(7) & (((\u_vga|vga_gen~9_combout\) # (\u_vga|vga_gen~10_combout\)) # (!\u_vga|update_elements_position~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(7),
	datab => \u_vga|update_elements_position~1_combout\,
	datac => \u_vga|vga_gen~9_combout\,
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|current_rocket_line~10_combout\);

-- Location: LCCOMB_X17_Y16_N0
\u_vga|current_rocket_line~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~11_combout\ = (\u_vga|current_rocket_line\(6) & (((\u_vga|vga_gen~9_combout\) # (\u_vga|vga_gen~10_combout\)) # (!\u_vga|update_elements_position~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(6),
	datab => \u_vga|update_elements_position~1_combout\,
	datac => \u_vga|vga_gen~9_combout\,
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|current_rocket_line~11_combout\);

-- Location: LCCOMB_X17_Y16_N20
\u_vga|current_rocket_line~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~13_combout\ = (\u_vga|current_rocket_line\(5) & ((\u_vga|current_rocket_line~12_combout\) # ((\u_vga|Equal1~1_combout\) # (!\u_vga|LessThan30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line~12_combout\,
	datab => \u_vga|current_rocket_line\(5),
	datac => \u_vga|LessThan30~0_combout\,
	datad => \u_vga|Equal1~1_combout\,
	combout => \u_vga|current_rocket_line~13_combout\);

-- Location: LCCOMB_X16_Y16_N12
\u_vga|Add27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~0_combout\ = (\u_vga|current_rocket_line~14_combout\ & (\u_vga|v_cnt\(4) $ (VCC))) # (!\u_vga|current_rocket_line~14_combout\ & ((\u_vga|v_cnt\(4)) # (GND)))
-- \u_vga|Add27~1\ = CARRY((\u_vga|v_cnt\(4)) # (!\u_vga|current_rocket_line~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line~14_combout\,
	datab => \u_vga|v_cnt\(4),
	datad => VCC,
	combout => \u_vga|Add27~0_combout\,
	cout => \u_vga|Add27~1\);

-- Location: LCCOMB_X16_Y16_N14
\u_vga|Add27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~2_combout\ = (\u_vga|current_rocket_line~13_combout\ & ((\u_vga|v_cnt\(5) & (!\u_vga|Add27~1\)) # (!\u_vga|v_cnt\(5) & ((\u_vga|Add27~1\) # (GND))))) # (!\u_vga|current_rocket_line~13_combout\ & ((\u_vga|v_cnt\(5) & (\u_vga|Add27~1\ & VCC)) # 
-- (!\u_vga|v_cnt\(5) & (!\u_vga|Add27~1\))))
-- \u_vga|Add27~3\ = CARRY((\u_vga|current_rocket_line~13_combout\ & ((!\u_vga|Add27~1\) # (!\u_vga|v_cnt\(5)))) # (!\u_vga|current_rocket_line~13_combout\ & (!\u_vga|v_cnt\(5) & !\u_vga|Add27~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line~13_combout\,
	datab => \u_vga|v_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add27~1\,
	combout => \u_vga|Add27~2_combout\,
	cout => \u_vga|Add27~3\);

-- Location: LCCOMB_X16_Y16_N16
\u_vga|Add27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~4_combout\ = ((\u_vga|v_cnt\(6) $ (\u_vga|current_rocket_line~11_combout\ $ (\u_vga|Add27~3\)))) # (GND)
-- \u_vga|Add27~5\ = CARRY((\u_vga|v_cnt\(6) & ((!\u_vga|Add27~3\) # (!\u_vga|current_rocket_line~11_combout\))) # (!\u_vga|v_cnt\(6) & (!\u_vga|current_rocket_line~11_combout\ & !\u_vga|Add27~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|current_rocket_line~11_combout\,
	datad => VCC,
	cin => \u_vga|Add27~3\,
	combout => \u_vga|Add27~4_combout\,
	cout => \u_vga|Add27~5\);

-- Location: LCCOMB_X16_Y16_N18
\u_vga|Add27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~6_combout\ = (\u_vga|v_cnt\(7) & ((\u_vga|current_rocket_line~10_combout\ & (!\u_vga|Add27~5\)) # (!\u_vga|current_rocket_line~10_combout\ & (\u_vga|Add27~5\ & VCC)))) # (!\u_vga|v_cnt\(7) & ((\u_vga|current_rocket_line~10_combout\ & 
-- ((\u_vga|Add27~5\) # (GND))) # (!\u_vga|current_rocket_line~10_combout\ & (!\u_vga|Add27~5\))))
-- \u_vga|Add27~7\ = CARRY((\u_vga|v_cnt\(7) & (\u_vga|current_rocket_line~10_combout\ & !\u_vga|Add27~5\)) # (!\u_vga|v_cnt\(7) & ((\u_vga|current_rocket_line~10_combout\) # (!\u_vga|Add27~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datab => \u_vga|current_rocket_line~10_combout\,
	datad => VCC,
	cin => \u_vga|Add27~5\,
	combout => \u_vga|Add27~6_combout\,
	cout => \u_vga|Add27~7\);

-- Location: LCCOMB_X16_Y16_N20
\u_vga|Add27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~8_combout\ = ((\u_vga|v_cnt\(8) $ (\u_vga|current_rocket_line~9_combout\ $ (\u_vga|Add27~7\)))) # (GND)
-- \u_vga|Add27~9\ = CARRY((\u_vga|v_cnt\(8) & ((!\u_vga|Add27~7\) # (!\u_vga|current_rocket_line~9_combout\))) # (!\u_vga|v_cnt\(8) & (!\u_vga|current_rocket_line~9_combout\ & !\u_vga|Add27~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datab => \u_vga|current_rocket_line~9_combout\,
	datad => VCC,
	cin => \u_vga|Add27~7\,
	combout => \u_vga|Add27~8_combout\,
	cout => \u_vga|Add27~9\);

-- Location: LCCOMB_X17_Y16_N28
\u_vga|current_rocket_line~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~8_combout\ = (\u_vga|current_rocket_line\(9) & ((\u_vga|vga_gen~10_combout\) # ((\u_vga|vga_gen~9_combout\) # (!\u_vga|update_elements_position~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~10_combout\,
	datab => \u_vga|current_rocket_line\(9),
	datac => \u_vga|vga_gen~9_combout\,
	datad => \u_vga|update_elements_position~1_combout\,
	combout => \u_vga|current_rocket_line~8_combout\);

-- Location: LCCOMB_X16_Y16_N22
\u_vga|Add27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~10_combout\ = (\u_vga|v_cnt\(9) & ((\u_vga|current_rocket_line~8_combout\ & (!\u_vga|Add27~9\)) # (!\u_vga|current_rocket_line~8_combout\ & (\u_vga|Add27~9\ & VCC)))) # (!\u_vga|v_cnt\(9) & ((\u_vga|current_rocket_line~8_combout\ & 
-- ((\u_vga|Add27~9\) # (GND))) # (!\u_vga|current_rocket_line~8_combout\ & (!\u_vga|Add27~9\))))
-- \u_vga|Add27~11\ = CARRY((\u_vga|v_cnt\(9) & (\u_vga|current_rocket_line~8_combout\ & !\u_vga|Add27~9\)) # (!\u_vga|v_cnt\(9) & ((\u_vga|current_rocket_line~8_combout\) # (!\u_vga|Add27~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|current_rocket_line~8_combout\,
	datad => VCC,
	cin => \u_vga|Add27~9\,
	combout => \u_vga|Add27~10_combout\,
	cout => \u_vga|Add27~11\);

-- Location: LCCOMB_X16_Y16_N10
\u_vga|vga_gen~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~11_combout\ = (!\u_vga|Add27~0_combout\ & (!\u_vga|Add27~6_combout\ & (!\u_vga|Add27~2_combout\ & !\u_vga|Add27~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add27~0_combout\,
	datab => \u_vga|Add27~6_combout\,
	datac => \u_vga|Add27~2_combout\,
	datad => \u_vga|Add27~4_combout\,
	combout => \u_vga|vga_gen~11_combout\);

-- Location: LCCOMB_X16_Y16_N26
\u_vga|current_rocket_line[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line[4]~16_combout\ = (\u_vga|current_rocket_line[4]~15_combout\ & (!\u_vga|Add27~8_combout\ & (!\u_vga|Add27~10_combout\ & \u_vga|vga_gen~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line[4]~15_combout\,
	datab => \u_vga|Add27~8_combout\,
	datac => \u_vga|Add27~10_combout\,
	datad => \u_vga|vga_gen~11_combout\,
	combout => \u_vga|current_rocket_line[4]~16_combout\);

-- Location: LCCOMB_X16_Y14_N28
\u_vga|green_signal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~0_combout\ = (!\u_vga|h_cnt\(0) & (!\u_vga|h_cnt\(2) & !\u_vga|h_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(0),
	datac => \u_vga|h_cnt\(2),
	datad => \u_vga|h_cnt\(1),
	combout => \u_vga|green_signal~0_combout\);

-- Location: LCCOMB_X16_Y17_N16
\u_vga|LessThan18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~0_combout\ = ((\u_vga|h_cnt\(10)) # ((\u_vga|h_cnt\(3)) # (!\u_vga|LessThan30~0_combout\))) # (!\u_vga|green_signal~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|green_signal~0_combout\,
	datab => \u_vga|h_cnt\(10),
	datac => \u_vga|LessThan30~0_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|LessThan18~0_combout\);

-- Location: LCCOMB_X14_Y17_N8
\u_vga|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan3~0_combout\ = (\u_vga|v_cnt\(6) & ((\u_vga|v_cnt\(5)) # ((\u_vga|v_cnt\(3) & \u_vga|v_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|v_cnt\(3),
	datac => \u_vga|v_cnt\(5),
	datad => \u_vga|v_cnt\(4),
	combout => \u_vga|LessThan3~0_combout\);

-- Location: LCCOMB_X15_Y16_N16
\u_vga|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan3~1_combout\ = (\u_vga|v_cnt\(7)) # (\u_vga|v_cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|v_cnt\(7),
	datad => \u_vga|v_cnt\(8),
	combout => \u_vga|LessThan3~1_combout\);

-- Location: LCCOMB_X15_Y16_N24
\u_vga|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan3~2_combout\ = (!\u_vga|v_cnt\(10) & (((!\u_vga|LessThan3~0_combout\ & !\u_vga|LessThan3~1_combout\)) # (!\u_vga|v_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan3~0_combout\,
	datab => \u_vga|v_cnt\(9),
	datac => \u_vga|LessThan3~1_combout\,
	datad => \u_vga|v_cnt\(10),
	combout => \u_vga|LessThan3~2_combout\);

-- Location: LCCOMB_X16_Y17_N26
\u_vga|vga_gen~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~6_combout\ = (\u_vga|LessThan18~0_combout\ & (\u_vga|LessThan3~2_combout\ & ((\u_vga|LessThan30~0_combout\) # (!\u_vga|h_cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_vga|LessThan30~0_combout\,
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|LessThan3~2_combout\,
	combout => \u_vga|vga_gen~6_combout\);

-- Location: LCCOMB_X16_Y16_N28
\u_vga|current_rocket_line[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line[4]~17_combout\ = (\u_vga|update_elements_position~2_combout\ & (!\u_vga|Add27~12_combout\ & (\u_vga|current_rocket_line[4]~16_combout\ & \u_vga|vga_gen~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~2_combout\,
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|current_rocket_line[4]~16_combout\,
	datad => \u_vga|vga_gen~6_combout\,
	combout => \u_vga|current_rocket_line[4]~17_combout\);

-- Location: LCCOMB_X17_Y16_N6
\u_vga|current_rocket_line[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line[4]~18_combout\ = (\u_vga|current_rocket_line~14_combout\ & (\u_vga|current_rocket_line[4]~17_combout\ $ (VCC))) # (!\u_vga|current_rocket_line~14_combout\ & (\u_vga|current_rocket_line[4]~17_combout\ & VCC))
-- \u_vga|current_rocket_line[4]~19\ = CARRY((\u_vga|current_rocket_line~14_combout\ & \u_vga|current_rocket_line[4]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line~14_combout\,
	datab => \u_vga|current_rocket_line[4]~17_combout\,
	datad => VCC,
	combout => \u_vga|current_rocket_line[4]~18_combout\,
	cout => \u_vga|current_rocket_line[4]~19\);

-- Location: FF_X17_Y16_N25
\u_vga|current_rocket_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|current_rocket_line[4]~18_combout\,
	sload => VCC,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(4));

-- Location: LCCOMB_X17_Y16_N24
\u_vga|current_rocket_line~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~14_combout\ = (\u_vga|current_rocket_line\(4) & (((\u_vga|current_rocket_line~12_combout\) # (\u_vga|Equal1~1_combout\)) # (!\u_vga|LessThan30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan30~0_combout\,
	datab => \u_vga|current_rocket_line~12_combout\,
	datac => \u_vga|current_rocket_line\(4),
	datad => \u_vga|Equal1~1_combout\,
	combout => \u_vga|current_rocket_line~14_combout\);

-- Location: LCCOMB_X17_Y16_N8
\u_vga|current_rocket_line[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line[5]~20_combout\ = (\u_vga|current_rocket_line[4]~19\ & (((!\u_vga|current_rocket_line\(5))) # (!\u_vga|vga_gen~40_combout\))) # (!\u_vga|current_rocket_line[4]~19\ & (((\u_vga|vga_gen~40_combout\ & 
-- \u_vga|current_rocket_line\(5))) # (GND)))
-- \u_vga|current_rocket_line[5]~21\ = CARRY(((!\u_vga|current_rocket_line[4]~19\) # (!\u_vga|current_rocket_line\(5))) # (!\u_vga|vga_gen~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~40_combout\,
	datab => \u_vga|current_rocket_line\(5),
	datad => VCC,
	cin => \u_vga|current_rocket_line[4]~19\,
	combout => \u_vga|current_rocket_line[5]~20_combout\,
	cout => \u_vga|current_rocket_line[5]~21\);

-- Location: FF_X17_Y16_N9
\u_vga|current_rocket_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line[5]~20_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(5));

-- Location: LCCOMB_X17_Y16_N10
\u_vga|current_rocket_line[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line[6]~22_combout\ = (\u_vga|current_rocket_line[5]~21\ & (\u_vga|current_rocket_line\(6) & (\u_vga|vga_gen~40_combout\ & VCC))) # (!\u_vga|current_rocket_line[5]~21\ & ((((\u_vga|current_rocket_line\(6) & 
-- \u_vga|vga_gen~40_combout\)))))
-- \u_vga|current_rocket_line[6]~23\ = CARRY((\u_vga|current_rocket_line\(6) & (\u_vga|vga_gen~40_combout\ & !\u_vga|current_rocket_line[5]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(6),
	datab => \u_vga|vga_gen~40_combout\,
	datad => VCC,
	cin => \u_vga|current_rocket_line[5]~21\,
	combout => \u_vga|current_rocket_line[6]~22_combout\,
	cout => \u_vga|current_rocket_line[6]~23\);

-- Location: FF_X17_Y16_N11
\u_vga|current_rocket_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line[6]~22_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(6));

-- Location: LCCOMB_X17_Y16_N12
\u_vga|current_rocket_line[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line[7]~24_combout\ = (\u_vga|current_rocket_line[6]~23\ & (((!\u_vga|vga_gen~40_combout\)) # (!\u_vga|current_rocket_line\(7)))) # (!\u_vga|current_rocket_line[6]~23\ & (((\u_vga|current_rocket_line\(7) & 
-- \u_vga|vga_gen~40_combout\)) # (GND)))
-- \u_vga|current_rocket_line[7]~25\ = CARRY(((!\u_vga|current_rocket_line[6]~23\) # (!\u_vga|vga_gen~40_combout\)) # (!\u_vga|current_rocket_line\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(7),
	datab => \u_vga|vga_gen~40_combout\,
	datad => VCC,
	cin => \u_vga|current_rocket_line[6]~23\,
	combout => \u_vga|current_rocket_line[7]~24_combout\,
	cout => \u_vga|current_rocket_line[7]~25\);

-- Location: FF_X17_Y16_N13
\u_vga|current_rocket_line[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line[7]~24_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(7));

-- Location: LCCOMB_X17_Y16_N14
\u_vga|current_rocket_line[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line[8]~26_combout\ = (\u_vga|current_rocket_line[7]~25\ & (\u_vga|vga_gen~40_combout\ & (\u_vga|current_rocket_line\(8) & VCC))) # (!\u_vga|current_rocket_line[7]~25\ & ((((\u_vga|vga_gen~40_combout\ & 
-- \u_vga|current_rocket_line\(8))))))
-- \u_vga|current_rocket_line[8]~27\ = CARRY((\u_vga|vga_gen~40_combout\ & (\u_vga|current_rocket_line\(8) & !\u_vga|current_rocket_line[7]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~40_combout\,
	datab => \u_vga|current_rocket_line\(8),
	datad => VCC,
	cin => \u_vga|current_rocket_line[7]~25\,
	combout => \u_vga|current_rocket_line[8]~26_combout\,
	cout => \u_vga|current_rocket_line[8]~27\);

-- Location: FF_X17_Y16_N15
\u_vga|current_rocket_line[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line[8]~26_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(8));

-- Location: LCCOMB_X17_Y16_N16
\u_vga|current_rocket_line[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line[9]~28_combout\ = (\u_vga|current_rocket_line[8]~27\ & (((!\u_vga|current_rocket_line\(9))) # (!\u_vga|vga_gen~40_combout\))) # (!\u_vga|current_rocket_line[8]~27\ & (((\u_vga|vga_gen~40_combout\ & 
-- \u_vga|current_rocket_line\(9))) # (GND)))
-- \u_vga|current_rocket_line[9]~29\ = CARRY(((!\u_vga|current_rocket_line[8]~27\) # (!\u_vga|current_rocket_line\(9))) # (!\u_vga|vga_gen~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~40_combout\,
	datab => \u_vga|current_rocket_line\(9),
	datad => VCC,
	cin => \u_vga|current_rocket_line[8]~27\,
	combout => \u_vga|current_rocket_line[9]~28_combout\,
	cout => \u_vga|current_rocket_line[9]~29\);

-- Location: FF_X17_Y16_N17
\u_vga|current_rocket_line[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line[9]~28_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(9));

-- Location: LCCOMB_X17_Y16_N18
\u_vga|current_rocket_line[10]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line[10]~30_combout\ = \u_vga|current_rocket_line[9]~29\ $ (((!\u_vga|current_rocket_line\(10)) # (!\u_vga|vga_gen~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~40_combout\,
	datab => \u_vga|current_rocket_line\(10),
	cin => \u_vga|current_rocket_line[9]~29\,
	combout => \u_vga|current_rocket_line[10]~30_combout\);

-- Location: FF_X17_Y16_N19
\u_vga|current_rocket_line[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line[10]~30_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(10));

-- Location: LCCOMB_X20_Y16_N26
\u_vga|current_rocket_line~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~7_combout\ = (\u_vga|current_rocket_line\(10) & ((\u_vga|vga_gen~10_combout\) # ((\u_vga|vga_gen~9_combout\) # (!\u_vga|update_elements_position~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(10),
	datab => \u_vga|vga_gen~10_combout\,
	datac => \u_vga|vga_gen~9_combout\,
	datad => \u_vga|update_elements_position~1_combout\,
	combout => \u_vga|current_rocket_line~7_combout\);

-- Location: LCCOMB_X16_Y16_N24
\u_vga|Add27~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~12_combout\ = \u_vga|v_cnt\(10) $ (\u_vga|Add27~11\ $ (\u_vga|current_rocket_line~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(10),
	datad => \u_vga|current_rocket_line~7_combout\,
	cin => \u_vga|Add27~11\,
	combout => \u_vga|Add27~12_combout\);

-- Location: LCCOMB_X16_Y15_N10
\u_vga|red_signal~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~2_combout\ = (\u_vga|LessThan11~1_combout\ & (!\u_vga|vga_gen~8_combout\ & (!\u_vga|Add27~12_combout\ & \u_vga|vga_gen~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan11~1_combout\,
	datab => \u_vga|vga_gen~8_combout\,
	datac => \u_vga|Add27~12_combout\,
	datad => \u_vga|vga_gen~6_combout\,
	combout => \u_vga|red_signal~2_combout\);

-- Location: LCCOMB_X16_Y16_N2
\u_vga|vga_gen~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~16_combout\ = (\u_vga|vga_gen~11_combout\ & (!\u_vga|v_cnt\(3) & (!\u_vga|Add27~10_combout\ & !\u_vga|Add27~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~11_combout\,
	datab => \u_vga|v_cnt\(3),
	datac => \u_vga|Add27~10_combout\,
	datad => \u_vga|Add27~8_combout\,
	combout => \u_vga|vga_gen~16_combout\);

-- Location: LCCOMB_X16_Y16_N4
\u_vga|vga_gen~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~12_combout\ = (\u_vga|vga_gen~11_combout\ & (!\u_vga|Add27~10_combout\ & !\u_vga|Add27~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~11_combout\,
	datac => \u_vga|Add27~10_combout\,
	datad => \u_vga|Add27~8_combout\,
	combout => \u_vga|vga_gen~12_combout\);

-- Location: LCCOMB_X27_Y19_N8
\u_vga|first_part~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_part~0_combout\ = !\u_vga|first_part~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|first_part~q\,
	combout => \u_vga|first_part~0_combout\);

-- Location: LCCOMB_X14_Y16_N0
\u_vga|update_elements_position~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~3_combout\ = (\u_vga|v_cnt\(5) & (!\u_vga|v_cnt\(7) & (\u_vga|v_cnt\(3) & \u_vga|v_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(5),
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(4),
	combout => \u_vga|update_elements_position~3_combout\);

-- Location: LCCOMB_X20_Y16_N18
\u_vga|update_elements_position~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~4_combout\ = (\u_vga|update_elements_position~3_combout\ & (\u_vga|v_cnt\(6) & (\u_vga|v_cnt\(1) & \u_vga|update_elements_position~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~3_combout\,
	datab => \u_vga|v_cnt\(6),
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|update_elements_position~1_combout\,
	combout => \u_vga|update_elements_position~4_combout\);

-- Location: LCCOMB_X26_Y16_N8
\u_vga|current_submarine[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[0]~6_combout\ = \u_vga|current_submarine\(0) $ (VCC)
-- \u_vga|current_submarine[0]~7\ = CARRY(\u_vga|current_submarine\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(0),
	datad => VCC,
	combout => \u_vga|current_submarine[0]~6_combout\,
	cout => \u_vga|current_submarine[0]~7\);

-- Location: LCCOMB_X20_Y16_N12
\u_vga|update_elements_position~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~7_combout\ = (\u_vga|update_elements_position~3_combout\ & (\u_vga|v_cnt\(1) & \u_vga|v_cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~3_combout\,
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|v_cnt\(6),
	combout => \u_vga|update_elements_position~7_combout\);

-- Location: LCCOMB_X20_Y16_N30
\u_vga|current_submarine[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[4]~8_combout\ = ((\u_vga|update_elements_position~1_combout\ & \u_vga|update_elements_position~7_combout\)) # (!\u_vga|Equal7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~1_combout\,
	datac => \u_vga|Equal7~0_combout\,
	datad => \u_vga|update_elements_position~7_combout\,
	combout => \u_vga|current_submarine[4]~8_combout\);

-- Location: LCCOMB_X15_Y16_N4
\u_vga|vga_gen~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~35_combout\ = (\u_vga|v_cnt\(9) & (!\u_vga|v_cnt\(10) & !\u_vga|v_cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|v_cnt\(10),
	datad => \u_vga|v_cnt\(8),
	combout => \u_vga|vga_gen~35_combout\);

-- Location: LCCOMB_X14_Y16_N28
\u_vga|vga_gen~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~34_combout\ = (\u_vga|v_cnt\(2) & (\u_vga|v_cnt\(7))) # (!\u_vga|v_cnt\(2) & ((\u_vga|v_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|v_cnt\(6),
	combout => \u_vga|vga_gen~34_combout\);

-- Location: LCCOMB_X14_Y16_N4
\u_vga|vga_gen~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~33_combout\ = (!\u_vga|v_cnt\(7) & (((!\u_vga|v_cnt\(4)) # (!\u_vga|v_cnt\(3))) # (!\u_vga|v_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(5),
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(4),
	combout => \u_vga|vga_gen~33_combout\);

-- Location: LCCOMB_X14_Y16_N18
\u_vga|Equal13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~2_combout\ = (!\u_vga|v_cnt\(5) & (!\u_vga|v_cnt\(3) & !\u_vga|v_cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(4),
	combout => \u_vga|Equal13~2_combout\);

-- Location: LCCOMB_X14_Y16_N16
\u_vga|vga_gen~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~32_combout\ = (!\u_vga|v_cnt\(6) & (((\u_vga|v_cnt\(0) & \u_vga|v_cnt\(1))) # (!\u_vga|Equal13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(0),
	datab => \u_vga|v_cnt\(6),
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|Equal13~2_combout\,
	combout => \u_vga|vga_gen~32_combout\);

-- Location: LCCOMB_X14_Y16_N10
\u_vga|vga_gen~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~36_combout\ = ((\u_vga|vga_gen~34_combout\) # ((\u_vga|vga_gen~33_combout\) # (\u_vga|vga_gen~32_combout\))) # (!\u_vga|vga_gen~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~35_combout\,
	datab => \u_vga|vga_gen~34_combout\,
	datac => \u_vga|vga_gen~33_combout\,
	datad => \u_vga|vga_gen~32_combout\,
	combout => \u_vga|vga_gen~36_combout\);

-- Location: FF_X14_Y16_N11
\u_vga|v_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \u_vga|vga_gen~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_sync~q\);

-- Location: LCCOMB_X20_Y16_N14
\u_vga|address_a_roc[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[0]~6_combout\ = (\u_vga|update_elements_position~1_combout\ & ((\u_vga|update_elements_position~7_combout\) # ((\u_vga|update_submarines~q\ & !\u_vga|v_sync~q\)))) # (!\u_vga|update_elements_position~1_combout\ & 
-- (\u_vga|update_submarines~q\ & (!\u_vga|v_sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~1_combout\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|update_elements_position~7_combout\,
	combout => \u_vga|address_a_roc[0]~6_combout\);

-- Location: FF_X26_Y16_N9
\u_vga|current_submarine[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[0]~6_combout\,
	sclr => \u_vga|current_submarine[4]~8_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(0));

-- Location: LCCOMB_X26_Y16_N10
\u_vga|current_submarine[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[1]~9_combout\ = (\u_vga|current_submarine\(1) & (!\u_vga|current_submarine[0]~7\)) # (!\u_vga|current_submarine\(1) & ((\u_vga|current_submarine[0]~7\) # (GND)))
-- \u_vga|current_submarine[1]~10\ = CARRY((!\u_vga|current_submarine[0]~7\) # (!\u_vga|current_submarine\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(1),
	datad => VCC,
	cin => \u_vga|current_submarine[0]~7\,
	combout => \u_vga|current_submarine[1]~9_combout\,
	cout => \u_vga|current_submarine[1]~10\);

-- Location: FF_X26_Y16_N11
\u_vga|current_submarine[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[1]~9_combout\,
	sclr => \u_vga|current_submarine[4]~8_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(1));

-- Location: LCCOMB_X26_Y16_N12
\u_vga|current_submarine[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[2]~11_combout\ = (\u_vga|current_submarine\(2) & (\u_vga|current_submarine[1]~10\ $ (GND))) # (!\u_vga|current_submarine\(2) & (!\u_vga|current_submarine[1]~10\ & VCC))
-- \u_vga|current_submarine[2]~12\ = CARRY((\u_vga|current_submarine\(2) & !\u_vga|current_submarine[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datad => VCC,
	cin => \u_vga|current_submarine[1]~10\,
	combout => \u_vga|current_submarine[2]~11_combout\,
	cout => \u_vga|current_submarine[2]~12\);

-- Location: FF_X26_Y16_N13
\u_vga|current_submarine[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[2]~11_combout\,
	sclr => \u_vga|current_submarine[4]~8_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(2));

-- Location: LCCOMB_X26_Y16_N14
\u_vga|current_submarine[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[3]~13_combout\ = (\u_vga|current_submarine\(3) & (!\u_vga|current_submarine[2]~12\)) # (!\u_vga|current_submarine\(3) & ((\u_vga|current_submarine[2]~12\) # (GND)))
-- \u_vga|current_submarine[3]~14\ = CARRY((!\u_vga|current_submarine[2]~12\) # (!\u_vga|current_submarine\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(3),
	datad => VCC,
	cin => \u_vga|current_submarine[2]~12\,
	combout => \u_vga|current_submarine[3]~13_combout\,
	cout => \u_vga|current_submarine[3]~14\);

-- Location: FF_X26_Y16_N15
\u_vga|current_submarine[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[3]~13_combout\,
	sclr => \u_vga|current_submarine[4]~8_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(3));

-- Location: LCCOMB_X26_Y16_N16
\u_vga|current_submarine[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[4]~15_combout\ = (\u_vga|current_submarine\(4) & (\u_vga|current_submarine[3]~14\ $ (GND))) # (!\u_vga|current_submarine\(4) & (!\u_vga|current_submarine[3]~14\ & VCC))
-- \u_vga|current_submarine[4]~16\ = CARRY((\u_vga|current_submarine\(4) & !\u_vga|current_submarine[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(4),
	datad => VCC,
	cin => \u_vga|current_submarine[3]~14\,
	combout => \u_vga|current_submarine[4]~15_combout\,
	cout => \u_vga|current_submarine[4]~16\);

-- Location: FF_X26_Y16_N17
\u_vga|current_submarine[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[4]~15_combout\,
	sclr => \u_vga|current_submarine[4]~8_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(4));

-- Location: LCCOMB_X25_Y16_N28
\u_vga|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal2~0_combout\ = (!\u_vga|current_submarine\(2) & (!\u_vga|current_submarine\(1) & !\u_vga|current_submarine\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(2),
	datac => \u_vga|current_submarine\(1),
	datad => \u_vga|current_submarine\(3),
	combout => \u_vga|Equal2~0_combout\);

-- Location: LCCOMB_X26_Y16_N18
\u_vga|current_submarine[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[5]~17_combout\ = \u_vga|current_submarine\(5) $ (\u_vga|current_submarine[4]~16\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(5),
	cin => \u_vga|current_submarine[4]~16\,
	combout => \u_vga|current_submarine[5]~17_combout\);

-- Location: FF_X26_Y16_N19
\u_vga|current_submarine[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[5]~17_combout\,
	sclr => \u_vga|current_submarine[4]~8_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(5));

-- Location: LCCOMB_X26_Y16_N6
\u_vga|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal7~0_combout\ = (((!\u_vga|current_submarine\(5)) # (!\u_vga|current_submarine\(0))) # (!\u_vga|Equal2~0_combout\)) # (!\u_vga|current_submarine\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(4),
	datab => \u_vga|Equal2~0_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|current_submarine\(5),
	combout => \u_vga|Equal7~0_combout\);

-- Location: LCCOMB_X20_Y16_N4
\u_vga|update_submarines~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_submarines~0_combout\ = (\u_vga|update_elements_position~4_combout\) # ((\u_vga|update_submarines~q\ & ((\u_vga|Equal7~0_combout\) # (\u_vga|v_sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~4_combout\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|Equal7~0_combout\,
	datad => \u_vga|v_sync~q\,
	combout => \u_vga|update_submarines~0_combout\);

-- Location: FF_X20_Y16_N17
\u_vga|update_submarines\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|update_submarines~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|update_submarines~q\);

-- Location: LCCOMB_X20_Y16_N0
\u_vga|tmp_read_data_roc[214]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[214]~0_combout\ = (\u_vga|update_submarines~q\ & (!\u_vga|v_sync~q\ & ((!\u_vga|update_elements_position~7_combout\) # (!\u_vga|update_elements_position~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~1_combout\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|update_elements_position~7_combout\,
	combout => \u_vga|tmp_read_data_roc[214]~0_combout\);

-- Location: FF_X27_Y19_N9
\u_vga|first_part\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_part~0_combout\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_part~q\);

-- Location: LCCOMB_X20_Y16_N22
\u_vga|wr_en_a_roc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_roc~0_combout\ = ((\u_vga|update_elements_position~1_combout\ & \u_vga|update_elements_position~7_combout\)) # (!\u_vga|first_part~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datac => \u_vga|update_elements_position~1_combout\,
	datad => \u_vga|update_elements_position~7_combout\,
	combout => \u_vga|wr_en_a_roc~0_combout\);

-- Location: LCCOMB_X20_Y16_N28
\u_vga|wr_en_a_roc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_roc~1_combout\ = !\u_vga|wr_en_a_roc~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|wr_en_a_roc~0_combout\,
	combout => \u_vga|wr_en_a_roc~1_combout\);

-- Location: FF_X20_Y16_N29
\u_vga|wr_en_a_roc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wr_en_a_roc~1_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|wr_en_a_roc~q\);

-- Location: FF_X20_Y16_N23
\u_vga|rd_en_a_roc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wr_en_a_roc~0_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|rd_en_a_roc~q\);

-- Location: LCCOMB_X16_Y17_N18
\u_vga|rd_en_b_roc~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_b_roc~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_vga|rd_en_b_roc~feeder_combout\);

-- Location: LCCOMB_X16_Y17_N22
\u_vga|rd_en_b_roc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_b_roc~0_combout\ = (\u_vga|LessThan3~2_combout\ & ((\u_vga|current_rocket_line[4]~17_combout\) # (!\u_vga|vga_gen~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|LessThan3~2_combout\,
	datac => \u_vga|vga_gen~40_combout\,
	datad => \u_vga|current_rocket_line[4]~17_combout\,
	combout => \u_vga|rd_en_b_roc~0_combout\);

-- Location: FF_X16_Y17_N19
\u_vga|rd_en_b_roc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|rd_en_b_roc~feeder_combout\,
	ena => \u_vga|rd_en_b_roc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|rd_en_b_roc~q\);

-- Location: LCCOMB_X25_Y16_N26
\u_vga|Add5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~1_combout\ = (\u_vga|first_part~q\ & (\u_vga|current_submarine\(1))) # (!\u_vga|first_part~q\ & ((\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(1),
	datac => \u_vga|first_part~q\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|Add5~1_combout\);

-- Location: LCCOMB_X25_Y16_N8
\u_vga|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~0_combout\ = (\u_vga|current_submarine\(0)) # (!\u_vga|first_part~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_part~q\,
	datac => \u_vga|current_submarine\(0),
	combout => \u_vga|Add5~0_combout\);

-- Location: LCCOMB_X25_Y16_N10
\u_vga|address_a_roc[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[0]~7_combout\ = (\u_vga|Add5~1_combout\ & (\u_vga|Add5~0_combout\ $ (VCC))) # (!\u_vga|Add5~1_combout\ & (\u_vga|Add5~0_combout\ & VCC))
-- \u_vga|address_a_roc[0]~8\ = CARRY((\u_vga|Add5~1_combout\ & \u_vga|Add5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add5~1_combout\,
	datab => \u_vga|Add5~0_combout\,
	datad => VCC,
	combout => \u_vga|address_a_roc[0]~7_combout\,
	cout => \u_vga|address_a_roc[0]~8\);

-- Location: FF_X25_Y16_N11
\u_vga|address_a_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[0]~7_combout\,
	asdata => VCC,
	sload => \u_vga|update_elements_position~4_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(0));

-- Location: LCCOMB_X25_Y16_N4
\u_vga|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~2_combout\ = (\u_vga|first_part~q\ & ((\u_vga|current_submarine\(2)))) # (!\u_vga|first_part~q\ & (\u_vga|current_submarine\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(1),
	datac => \u_vga|first_part~q\,
	datad => \u_vga|current_submarine\(2),
	combout => \u_vga|Add5~2_combout\);

-- Location: LCCOMB_X25_Y16_N12
\u_vga|address_a_roc[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[1]~9_combout\ = (\u_vga|Add5~2_combout\ & (!\u_vga|address_a_roc[0]~8\)) # (!\u_vga|Add5~2_combout\ & ((\u_vga|address_a_roc[0]~8\) # (GND)))
-- \u_vga|address_a_roc[1]~10\ = CARRY((!\u_vga|address_a_roc[0]~8\) # (!\u_vga|Add5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add5~2_combout\,
	datad => VCC,
	cin => \u_vga|address_a_roc[0]~8\,
	combout => \u_vga|address_a_roc[1]~9_combout\,
	cout => \u_vga|address_a_roc[1]~10\);

-- Location: FF_X25_Y16_N13
\u_vga|address_a_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[1]~9_combout\,
	asdata => VCC,
	sload => \u_vga|update_elements_position~4_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(1));

-- Location: LCCOMB_X25_Y16_N30
\u_vga|Add5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~3_combout\ = (\u_vga|first_part~q\ & ((\u_vga|current_submarine\(3)))) # (!\u_vga|first_part~q\ & (!\u_vga|current_submarine\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(2),
	datac => \u_vga|first_part~q\,
	datad => \u_vga|current_submarine\(3),
	combout => \u_vga|Add5~3_combout\);

-- Location: LCCOMB_X25_Y16_N14
\u_vga|address_a_roc[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[2]~11_combout\ = ((\u_vga|Add5~3_combout\ $ (\u_vga|first_part~q\ $ (!\u_vga|address_a_roc[1]~10\)))) # (GND)
-- \u_vga|address_a_roc[2]~12\ = CARRY((\u_vga|Add5~3_combout\ & ((\u_vga|first_part~q\) # (!\u_vga|address_a_roc[1]~10\))) # (!\u_vga|Add5~3_combout\ & (\u_vga|first_part~q\ & !\u_vga|address_a_roc[1]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add5~3_combout\,
	datab => \u_vga|first_part~q\,
	datad => VCC,
	cin => \u_vga|address_a_roc[1]~10\,
	combout => \u_vga|address_a_roc[2]~11_combout\,
	cout => \u_vga|address_a_roc[2]~12\);

-- Location: LCCOMB_X24_Y19_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X25_Y16_N15
\u_vga|address_a_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[2]~11_combout\,
	asdata => \~GND~combout\,
	sload => \u_vga|update_elements_position~4_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(2));

-- Location: LCCOMB_X25_Y16_N0
\u_vga|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~4_combout\ = (\u_vga|first_part~q\ & (((\u_vga|current_submarine\(4))))) # (!\u_vga|first_part~q\ & (\u_vga|current_submarine\(3) $ ((!\u_vga|current_submarine\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(3),
	datab => \u_vga|current_submarine\(2),
	datac => \u_vga|first_part~q\,
	datad => \u_vga|current_submarine\(4),
	combout => \u_vga|Add5~4_combout\);

-- Location: LCCOMB_X25_Y16_N16
\u_vga|address_a_roc[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[3]~13_combout\ = (\u_vga|Add5~4_combout\ & ((\u_vga|first_part~q\ & (\u_vga|address_a_roc[2]~12\ & VCC)) # (!\u_vga|first_part~q\ & (!\u_vga|address_a_roc[2]~12\)))) # (!\u_vga|Add5~4_combout\ & ((\u_vga|first_part~q\ & 
-- (!\u_vga|address_a_roc[2]~12\)) # (!\u_vga|first_part~q\ & ((\u_vga|address_a_roc[2]~12\) # (GND)))))
-- \u_vga|address_a_roc[3]~14\ = CARRY((\u_vga|Add5~4_combout\ & (!\u_vga|first_part~q\ & !\u_vga|address_a_roc[2]~12\)) # (!\u_vga|Add5~4_combout\ & ((!\u_vga|address_a_roc[2]~12\) # (!\u_vga|first_part~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add5~4_combout\,
	datab => \u_vga|first_part~q\,
	datad => VCC,
	cin => \u_vga|address_a_roc[2]~12\,
	combout => \u_vga|address_a_roc[3]~13_combout\,
	cout => \u_vga|address_a_roc[3]~14\);

-- Location: FF_X25_Y16_N17
\u_vga|address_a_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[3]~13_combout\,
	asdata => VCC,
	sload => \u_vga|update_elements_position~4_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(3));

-- Location: LCCOMB_X25_Y16_N6
\u_vga|Add5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~5_combout\ = (!\u_vga|first_part~q\ & (\u_vga|current_submarine\(4) $ (((\u_vga|current_submarine\(3)) # (\u_vga|current_submarine\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(3),
	datab => \u_vga|current_submarine\(2),
	datac => \u_vga|first_part~q\,
	datad => \u_vga|current_submarine\(4),
	combout => \u_vga|Add5~5_combout\);

-- Location: LCCOMB_X25_Y16_N24
\u_vga|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add5~6_combout\ = (\u_vga|Add5~5_combout\) # ((\u_vga|current_submarine\(5) & \u_vga|first_part~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|first_part~q\,
	datad => \u_vga|Add5~5_combout\,
	combout => \u_vga|Add5~6_combout\);

-- Location: LCCOMB_X25_Y16_N18
\u_vga|address_a_roc[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[4]~15_combout\ = (\u_vga|Add5~6_combout\ & (\u_vga|address_a_roc[3]~14\ $ (GND))) # (!\u_vga|Add5~6_combout\ & (!\u_vga|address_a_roc[3]~14\ & VCC))
-- \u_vga|address_a_roc[4]~16\ = CARRY((\u_vga|Add5~6_combout\ & !\u_vga|address_a_roc[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add5~6_combout\,
	datad => VCC,
	cin => \u_vga|address_a_roc[3]~14\,
	combout => \u_vga|address_a_roc[4]~15_combout\,
	cout => \u_vga|address_a_roc[4]~16\);

-- Location: FF_X25_Y16_N19
\u_vga|address_a_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[4]~15_combout\,
	asdata => \~GND~combout\,
	sload => \u_vga|update_elements_position~4_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(4));

-- Location: LCCOMB_X25_Y16_N2
\u_vga|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add4~0_combout\ = \u_vga|current_submarine\(5) $ (((\u_vga|current_submarine\(4) & ((\u_vga|current_submarine\(3)) # (\u_vga|current_submarine\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(3),
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|current_submarine\(2),
	datad => \u_vga|current_submarine\(4),
	combout => \u_vga|Add4~0_combout\);

-- Location: LCCOMB_X25_Y16_N20
\u_vga|address_a_roc[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[5]~17_combout\ = \u_vga|address_a_roc[4]~16\ $ (((!\u_vga|first_part~q\ & \u_vga|Add4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_part~q\,
	datad => \u_vga|Add4~0_combout\,
	cin => \u_vga|address_a_roc[4]~16\,
	combout => \u_vga|address_a_roc[5]~17_combout\);

-- Location: FF_X25_Y16_N21
\u_vga|address_a_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[5]~17_combout\,
	asdata => \~GND~combout\,
	sload => \u_vga|update_elements_position~4_combout\,
	ena => \u_vga|address_a_roc[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(5));

-- Location: LCCOMB_X16_Y15_N22
\u_vga|red_signal~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~5_combout\ = (!\u_vga|Add27~12_combout\ & \u_vga|vga_gen~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add27~12_combout\,
	datad => \u_vga|vga_gen~6_combout\,
	combout => \u_vga|red_signal~5_combout\);

-- Location: LCCOMB_X16_Y17_N4
\u_vga|address_b_roc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc~1_combout\ = (\u_vga|red_signal~5_combout\ & (\u_vga|current_rocket_line[4]~16_combout\ & (\u_vga|update_elements_position~2_combout\ & \u_vga|Add28~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~5_combout\,
	datab => \u_vga|current_rocket_line[4]~16_combout\,
	datac => \u_vga|update_elements_position~2_combout\,
	datad => \u_vga|Add28~8_combout\,
	combout => \u_vga|address_b_roc~1_combout\);

-- Location: FF_X16_Y17_N5
\u_vga|address_b_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc~1_combout\,
	ena => \u_vga|rd_en_b_roc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(0));

-- Location: LCCOMB_X16_Y17_N30
\u_vga|address_b_roc~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc~2_combout\ = (\u_vga|red_signal~5_combout\ & (\u_vga|update_elements_position~2_combout\ & (\u_vga|Add28~10_combout\ & \u_vga|current_rocket_line[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~5_combout\,
	datab => \u_vga|update_elements_position~2_combout\,
	datac => \u_vga|Add28~10_combout\,
	datad => \u_vga|current_rocket_line[4]~16_combout\,
	combout => \u_vga|address_b_roc~2_combout\);

-- Location: FF_X16_Y17_N31
\u_vga|address_b_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc~2_combout\,
	ena => \u_vga|rd_en_b_roc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(1));

-- Location: LCCOMB_X16_Y17_N8
\u_vga|address_b_roc~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc~3_combout\ = (\u_vga|red_signal~5_combout\ & (\u_vga|current_rocket_line[4]~16_combout\ & (\u_vga|update_elements_position~2_combout\ & \u_vga|Add28~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~5_combout\,
	datab => \u_vga|current_rocket_line[4]~16_combout\,
	datac => \u_vga|update_elements_position~2_combout\,
	datad => \u_vga|Add28~12_combout\,
	combout => \u_vga|address_b_roc~3_combout\);

-- Location: FF_X16_Y17_N9
\u_vga|address_b_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc~3_combout\,
	ena => \u_vga|rd_en_b_roc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(2));

-- Location: LCCOMB_X16_Y17_N2
\u_vga|address_b_roc~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc~4_combout\ = (\u_vga|red_signal~5_combout\ & (\u_vga|Add28~14_combout\ & (\u_vga|update_elements_position~2_combout\ & \u_vga|current_rocket_line[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~5_combout\,
	datab => \u_vga|Add28~14_combout\,
	datac => \u_vga|update_elements_position~2_combout\,
	datad => \u_vga|current_rocket_line[4]~16_combout\,
	combout => \u_vga|address_b_roc~4_combout\);

-- Location: FF_X16_Y17_N3
\u_vga|address_b_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc~4_combout\,
	ena => \u_vga|rd_en_b_roc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(3));

-- Location: LCCOMB_X16_Y17_N0
\u_vga|address_b_roc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc~0_combout\ = (\u_vga|current_rocket_line[4]~16_combout\ & (\u_vga|update_elements_position~2_combout\ & (\u_vga|red_signal~5_combout\ & \u_vga|Add28~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line[4]~16_combout\,
	datab => \u_vga|update_elements_position~2_combout\,
	datac => \u_vga|red_signal~5_combout\,
	datad => \u_vga|Add28~16_combout\,
	combout => \u_vga|address_b_roc~0_combout\);

-- Location: FF_X16_Y17_N1
\u_vga|address_b_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc~0_combout\,
	ena => \u_vga|rd_en_b_roc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(4));

-- Location: LCCOMB_X16_Y17_N20
\u_vga|address_b_roc~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc~5_combout\ = (\u_vga|red_signal~5_combout\ & (\u_vga|Add28~18_combout\ & (\u_vga|update_elements_position~2_combout\ & \u_vga|current_rocket_line[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~5_combout\,
	datab => \u_vga|Add28~18_combout\,
	datac => \u_vga|update_elements_position~2_combout\,
	datad => \u_vga|current_rocket_line[4]~16_combout\,
	combout => \u_vga|address_b_roc~5_combout\);

-- Location: FF_X16_Y17_N21
\u_vga|address_b_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc~5_combout\,
	ena => \u_vga|rd_en_b_roc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(5));

-- Location: CLKCTRL_G2
\u_vga|v_sync~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_vga|v_sync~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_vga|v_sync~clkctrl_outclk\);

-- Location: LCCOMB_X40_Y10_N26
\u_spi_ee_config|oDATA_YH_xhdl2[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\ = (\u_spi_ee_config|low_byte_dataY[7]~0_combout\ & (\u_spi_ee_config|direction~q\ & \u_spi_ee_config|high_byte_d~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|low_byte_dataY[7]~0_combout\,
	datac => \u_spi_ee_config|direction~q\,
	datad => \u_spi_ee_config|high_byte_d~q\,
	combout => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\);

-- Location: FF_X38_Y11_N11
\u_spi_ee_config|oDATA_YH_xhdl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YH_xhdl2\(1));

-- Location: FF_X39_Y11_N27
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6),
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(7));

-- Location: LCCOMB_X38_Y11_N30
\u_spi_ee_config|low_byte_dataY[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[7]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(7),
	combout => \u_spi_ee_config|low_byte_dataY[7]~feeder_combout\);

-- Location: LCCOMB_X40_Y10_N0
\u_spi_ee_config|low_byte_dataY[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[7]~1_combout\ = (\u_spi_ee_config|direction~q\ & (!\u_spi_ee_config|high_byte_d~q\ & \u_spi_ee_config|low_byte_dataY[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|direction~q\,
	datac => \u_spi_ee_config|high_byte_d~q\,
	datad => \u_spi_ee_config|low_byte_dataY[7]~0_combout\,
	combout => \u_spi_ee_config|low_byte_dataY[7]~1_combout\);

-- Location: FF_X38_Y11_N31
\u_spi_ee_config|low_byte_dataY[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[7]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(7));

-- Location: FF_X38_Y11_N25
\u_spi_ee_config|oDATA_YL_xhdl1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(7),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(7));

-- Location: FF_X39_Y11_N13
\u_spi_ee_config|low_byte_dataY[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6),
	sload => VCC,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(6));

-- Location: FF_X38_Y11_N23
\u_spi_ee_config|oDATA_YL_xhdl1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(6),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(6));

-- Location: FF_X39_Y11_N11
\u_spi_ee_config|low_byte_dataY[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(5),
	sload => VCC,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(5));

-- Location: FF_X38_Y11_N21
\u_spi_ee_config|oDATA_YL_xhdl1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(5),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(5));

-- Location: LCCOMB_X38_Y11_N8
\u_spi_ee_config|low_byte_dataY[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4),
	combout => \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\);

-- Location: FF_X38_Y11_N9
\u_spi_ee_config|low_byte_dataY[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(4));

-- Location: FF_X38_Y11_N19
\u_spi_ee_config|oDATA_YL_xhdl1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(4),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(4));

-- Location: LCCOMB_X38_Y11_N4
\u_spi_ee_config|low_byte_dataY[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3),
	combout => \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\);

-- Location: FF_X38_Y11_N5
\u_spi_ee_config|low_byte_dataY[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(3));

-- Location: FF_X38_Y11_N17
\u_spi_ee_config|oDATA_YL_xhdl1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(3),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(3));

-- Location: LCCOMB_X38_Y11_N28
\u_spi_ee_config|low_byte_dataY[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2),
	combout => \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\);

-- Location: FF_X38_Y11_N29
\u_spi_ee_config|low_byte_dataY[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(2));

-- Location: FF_X38_Y11_N15
\u_spi_ee_config|oDATA_YL_xhdl1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(2),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(2));

-- Location: FF_X38_Y11_N7
\u_spi_ee_config|low_byte_dataY[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1),
	sload => VCC,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(1));

-- Location: FF_X38_Y11_N13
\u_spi_ee_config|oDATA_YL_xhdl1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(1),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(1));

-- Location: FF_X38_Y11_N3
\u_spi_ee_config|low_byte_dataY[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0),
	sload => VCC,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(0));

-- Location: FF_X38_Y11_N1
\u_spi_ee_config|oDATA_YL_xhdl1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(0),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(0));

-- Location: LCCOMB_X38_Y11_N0
\u_vga|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add16~0_combout\ = \u_spi_ee_config|oDATA_YL_xhdl1\(0) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spi_ee_config|oDATA_YL_xhdl1\(0),
	datad => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	combout => \u_vga|Add16~0_combout\);

-- Location: LCCOMB_X38_Y11_N10
\u_vga|Add16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add16~1_combout\ = (\u_spi_ee_config|oDATA_YH_xhdl2\(1) & (\u_vga|Add16~0_combout\ $ (VCC))) # (!\u_spi_ee_config|oDATA_YH_xhdl2\(1) & (\u_vga|Add16~0_combout\ & VCC))
-- \u_vga|Add16~2\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) & \u_vga|Add16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_vga|Add16~0_combout\,
	datad => VCC,
	combout => \u_vga|Add16~1_combout\,
	cout => \u_vga|Add16~2\);

-- Location: LCCOMB_X38_Y11_N12
\u_vga|Add16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add16~3_combout\ = (\u_vga|Add16~2\ & (\u_spi_ee_config|oDATA_YL_xhdl1\(1) $ ((!\u_spi_ee_config|oDATA_YH_xhdl2\(1))))) # (!\u_vga|Add16~2\ & ((\u_spi_ee_config|oDATA_YL_xhdl1\(1) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1))) # (GND)))
-- \u_vga|Add16~4\ = CARRY((\u_spi_ee_config|oDATA_YL_xhdl1\(1) $ (!\u_spi_ee_config|oDATA_YH_xhdl2\(1))) # (!\u_vga|Add16~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YL_xhdl1\(1),
	datab => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datad => VCC,
	cin => \u_vga|Add16~2\,
	combout => \u_vga|Add16~3_combout\,
	cout => \u_vga|Add16~4\);

-- Location: LCCOMB_X38_Y11_N14
\u_vga|Add16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add16~5_combout\ = (\u_vga|Add16~4\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(2))))) # (!\u_vga|Add16~4\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(2) $ (VCC))))
-- \u_vga|Add16~6\ = CARRY((!\u_vga|Add16~4\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(2),
	datad => VCC,
	cin => \u_vga|Add16~4\,
	combout => \u_vga|Add16~5_combout\,
	cout => \u_vga|Add16~6\);

-- Location: LCCOMB_X38_Y11_N16
\u_vga|Add16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add16~7_combout\ = (\u_vga|Add16~6\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ ((!\u_spi_ee_config|oDATA_YL_xhdl1\(3))))) # (!\u_vga|Add16~6\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(3))) # (GND)))
-- \u_vga|Add16~8\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (!\u_spi_ee_config|oDATA_YL_xhdl1\(3))) # (!\u_vga|Add16~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(3),
	datad => VCC,
	cin => \u_vga|Add16~6\,
	combout => \u_vga|Add16~7_combout\,
	cout => \u_vga|Add16~8\);

-- Location: LCCOMB_X38_Y11_N18
\u_vga|Add16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add16~9_combout\ = (\u_vga|Add16~8\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(4))))) # (!\u_vga|Add16~8\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(4) $ (VCC))))
-- \u_vga|Add16~10\ = CARRY((!\u_vga|Add16~8\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(4),
	datad => VCC,
	cin => \u_vga|Add16~8\,
	combout => \u_vga|Add16~9_combout\,
	cout => \u_vga|Add16~10\);

-- Location: LCCOMB_X38_Y11_N20
\u_vga|Add16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add16~11_combout\ = (\u_vga|Add16~10\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ ((!\u_spi_ee_config|oDATA_YL_xhdl1\(5))))) # (!\u_vga|Add16~10\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(5))) # (GND)))
-- \u_vga|Add16~12\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (!\u_spi_ee_config|oDATA_YL_xhdl1\(5))) # (!\u_vga|Add16~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(5),
	datad => VCC,
	cin => \u_vga|Add16~10\,
	combout => \u_vga|Add16~11_combout\,
	cout => \u_vga|Add16~12\);

-- Location: LCCOMB_X38_Y11_N22
\u_vga|Add16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add16~13_combout\ = (\u_vga|Add16~12\ & ((\u_spi_ee_config|oDATA_YL_xhdl1\(6) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1))))) # (!\u_vga|Add16~12\ & (\u_spi_ee_config|oDATA_YL_xhdl1\(6) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (VCC))))
-- \u_vga|Add16~14\ = CARRY((!\u_vga|Add16~12\ & (\u_spi_ee_config|oDATA_YL_xhdl1\(6) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YL_xhdl1\(6),
	datab => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datad => VCC,
	cin => \u_vga|Add16~12\,
	combout => \u_vga|Add16~13_combout\,
	cout => \u_vga|Add16~14\);

-- Location: LCCOMB_X38_Y11_N24
\u_vga|Add16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add16~15_combout\ = (\u_vga|Add16~14\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ ((!\u_spi_ee_config|oDATA_YL_xhdl1\(7))))) # (!\u_vga|Add16~14\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(7))) # (GND)))
-- \u_vga|Add16~16\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (!\u_spi_ee_config|oDATA_YL_xhdl1\(7))) # (!\u_vga|Add16~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(7),
	datad => VCC,
	cin => \u_vga|Add16~14\,
	combout => \u_vga|Add16~15_combout\,
	cout => \u_vga|Add16~16\);

-- Location: FF_X38_Y11_N27
\u_spi_ee_config|oDATA_YH_xhdl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YH_xhdl2\(0));

-- Location: LCCOMB_X38_Y11_N26
\u_vga|Add16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add16~17_combout\ = \u_spi_ee_config|oDATA_YH_xhdl2\(0) $ (\u_vga|Add16~16\ $ (!\u_spi_ee_config|oDATA_YH_xhdl2\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(0),
	datad => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	cin => \u_vga|Add16~16\,
	combout => \u_vga|Add16~17_combout\);

-- Location: LCCOMB_X26_Y12_N14
\u_vga|Add17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~14_combout\ = (\u_vga|old_magn_g_y\(7) & ((\u_vga|old_magn_g_y\(8) & (\u_vga|Add17~13\ & VCC)) # (!\u_vga|old_magn_g_y\(8) & (!\u_vga|Add17~13\)))) # (!\u_vga|old_magn_g_y\(7) & ((\u_vga|old_magn_g_y\(8) & (!\u_vga|Add17~13\)) # 
-- (!\u_vga|old_magn_g_y\(8) & ((\u_vga|Add17~13\) # (GND)))))
-- \u_vga|Add17~15\ = CARRY((\u_vga|old_magn_g_y\(7) & (!\u_vga|old_magn_g_y\(8) & !\u_vga|Add17~13\)) # (!\u_vga|old_magn_g_y\(7) & ((!\u_vga|Add17~13\) # (!\u_vga|old_magn_g_y\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_magn_g_y\(7),
	datab => \u_vga|old_magn_g_y\(8),
	datad => VCC,
	cin => \u_vga|Add17~13\,
	combout => \u_vga|Add17~14_combout\,
	cout => \u_vga|Add17~15\);

-- Location: LCCOMB_X26_Y12_N0
\u_vga|Add17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~0_combout\ = (\u_vga|magn_g_y\(1) & (\u_vga|magn_g_y\(0) $ (VCC))) # (!\u_vga|magn_g_y\(1) & (\u_vga|magn_g_y\(0) & VCC))
-- \u_vga|Add17~1\ = CARRY((\u_vga|magn_g_y\(1) & \u_vga|magn_g_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|magn_g_y\(0),
	datad => VCC,
	combout => \u_vga|Add17~0_combout\,
	cout => \u_vga|Add17~1\);

-- Location: LCCOMB_X26_Y11_N8
\u_vga|Add18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~1_cout\ = CARRY((\u_vga|Add16~1_combout\ & \u_vga|magn_g_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add16~1_combout\,
	datab => \u_vga|magn_g_y\(0),
	datad => VCC,
	cout => \u_vga|Add18~1_cout\);

-- Location: LCCOMB_X26_Y11_N10
\u_vga|Add18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~3_cout\ = CARRY((\u_vga|Add17~0_combout\ & (!\u_vga|Add16~3_combout\ & !\u_vga|Add18~1_cout\)) # (!\u_vga|Add17~0_combout\ & ((!\u_vga|Add18~1_cout\) # (!\u_vga|Add16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add17~0_combout\,
	datab => \u_vga|Add16~3_combout\,
	datad => VCC,
	cin => \u_vga|Add18~1_cout\,
	cout => \u_vga|Add18~3_cout\);

-- Location: LCCOMB_X26_Y11_N12
\u_vga|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~4_combout\ = ((\u_vga|Add17~2_combout\ $ (\u_vga|Add16~5_combout\ $ (!\u_vga|Add18~3_cout\)))) # (GND)
-- \u_vga|Add18~5\ = CARRY((\u_vga|Add17~2_combout\ & ((\u_vga|Add16~5_combout\) # (!\u_vga|Add18~3_cout\))) # (!\u_vga|Add17~2_combout\ & (\u_vga|Add16~5_combout\ & !\u_vga|Add18~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add17~2_combout\,
	datab => \u_vga|Add16~5_combout\,
	datad => VCC,
	cin => \u_vga|Add18~3_cout\,
	combout => \u_vga|Add18~4_combout\,
	cout => \u_vga|Add18~5\);

-- Location: FF_X26_Y11_N13
\u_vga|magn_g_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add18~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(0));

-- Location: LCCOMB_X26_Y12_N2
\u_vga|Add17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~2_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(2) & (\u_vga|Add17~1\ & VCC)) # (!\u_vga|magn_g_y\(2) & (!\u_vga|Add17~1\)))) # (!\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(2) & (!\u_vga|Add17~1\)) # (!\u_vga|magn_g_y\(2) & 
-- ((\u_vga|Add17~1\) # (GND)))))
-- \u_vga|Add17~3\ = CARRY((\u_vga|magn_g_y\(1) & (!\u_vga|magn_g_y\(2) & !\u_vga|Add17~1\)) # (!\u_vga|magn_g_y\(1) & ((!\u_vga|Add17~1\) # (!\u_vga|magn_g_y\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|magn_g_y\(2),
	datad => VCC,
	cin => \u_vga|Add17~1\,
	combout => \u_vga|Add17~2_combout\,
	cout => \u_vga|Add17~3\);

-- Location: LCCOMB_X26_Y11_N14
\u_vga|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~6_combout\ = (\u_vga|Add16~7_combout\ & ((\u_vga|Add17~4_combout\ & (\u_vga|Add18~5\ & VCC)) # (!\u_vga|Add17~4_combout\ & (!\u_vga|Add18~5\)))) # (!\u_vga|Add16~7_combout\ & ((\u_vga|Add17~4_combout\ & (!\u_vga|Add18~5\)) # 
-- (!\u_vga|Add17~4_combout\ & ((\u_vga|Add18~5\) # (GND)))))
-- \u_vga|Add18~7\ = CARRY((\u_vga|Add16~7_combout\ & (!\u_vga|Add17~4_combout\ & !\u_vga|Add18~5\)) # (!\u_vga|Add16~7_combout\ & ((!\u_vga|Add18~5\) # (!\u_vga|Add17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add16~7_combout\,
	datab => \u_vga|Add17~4_combout\,
	datad => VCC,
	cin => \u_vga|Add18~5\,
	combout => \u_vga|Add18~6_combout\,
	cout => \u_vga|Add18~7\);

-- Location: FF_X26_Y11_N15
\u_vga|magn_g_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add18~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(1));

-- Location: LCCOMB_X26_Y12_N4
\u_vga|Add17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~4_combout\ = ((\u_vga|magn_g_y\(3) $ (\u_vga|magn_g_y\(2) $ (!\u_vga|Add17~3\)))) # (GND)
-- \u_vga|Add17~5\ = CARRY((\u_vga|magn_g_y\(3) & ((\u_vga|magn_g_y\(2)) # (!\u_vga|Add17~3\))) # (!\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) & !\u_vga|Add17~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|magn_g_y\(2),
	datad => VCC,
	cin => \u_vga|Add17~3\,
	combout => \u_vga|Add17~4_combout\,
	cout => \u_vga|Add17~5\);

-- Location: LCCOMB_X26_Y11_N16
\u_vga|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~8_combout\ = ((\u_vga|Add17~6_combout\ $ (\u_vga|Add16~9_combout\ $ (!\u_vga|Add18~7\)))) # (GND)
-- \u_vga|Add18~9\ = CARRY((\u_vga|Add17~6_combout\ & ((\u_vga|Add16~9_combout\) # (!\u_vga|Add18~7\))) # (!\u_vga|Add17~6_combout\ & (\u_vga|Add16~9_combout\ & !\u_vga|Add18~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add17~6_combout\,
	datab => \u_vga|Add16~9_combout\,
	datad => VCC,
	cin => \u_vga|Add18~7\,
	combout => \u_vga|Add18~8_combout\,
	cout => \u_vga|Add18~9\);

-- Location: FF_X26_Y11_N17
\u_vga|magn_g_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add18~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(2));

-- Location: LCCOMB_X26_Y12_N6
\u_vga|Add17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~6_combout\ = (\u_vga|magn_g_y\(4) & ((\u_vga|magn_g_y\(3) & (\u_vga|Add17~5\ & VCC)) # (!\u_vga|magn_g_y\(3) & (!\u_vga|Add17~5\)))) # (!\u_vga|magn_g_y\(4) & ((\u_vga|magn_g_y\(3) & (!\u_vga|Add17~5\)) # (!\u_vga|magn_g_y\(3) & 
-- ((\u_vga|Add17~5\) # (GND)))))
-- \u_vga|Add17~7\ = CARRY((\u_vga|magn_g_y\(4) & (!\u_vga|magn_g_y\(3) & !\u_vga|Add17~5\)) # (!\u_vga|magn_g_y\(4) & ((!\u_vga|Add17~5\) # (!\u_vga|magn_g_y\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(3),
	datad => VCC,
	cin => \u_vga|Add17~5\,
	combout => \u_vga|Add17~6_combout\,
	cout => \u_vga|Add17~7\);

-- Location: LCCOMB_X26_Y11_N18
\u_vga|Add18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~10_combout\ = (\u_vga|Add17~8_combout\ & ((\u_vga|Add16~11_combout\ & (\u_vga|Add18~9\ & VCC)) # (!\u_vga|Add16~11_combout\ & (!\u_vga|Add18~9\)))) # (!\u_vga|Add17~8_combout\ & ((\u_vga|Add16~11_combout\ & (!\u_vga|Add18~9\)) # 
-- (!\u_vga|Add16~11_combout\ & ((\u_vga|Add18~9\) # (GND)))))
-- \u_vga|Add18~11\ = CARRY((\u_vga|Add17~8_combout\ & (!\u_vga|Add16~11_combout\ & !\u_vga|Add18~9\)) # (!\u_vga|Add17~8_combout\ & ((!\u_vga|Add18~9\) # (!\u_vga|Add16~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add17~8_combout\,
	datab => \u_vga|Add16~11_combout\,
	datad => VCC,
	cin => \u_vga|Add18~9\,
	combout => \u_vga|Add18~10_combout\,
	cout => \u_vga|Add18~11\);

-- Location: FF_X26_Y11_N19
\u_vga|magn_g_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add18~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(3));

-- Location: LCCOMB_X26_Y12_N8
\u_vga|Add17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~8_combout\ = ((\u_vga|magn_g_y\(4) $ (\u_vga|magn_g_y\(5) $ (!\u_vga|Add17~7\)))) # (GND)
-- \u_vga|Add17~9\ = CARRY((\u_vga|magn_g_y\(4) & ((\u_vga|magn_g_y\(5)) # (!\u_vga|Add17~7\))) # (!\u_vga|magn_g_y\(4) & (\u_vga|magn_g_y\(5) & !\u_vga|Add17~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(5),
	datad => VCC,
	cin => \u_vga|Add17~7\,
	combout => \u_vga|Add17~8_combout\,
	cout => \u_vga|Add17~9\);

-- Location: LCCOMB_X26_Y11_N20
\u_vga|Add18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~12_combout\ = ((\u_vga|Add16~13_combout\ $ (\u_vga|Add17~10_combout\ $ (!\u_vga|Add18~11\)))) # (GND)
-- \u_vga|Add18~13\ = CARRY((\u_vga|Add16~13_combout\ & ((\u_vga|Add17~10_combout\) # (!\u_vga|Add18~11\))) # (!\u_vga|Add16~13_combout\ & (\u_vga|Add17~10_combout\ & !\u_vga|Add18~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add16~13_combout\,
	datab => \u_vga|Add17~10_combout\,
	datad => VCC,
	cin => \u_vga|Add18~11\,
	combout => \u_vga|Add18~12_combout\,
	cout => \u_vga|Add18~13\);

-- Location: FF_X26_Y11_N21
\u_vga|magn_g_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add18~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(4));

-- Location: LCCOMB_X26_Y12_N10
\u_vga|Add17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~10_combout\ = (\u_vga|magn_g_y\(5) & ((\u_vga|old_magn_g_y\(6) & (\u_vga|Add17~9\ & VCC)) # (!\u_vga|old_magn_g_y\(6) & (!\u_vga|Add17~9\)))) # (!\u_vga|magn_g_y\(5) & ((\u_vga|old_magn_g_y\(6) & (!\u_vga|Add17~9\)) # 
-- (!\u_vga|old_magn_g_y\(6) & ((\u_vga|Add17~9\) # (GND)))))
-- \u_vga|Add17~11\ = CARRY((\u_vga|magn_g_y\(5) & (!\u_vga|old_magn_g_y\(6) & !\u_vga|Add17~9\)) # (!\u_vga|magn_g_y\(5) & ((!\u_vga|Add17~9\) # (!\u_vga|old_magn_g_y\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(5),
	datab => \u_vga|old_magn_g_y\(6),
	datad => VCC,
	cin => \u_vga|Add17~9\,
	combout => \u_vga|Add17~10_combout\,
	cout => \u_vga|Add17~11\);

-- Location: LCCOMB_X26_Y11_N22
\u_vga|Add18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~14_combout\ = (\u_vga|Add16~15_combout\ & ((\u_vga|Add17~12_combout\ & (\u_vga|Add18~13\ & VCC)) # (!\u_vga|Add17~12_combout\ & (!\u_vga|Add18~13\)))) # (!\u_vga|Add16~15_combout\ & ((\u_vga|Add17~12_combout\ & (!\u_vga|Add18~13\)) # 
-- (!\u_vga|Add17~12_combout\ & ((\u_vga|Add18~13\) # (GND)))))
-- \u_vga|Add18~15\ = CARRY((\u_vga|Add16~15_combout\ & (!\u_vga|Add17~12_combout\ & !\u_vga|Add18~13\)) # (!\u_vga|Add16~15_combout\ & ((!\u_vga|Add18~13\) # (!\u_vga|Add17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add16~15_combout\,
	datab => \u_vga|Add17~12_combout\,
	datad => VCC,
	cin => \u_vga|Add18~13\,
	combout => \u_vga|Add18~14_combout\,
	cout => \u_vga|Add18~15\);

-- Location: LCCOMB_X26_Y11_N24
\u_vga|Add18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~16_combout\ = ((\u_vga|Add16~17_combout\ $ (\u_vga|Add17~14_combout\ $ (!\u_vga|Add18~15\)))) # (GND)
-- \u_vga|Add18~17\ = CARRY((\u_vga|Add16~17_combout\ & ((\u_vga|Add17~14_combout\) # (!\u_vga|Add18~15\))) # (!\u_vga|Add16~17_combout\ & (\u_vga|Add17~14_combout\ & !\u_vga|Add18~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add16~17_combout\,
	datab => \u_vga|Add17~14_combout\,
	datad => VCC,
	cin => \u_vga|Add18~15\,
	combout => \u_vga|Add18~16_combout\,
	cout => \u_vga|Add18~17\);

-- Location: FF_X26_Y11_N25
\u_vga|old_magn_g_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add18~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_magn_g_y\(6));

-- Location: LCCOMB_X26_Y12_N12
\u_vga|Add17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~12_combout\ = ((\u_vga|old_magn_g_y\(7) $ (\u_vga|old_magn_g_y\(6) $ (!\u_vga|Add17~11\)))) # (GND)
-- \u_vga|Add17~13\ = CARRY((\u_vga|old_magn_g_y\(7) & ((\u_vga|old_magn_g_y\(6)) # (!\u_vga|Add17~11\))) # (!\u_vga|old_magn_g_y\(7) & (\u_vga|old_magn_g_y\(6) & !\u_vga|Add17~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_magn_g_y\(7),
	datab => \u_vga|old_magn_g_y\(6),
	datad => VCC,
	cin => \u_vga|Add17~11\,
	combout => \u_vga|Add17~12_combout\,
	cout => \u_vga|Add17~13\);

-- Location: LCCOMB_X26_Y12_N16
\u_vga|Add17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~16_combout\ = (\u_vga|old_magn_g_y\(8) & (\u_vga|Add17~15\ $ (GND))) # (!\u_vga|old_magn_g_y\(8) & (!\u_vga|Add17~15\ & VCC))
-- \u_vga|Add17~17\ = CARRY((\u_vga|old_magn_g_y\(8) & !\u_vga|Add17~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_magn_g_y\(8),
	datad => VCC,
	cin => \u_vga|Add17~15\,
	combout => \u_vga|Add17~16_combout\,
	cout => \u_vga|Add17~17\);

-- Location: LCCOMB_X26_Y12_N18
\u_vga|Add17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~18_combout\ = \u_vga|Add17~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Add17~17\,
	combout => \u_vga|Add17~18_combout\);

-- Location: LCCOMB_X26_Y11_N26
\u_vga|Add18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~18_combout\ = (\u_vga|Add17~16_combout\ & (!\u_vga|Add18~17\)) # (!\u_vga|Add17~16_combout\ & ((\u_vga|Add18~17\) # (GND)))
-- \u_vga|Add18~19\ = CARRY((!\u_vga|Add18~17\) # (!\u_vga|Add17~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add17~16_combout\,
	datad => VCC,
	cin => \u_vga|Add18~17\,
	combout => \u_vga|Add18~18_combout\,
	cout => \u_vga|Add18~19\);

-- Location: LCCOMB_X26_Y11_N28
\u_vga|Add18~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~20_combout\ = \u_vga|Add18~19\ $ (!\u_vga|Add17~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Add17~18_combout\,
	cin => \u_vga|Add18~19\,
	combout => \u_vga|Add18~20_combout\);

-- Location: FF_X26_Y11_N29
\u_vga|old_magn_g_y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add18~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_magn_g_y\(8));

-- Location: FF_X26_Y11_N27
\u_vga|old_magn_g_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add18~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_magn_g_y\(7));

-- Location: FF_X26_Y11_N23
\u_vga|magn_g_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add18~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(5));

-- Location: LCCOMB_X26_Y12_N30
\u_vga|Decoder1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~9_combout\ = (!\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) & (\u_vga|magn_g_y\(0) & !\u_vga|magn_g_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|magn_g_y\(2),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|Decoder1~9_combout\);

-- Location: LCCOMB_X20_Y18_N22
\u_vga|old_random[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[5]~6_combout\ = !\u_vga|magn_g_y\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|old_random[5]~6_combout\);

-- Location: LCCOMB_X21_Y16_N10
\u_vga|update_rockets~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_rockets~0_combout\ = (\u_vga|update_submarines~q\ & (!\u_vga|v_sync~q\ & !\u_vga|Equal7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|v_sync~q\,
	datac => \u_vga|Equal7~0_combout\,
	combout => \u_vga|update_rockets~0_combout\);

-- Location: LCCOMB_X24_Y16_N8
\u_vga|Add11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~0_combout\ = \u_vga|current_rocket\(0) $ (VCC)
-- \u_vga|Add11~1\ = CARRY(\u_vga|current_rocket\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket\(0),
	datad => VCC,
	combout => \u_vga|Add11~0_combout\,
	cout => \u_vga|Add11~1\);

-- Location: LCCOMB_X24_Y16_N0
\u_vga|current_rocket~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~0_combout\ = (\u_vga|Add11~0_combout\ & \u_vga|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add11~0_combout\,
	datad => \u_vga|Equal8~1_combout\,
	combout => \u_vga|current_rocket~0_combout\);

-- Location: LCCOMB_X21_Y16_N8
\u_vga|current_rocket[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket[0]~1_combout\ = (!\u_vga|update_submarines~q\ & (\u_vga|update_rockets~q\ & (!\u_vga|v_sync~q\ & !\u_vga|update_elements_position~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|update_rockets~q\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|update_elements_position~4_combout\,
	combout => \u_vga|current_rocket[0]~1_combout\);

-- Location: FF_X24_Y16_N1
\u_vga|current_rocket[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~0_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(0));

-- Location: LCCOMB_X24_Y16_N10
\u_vga|Add11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~2_combout\ = (\u_vga|current_rocket\(1) & (!\u_vga|Add11~1\)) # (!\u_vga|current_rocket\(1) & ((\u_vga|Add11~1\) # (GND)))
-- \u_vga|Add11~3\ = CARRY((!\u_vga|Add11~1\) # (!\u_vga|current_rocket\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(1),
	datad => VCC,
	cin => \u_vga|Add11~1\,
	combout => \u_vga|Add11~2_combout\,
	cout => \u_vga|Add11~3\);

-- Location: LCCOMB_X24_Y16_N26
\u_vga|current_rocket~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~2_combout\ = (\u_vga|Add11~2_combout\ & \u_vga|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add11~2_combout\,
	datad => \u_vga|Equal8~1_combout\,
	combout => \u_vga|current_rocket~2_combout\);

-- Location: FF_X24_Y16_N27
\u_vga|current_rocket[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~2_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(1));

-- Location: LCCOMB_X24_Y16_N12
\u_vga|Add11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~4_combout\ = (\u_vga|current_rocket\(2) & (\u_vga|Add11~3\ $ (GND))) # (!\u_vga|current_rocket\(2) & (!\u_vga|Add11~3\ & VCC))
-- \u_vga|Add11~5\ = CARRY((\u_vga|current_rocket\(2) & !\u_vga|Add11~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(2),
	datad => VCC,
	cin => \u_vga|Add11~3\,
	combout => \u_vga|Add11~4_combout\,
	cout => \u_vga|Add11~5\);

-- Location: FF_X24_Y16_N13
\u_vga|current_rocket[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add11~4_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(2));

-- Location: LCCOMB_X24_Y16_N14
\u_vga|Add11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~6_combout\ = (\u_vga|current_rocket\(3) & (!\u_vga|Add11~5\)) # (!\u_vga|current_rocket\(3) & ((\u_vga|Add11~5\) # (GND)))
-- \u_vga|Add11~7\ = CARRY((!\u_vga|Add11~5\) # (!\u_vga|current_rocket\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket\(3),
	datad => VCC,
	cin => \u_vga|Add11~5\,
	combout => \u_vga|Add11~6_combout\,
	cout => \u_vga|Add11~7\);

-- Location: LCCOMB_X24_Y16_N28
\u_vga|current_rocket~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~3_combout\ = (\u_vga|Add11~6_combout\ & \u_vga|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add11~6_combout\,
	datad => \u_vga|Equal8~1_combout\,
	combout => \u_vga|current_rocket~3_combout\);

-- Location: FF_X24_Y16_N29
\u_vga|current_rocket[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~3_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(3));

-- Location: LCCOMB_X24_Y16_N16
\u_vga|Add11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~8_combout\ = (\u_vga|current_rocket\(4) & (\u_vga|Add11~7\ $ (GND))) # (!\u_vga|current_rocket\(4) & (!\u_vga|Add11~7\ & VCC))
-- \u_vga|Add11~9\ = CARRY((\u_vga|current_rocket\(4) & !\u_vga|Add11~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket\(4),
	datad => VCC,
	cin => \u_vga|Add11~7\,
	combout => \u_vga|Add11~8_combout\,
	cout => \u_vga|Add11~9\);

-- Location: FF_X24_Y16_N17
\u_vga|current_rocket[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add11~8_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(4));

-- Location: LCCOMB_X24_Y16_N18
\u_vga|Add11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~10_combout\ = (\u_vga|current_rocket\(5) & (!\u_vga|Add11~9\)) # (!\u_vga|current_rocket\(5) & ((\u_vga|Add11~9\) # (GND)))
-- \u_vga|Add11~11\ = CARRY((!\u_vga|Add11~9\) # (!\u_vga|current_rocket\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket\(5),
	datad => VCC,
	cin => \u_vga|Add11~9\,
	combout => \u_vga|Add11~10_combout\,
	cout => \u_vga|Add11~11\);

-- Location: FF_X24_Y16_N19
\u_vga|current_rocket[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add11~10_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(5));

-- Location: LCCOMB_X24_Y16_N20
\u_vga|Add11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add11~12_combout\ = \u_vga|Add11~11\ $ (!\u_vga|current_rocket\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|current_rocket\(6),
	cin => \u_vga|Add11~11\,
	combout => \u_vga|Add11~12_combout\);

-- Location: LCCOMB_X24_Y16_N6
\u_vga|current_rocket~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~4_combout\ = (\u_vga|Add11~12_combout\ & \u_vga|Equal8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add11~12_combout\,
	datad => \u_vga|Equal8~1_combout\,
	combout => \u_vga|current_rocket~4_combout\);

-- Location: FF_X24_Y16_N7
\u_vga|current_rocket[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~4_combout\,
	ena => \u_vga|current_rocket[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(6));

-- Location: LCCOMB_X24_Y16_N22
\u_vga|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal8~0_combout\ = (\u_vga|current_rocket\(2)) # (((\u_vga|current_rocket\(0)) # (!\u_vga|current_rocket\(1))) # (!\u_vga|current_rocket\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(2),
	datab => \u_vga|current_rocket\(3),
	datac => \u_vga|current_rocket\(1),
	datad => \u_vga|current_rocket\(0),
	combout => \u_vga|Equal8~0_combout\);

-- Location: LCCOMB_X24_Y16_N24
\u_vga|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal8~1_combout\ = ((\u_vga|current_rocket\(5)) # ((\u_vga|Equal8~0_combout\) # (\u_vga|current_rocket\(4)))) # (!\u_vga|current_rocket\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(6),
	datab => \u_vga|current_rocket\(5),
	datac => \u_vga|Equal8~0_combout\,
	datad => \u_vga|current_rocket\(4),
	combout => \u_vga|Equal8~1_combout\);

-- Location: LCCOMB_X21_Y16_N16
\u_vga|generate_subarine~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~2_combout\ = (!\u_vga|update_submarines~q\ & (!\u_vga|v_sync~q\ & !\u_vga|Equal8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|Equal8~1_combout\,
	combout => \u_vga|generate_subarine~2_combout\);

-- Location: LCCOMB_X21_Y16_N26
\u_vga|update_rockets~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_rockets~1_combout\ = (!\u_vga|update_elements_position~4_combout\ & ((\u_vga|update_rockets~0_combout\) # ((!\u_vga|generate_subarine~2_combout\ & \u_vga|update_rockets~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_rockets~0_combout\,
	datab => \u_vga|generate_subarine~2_combout\,
	datac => \u_vga|update_rockets~q\,
	datad => \u_vga|update_elements_position~4_combout\,
	combout => \u_vga|update_rockets~1_combout\);

-- Location: FF_X21_Y16_N27
\u_vga|update_rockets\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|update_rockets~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|update_rockets~q\);

-- Location: LCCOMB_X25_Y15_N2
\u_vga|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~0_combout\ = \u_vga|cycle_cnt\(0) $ (VCC)
-- \u_vga|Add0~1\ = CARRY(\u_vga|cycle_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(0),
	datad => VCC,
	combout => \u_vga|Add0~0_combout\,
	cout => \u_vga|Add0~1\);

-- Location: LCCOMB_X25_Y15_N24
\u_vga|cycle_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~1_combout\ = (!\u_vga|Equal9~1_combout\ & \u_vga|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal9~1_combout\,
	datad => \u_vga|Add0~0_combout\,
	combout => \u_vga|cycle_cnt~1_combout\);

-- Location: FF_X25_Y15_N25
\u_vga|cycle_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~1_combout\,
	ena => \u_vga|update_elements_position~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(0));

-- Location: LCCOMB_X25_Y15_N4
\u_vga|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~2_combout\ = (\u_vga|cycle_cnt\(1) & (!\u_vga|Add0~1\)) # (!\u_vga|cycle_cnt\(1) & ((\u_vga|Add0~1\) # (GND)))
-- \u_vga|Add0~3\ = CARRY((!\u_vga|Add0~1\) # (!\u_vga|cycle_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(1),
	datad => VCC,
	cin => \u_vga|Add0~1\,
	combout => \u_vga|Add0~2_combout\,
	cout => \u_vga|Add0~3\);

-- Location: FF_X25_Y15_N5
\u_vga|cycle_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add0~2_combout\,
	ena => \u_vga|update_elements_position~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(1));

-- Location: LCCOMB_X25_Y15_N6
\u_vga|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~4_combout\ = (\u_vga|cycle_cnt\(2) & (\u_vga|Add0~3\ $ (GND))) # (!\u_vga|cycle_cnt\(2) & (!\u_vga|Add0~3\ & VCC))
-- \u_vga|Add0~5\ = CARRY((\u_vga|cycle_cnt\(2) & !\u_vga|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add0~3\,
	combout => \u_vga|Add0~4_combout\,
	cout => \u_vga|Add0~5\);

-- Location: LCCOMB_X25_Y15_N16
\u_vga|cycle_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~0_combout\ = (!\u_vga|Equal9~1_combout\ & \u_vga|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal9~1_combout\,
	datad => \u_vga|Add0~4_combout\,
	combout => \u_vga|cycle_cnt~0_combout\);

-- Location: FF_X25_Y15_N17
\u_vga|cycle_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~0_combout\,
	ena => \u_vga|update_elements_position~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(2));

-- Location: LCCOMB_X25_Y15_N8
\u_vga|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~6_combout\ = (\u_vga|cycle_cnt\(3) & (!\u_vga|Add0~5\)) # (!\u_vga|cycle_cnt\(3) & ((\u_vga|Add0~5\) # (GND)))
-- \u_vga|Add0~7\ = CARRY((!\u_vga|Add0~5\) # (!\u_vga|cycle_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add0~5\,
	combout => \u_vga|Add0~6_combout\,
	cout => \u_vga|Add0~7\);

-- Location: FF_X25_Y15_N9
\u_vga|cycle_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add0~6_combout\,
	ena => \u_vga|update_elements_position~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(3));

-- Location: LCCOMB_X25_Y15_N10
\u_vga|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~8_combout\ = (\u_vga|cycle_cnt\(4) & (\u_vga|Add0~7\ $ (GND))) # (!\u_vga|cycle_cnt\(4) & (!\u_vga|Add0~7\ & VCC))
-- \u_vga|Add0~9\ = CARRY((\u_vga|cycle_cnt\(4) & !\u_vga|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add0~7\,
	combout => \u_vga|Add0~8_combout\,
	cout => \u_vga|Add0~9\);

-- Location: FF_X25_Y15_N11
\u_vga|cycle_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add0~8_combout\,
	ena => \u_vga|update_elements_position~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(4));

-- Location: LCCOMB_X25_Y15_N12
\u_vga|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~10_combout\ = (\u_vga|cycle_cnt\(5) & (!\u_vga|Add0~9\)) # (!\u_vga|cycle_cnt\(5) & ((\u_vga|Add0~9\) # (GND)))
-- \u_vga|Add0~11\ = CARRY((!\u_vga|Add0~9\) # (!\u_vga|cycle_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add0~9\,
	combout => \u_vga|Add0~10_combout\,
	cout => \u_vga|Add0~11\);

-- Location: LCCOMB_X25_Y15_N28
\u_vga|cycle_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~2_combout\ = (!\u_vga|Equal9~1_combout\ & \u_vga|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal9~1_combout\,
	datad => \u_vga|Add0~10_combout\,
	combout => \u_vga|cycle_cnt~2_combout\);

-- Location: FF_X25_Y15_N29
\u_vga|cycle_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~2_combout\,
	ena => \u_vga|update_elements_position~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(5));

-- Location: LCCOMB_X25_Y15_N14
\u_vga|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~12_combout\ = \u_vga|cycle_cnt\(6) $ (!\u_vga|Add0~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(6),
	cin => \u_vga|Add0~11\,
	combout => \u_vga|Add0~12_combout\);

-- Location: LCCOMB_X25_Y15_N22
\u_vga|cycle_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~3_combout\ = (\u_vga|Add0~12_combout\ & !\u_vga|Equal9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add0~12_combout\,
	datad => \u_vga|Equal9~1_combout\,
	combout => \u_vga|cycle_cnt~3_combout\);

-- Location: FF_X25_Y15_N23
\u_vga|cycle_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~3_combout\,
	ena => \u_vga|update_elements_position~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(6));

-- Location: LCCOMB_X25_Y15_N26
\u_vga|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal9~0_combout\ = (!\u_vga|cycle_cnt\(3) & (\u_vga|cycle_cnt\(2) & (!\u_vga|cycle_cnt\(1) & !\u_vga|cycle_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(3),
	datab => \u_vga|cycle_cnt\(2),
	datac => \u_vga|cycle_cnt\(1),
	datad => \u_vga|cycle_cnt\(0),
	combout => \u_vga|Equal9~0_combout\);

-- Location: LCCOMB_X25_Y15_N0
\u_vga|Equal9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal9~1_combout\ = (\u_vga|cycle_cnt\(6) & (\u_vga|cycle_cnt\(5) & (\u_vga|Equal9~0_combout\ & !\u_vga|cycle_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(6),
	datab => \u_vga|cycle_cnt\(5),
	datac => \u_vga|Equal9~0_combout\,
	datad => \u_vga|cycle_cnt\(4),
	combout => \u_vga|Equal9~1_combout\);

-- Location: LCCOMB_X21_Y16_N20
\u_vga|generate_subarine~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~0_combout\ = (\u_vga|update_submarines~q\) # (((\u_vga|v_sync~q\) # (\u_vga|update_rockets~q\)) # (!\u_vga|ask_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|ask_read~q\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|update_rockets~q\,
	combout => \u_vga|generate_subarine~0_combout\);

-- Location: LCCOMB_X21_Y16_N6
\u_vga|generate_subarine~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~1_combout\ = (\u_vga|generate_subarine~q\ & ((\u_vga|generate_subarine~0_combout\) # (!\u_vga|Equal9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|generate_subarine~0_combout\,
	datac => \u_vga|Equal9~1_combout\,
	datad => \u_vga|generate_subarine~q\,
	combout => \u_vga|generate_subarine~1_combout\);

-- Location: LCCOMB_X21_Y16_N24
\u_vga|generate_subarine~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~3_combout\ = (!\u_vga|update_elements_position~4_combout\ & ((\u_vga|generate_subarine~1_combout\) # ((\u_vga|generate_subarine~2_combout\ & \u_vga|update_rockets~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~1_combout\,
	datab => \u_vga|generate_subarine~2_combout\,
	datac => \u_vga|update_elements_position~4_combout\,
	datad => \u_vga|update_rockets~q\,
	combout => \u_vga|generate_subarine~3_combout\);

-- Location: FF_X21_Y16_N25
\u_vga|generate_subarine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|generate_subarine~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|generate_subarine~q\);

-- Location: LCCOMB_X21_Y16_N4
\u_vga|rd_en_a_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_a_sub~0_combout\ = (!\u_vga|update_rockets~q\ & (\u_vga|Equal9~1_combout\ & \u_vga|generate_subarine~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_rockets~q\,
	datac => \u_vga|Equal9~1_combout\,
	datad => \u_vga|generate_subarine~q\,
	combout => \u_vga|rd_en_a_sub~0_combout\);

-- Location: LCCOMB_X21_Y16_N22
\u_vga|tmp_random[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_random[0]~0_combout\ = (!\u_vga|update_submarines~q\ & (\u_vga|rd_en_a_sub~0_combout\ & (!\u_vga|v_sync~q\ & !\u_vga|update_elements_position~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|rd_en_a_sub~0_combout\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|update_elements_position~4_combout\,
	combout => \u_vga|tmp_random[0]~0_combout\);

-- Location: LCCOMB_X25_Y18_N26
\u_vga|nb_submarines[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[0]~4_combout\ = \u_vga|nb_submarines\(0) $ (((\u_vga|ask_read~q\ & \u_vga|tmp_random[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|ask_read~q\,
	datac => \u_vga|nb_submarines\(0),
	datad => \u_vga|tmp_random[0]~0_combout\,
	combout => \u_vga|nb_submarines[0]~4_combout\);

-- Location: FF_X25_Y18_N27
\u_vga|nb_submarines[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(0));

-- Location: LCCOMB_X25_Y18_N10
\u_vga|nb_submarines[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[1]~0_combout\ = \u_vga|nb_submarines\(1) $ (((\u_vga|nb_submarines\(0) & (\u_vga|ask_read~q\ & \u_vga|tmp_random[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|nb_submarines\(0),
	datab => \u_vga|ask_read~q\,
	datac => \u_vga|nb_submarines\(1),
	datad => \u_vga|tmp_random[0]~0_combout\,
	combout => \u_vga|nb_submarines[1]~0_combout\);

-- Location: FF_X25_Y18_N11
\u_vga|nb_submarines[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(1));

-- Location: LCCOMB_X25_Y18_N20
\u_vga|nb_submarines[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[2]~1_combout\ = (\u_vga|nb_submarines\(1) & (\u_vga|ask_read~q\ & (\u_vga|nb_submarines\(0) & \u_vga|tmp_random[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|nb_submarines\(1),
	datab => \u_vga|ask_read~q\,
	datac => \u_vga|nb_submarines\(0),
	datad => \u_vga|tmp_random[0]~0_combout\,
	combout => \u_vga|nb_submarines[2]~1_combout\);

-- Location: LCCOMB_X25_Y18_N28
\u_vga|nb_submarines[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[2]~2_combout\ = \u_vga|nb_submarines\(2) $ (\u_vga|nb_submarines[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|nb_submarines\(2),
	datad => \u_vga|nb_submarines[2]~1_combout\,
	combout => \u_vga|nb_submarines[2]~2_combout\);

-- Location: FF_X25_Y18_N29
\u_vga|nb_submarines[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(2));

-- Location: LCCOMB_X25_Y18_N6
\u_vga|nb_submarines[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[3]~3_combout\ = \u_vga|nb_submarines\(3) $ (((\u_vga|nb_submarines\(2) & \u_vga|nb_submarines[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|nb_submarines\(2),
	datac => \u_vga|nb_submarines\(3),
	datad => \u_vga|nb_submarines[2]~1_combout\,
	combout => \u_vga|nb_submarines[3]~3_combout\);

-- Location: FF_X25_Y18_N7
\u_vga|nb_submarines[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(3));

-- Location: LCCOMB_X25_Y18_N12
\u_vga|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan0~0_combout\ = ((!\u_vga|nb_submarines\(1) & !\u_vga|nb_submarines\(2))) # (!\u_vga|nb_submarines\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|nb_submarines\(1),
	datab => \u_vga|nb_submarines\(2),
	datad => \u_vga|nb_submarines\(3),
	combout => \u_vga|LessThan0~0_combout\);

-- Location: LCCOMB_X25_Y18_N22
\u_vga|old_random[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[7]~0_combout\ = (!\u_vga|update_elements_position~6_combout\ & (!\u_vga|ask_read~q\ & (\u_vga|tmp_random[0]~0_combout\ & \u_vga|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~6_combout\,
	datab => \u_vga|ask_read~q\,
	datac => \u_vga|tmp_random[0]~0_combout\,
	datad => \u_vga|LessThan0~0_combout\,
	combout => \u_vga|old_random[7]~0_combout\);

-- Location: FF_X20_Y18_N23
\u_vga|old_random[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[5]~6_combout\,
	ena => \u_vga|old_random[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(5));

-- Location: LCCOMB_X20_Y18_N14
\u_vga|tmp_random~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_random~2_combout\ = (\u_vga|magn_g_y\(4) & !\u_vga|magn_g_y\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|tmp_random~2_combout\);

-- Location: LCCOMB_X20_Y18_N28
\u_vga|old_random[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[4]~5_combout\ = !\u_vga|tmp_random~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|tmp_random~2_combout\,
	combout => \u_vga|old_random[4]~5_combout\);

-- Location: FF_X20_Y18_N29
\u_vga|old_random[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[4]~5_combout\,
	ena => \u_vga|old_random[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(4));

-- Location: LCCOMB_X20_Y18_N2
\u_vga|Equal10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal10~3_combout\ = (\u_vga|magn_g_y\(5) & (((!\u_vga|old_random\(5) & \u_vga|old_random\(4))))) # (!\u_vga|magn_g_y\(5) & (\u_vga|old_random\(5) & (\u_vga|magn_g_y\(4) $ (\u_vga|old_random\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(5),
	datac => \u_vga|old_random\(5),
	datad => \u_vga|old_random\(4),
	combout => \u_vga|Equal10~3_combout\);

-- Location: LCCOMB_X18_Y18_N30
\u_vga|old_random[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[3]~4_combout\ = !\u_vga|magn_g_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|old_random[3]~4_combout\);

-- Location: FF_X18_Y18_N31
\u_vga|old_random[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[3]~4_combout\,
	ena => \u_vga|old_random[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(3));

-- Location: LCCOMB_X18_Y18_N2
\u_vga|old_random[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[2]~2_combout\ = !\u_vga|magn_g_y\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(2),
	combout => \u_vga|old_random[2]~2_combout\);

-- Location: FF_X18_Y18_N3
\u_vga|old_random[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[2]~2_combout\,
	ena => \u_vga|old_random[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(2));

-- Location: LCCOMB_X18_Y18_N4
\u_vga|old_random[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[1]~3_combout\ = !\u_vga|magn_g_y\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|old_random[1]~3_combout\);

-- Location: FF_X18_Y18_N5
\u_vga|old_random[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[1]~3_combout\,
	ena => \u_vga|old_random[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(1));

-- Location: LCCOMB_X20_Y18_N10
\u_vga|old_random[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[0]~1_combout\ = !\u_vga|magn_g_y\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(0),
	combout => \u_vga|old_random[0]~1_combout\);

-- Location: FF_X20_Y18_N11
\u_vga|old_random[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[0]~1_combout\,
	ena => \u_vga|old_random[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(0));

-- Location: LCCOMB_X19_Y18_N0
\u_vga|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~0_combout\ = \u_vga|old_random\(0) $ (GND)
-- \u_vga|Add14~1\ = CARRY(!\u_vga|old_random\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(0),
	datad => VCC,
	combout => \u_vga|Add14~0_combout\,
	cout => \u_vga|Add14~1\);

-- Location: LCCOMB_X19_Y18_N2
\u_vga|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~2_combout\ = (\u_vga|old_random\(1) & (!\u_vga|Add14~1\)) # (!\u_vga|old_random\(1) & (\u_vga|Add14~1\ & VCC))
-- \u_vga|Add14~3\ = CARRY((\u_vga|old_random\(1) & !\u_vga|Add14~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(1),
	datad => VCC,
	cin => \u_vga|Add14~1\,
	combout => \u_vga|Add14~2_combout\,
	cout => \u_vga|Add14~3\);

-- Location: LCCOMB_X19_Y18_N4
\u_vga|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~4_combout\ = (\u_vga|old_random\(2) & (\u_vga|Add14~3\ $ (GND))) # (!\u_vga|old_random\(2) & ((GND) # (!\u_vga|Add14~3\)))
-- \u_vga|Add14~5\ = CARRY((!\u_vga|Add14~3\) # (!\u_vga|old_random\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(2),
	datad => VCC,
	cin => \u_vga|Add14~3\,
	combout => \u_vga|Add14~4_combout\,
	cout => \u_vga|Add14~5\);

-- Location: LCCOMB_X19_Y18_N6
\u_vga|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~6_combout\ = (\u_vga|old_random\(3) & (!\u_vga|Add14~5\)) # (!\u_vga|old_random\(3) & (\u_vga|Add14~5\ & VCC))
-- \u_vga|Add14~7\ = CARRY((\u_vga|old_random\(3) & !\u_vga|Add14~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(3),
	datad => VCC,
	cin => \u_vga|Add14~5\,
	combout => \u_vga|Add14~6_combout\,
	cout => \u_vga|Add14~7\);

-- Location: LCCOMB_X19_Y18_N8
\u_vga|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~8_combout\ = (\u_vga|old_random\(4) & (\u_vga|Add14~7\ $ (GND))) # (!\u_vga|old_random\(4) & ((GND) # (!\u_vga|Add14~7\)))
-- \u_vga|Add14~9\ = CARRY((!\u_vga|Add14~7\) # (!\u_vga|old_random\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(4),
	datad => VCC,
	cin => \u_vga|Add14~7\,
	combout => \u_vga|Add14~8_combout\,
	cout => \u_vga|Add14~9\);

-- Location: LCCOMB_X19_Y18_N10
\u_vga|Add14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~10_combout\ = (\u_vga|old_random\(5) & (!\u_vga|Add14~9\)) # (!\u_vga|old_random\(5) & (\u_vga|Add14~9\ & VCC))
-- \u_vga|Add14~11\ = CARRY((\u_vga|old_random\(5) & !\u_vga|Add14~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(5),
	datad => VCC,
	cin => \u_vga|Add14~9\,
	combout => \u_vga|Add14~10_combout\,
	cout => \u_vga|Add14~11\);

-- Location: LCCOMB_X19_Y18_N30
\u_vga|Equal12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal12~5_combout\ = (\u_vga|magn_g_y\(5) & (((!\u_vga|Add14~8_combout\ & \u_vga|Add14~10_combout\)))) # (!\u_vga|magn_g_y\(5) & (!\u_vga|Add14~10_combout\ & (\u_vga|magn_g_y\(4) $ (!\u_vga|Add14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(5),
	datab => \u_vga|magn_g_y\(4),
	datac => \u_vga|Add14~8_combout\,
	datad => \u_vga|Add14~10_combout\,
	combout => \u_vga|Equal12~5_combout\);

-- Location: LCCOMB_X20_Y18_N0
\u_vga|old_random[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|old_random[7]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_vga|old_random[7]~feeder_combout\);

-- Location: FF_X20_Y18_N1
\u_vga|old_random[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|old_random[7]~feeder_combout\,
	ena => \u_vga|old_random[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_random\(7));

-- Location: LCCOMB_X19_Y18_N12
\u_vga|Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~12_combout\ = (\u_vga|old_random\(7) & (\u_vga|Add14~11\ $ (GND))) # (!\u_vga|old_random\(7) & ((GND) # (!\u_vga|Add14~11\)))
-- \u_vga|Add14~13\ = CARRY((!\u_vga|Add14~11\) # (!\u_vga|old_random\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(7),
	datad => VCC,
	cin => \u_vga|Add14~11\,
	combout => \u_vga|Add14~12_combout\,
	cout => \u_vga|Add14~13\);

-- Location: LCCOMB_X19_Y18_N14
\u_vga|Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~14_combout\ = (\u_vga|old_random\(7) & (!\u_vga|Add14~13\)) # (!\u_vga|old_random\(7) & (\u_vga|Add14~13\ & VCC))
-- \u_vga|Add14~15\ = CARRY((\u_vga|old_random\(7) & !\u_vga|Add14~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(7),
	datad => VCC,
	cin => \u_vga|Add14~13\,
	combout => \u_vga|Add14~14_combout\,
	cout => \u_vga|Add14~15\);

-- Location: LCCOMB_X19_Y18_N16
\u_vga|Add14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add14~16_combout\ = \u_vga|old_random\(7) $ (!\u_vga|Add14~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(7),
	cin => \u_vga|Add14~15\,
	combout => \u_vga|Add14~16_combout\);

-- Location: LCCOMB_X19_Y18_N22
\u_vga|Equal12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal12~4_combout\ = (\u_vga|Equal12~5_combout\ & (!\u_vga|Add14~16_combout\ & (!\u_vga|Add14~14_combout\ & !\u_vga|Add14~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~5_combout\,
	datab => \u_vga|Add14~16_combout\,
	datac => \u_vga|Add14~14_combout\,
	datad => \u_vga|Add14~12_combout\,
	combout => \u_vga|Equal12~4_combout\);

-- Location: LCCOMB_X19_Y18_N28
\u_vga|Equal12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal12~3_combout\ = (\u_vga|Add14~6_combout\ & (\u_vga|magn_g_y\(3) & (\u_vga|Add14~4_combout\ $ (!\u_vga|magn_g_y\(2))))) # (!\u_vga|Add14~6_combout\ & (!\u_vga|magn_g_y\(3) & (\u_vga|Add14~4_combout\ $ (!\u_vga|magn_g_y\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add14~6_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|Add14~4_combout\,
	datad => \u_vga|magn_g_y\(2),
	combout => \u_vga|Equal12~3_combout\);

-- Location: LCCOMB_X18_Y18_N8
\u_vga|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~0_combout\ = (\u_vga|old_random\(0) & (!\u_vga|old_random\(1) & VCC)) # (!\u_vga|old_random\(0) & (\u_vga|old_random\(1) $ (GND)))
-- \u_vga|Add13~1\ = CARRY((!\u_vga|old_random\(0) & !\u_vga|old_random\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(0),
	datab => \u_vga|old_random\(1),
	datad => VCC,
	combout => \u_vga|Add13~0_combout\,
	cout => \u_vga|Add13~1\);

-- Location: LCCOMB_X18_Y18_N10
\u_vga|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~2_combout\ = (\u_vga|old_random\(2) & ((\u_vga|Add13~1\) # (GND))) # (!\u_vga|old_random\(2) & (!\u_vga|Add13~1\))
-- \u_vga|Add13~3\ = CARRY((\u_vga|old_random\(2)) # (!\u_vga|Add13~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(2),
	datad => VCC,
	cin => \u_vga|Add13~1\,
	combout => \u_vga|Add13~2_combout\,
	cout => \u_vga|Add13~3\);

-- Location: LCCOMB_X18_Y18_N12
\u_vga|Add13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~4_combout\ = (\u_vga|old_random\(3) & (!\u_vga|Add13~3\ & VCC)) # (!\u_vga|old_random\(3) & (\u_vga|Add13~3\ $ (GND)))
-- \u_vga|Add13~5\ = CARRY((!\u_vga|old_random\(3) & !\u_vga|Add13~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(3),
	datad => VCC,
	cin => \u_vga|Add13~3\,
	combout => \u_vga|Add13~4_combout\,
	cout => \u_vga|Add13~5\);

-- Location: LCCOMB_X18_Y18_N14
\u_vga|Add13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~6_combout\ = (\u_vga|old_random\(4) & ((\u_vga|Add13~5\) # (GND))) # (!\u_vga|old_random\(4) & (!\u_vga|Add13~5\))
-- \u_vga|Add13~7\ = CARRY((\u_vga|old_random\(4)) # (!\u_vga|Add13~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(4),
	datad => VCC,
	cin => \u_vga|Add13~5\,
	combout => \u_vga|Add13~6_combout\,
	cout => \u_vga|Add13~7\);

-- Location: LCCOMB_X18_Y18_N16
\u_vga|Add13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~8_combout\ = (\u_vga|old_random\(5) & (!\u_vga|Add13~7\ & VCC)) # (!\u_vga|old_random\(5) & (\u_vga|Add13~7\ $ (GND)))
-- \u_vga|Add13~9\ = CARRY((!\u_vga|old_random\(5) & !\u_vga|Add13~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(5),
	datad => VCC,
	cin => \u_vga|Add13~7\,
	combout => \u_vga|Add13~8_combout\,
	cout => \u_vga|Add13~9\);

-- Location: LCCOMB_X18_Y18_N18
\u_vga|Add13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~10_combout\ = (\u_vga|old_random\(7) & ((\u_vga|Add13~9\) # (GND))) # (!\u_vga|old_random\(7) & (!\u_vga|Add13~9\))
-- \u_vga|Add13~11\ = CARRY((\u_vga|old_random\(7)) # (!\u_vga|Add13~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(7),
	datad => VCC,
	cin => \u_vga|Add13~9\,
	combout => \u_vga|Add13~10_combout\,
	cout => \u_vga|Add13~11\);

-- Location: LCCOMB_X18_Y18_N20
\u_vga|Add13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~12_combout\ = \u_vga|old_random\(7) $ (\u_vga|Add13~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_random\(7),
	cin => \u_vga|Add13~11\,
	combout => \u_vga|Add13~12_combout\);

-- Location: LCCOMB_X19_Y18_N20
\u_vga|Equal11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~5_combout\ = (\u_vga|magn_g_y\(5) & (((\u_vga|Add13~8_combout\ & !\u_vga|Add13~6_combout\)))) # (!\u_vga|magn_g_y\(5) & (!\u_vga|Add13~8_combout\ & (\u_vga|magn_g_y\(4) $ (!\u_vga|Add13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(5),
	datab => \u_vga|magn_g_y\(4),
	datac => \u_vga|Add13~8_combout\,
	datad => \u_vga|Add13~6_combout\,
	combout => \u_vga|Equal11~5_combout\);

-- Location: LCCOMB_X18_Y18_N0
\u_vga|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal10~0_combout\ = \u_vga|old_random\(0) $ (!\u_vga|magn_g_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(0),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|Equal10~0_combout\);

-- Location: LCCOMB_X18_Y18_N6
\u_vga|Equal11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~2_combout\ = (\u_vga|Add13~4_combout\ & (\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) $ (!\u_vga|Add13~2_combout\)))) # (!\u_vga|Add13~4_combout\ & (!\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) $ (!\u_vga|Add13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|Add13~2_combout\,
	combout => \u_vga|Equal11~2_combout\);

-- Location: LCCOMB_X18_Y18_N24
\u_vga|Equal11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~3_combout\ = (\u_vga|Equal10~0_combout\ & (\u_vga|Equal11~2_combout\ & (\u_vga|magn_g_y\(1) $ (!\u_vga|Add13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Equal10~0_combout\,
	datac => \u_vga|Add13~0_combout\,
	datad => \u_vga|Equal11~2_combout\,
	combout => \u_vga|Equal11~3_combout\);

-- Location: LCCOMB_X18_Y18_N26
\u_vga|Equal11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~4_combout\ = (!\u_vga|Add13~12_combout\ & (!\u_vga|Add13~10_combout\ & (\u_vga|Equal11~5_combout\ & \u_vga|Equal11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~12_combout\,
	datab => \u_vga|Add13~10_combout\,
	datac => \u_vga|Equal11~5_combout\,
	datad => \u_vga|Equal11~3_combout\,
	combout => \u_vga|Equal11~4_combout\);

-- Location: LCCOMB_X19_Y18_N18
\u_vga|Equal12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal12~2_combout\ = (\u_vga|magn_g_y\(0) & (\u_vga|Add14~0_combout\ & (\u_vga|Add14~2_combout\ $ (!\u_vga|magn_g_y\(1))))) # (!\u_vga|magn_g_y\(0) & (!\u_vga|Add14~0_combout\ & (\u_vga|Add14~2_combout\ $ (!\u_vga|magn_g_y\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|Add14~2_combout\,
	datac => \u_vga|magn_g_y\(1),
	datad => \u_vga|Add14~0_combout\,
	combout => \u_vga|Equal12~2_combout\);

-- Location: LCCOMB_X19_Y18_N24
\u_vga|update_elements_position~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~5_combout\ = (\u_vga|Equal11~4_combout\) # ((\u_vga|Equal12~4_combout\ & (\u_vga|Equal12~3_combout\ & \u_vga|Equal12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~4_combout\,
	datab => \u_vga|Equal12~3_combout\,
	datac => \u_vga|Equal11~4_combout\,
	datad => \u_vga|Equal12~2_combout\,
	combout => \u_vga|update_elements_position~5_combout\);

-- Location: LCCOMB_X18_Y18_N28
\u_vga|Equal10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal10~1_combout\ = (\u_vga|old_random\(3) & (!\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) $ (\u_vga|old_random\(2))))) # (!\u_vga|old_random\(3) & (\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) $ (\u_vga|old_random\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_random\(3),
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|old_random\(2),
	combout => \u_vga|Equal10~1_combout\);

-- Location: LCCOMB_X18_Y18_N22
\u_vga|Equal10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal10~2_combout\ = (!\u_vga|Equal10~0_combout\ & (\u_vga|Equal10~1_combout\ & (\u_vga|magn_g_y\(1) $ (\u_vga|old_random\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Equal10~0_combout\,
	datac => \u_vga|old_random\(1),
	datad => \u_vga|Equal10~1_combout\,
	combout => \u_vga|Equal10~2_combout\);

-- Location: LCCOMB_X19_Y18_N26
\u_vga|update_elements_position~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~6_combout\ = (\u_vga|update_elements_position~5_combout\) # ((\u_vga|Equal10~3_combout\ & (\u_vga|old_random\(7) & \u_vga|Equal10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal10~3_combout\,
	datab => \u_vga|update_elements_position~5_combout\,
	datac => \u_vga|old_random\(7),
	datad => \u_vga|Equal10~2_combout\,
	combout => \u_vga|update_elements_position~6_combout\);

-- Location: LCCOMB_X25_Y18_N24
\u_vga|tmp_random[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_random[0]~1_combout\ = (!\u_vga|ask_read~q\ & (((!\u_vga|nb_submarines\(1) & !\u_vga|nb_submarines\(2))) # (!\u_vga|nb_submarines\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|nb_submarines\(1),
	datab => \u_vga|nb_submarines\(2),
	datac => \u_vga|ask_read~q\,
	datad => \u_vga|nb_submarines\(3),
	combout => \u_vga|tmp_random[0]~1_combout\);

-- Location: LCCOMB_X25_Y18_N18
\u_vga|Decoder1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~1_combout\ = (!\u_vga|update_elements_position~6_combout\ & (\u_vga|tmp_random[0]~0_combout\ & (!\u_vga|Mux0~32_combout\ & \u_vga|tmp_random[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~6_combout\,
	datab => \u_vga|tmp_random[0]~0_combout\,
	datac => \u_vga|Mux0~32_combout\,
	datad => \u_vga|tmp_random[0]~1_combout\,
	combout => \u_vga|Decoder1~1_combout\);

-- Location: LCCOMB_X26_Y12_N24
\u_vga|submarines[37]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[37]~43_combout\ = (\u_vga|submarines\(37)) # ((\u_vga|Decoder1~9_combout\ & (\u_vga|Decoder1~1_combout\ & \u_vga|magn_g_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~9_combout\,
	datab => \u_vga|Decoder1~1_combout\,
	datac => \u_vga|submarines\(37),
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|submarines[37]~43_combout\);

-- Location: FF_X26_Y12_N25
\u_vga|submarines[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[37]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(37));

-- Location: LCCOMB_X18_Y20_N14
\u_vga|Decoder1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~6_combout\ = (\u_vga|magn_g_y\(2) & !\u_vga|magn_g_y\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Decoder1~6_combout\);

-- Location: LCCOMB_X17_Y19_N6
\u_vga|Decoder1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~13_combout\ = (\u_vga|magn_g_y\(0) & (\u_vga|Decoder1~1_combout\ & \u_vga|magn_g_y\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Decoder1~1_combout\,
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder1~13_combout\);

-- Location: LCCOMB_X18_Y19_N0
\u_vga|submarines[39]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[39]~35_combout\ = (\u_vga|submarines\(39)) # ((\u_vga|magn_g_y\(1) & (\u_vga|Decoder1~6_combout\ & \u_vga|Decoder1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Decoder1~6_combout\,
	datac => \u_vga|submarines\(39),
	datad => \u_vga|Decoder1~13_combout\,
	combout => \u_vga|submarines[39]~35_combout\);

-- Location: FF_X18_Y19_N1
\u_vga|submarines[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[39]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(39));

-- Location: LCCOMB_X17_Y19_N12
\u_vga|Decoder1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~12_combout\ = (!\u_vga|magn_g_y\(0) & (\u_vga|Decoder1~1_combout\ & \u_vga|magn_g_y\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Decoder1~1_combout\,
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder1~12_combout\);

-- Location: LCCOMB_X18_Y19_N8
\u_vga|submarines[38]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[38]~32_combout\ = (\u_vga|submarines\(38)) # ((\u_vga|magn_g_y\(1) & (\u_vga|Decoder1~6_combout\ & \u_vga|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Decoder1~6_combout\,
	datac => \u_vga|submarines\(38),
	datad => \u_vga|Decoder1~12_combout\,
	combout => \u_vga|submarines[38]~32_combout\);

-- Location: FF_X18_Y19_N9
\u_vga|submarines[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[38]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(38));

-- Location: LCCOMB_X18_Y19_N30
\u_vga|submarines[36]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[36]~40_combout\ = (\u_vga|submarines\(36)) # ((!\u_vga|magn_g_y\(1) & (\u_vga|Decoder1~6_combout\ & \u_vga|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Decoder1~6_combout\,
	datac => \u_vga|submarines\(36),
	datad => \u_vga|Decoder1~12_combout\,
	combout => \u_vga|submarines[36]~40_combout\);

-- Location: FF_X18_Y19_N31
\u_vga|submarines[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[36]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(36));

-- Location: LCCOMB_X18_Y19_N24
\u_vga|Mux0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~22_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|submarines\(38)) # ((\u_vga|magn_g_y\(0))))) # (!\u_vga|magn_g_y\(1) & (((\u_vga|submarines\(36) & !\u_vga|magn_g_y\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|submarines\(38),
	datac => \u_vga|submarines\(36),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|Mux0~22_combout\);

-- Location: LCCOMB_X18_Y19_N2
\u_vga|Mux0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~23_combout\ = (\u_vga|magn_g_y\(0) & ((\u_vga|Mux0~22_combout\ & ((\u_vga|submarines\(39)))) # (!\u_vga|Mux0~22_combout\ & (\u_vga|submarines\(37))))) # (!\u_vga|magn_g_y\(0) & (((\u_vga|Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(37),
	datab => \u_vga|submarines\(39),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|Mux0~22_combout\,
	combout => \u_vga|Mux0~23_combout\);

-- Location: LCCOMB_X18_Y20_N28
\u_vga|Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~4_combout\ = (\u_vga|magn_g_y\(2) & \u_vga|magn_g_y\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Decoder1~4_combout\);

-- Location: LCCOMB_X17_Y19_N16
\u_vga|submarines[47]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[47]~47_combout\ = (\u_vga|submarines\(47)) # ((\u_vga|Decoder1~4_combout\ & (\u_vga|magn_g_y\(1) & \u_vga|Decoder1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(47),
	datad => \u_vga|Decoder1~13_combout\,
	combout => \u_vga|submarines[47]~47_combout\);

-- Location: FF_X17_Y19_N17
\u_vga|submarines[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[47]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(47));

-- Location: LCCOMB_X26_Y12_N28
\u_vga|Decoder1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~8_combout\ = (\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) & (\u_vga|magn_g_y\(0) & !\u_vga|magn_g_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|magn_g_y\(2),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|Decoder1~8_combout\);

-- Location: LCCOMB_X17_Y19_N30
\u_vga|submarines[45]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[45]~39_combout\ = (\u_vga|submarines\(45)) # ((\u_vga|magn_g_y\(5) & (\u_vga|Decoder1~1_combout\ & \u_vga|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(5),
	datab => \u_vga|Decoder1~1_combout\,
	datac => \u_vga|submarines\(45),
	datad => \u_vga|Decoder1~8_combout\,
	combout => \u_vga|submarines[45]~39_combout\);

-- Location: FF_X17_Y19_N31
\u_vga|submarines[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[45]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(45));

-- Location: LCCOMB_X17_Y19_N18
\u_vga|submarines[46]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[46]~45_combout\ = (\u_vga|submarines\(46)) # ((\u_vga|Decoder1~4_combout\ & (\u_vga|magn_g_y\(1) & \u_vga|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(46),
	datad => \u_vga|Decoder1~12_combout\,
	combout => \u_vga|submarines[46]~45_combout\);

-- Location: FF_X17_Y19_N19
\u_vga|submarines[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[46]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(46));

-- Location: LCCOMB_X17_Y19_N0
\u_vga|submarines[44]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[44]~37_combout\ = (\u_vga|submarines\(44)) # ((\u_vga|Decoder1~4_combout\ & (!\u_vga|magn_g_y\(1) & \u_vga|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(44),
	datad => \u_vga|Decoder1~12_combout\,
	combout => \u_vga|submarines[44]~37_combout\);

-- Location: FF_X17_Y19_N1
\u_vga|submarines[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[44]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(44));

-- Location: LCCOMB_X17_Y19_N24
\u_vga|Mux0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~29_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|submarines\(46)) # ((\u_vga|magn_g_y\(0))))) # (!\u_vga|magn_g_y\(1) & (((!\u_vga|magn_g_y\(0) & \u_vga|submarines\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(46),
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|submarines\(44),
	combout => \u_vga|Mux0~29_combout\);

-- Location: LCCOMB_X17_Y19_N2
\u_vga|Mux0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~30_combout\ = (\u_vga|magn_g_y\(0) & ((\u_vga|Mux0~29_combout\ & (\u_vga|submarines\(47))) # (!\u_vga|Mux0~29_combout\ & ((\u_vga|submarines\(45)))))) # (!\u_vga|magn_g_y\(0) & (((\u_vga|Mux0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|submarines\(47),
	datac => \u_vga|submarines\(45),
	datad => \u_vga|Mux0~29_combout\,
	combout => \u_vga|Mux0~30_combout\);

-- Location: LCCOMB_X19_Y16_N4
\u_vga|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~0_combout\ = (!\u_vga|magn_g_y\(2) & \u_vga|magn_g_y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|Decoder1~0_combout\);

-- Location: LCCOMB_X17_Y19_N20
\u_vga|submarines[42]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[42]~46_combout\ = (\u_vga|submarines\(42)) # ((\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~0_combout\,
	datac => \u_vga|submarines\(42),
	datad => \u_vga|Decoder1~12_combout\,
	combout => \u_vga|submarines[42]~46_combout\);

-- Location: FF_X17_Y19_N21
\u_vga|submarines[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[42]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(42));

-- Location: LCCOMB_X20_Y19_N14
\u_vga|Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~3_combout\ = (!\u_vga|magn_g_y\(1) & !\u_vga|magn_g_y\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|magn_g_y\(1),
	datad => \u_vga|magn_g_y\(2),
	combout => \u_vga|Decoder1~3_combout\);

-- Location: LCCOMB_X17_Y19_N10
\u_vga|submarines[40]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[40]~38_combout\ = (\u_vga|submarines\(40)) # ((\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~3_combout\ & \u_vga|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~3_combout\,
	datac => \u_vga|submarines\(40),
	datad => \u_vga|Decoder1~12_combout\,
	combout => \u_vga|submarines[40]~38_combout\);

-- Location: FF_X17_Y19_N11
\u_vga|submarines[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[40]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(40));

-- Location: LCCOMB_X18_Y19_N4
\u_vga|submarines[41]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[41]~36_combout\ = (\u_vga|submarines\(41)) # ((\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~13_combout\ & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~13_combout\,
	datac => \u_vga|submarines\(41),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[41]~36_combout\);

-- Location: FF_X18_Y19_N5
\u_vga|submarines[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[41]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(41));

-- Location: LCCOMB_X17_Y19_N4
\u_vga|Mux0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~24_combout\ = (\u_vga|magn_g_y\(1) & (((\u_vga|magn_g_y\(0))))) # (!\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(0) & ((\u_vga|submarines\(41)))) # (!\u_vga|magn_g_y\(0) & (\u_vga|submarines\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(40),
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|submarines\(41),
	combout => \u_vga|Mux0~24_combout\);

-- Location: LCCOMB_X18_Y19_N22
\u_vga|submarines[43]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[43]~44_combout\ = (\u_vga|submarines\(43)) # ((\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~0_combout\,
	datac => \u_vga|submarines\(43),
	datad => \u_vga|Decoder1~13_combout\,
	combout => \u_vga|submarines[43]~44_combout\);

-- Location: FF_X18_Y19_N23
\u_vga|submarines[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[43]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(43));

-- Location: LCCOMB_X17_Y19_N14
\u_vga|Mux0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~25_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|Mux0~24_combout\ & ((\u_vga|submarines\(43)))) # (!\u_vga|Mux0~24_combout\ & (\u_vga|submarines\(42))))) # (!\u_vga|magn_g_y\(1) & (((\u_vga|Mux0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|submarines\(42),
	datac => \u_vga|Mux0~24_combout\,
	datad => \u_vga|submarines\(43),
	combout => \u_vga|Mux0~25_combout\);

-- Location: LCCOMB_X18_Y19_N12
\u_vga|submarines[34]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[34]~34_combout\ = (\u_vga|submarines\(34)) # ((!\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~0_combout\,
	datac => \u_vga|submarines\(34),
	datad => \u_vga|Decoder1~12_combout\,
	combout => \u_vga|submarines[34]~34_combout\);

-- Location: FF_X18_Y19_N13
\u_vga|submarines[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[34]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(34));

-- Location: LCCOMB_X18_Y19_N18
\u_vga|submarines[35]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[35]~33_combout\ = (\u_vga|submarines\(35)) # ((!\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~0_combout\,
	datac => \u_vga|submarines\(35),
	datad => \u_vga|Decoder1~13_combout\,
	combout => \u_vga|submarines[35]~33_combout\);

-- Location: FF_X18_Y19_N19
\u_vga|submarines[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[35]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(35));

-- Location: LCCOMB_X18_Y19_N16
\u_vga|submarines[33]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[33]~41_combout\ = (\u_vga|submarines\(33)) # ((!\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~13_combout\ & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~13_combout\,
	datac => \u_vga|submarines\(33),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[33]~41_combout\);

-- Location: FF_X18_Y19_N17
\u_vga|submarines[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[33]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(33));

-- Location: LCCOMB_X18_Y19_N10
\u_vga|submarines[32]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[32]~42_combout\ = (\u_vga|submarines\(32)) # ((\u_vga|Decoder1~12_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~12_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(32),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[32]~42_combout\);

-- Location: FF_X18_Y19_N11
\u_vga|submarines[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[32]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(32));

-- Location: LCCOMB_X18_Y19_N20
\u_vga|Mux0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~26_combout\ = (\u_vga|magn_g_y\(1) & (((\u_vga|magn_g_y\(0))))) # (!\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(0) & (\u_vga|submarines\(33))) # (!\u_vga|magn_g_y\(0) & ((\u_vga|submarines\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|submarines\(33),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|submarines\(32),
	combout => \u_vga|Mux0~26_combout\);

-- Location: LCCOMB_X18_Y19_N14
\u_vga|Mux0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~27_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|Mux0~26_combout\ & ((\u_vga|submarines\(35)))) # (!\u_vga|Mux0~26_combout\ & (\u_vga|submarines\(34))))) # (!\u_vga|magn_g_y\(1) & (((\u_vga|Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(34),
	datab => \u_vga|submarines\(35),
	datac => \u_vga|magn_g_y\(1),
	datad => \u_vga|Mux0~26_combout\,
	combout => \u_vga|Mux0~27_combout\);

-- Location: LCCOMB_X18_Y20_N24
\u_vga|Mux0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~28_combout\ = (\u_vga|magn_g_y\(3) & ((\u_vga|Mux0~25_combout\) # ((\u_vga|magn_g_y\(2))))) # (!\u_vga|magn_g_y\(3) & (((!\u_vga|magn_g_y\(2) & \u_vga|Mux0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~25_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|Mux0~27_combout\,
	combout => \u_vga|Mux0~28_combout\);

-- Location: LCCOMB_X18_Y20_N10
\u_vga|Mux0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~31_combout\ = (\u_vga|magn_g_y\(2) & ((\u_vga|Mux0~28_combout\ & ((\u_vga|Mux0~30_combout\))) # (!\u_vga|Mux0~28_combout\ & (\u_vga|Mux0~23_combout\)))) # (!\u_vga|magn_g_y\(2) & (((\u_vga|Mux0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~23_combout\,
	datab => \u_vga|Mux0~30_combout\,
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|Mux0~28_combout\,
	combout => \u_vga|Mux0~31_combout\);

-- Location: LCCOMB_X19_Y16_N26
\u_vga|Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~2_combout\ = (\u_vga|magn_g_y\(4) & (\u_vga|magn_g_y\(0) & (\u_vga|Decoder1~1_combout\ & !\u_vga|magn_g_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Decoder1~1_combout\,
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder1~2_combout\);

-- Location: LCCOMB_X19_Y17_N2
\u_vga|submarines[31]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[31]~15_combout\ = (\u_vga|submarines\(31)) # ((\u_vga|Decoder1~2_combout\ & (\u_vga|magn_g_y\(1) & \u_vga|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~2_combout\,
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(31),
	datad => \u_vga|Decoder1~4_combout\,
	combout => \u_vga|submarines[31]~15_combout\);

-- Location: FF_X19_Y17_N3
\u_vga|submarines[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[31]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(31));

-- Location: LCCOMB_X19_Y17_N24
\u_vga|submarines[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[27]~3_combout\ = (\u_vga|submarines\(27)) # ((\u_vga|Decoder1~0_combout\ & (\u_vga|magn_g_y\(3) & \u_vga|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~0_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(27),
	datad => \u_vga|Decoder1~2_combout\,
	combout => \u_vga|submarines[27]~3_combout\);

-- Location: FF_X19_Y17_N25
\u_vga|submarines[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[27]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(27));

-- Location: LCCOMB_X19_Y17_N30
\u_vga|submarines[23]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[23]~13_combout\ = (\u_vga|submarines\(23)) # ((\u_vga|Decoder1~2_combout\ & (\u_vga|magn_g_y\(1) & \u_vga|Decoder1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~2_combout\,
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(23),
	datad => \u_vga|Decoder1~6_combout\,
	combout => \u_vga|submarines[23]~13_combout\);

-- Location: FF_X19_Y17_N31
\u_vga|submarines[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[23]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(23));

-- Location: LCCOMB_X19_Y17_N16
\u_vga|submarines[19]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[19]~0_combout\ = (\u_vga|submarines\(19)) # ((\u_vga|Decoder1~0_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~0_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(19),
	datad => \u_vga|Decoder1~2_combout\,
	combout => \u_vga|submarines[19]~0_combout\);

-- Location: FF_X19_Y17_N17
\u_vga|submarines[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(19));

-- Location: LCCOMB_X19_Y17_N4
\u_vga|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~9_combout\ = (\u_vga|magn_g_y\(3) & (((\u_vga|magn_g_y\(2))))) # (!\u_vga|magn_g_y\(3) & ((\u_vga|magn_g_y\(2) & (\u_vga|submarines\(23))) # (!\u_vga|magn_g_y\(2) & ((\u_vga|submarines\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(23),
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|submarines\(19),
	combout => \u_vga|Mux0~9_combout\);

-- Location: LCCOMB_X19_Y17_N14
\u_vga|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~10_combout\ = (\u_vga|Mux0~9_combout\ & ((\u_vga|submarines\(31)) # ((!\u_vga|magn_g_y\(3))))) # (!\u_vga|Mux0~9_combout\ & (((\u_vga|submarines\(27) & \u_vga|magn_g_y\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(31),
	datab => \u_vga|submarines\(27),
	datac => \u_vga|Mux0~9_combout\,
	datad => \u_vga|magn_g_y\(3),
	combout => \u_vga|Mux0~10_combout\);

-- Location: LCCOMB_X19_Y16_N12
\u_vga|Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~5_combout\ = (\u_vga|magn_g_y\(4) & (!\u_vga|magn_g_y\(0) & (\u_vga|Decoder1~1_combout\ & !\u_vga|magn_g_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Decoder1~1_combout\,
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder1~5_combout\);

-- Location: LCCOMB_X20_Y17_N0
\u_vga|submarines[30]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[30]~7_combout\ = (\u_vga|submarines\(30)) # ((\u_vga|magn_g_y\(1) & (\u_vga|Decoder1~5_combout\ & \u_vga|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(30),
	datad => \u_vga|Decoder1~4_combout\,
	combout => \u_vga|submarines[30]~7_combout\);

-- Location: FF_X20_Y17_N1
\u_vga|submarines[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[30]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(30));

-- Location: LCCOMB_X20_Y17_N4
\u_vga|submarines[18]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[18]~8_combout\ = (\u_vga|submarines\(18)) # ((!\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~5_combout\ & \u_vga|Decoder1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(18),
	datad => \u_vga|Decoder1~0_combout\,
	combout => \u_vga|submarines[18]~8_combout\);

-- Location: FF_X20_Y17_N5
\u_vga|submarines[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(18));

-- Location: LCCOMB_X20_Y17_N12
\u_vga|submarines[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[26]~11_combout\ = (\u_vga|submarines\(26)) # ((\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~5_combout\ & \u_vga|Decoder1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(26),
	datad => \u_vga|Decoder1~0_combout\,
	combout => \u_vga|submarines[26]~11_combout\);

-- Location: FF_X20_Y17_N13
\u_vga|submarines[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[26]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(26));

-- Location: LCCOMB_X20_Y17_N8
\u_vga|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~4_combout\ = (\u_vga|magn_g_y\(2) & (((\u_vga|magn_g_y\(3))))) # (!\u_vga|magn_g_y\(2) & ((\u_vga|magn_g_y\(3) & ((\u_vga|submarines\(26)))) # (!\u_vga|magn_g_y\(3) & (\u_vga|submarines\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|submarines\(18),
	datac => \u_vga|magn_g_y\(3),
	datad => \u_vga|submarines\(26),
	combout => \u_vga|Mux0~4_combout\);

-- Location: LCCOMB_X20_Y17_N18
\u_vga|submarines[22]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[22]~5_combout\ = (\u_vga|submarines\(22)) # ((\u_vga|Decoder1~6_combout\ & (\u_vga|Decoder1~5_combout\ & \u_vga|magn_g_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~6_combout\,
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(22),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|submarines[22]~5_combout\);

-- Location: FF_X20_Y17_N19
\u_vga|submarines[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[22]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(22));

-- Location: LCCOMB_X20_Y17_N2
\u_vga|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~5_combout\ = (\u_vga|magn_g_y\(2) & ((\u_vga|Mux0~4_combout\ & (\u_vga|submarines\(30))) # (!\u_vga|Mux0~4_combout\ & ((\u_vga|submarines\(22)))))) # (!\u_vga|magn_g_y\(2) & (((\u_vga|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|submarines\(30),
	datac => \u_vga|Mux0~4_combout\,
	datad => \u_vga|submarines\(22),
	combout => \u_vga|Mux0~5_combout\);

-- Location: LCCOMB_X20_Y17_N20
\u_vga|submarines[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[20]~6_combout\ = (\u_vga|submarines\(20)) # ((\u_vga|Decoder1~6_combout\ & (\u_vga|Decoder1~5_combout\ & !\u_vga|magn_g_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~6_combout\,
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(20),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|submarines[20]~6_combout\);

-- Location: FF_X20_Y17_N21
\u_vga|submarines[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[20]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(20));

-- Location: LCCOMB_X20_Y17_N14
\u_vga|submarines[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[24]~9_combout\ = (\u_vga|submarines\(24)) # ((\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~5_combout\ & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(24),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[24]~9_combout\);

-- Location: FF_X20_Y17_N15
\u_vga|submarines[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[24]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(24));

-- Location: LCCOMB_X20_Y17_N24
\u_vga|submarines[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[16]~10_combout\ = (\u_vga|submarines\(16)) # ((!\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~5_combout\ & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(16),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[16]~10_combout\);

-- Location: FF_X20_Y17_N25
\u_vga|submarines[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[16]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(16));

-- Location: LCCOMB_X20_Y17_N28
\u_vga|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~6_combout\ = (\u_vga|magn_g_y\(2) & (((\u_vga|magn_g_y\(3))))) # (!\u_vga|magn_g_y\(2) & ((\u_vga|magn_g_y\(3) & (\u_vga|submarines\(24))) # (!\u_vga|magn_g_y\(3) & ((\u_vga|submarines\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datab => \u_vga|submarines\(24),
	datac => \u_vga|magn_g_y\(3),
	datad => \u_vga|submarines\(16),
	combout => \u_vga|Mux0~6_combout\);

-- Location: LCCOMB_X20_Y17_N16
\u_vga|submarines[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[28]~4_combout\ = (\u_vga|submarines\(28)) # ((!\u_vga|magn_g_y\(1) & (\u_vga|Decoder1~5_combout\ & \u_vga|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(28),
	datad => \u_vga|Decoder1~4_combout\,
	combout => \u_vga|submarines[28]~4_combout\);

-- Location: FF_X20_Y17_N17
\u_vga|submarines[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[28]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(28));

-- Location: LCCOMB_X20_Y17_N6
\u_vga|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~7_combout\ = (\u_vga|Mux0~6_combout\ & (((\u_vga|submarines\(28)) # (!\u_vga|magn_g_y\(2))))) # (!\u_vga|Mux0~6_combout\ & (\u_vga|submarines\(20) & (\u_vga|magn_g_y\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(20),
	datab => \u_vga|Mux0~6_combout\,
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|submarines\(28),
	combout => \u_vga|Mux0~7_combout\);

-- Location: LCCOMB_X20_Y18_N8
\u_vga|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~8_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(0)) # ((\u_vga|Mux0~5_combout\)))) # (!\u_vga|magn_g_y\(1) & (!\u_vga|magn_g_y\(0) & ((\u_vga|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Mux0~5_combout\,
	datad => \u_vga|Mux0~7_combout\,
	combout => \u_vga|Mux0~8_combout\);

-- Location: LCCOMB_X26_Y12_N26
\u_vga|Decoder1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~7_combout\ = (\u_vga|magn_g_y\(4) & (\u_vga|Decoder1~1_combout\ & !\u_vga|magn_g_y\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datac => \u_vga|Decoder1~1_combout\,
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder1~7_combout\);

-- Location: LCCOMB_X26_Y12_N20
\u_vga|submarines[29]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[29]~12_combout\ = (\u_vga|submarines\(29)) # ((\u_vga|Decoder1~7_combout\ & \u_vga|Decoder1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder1~7_combout\,
	datac => \u_vga|submarines\(29),
	datad => \u_vga|Decoder1~8_combout\,
	combout => \u_vga|submarines[29]~12_combout\);

-- Location: FF_X26_Y12_N21
\u_vga|submarines[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[29]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(29));

-- Location: LCCOMB_X26_Y12_N22
\u_vga|submarines[21]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[21]~14_combout\ = (\u_vga|submarines\(21)) # ((\u_vga|Decoder1~9_combout\ & \u_vga|Decoder1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~9_combout\,
	datac => \u_vga|submarines\(21),
	datad => \u_vga|Decoder1~7_combout\,
	combout => \u_vga|submarines[21]~14_combout\);

-- Location: FF_X26_Y12_N23
\u_vga|submarines[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[21]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(21));

-- Location: LCCOMB_X19_Y17_N12
\u_vga|submarines[17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[17]~2_combout\ = (\u_vga|submarines\(17)) # ((\u_vga|Decoder1~2_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~2_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(17),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[17]~2_combout\);

-- Location: FF_X19_Y17_N13
\u_vga|submarines[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[17]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(17));

-- Location: LCCOMB_X19_Y17_N8
\u_vga|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~2_combout\ = (\u_vga|magn_g_y\(3) & (((\u_vga|magn_g_y\(2))))) # (!\u_vga|magn_g_y\(3) & ((\u_vga|magn_g_y\(2) & (\u_vga|submarines\(21))) # (!\u_vga|magn_g_y\(2) & ((\u_vga|submarines\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(21),
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|magn_g_y\(2),
	datad => \u_vga|submarines\(17),
	combout => \u_vga|Mux0~2_combout\);

-- Location: LCCOMB_X19_Y17_N18
\u_vga|submarines[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[25]~1_combout\ = (\u_vga|submarines\(25)) # ((\u_vga|Decoder1~2_combout\ & (\u_vga|magn_g_y\(3) & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~2_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(25),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[25]~1_combout\);

-- Location: FF_X19_Y17_N19
\u_vga|submarines[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(25));

-- Location: LCCOMB_X19_Y17_N10
\u_vga|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~3_combout\ = (\u_vga|magn_g_y\(3) & ((\u_vga|Mux0~2_combout\ & (\u_vga|submarines\(29))) # (!\u_vga|Mux0~2_combout\ & ((\u_vga|submarines\(25)))))) # (!\u_vga|magn_g_y\(3) & (((\u_vga|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(29),
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|Mux0~2_combout\,
	datad => \u_vga|submarines\(25),
	combout => \u_vga|Mux0~3_combout\);

-- Location: LCCOMB_X20_Y18_N26
\u_vga|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~11_combout\ = (\u_vga|magn_g_y\(0) & ((\u_vga|Mux0~8_combout\ & (\u_vga|Mux0~10_combout\)) # (!\u_vga|Mux0~8_combout\ & ((\u_vga|Mux0~3_combout\))))) # (!\u_vga|magn_g_y\(0) & (((\u_vga|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~10_combout\,
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Mux0~8_combout\,
	datad => \u_vga|Mux0~3_combout\,
	combout => \u_vga|Mux0~11_combout\);

-- Location: LCCOMB_X19_Y16_N14
\u_vga|Decoder1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~10_combout\ = (!\u_vga|magn_g_y\(4) & (!\u_vga|magn_g_y\(0) & (\u_vga|Decoder1~1_combout\ & !\u_vga|magn_g_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Decoder1~1_combout\,
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder1~10_combout\);

-- Location: LCCOMB_X19_Y16_N22
\u_vga|submarines[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[14]~28_combout\ = (\u_vga|submarines\(14)) # ((\u_vga|Decoder1~4_combout\ & (\u_vga|Decoder1~10_combout\ & \u_vga|magn_g_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(14),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|submarines[14]~28_combout\);

-- Location: FF_X19_Y16_N23
\u_vga|submarines[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[14]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(14));

-- Location: LCCOMB_X19_Y16_N16
\u_vga|Decoder1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~11_combout\ = (!\u_vga|magn_g_y\(4) & (\u_vga|magn_g_y\(0) & (\u_vga|Decoder1~1_combout\ & !\u_vga|magn_g_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Decoder1~1_combout\,
	datad => \u_vga|magn_g_y\(5),
	combout => \u_vga|Decoder1~11_combout\);

-- Location: LCCOMB_X19_Y16_N8
\u_vga|submarines[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[15]~31_combout\ = (\u_vga|submarines\(15)) # ((\u_vga|Decoder1~4_combout\ & (\u_vga|magn_g_y\(1) & \u_vga|Decoder1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(15),
	datad => \u_vga|Decoder1~11_combout\,
	combout => \u_vga|submarines[15]~31_combout\);

-- Location: FF_X19_Y16_N9
\u_vga|submarines[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(15));

-- Location: LCCOMB_X19_Y16_N10
\u_vga|submarines[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[13]~19_combout\ = (\u_vga|submarines\(13)) # ((\u_vga|Decoder1~4_combout\ & (!\u_vga|magn_g_y\(1) & \u_vga|Decoder1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(13),
	datad => \u_vga|Decoder1~11_combout\,
	combout => \u_vga|submarines[13]~19_combout\);

-- Location: FF_X19_Y16_N11
\u_vga|submarines[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(13));

-- Location: LCCOMB_X19_Y16_N0
\u_vga|submarines[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[12]~16_combout\ = (\u_vga|submarines\(12)) # ((\u_vga|Decoder1~4_combout\ & (\u_vga|Decoder1~10_combout\ & !\u_vga|magn_g_y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(12),
	datad => \u_vga|magn_g_y\(1),
	combout => \u_vga|submarines[12]~16_combout\);

-- Location: FF_X19_Y16_N1
\u_vga|submarines[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(12));

-- Location: LCCOMB_X19_Y16_N6
\u_vga|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~19_combout\ = (\u_vga|magn_g_y\(0) & ((\u_vga|submarines\(13)) # ((\u_vga|magn_g_y\(1))))) # (!\u_vga|magn_g_y\(0) & (((!\u_vga|magn_g_y\(1) & \u_vga|submarines\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(13),
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|magn_g_y\(1),
	datad => \u_vga|submarines\(12),
	combout => \u_vga|Mux0~19_combout\);

-- Location: LCCOMB_X19_Y16_N24
\u_vga|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~20_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|Mux0~19_combout\ & ((\u_vga|submarines\(15)))) # (!\u_vga|Mux0~19_combout\ & (\u_vga|submarines\(14))))) # (!\u_vga|magn_g_y\(1) & (((\u_vga|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(14),
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(15),
	datad => \u_vga|Mux0~19_combout\,
	combout => \u_vga|Mux0~20_combout\);

-- Location: LCCOMB_X20_Y19_N6
\u_vga|submarines[11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[11]~29_combout\ = (\u_vga|submarines\(11)) # ((\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~0_combout\,
	datac => \u_vga|submarines\(11),
	datad => \u_vga|Decoder1~11_combout\,
	combout => \u_vga|submarines[11]~29_combout\);

-- Location: FF_X20_Y19_N7
\u_vga|submarines[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[11]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(11));

-- Location: LCCOMB_X20_Y19_N16
\u_vga|submarines[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[9]~17_combout\ = (\u_vga|submarines\(9)) # ((\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~11_combout\ & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~11_combout\,
	datac => \u_vga|submarines\(9),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[9]~17_combout\);

-- Location: FF_X20_Y19_N17
\u_vga|submarines[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(9));

-- Location: LCCOMB_X20_Y19_N18
\u_vga|submarines[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[8]~18_combout\ = (\u_vga|submarines\(8)) # ((\u_vga|Decoder1~10_combout\ & (\u_vga|magn_g_y\(3) & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~10_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(8),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[8]~18_combout\);

-- Location: FF_X20_Y19_N19
\u_vga|submarines[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(8));

-- Location: LCCOMB_X20_Y19_N0
\u_vga|submarines[10]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[10]~30_combout\ = (\u_vga|submarines\(10)) # ((\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~0_combout\,
	datac => \u_vga|submarines\(10),
	datad => \u_vga|Decoder1~10_combout\,
	combout => \u_vga|submarines[10]~30_combout\);

-- Location: FF_X20_Y19_N1
\u_vga|submarines[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[10]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(10));

-- Location: LCCOMB_X20_Y19_N12
\u_vga|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~12_combout\ = (\u_vga|magn_g_y\(1) & (((\u_vga|magn_g_y\(0)) # (\u_vga|submarines\(10))))) # (!\u_vga|magn_g_y\(1) & (\u_vga|submarines\(8) & (!\u_vga|magn_g_y\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(8),
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|submarines\(10),
	combout => \u_vga|Mux0~12_combout\);

-- Location: LCCOMB_X20_Y19_N30
\u_vga|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~13_combout\ = (\u_vga|magn_g_y\(0) & ((\u_vga|Mux0~12_combout\ & (\u_vga|submarines\(11))) # (!\u_vga|Mux0~12_combout\ & ((\u_vga|submarines\(9)))))) # (!\u_vga|magn_g_y\(0) & (((\u_vga|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(11),
	datab => \u_vga|submarines\(9),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|Mux0~12_combout\,
	combout => \u_vga|Mux0~13_combout\);

-- Location: LCCOMB_X19_Y19_N0
\u_vga|submarines[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[6]~21_combout\ = (\u_vga|submarines\(6)) # ((\u_vga|magn_g_y\(1) & (\u_vga|Decoder1~10_combout\ & \u_vga|Decoder1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(6),
	datad => \u_vga|Decoder1~6_combout\,
	combout => \u_vga|submarines[6]~21_combout\);

-- Location: FF_X19_Y19_N1
\u_vga|submarines[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(6));

-- Location: LCCOMB_X19_Y19_N28
\u_vga|submarines[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[5]~27_combout\ = (\u_vga|submarines\(5)) # ((!\u_vga|magn_g_y\(1) & (\u_vga|Decoder1~6_combout\ & \u_vga|Decoder1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Decoder1~6_combout\,
	datac => \u_vga|submarines\(5),
	datad => \u_vga|Decoder1~11_combout\,
	combout => \u_vga|submarines[5]~27_combout\);

-- Location: FF_X19_Y19_N29
\u_vga|submarines[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(5));

-- Location: LCCOMB_X19_Y19_N8
\u_vga|submarines[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[4]~25_combout\ = (\u_vga|submarines\(4)) # ((!\u_vga|magn_g_y\(1) & (\u_vga|Decoder1~10_combout\ & \u_vga|Decoder1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(4),
	datad => \u_vga|Decoder1~6_combout\,
	combout => \u_vga|submarines[4]~25_combout\);

-- Location: FF_X19_Y19_N9
\u_vga|submarines[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(4));

-- Location: LCCOMB_X19_Y19_N4
\u_vga|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~14_combout\ = (\u_vga|magn_g_y\(1) & (((\u_vga|magn_g_y\(0))))) # (!\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(0) & (\u_vga|submarines\(5))) # (!\u_vga|magn_g_y\(0) & ((\u_vga|submarines\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|submarines\(5),
	datac => \u_vga|submarines\(4),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|Mux0~14_combout\);

-- Location: LCCOMB_X19_Y19_N20
\u_vga|submarines[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[7]~23_combout\ = (\u_vga|submarines\(7)) # ((\u_vga|magn_g_y\(1) & (\u_vga|Decoder1~6_combout\ & \u_vga|Decoder1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|Decoder1~6_combout\,
	datac => \u_vga|submarines\(7),
	datad => \u_vga|Decoder1~11_combout\,
	combout => \u_vga|submarines[7]~23_combout\);

-- Location: FF_X19_Y19_N21
\u_vga|submarines[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(7));

-- Location: LCCOMB_X19_Y19_N14
\u_vga|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~15_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|Mux0~14_combout\ & ((\u_vga|submarines\(7)))) # (!\u_vga|Mux0~14_combout\ & (\u_vga|submarines\(6))))) # (!\u_vga|magn_g_y\(1) & (((\u_vga|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|submarines\(6),
	datac => \u_vga|Mux0~14_combout\,
	datad => \u_vga|submarines\(7),
	combout => \u_vga|Mux0~15_combout\);

-- Location: LCCOMB_X20_Y19_N22
\u_vga|submarines[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[3]~20_combout\ = (\u_vga|submarines\(3)) # ((!\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~0_combout\,
	datac => \u_vga|submarines\(3),
	datad => \u_vga|Decoder1~11_combout\,
	combout => \u_vga|submarines[3]~20_combout\);

-- Location: FF_X20_Y19_N23
\u_vga|submarines[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(3));

-- Location: LCCOMB_X20_Y19_N10
\u_vga|submarines[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[1]~24_combout\ = (\u_vga|submarines\(1)) # ((!\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~11_combout\ & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~11_combout\,
	datac => \u_vga|submarines\(1),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[1]~24_combout\);

-- Location: FF_X20_Y19_N11
\u_vga|submarines[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(1));

-- Location: LCCOMB_X20_Y19_N4
\u_vga|submarines[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[0]~26_combout\ = (\u_vga|submarines\(0)) # ((\u_vga|Decoder1~10_combout\ & (!\u_vga|magn_g_y\(3) & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~10_combout\,
	datab => \u_vga|magn_g_y\(3),
	datac => \u_vga|submarines\(0),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[0]~26_combout\);

-- Location: FF_X20_Y19_N5
\u_vga|submarines[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(0));

-- Location: LCCOMB_X20_Y19_N8
\u_vga|submarines[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[2]~22_combout\ = (\u_vga|submarines\(2)) # ((!\u_vga|magn_g_y\(3) & (\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Decoder1~0_combout\,
	datac => \u_vga|submarines\(2),
	datad => \u_vga|Decoder1~10_combout\,
	combout => \u_vga|submarines[2]~22_combout\);

-- Location: FF_X20_Y19_N9
\u_vga|submarines[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(2));

-- Location: LCCOMB_X20_Y19_N24
\u_vga|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~16_combout\ = (\u_vga|magn_g_y\(0) & (\u_vga|magn_g_y\(1))) # (!\u_vga|magn_g_y\(0) & ((\u_vga|magn_g_y\(1) & ((\u_vga|submarines\(2)))) # (!\u_vga|magn_g_y\(1) & (\u_vga|submarines\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|magn_g_y\(1),
	datac => \u_vga|submarines\(0),
	datad => \u_vga|submarines\(2),
	combout => \u_vga|Mux0~16_combout\);

-- Location: LCCOMB_X20_Y19_N2
\u_vga|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~17_combout\ = (\u_vga|magn_g_y\(0) & ((\u_vga|Mux0~16_combout\ & (\u_vga|submarines\(3))) # (!\u_vga|Mux0~16_combout\ & ((\u_vga|submarines\(1)))))) # (!\u_vga|magn_g_y\(0) & (((\u_vga|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(3),
	datab => \u_vga|submarines\(1),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|Mux0~16_combout\,
	combout => \u_vga|Mux0~17_combout\);

-- Location: LCCOMB_X20_Y19_N20
\u_vga|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~18_combout\ = (\u_vga|magn_g_y\(2) & ((\u_vga|Mux0~15_combout\) # ((\u_vga|magn_g_y\(3))))) # (!\u_vga|magn_g_y\(2) & (((!\u_vga|magn_g_y\(3) & \u_vga|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~15_combout\,
	datab => \u_vga|magn_g_y\(2),
	datac => \u_vga|magn_g_y\(3),
	datad => \u_vga|Mux0~17_combout\,
	combout => \u_vga|Mux0~18_combout\);

-- Location: LCCOMB_X20_Y18_N12
\u_vga|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~21_combout\ = (\u_vga|magn_g_y\(3) & ((\u_vga|Mux0~18_combout\ & (\u_vga|Mux0~20_combout\)) # (!\u_vga|Mux0~18_combout\ & ((\u_vga|Mux0~13_combout\))))) # (!\u_vga|magn_g_y\(3) & (((\u_vga|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|Mux0~20_combout\,
	datac => \u_vga|Mux0~13_combout\,
	datad => \u_vga|Mux0~18_combout\,
	combout => \u_vga|Mux0~21_combout\);

-- Location: LCCOMB_X20_Y18_N24
\u_vga|Mux0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~33_combout\ = (!\u_vga|magn_g_y\(5) & ((\u_vga|magn_g_y\(4) & (\u_vga|Mux0~11_combout\)) # (!\u_vga|magn_g_y\(4) & ((\u_vga|Mux0~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(5),
	datac => \u_vga|Mux0~11_combout\,
	datad => \u_vga|Mux0~21_combout\,
	combout => \u_vga|Mux0~33_combout\);

-- Location: LCCOMB_X20_Y18_N16
\u_vga|Mux0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~32_combout\ = (\u_vga|Mux0~33_combout\) # ((\u_vga|magn_g_y\(5) & \u_vga|Mux0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|magn_g_y\(5),
	datac => \u_vga|Mux0~31_combout\,
	datad => \u_vga|Mux0~33_combout\,
	combout => \u_vga|Mux0~32_combout\);

-- Location: LCCOMB_X25_Y18_N0
\u_vga|ask_read~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|ask_read~1_combout\ = (\u_vga|LessThan0~0_combout\ & (!\u_vga|Mux0~32_combout\ & (!\u_vga|update_elements_position~6_combout\))) # (!\u_vga|LessThan0~0_combout\ & (((\u_vga|ask_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~32_combout\,
	datab => \u_vga|update_elements_position~6_combout\,
	datac => \u_vga|ask_read~q\,
	datad => \u_vga|LessThan0~0_combout\,
	combout => \u_vga|ask_read~1_combout\);

-- Location: FF_X25_Y18_N1
\u_vga|ask_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|ask_read~1_combout\,
	sclr => \u_vga|ask_read~q\,
	ena => \u_vga|tmp_random[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|ask_read~q\);

-- Location: LCCOMB_X23_Y16_N18
\u_vga|wr_en_a_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~0_combout\ = (!\u_vga|update_elements_position~4_combout\ & ((\u_vga|update_submarines~q\ & ((\u_vga|first_part~q\))) # (!\u_vga|update_submarines~q\ & (\u_vga|ask_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~4_combout\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|ask_read~q\,
	datad => \u_vga|first_part~q\,
	combout => \u_vga|wr_en_a_sub~0_combout\);

-- Location: LCCOMB_X25_Y18_N14
\u_vga|ask_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|ask_read~0_combout\ = (!\u_vga|update_elements_position~6_combout\ & (!\u_vga|Mux0~32_combout\ & \u_vga|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~6_combout\,
	datac => \u_vga|Mux0~32_combout\,
	datad => \u_vga|LessThan0~0_combout\,
	combout => \u_vga|ask_read~0_combout\);

-- Location: LCCOMB_X21_Y16_N0
\u_vga|rd_en_a_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_a_sub~1_combout\ = (!\u_vga|update_submarines~q\ & (((!\u_vga|ask_read~q\ & !\u_vga|ask_read~0_combout\)) # (!\u_vga|rd_en_a_sub~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|ask_read~q\,
	datac => \u_vga|rd_en_a_sub~0_combout\,
	datad => \u_vga|ask_read~0_combout\,
	combout => \u_vga|rd_en_a_sub~1_combout\);

-- Location: LCCOMB_X23_Y16_N10
\u_vga|rd_en_a_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_a_sub~2_combout\ = (\u_vga|update_elements_position~4_combout\) # ((!\u_vga|v_sync~q\ & !\u_vga|rd_en_a_sub~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_sync~q\,
	datac => \u_vga|rd_en_a_sub~1_combout\,
	datad => \u_vga|update_elements_position~4_combout\,
	combout => \u_vga|rd_en_a_sub~2_combout\);

-- Location: FF_X23_Y16_N19
\u_vga|wr_en_a_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wr_en_a_sub~0_combout\,
	ena => \u_vga|rd_en_a_sub~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|wr_en_a_sub~q\);

-- Location: LCCOMB_X23_Y16_N28
\u_vga|rd_en_a_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_a_sub~3_combout\ = !\u_vga|wr_en_a_sub~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|wr_en_a_sub~0_combout\,
	combout => \u_vga|rd_en_a_sub~3_combout\);

-- Location: FF_X23_Y16_N29
\u_vga|rd_en_a_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|rd_en_a_sub~3_combout\,
	ena => \u_vga|rd_en_a_sub~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|rd_en_a_sub~q\);

-- Location: LCCOMB_X14_Y16_N6
\u_vga|Equal13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~1_combout\ = (\u_vga|v_cnt\(1) & (\u_vga|v_cnt\(7) & (\u_vga|v_cnt\(2) & \u_vga|v_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|v_cnt\(2),
	datad => \u_vga|v_cnt\(6),
	combout => \u_vga|Equal13~1_combout\);

-- Location: LCCOMB_X14_Y16_N2
\u_vga|Equal13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~3_combout\ = (\u_vga|Equal13~1_combout\ & (\u_vga|Equal13~0_combout\ & (\u_vga|v_cnt\(0) & \u_vga|Equal13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal13~1_combout\,
	datab => \u_vga|Equal13~0_combout\,
	datac => \u_vga|v_cnt\(0),
	datad => \u_vga|Equal13~2_combout\,
	combout => \u_vga|Equal13~3_combout\);

-- Location: LCCOMB_X14_Y14_N4
\u_vga|current_submarine_line[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[4]~15_combout\ = (\u_vga|current_submarine_line[5]~14_combout\ & (\u_vga|current_submarine_line~7_combout\ & VCC)) # (!\u_vga|current_submarine_line[5]~14_combout\ & (\u_vga|current_submarine_line~7_combout\ $ (VCC)))
-- \u_vga|current_submarine_line[4]~16\ = CARRY((!\u_vga|current_submarine_line[5]~14_combout\ & \u_vga|current_submarine_line~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line[5]~14_combout\,
	datab => \u_vga|current_submarine_line~7_combout\,
	datad => VCC,
	combout => \u_vga|current_submarine_line[4]~15_combout\,
	cout => \u_vga|current_submarine_line[4]~16\);

-- Location: FF_X14_Y14_N5
\u_vga|current_submarine_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[4]~15_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(4));

-- Location: LCCOMB_X15_Y12_N6
\u_vga|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal14~0_combout\ = (\u_vga|h_cnt\(9) & (\u_vga|h_cnt\(8) & !\u_vga|h_cnt\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(9),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|h_cnt\(10),
	combout => \u_vga|Equal14~0_combout\);

-- Location: LCCOMB_X14_Y14_N24
\u_vga|Equal14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal14~1_combout\ = (\u_vga|Equal1~0_combout\ & (\u_vga|h_cnt\(4) & (\u_vga|Equal14~0_combout\ & \u_vga|LessThan11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~0_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Equal14~0_combout\,
	datad => \u_vga|LessThan11~0_combout\,
	combout => \u_vga|Equal14~1_combout\);

-- Location: LCCOMB_X14_Y14_N16
\u_vga|current_submarine_line~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~7_combout\ = (\u_vga|current_submarine_line\(4) & ((!\u_vga|Equal14~1_combout\) # (!\u_vga|Equal13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal13~3_combout\,
	datac => \u_vga|current_submarine_line\(4),
	datad => \u_vga|Equal14~1_combout\,
	combout => \u_vga|current_submarine_line~7_combout\);

-- Location: FF_X15_Y14_N1
\u_vga|current_submarine_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line~8_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(0));

-- Location: LCCOMB_X15_Y14_N0
\u_vga|current_submarine_line~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~8_combout\ = (\u_vga|current_submarine_line\(0)) # ((\u_vga|Equal14~1_combout\ & \u_vga|Equal13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal14~1_combout\,
	datac => \u_vga|current_submarine_line\(0),
	datad => \u_vga|Equal13~3_combout\,
	combout => \u_vga|current_submarine_line~8_combout\);

-- Location: LCCOMB_X15_Y14_N6
\u_vga|Add24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~0_combout\ = (\u_vga|v_cnt\(0) & ((GND) # (!\u_vga|current_submarine_line~8_combout\))) # (!\u_vga|v_cnt\(0) & (\u_vga|current_submarine_line~8_combout\ $ (GND)))
-- \u_vga|Add24~1\ = CARRY((\u_vga|v_cnt\(0)) # (!\u_vga|current_submarine_line~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(0),
	datab => \u_vga|current_submarine_line~8_combout\,
	datad => VCC,
	combout => \u_vga|Add24~0_combout\,
	cout => \u_vga|Add24~1\);

-- Location: LCCOMB_X15_Y14_N8
\u_vga|Add24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~2_combout\ = (\u_vga|v_cnt\(1) & ((\u_vga|current_submarine_line~8_combout\ & (!\u_vga|Add24~1\)) # (!\u_vga|current_submarine_line~8_combout\ & (\u_vga|Add24~1\ & VCC)))) # (!\u_vga|v_cnt\(1) & ((\u_vga|current_submarine_line~8_combout\ & 
-- ((\u_vga|Add24~1\) # (GND))) # (!\u_vga|current_submarine_line~8_combout\ & (!\u_vga|Add24~1\))))
-- \u_vga|Add24~3\ = CARRY((\u_vga|v_cnt\(1) & (\u_vga|current_submarine_line~8_combout\ & !\u_vga|Add24~1\)) # (!\u_vga|v_cnt\(1) & ((\u_vga|current_submarine_line~8_combout\) # (!\u_vga|Add24~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datab => \u_vga|current_submarine_line~8_combout\,
	datad => VCC,
	cin => \u_vga|Add24~1\,
	combout => \u_vga|Add24~2_combout\,
	cout => \u_vga|Add24~3\);

-- Location: LCCOMB_X15_Y14_N10
\u_vga|Add24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~4_combout\ = ((\u_vga|current_submarine_line~8_combout\ $ (\u_vga|v_cnt\(2) $ (\u_vga|Add24~3\)))) # (GND)
-- \u_vga|Add24~5\ = CARRY((\u_vga|current_submarine_line~8_combout\ & (\u_vga|v_cnt\(2) & !\u_vga|Add24~3\)) # (!\u_vga|current_submarine_line~8_combout\ & ((\u_vga|v_cnt\(2)) # (!\u_vga|Add24~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line~8_combout\,
	datab => \u_vga|v_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add24~3\,
	combout => \u_vga|Add24~4_combout\,
	cout => \u_vga|Add24~5\);

-- Location: LCCOMB_X15_Y14_N12
\u_vga|Add24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~6_combout\ = (\u_vga|v_cnt\(3) & (\u_vga|Add24~5\ & VCC)) # (!\u_vga|v_cnt\(3) & (!\u_vga|Add24~5\))
-- \u_vga|Add24~7\ = CARRY((!\u_vga|v_cnt\(3) & !\u_vga|Add24~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add24~5\,
	combout => \u_vga|Add24~6_combout\,
	cout => \u_vga|Add24~7\);

-- Location: LCCOMB_X15_Y14_N14
\u_vga|Add24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~8_combout\ = ((\u_vga|current_submarine_line~7_combout\ $ (\u_vga|v_cnt\(4) $ (\u_vga|Add24~7\)))) # (GND)
-- \u_vga|Add24~9\ = CARRY((\u_vga|current_submarine_line~7_combout\ & (\u_vga|v_cnt\(4) & !\u_vga|Add24~7\)) # (!\u_vga|current_submarine_line~7_combout\ & ((\u_vga|v_cnt\(4)) # (!\u_vga|Add24~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line~7_combout\,
	datab => \u_vga|v_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add24~7\,
	combout => \u_vga|Add24~8_combout\,
	cout => \u_vga|Add24~9\);

-- Location: LCCOMB_X14_Y16_N24
\u_vga|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan9~0_combout\ = (\u_vga|Equal13~0_combout\ & (((\u_vga|Equal13~2_combout\) # (!\u_vga|v_cnt\(7))) # (!\u_vga|v_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|Equal13~2_combout\,
	datac => \u_vga|Equal13~0_combout\,
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|LessThan9~0_combout\);

-- Location: LCCOMB_X14_Y15_N16
\u_vga|vga_gen~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~28_combout\ = (!\u_vga|LessThan9~0_combout\ & \u_vga|LessThan11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|LessThan9~0_combout\,
	datad => \u_vga|LessThan11~1_combout\,
	combout => \u_vga|vga_gen~28_combout\);

-- Location: LCCOMB_X14_Y14_N18
\u_vga|vga_gen~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~41_combout\ = (!\u_vga|Equal13~3_combout\) # (!\u_vga|Equal14~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal14~1_combout\,
	datac => \u_vga|Equal13~3_combout\,
	combout => \u_vga|vga_gen~41_combout\);

-- Location: LCCOMB_X14_Y14_N6
\u_vga|current_submarine_line[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[5]~17_combout\ = (\u_vga|current_submarine_line[4]~16\ & (((!\u_vga|vga_gen~41_combout\)) # (!\u_vga|current_submarine_line\(5)))) # (!\u_vga|current_submarine_line[4]~16\ & (((\u_vga|current_submarine_line\(5) & 
-- \u_vga|vga_gen~41_combout\)) # (GND)))
-- \u_vga|current_submarine_line[5]~18\ = CARRY(((!\u_vga|current_submarine_line[4]~16\) # (!\u_vga|vga_gen~41_combout\)) # (!\u_vga|current_submarine_line\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line\(5),
	datab => \u_vga|vga_gen~41_combout\,
	datad => VCC,
	cin => \u_vga|current_submarine_line[4]~16\,
	combout => \u_vga|current_submarine_line[5]~17_combout\,
	cout => \u_vga|current_submarine_line[5]~18\);

-- Location: FF_X14_Y14_N7
\u_vga|current_submarine_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[5]~17_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(5));

-- Location: LCCOMB_X14_Y14_N8
\u_vga|current_submarine_line[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[6]~19_combout\ = (\u_vga|current_submarine_line[5]~18\ & (((\u_vga|current_submarine_line\(6)) # (!\u_vga|vga_gen~41_combout\)))) # (!\u_vga|current_submarine_line[5]~18\ & ((((\u_vga|current_submarine_line\(6)) # 
-- (!\u_vga|vga_gen~41_combout\)))))
-- \u_vga|current_submarine_line[6]~20\ = CARRY((!\u_vga|current_submarine_line[5]~18\ & ((\u_vga|current_submarine_line\(6)) # (!\u_vga|vga_gen~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~41_combout\,
	datab => \u_vga|current_submarine_line\(6),
	datad => VCC,
	cin => \u_vga|current_submarine_line[5]~18\,
	combout => \u_vga|current_submarine_line[6]~19_combout\,
	cout => \u_vga|current_submarine_line[6]~20\);

-- Location: FF_X14_Y14_N9
\u_vga|current_submarine_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[6]~19_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(6));

-- Location: LCCOMB_X14_Y14_N10
\u_vga|current_submarine_line[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[7]~21_combout\ = (\u_vga|current_submarine_line\(7) & (((!\u_vga|current_submarine_line[6]~20\)))) # (!\u_vga|current_submarine_line\(7) & ((\u_vga|vga_gen~41_combout\ & ((\u_vga|current_submarine_line[6]~20\) # (GND))) # 
-- (!\u_vga|vga_gen~41_combout\ & (!\u_vga|current_submarine_line[6]~20\))))
-- \u_vga|current_submarine_line[7]~22\ = CARRY(((!\u_vga|current_submarine_line\(7) & \u_vga|vga_gen~41_combout\)) # (!\u_vga|current_submarine_line[6]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line\(7),
	datab => \u_vga|vga_gen~41_combout\,
	datad => VCC,
	cin => \u_vga|current_submarine_line[6]~20\,
	combout => \u_vga|current_submarine_line[7]~21_combout\,
	cout => \u_vga|current_submarine_line[7]~22\);

-- Location: FF_X14_Y14_N11
\u_vga|current_submarine_line[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[7]~21_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(7));

-- Location: LCCOMB_X14_Y14_N12
\u_vga|current_submarine_line[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[8]~23_combout\ = (\u_vga|current_submarine_line[7]~22\ & (\u_vga|current_submarine_line\(8) & (\u_vga|vga_gen~41_combout\ & VCC))) # (!\u_vga|current_submarine_line[7]~22\ & ((((\u_vga|current_submarine_line\(8) & 
-- \u_vga|vga_gen~41_combout\)))))
-- \u_vga|current_submarine_line[8]~24\ = CARRY((\u_vga|current_submarine_line\(8) & (\u_vga|vga_gen~41_combout\ & !\u_vga|current_submarine_line[7]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line\(8),
	datab => \u_vga|vga_gen~41_combout\,
	datad => VCC,
	cin => \u_vga|current_submarine_line[7]~22\,
	combout => \u_vga|current_submarine_line[8]~23_combout\,
	cout => \u_vga|current_submarine_line[8]~24\);

-- Location: FF_X14_Y14_N13
\u_vga|current_submarine_line[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[8]~23_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(8));

-- Location: LCCOMB_X14_Y14_N14
\u_vga|current_submarine_line[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[9]~25_combout\ = \u_vga|current_submarine_line[8]~24\ $ (((\u_vga|current_submarine_line\(9) & \u_vga|vga_gen~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine_line\(9),
	datad => \u_vga|vga_gen~41_combout\,
	cin => \u_vga|current_submarine_line[8]~24\,
	combout => \u_vga|current_submarine_line[9]~25_combout\);

-- Location: FF_X14_Y14_N15
\u_vga|current_submarine_line[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine_line[9]~25_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine_line\(9));

-- Location: LCCOMB_X14_Y14_N0
\u_vga|current_submarine_line~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~12_combout\ = (\u_vga|current_submarine_line\(9) & ((!\u_vga|Equal13~3_combout\) # (!\u_vga|Equal14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal14~1_combout\,
	datac => \u_vga|Equal13~3_combout\,
	datad => \u_vga|current_submarine_line\(9),
	combout => \u_vga|current_submarine_line~12_combout\);

-- Location: LCCOMB_X14_Y14_N30
\u_vga|current_submarine_line~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~11_combout\ = (\u_vga|current_submarine_line\(8) & ((!\u_vga|Equal13~3_combout\) # (!\u_vga|Equal14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal14~1_combout\,
	datac => \u_vga|Equal13~3_combout\,
	datad => \u_vga|current_submarine_line\(8),
	combout => \u_vga|current_submarine_line~11_combout\);

-- Location: LCCOMB_X14_Y14_N28
\u_vga|current_submarine_line~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~10_combout\ = (\u_vga|current_submarine_line\(7)) # ((\u_vga|Equal14~1_combout\ & \u_vga|Equal13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal14~1_combout\,
	datac => \u_vga|Equal13~3_combout\,
	datad => \u_vga|current_submarine_line\(7),
	combout => \u_vga|current_submarine_line~10_combout\);

-- Location: LCCOMB_X14_Y14_N26
\u_vga|current_submarine_line~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~9_combout\ = (\u_vga|current_submarine_line\(6)) # ((\u_vga|Equal13~3_combout\ & \u_vga|Equal14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal13~3_combout\,
	datac => \u_vga|current_submarine_line\(6),
	datad => \u_vga|Equal14~1_combout\,
	combout => \u_vga|current_submarine_line~9_combout\);

-- Location: LCCOMB_X14_Y14_N2
\u_vga|current_submarine_line~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line~6_combout\ = (\u_vga|current_submarine_line\(5) & ((!\u_vga|Equal13~3_combout\) # (!\u_vga|Equal14~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal14~1_combout\,
	datac => \u_vga|Equal13~3_combout\,
	datad => \u_vga|current_submarine_line\(5),
	combout => \u_vga|current_submarine_line~6_combout\);

-- Location: LCCOMB_X15_Y14_N16
\u_vga|Add24~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~10_combout\ = (\u_vga|current_submarine_line~6_combout\ & ((\u_vga|v_cnt\(5) & (!\u_vga|Add24~9\)) # (!\u_vga|v_cnt\(5) & ((\u_vga|Add24~9\) # (GND))))) # (!\u_vga|current_submarine_line~6_combout\ & ((\u_vga|v_cnt\(5) & (\u_vga|Add24~9\ & 
-- VCC)) # (!\u_vga|v_cnt\(5) & (!\u_vga|Add24~9\))))
-- \u_vga|Add24~11\ = CARRY((\u_vga|current_submarine_line~6_combout\ & ((!\u_vga|Add24~9\) # (!\u_vga|v_cnt\(5)))) # (!\u_vga|current_submarine_line~6_combout\ & (!\u_vga|v_cnt\(5) & !\u_vga|Add24~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line~6_combout\,
	datab => \u_vga|v_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add24~9\,
	combout => \u_vga|Add24~10_combout\,
	cout => \u_vga|Add24~11\);

-- Location: LCCOMB_X15_Y14_N18
\u_vga|Add24~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~12_combout\ = ((\u_vga|current_submarine_line~9_combout\ $ (\u_vga|v_cnt\(6) $ (\u_vga|Add24~11\)))) # (GND)
-- \u_vga|Add24~13\ = CARRY((\u_vga|current_submarine_line~9_combout\ & (\u_vga|v_cnt\(6) & !\u_vga|Add24~11\)) # (!\u_vga|current_submarine_line~9_combout\ & ((\u_vga|v_cnt\(6)) # (!\u_vga|Add24~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line~9_combout\,
	datab => \u_vga|v_cnt\(6),
	datad => VCC,
	cin => \u_vga|Add24~11\,
	combout => \u_vga|Add24~12_combout\,
	cout => \u_vga|Add24~13\);

-- Location: LCCOMB_X15_Y14_N20
\u_vga|Add24~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~14_combout\ = (\u_vga|v_cnt\(7) & ((\u_vga|current_submarine_line~10_combout\ & (!\u_vga|Add24~13\)) # (!\u_vga|current_submarine_line~10_combout\ & (\u_vga|Add24~13\ & VCC)))) # (!\u_vga|v_cnt\(7) & 
-- ((\u_vga|current_submarine_line~10_combout\ & ((\u_vga|Add24~13\) # (GND))) # (!\u_vga|current_submarine_line~10_combout\ & (!\u_vga|Add24~13\))))
-- \u_vga|Add24~15\ = CARRY((\u_vga|v_cnt\(7) & (\u_vga|current_submarine_line~10_combout\ & !\u_vga|Add24~13\)) # (!\u_vga|v_cnt\(7) & ((\u_vga|current_submarine_line~10_combout\) # (!\u_vga|Add24~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datab => \u_vga|current_submarine_line~10_combout\,
	datad => VCC,
	cin => \u_vga|Add24~13\,
	combout => \u_vga|Add24~14_combout\,
	cout => \u_vga|Add24~15\);

-- Location: LCCOMB_X15_Y14_N22
\u_vga|Add24~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~16_combout\ = ((\u_vga|v_cnt\(8) $ (\u_vga|current_submarine_line~11_combout\ $ (\u_vga|Add24~15\)))) # (GND)
-- \u_vga|Add24~17\ = CARRY((\u_vga|v_cnt\(8) & ((!\u_vga|Add24~15\) # (!\u_vga|current_submarine_line~11_combout\))) # (!\u_vga|v_cnt\(8) & (!\u_vga|current_submarine_line~11_combout\ & !\u_vga|Add24~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datab => \u_vga|current_submarine_line~11_combout\,
	datad => VCC,
	cin => \u_vga|Add24~15\,
	combout => \u_vga|Add24~16_combout\,
	cout => \u_vga|Add24~17\);

-- Location: LCCOMB_X15_Y14_N24
\u_vga|Add24~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~18_combout\ = (\u_vga|v_cnt\(9) & ((\u_vga|current_submarine_line~12_combout\ & (!\u_vga|Add24~17\)) # (!\u_vga|current_submarine_line~12_combout\ & (\u_vga|Add24~17\ & VCC)))) # (!\u_vga|v_cnt\(9) & 
-- ((\u_vga|current_submarine_line~12_combout\ & ((\u_vga|Add24~17\) # (GND))) # (!\u_vga|current_submarine_line~12_combout\ & (!\u_vga|Add24~17\))))
-- \u_vga|Add24~19\ = CARRY((\u_vga|v_cnt\(9) & (\u_vga|current_submarine_line~12_combout\ & !\u_vga|Add24~17\)) # (!\u_vga|v_cnt\(9) & ((\u_vga|current_submarine_line~12_combout\) # (!\u_vga|Add24~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|current_submarine_line~12_combout\,
	datad => VCC,
	cin => \u_vga|Add24~17\,
	combout => \u_vga|Add24~18_combout\,
	cout => \u_vga|Add24~19\);

-- Location: LCCOMB_X15_Y14_N26
\u_vga|Add24~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add24~20_combout\ = \u_vga|v_cnt\(10) $ (\u_vga|Add24~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	cin => \u_vga|Add24~19\,
	combout => \u_vga|Add24~20_combout\);

-- Location: LCCOMB_X15_Y14_N2
\u_vga|vga_gen~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~23_combout\ = (!\u_vga|Add24~10_combout\ & (!\u_vga|Add24~14_combout\ & (!\u_vga|Add24~16_combout\ & !\u_vga|Add24~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add24~10_combout\,
	datab => \u_vga|Add24~14_combout\,
	datac => \u_vga|Add24~16_combout\,
	datad => \u_vga|Add24~12_combout\,
	combout => \u_vga|vga_gen~23_combout\);

-- Location: LCCOMB_X15_Y14_N28
\u_vga|vga_gen~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~24_combout\ = (!\u_vga|Add24~18_combout\ & (!\u_vga|Add24~20_combout\ & \u_vga|vga_gen~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add24~18_combout\,
	datac => \u_vga|Add24~20_combout\,
	datad => \u_vga|vga_gen~23_combout\,
	combout => \u_vga|vga_gen~24_combout\);

-- Location: LCCOMB_X15_Y14_N4
\u_vga|LessThan12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~0_combout\ = (!\u_vga|Add24~0_combout\ & (!\u_vga|Add24~2_combout\ & !\u_vga|Add24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add24~0_combout\,
	datac => \u_vga|Add24~2_combout\,
	datad => \u_vga|Add24~4_combout\,
	combout => \u_vga|LessThan12~0_combout\);

-- Location: LCCOMB_X14_Y15_N24
\u_vga|current_submarine_line[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[5]~13_combout\ = ((\u_vga|Add24~6_combout\) # (!\u_vga|Equal14~1_combout\)) # (!\u_vga|LessThan12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan12~0_combout\,
	datac => \u_vga|Equal14~1_combout\,
	datad => \u_vga|Add24~6_combout\,
	combout => \u_vga|current_submarine_line[5]~13_combout\);

-- Location: LCCOMB_X14_Y15_N18
\u_vga|current_submarine_line[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine_line[5]~14_combout\ = (((\u_vga|current_submarine_line[5]~13_combout\) # (!\u_vga|vga_gen~24_combout\)) # (!\u_vga|vga_gen~28_combout\)) # (!\u_vga|Add24~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add24~8_combout\,
	datab => \u_vga|vga_gen~28_combout\,
	datac => \u_vga|vga_gen~24_combout\,
	datad => \u_vga|current_submarine_line[5]~13_combout\,
	combout => \u_vga|current_submarine_line[5]~14_combout\);

-- Location: LCCOMB_X15_Y14_N30
\u_vga|vga_gen~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~25_combout\ = (!\u_vga|Add24~4_combout\ & (\u_vga|Add24~0_combout\ & (!\u_vga|Add24~2_combout\ & !\u_vga|Add24~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add24~4_combout\,
	datab => \u_vga|Add24~0_combout\,
	datac => \u_vga|Add24~2_combout\,
	datad => \u_vga|Add24~6_combout\,
	combout => \u_vga|vga_gen~25_combout\);

-- Location: LCCOMB_X15_Y16_N10
\u_vga|vga_gen~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~26_combout\ = (!\u_vga|Add24~8_combout\ & \u_vga|vga_gen~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add24~8_combout\,
	datad => \u_vga|vga_gen~25_combout\,
	combout => \u_vga|vga_gen~26_combout\);

-- Location: LCCOMB_X18_Y14_N16
\u_vga|vga_gen~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~27_combout\ = (!\u_vga|Add24~20_combout\ & (\u_vga|vga_gen~23_combout\ & (!\u_vga|Add24~18_combout\ & \u_vga|vga_gen~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add24~20_combout\,
	datab => \u_vga|vga_gen~23_combout\,
	datac => \u_vga|Add24~18_combout\,
	datad => \u_vga|vga_gen~26_combout\,
	combout => \u_vga|vga_gen~27_combout\);

-- Location: LCCOMB_X14_Y14_N22
\u_vga|rd_en_b_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_b_sub~3_combout\ = (\u_vga|LessThan18~0_combout\) # ((\u_vga|LessThan9~0_combout\) # ((!\u_vga|LessThan11~1_combout\) # (!\u_vga|vga_gen~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_vga|LessThan9~0_combout\,
	datac => \u_vga|vga_gen~27_combout\,
	datad => \u_vga|LessThan11~1_combout\,
	combout => \u_vga|rd_en_b_sub~3_combout\);

-- Location: LCCOMB_X14_Y14_N20
\u_vga|rd_en_b_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|rd_en_b_sub~2_combout\ = ((\u_vga|rd_en_b_sub~3_combout\ & ((\u_vga|rd_en_b_sub~q\) # (!\u_vga|vga_gen~41_combout\)))) # (!\u_vga|current_submarine_line[5]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine_line[5]~14_combout\,
	datab => \u_vga|rd_en_b_sub~3_combout\,
	datac => \u_vga|rd_en_b_sub~q\,
	datad => \u_vga|vga_gen~41_combout\,
	combout => \u_vga|rd_en_b_sub~2_combout\);

-- Location: FF_X14_Y14_N21
\u_vga|rd_en_b_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|rd_en_b_sub~2_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|rd_en_b_sub~q\);

-- Location: LCCOMB_X25_Y16_N22
\u_vga|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal2~1_combout\ = (!\u_vga|current_submarine\(5) & (\u_vga|Equal2~0_combout\ & (!\u_vga|current_submarine\(0) & !\u_vga|current_submarine\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(5),
	datab => \u_vga|Equal2~0_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|current_submarine\(4),
	combout => \u_vga|Equal2~1_combout\);

-- Location: LCCOMB_X24_Y15_N22
\u_vga|second_data_sub[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub[7]~24_combout\ = (\u_vga|update_submarines~q\ & ((\u_vga|Equal2~1_combout\) # (\u_vga|first_part~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_sub[7]~24_combout\);

-- Location: LCCOMB_X23_Y16_N0
\u_vga|address_a_sub[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[0]~5_combout\ = \u_vga|current_submarine\(1) $ (VCC)
-- \u_vga|address_a_sub[0]~6\ = CARRY(\u_vga|current_submarine\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(1),
	datad => VCC,
	combout => \u_vga|address_a_sub[0]~5_combout\,
	cout => \u_vga|address_a_sub[0]~6\);

-- Location: FF_X19_Y16_N19
\u_vga|address_tmp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|magn_g_y\(1),
	sload => VCC,
	ena => \u_vga|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_tmp\(1));

-- Location: LCCOMB_X19_Y16_N18
\u_vga|address_a_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~7_combout\ = (\u_vga|ask_read~q\ & ((\u_vga|address_tmp\(1)))) # (!\u_vga|ask_read~q\ & (\u_vga|magn_g_y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datac => \u_vga|address_tmp\(1),
	datad => \u_vga|ask_read~q\,
	combout => \u_vga|address_a_sub~7_combout\);

-- Location: FF_X23_Y16_N1
\u_vga|address_a_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub[0]~5_combout\,
	asdata => \u_vga|address_a_sub~7_combout\,
	sclr => \u_vga|update_elements_position~4_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|rd_en_a_sub~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(0));

-- Location: LCCOMB_X23_Y16_N2
\u_vga|address_a_sub[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[1]~8_combout\ = (\u_vga|current_submarine\(2) & ((\u_vga|first_part~q\ & (\u_vga|address_a_sub[0]~6\ & VCC)) # (!\u_vga|first_part~q\ & (!\u_vga|address_a_sub[0]~6\)))) # (!\u_vga|current_submarine\(2) & ((\u_vga|first_part~q\ & 
-- (!\u_vga|address_a_sub[0]~6\)) # (!\u_vga|first_part~q\ & ((\u_vga|address_a_sub[0]~6\) # (GND)))))
-- \u_vga|address_a_sub[1]~9\ = CARRY((\u_vga|current_submarine\(2) & (!\u_vga|first_part~q\ & !\u_vga|address_a_sub[0]~6\)) # (!\u_vga|current_submarine\(2) & ((!\u_vga|address_a_sub[0]~6\) # (!\u_vga|first_part~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|first_part~q\,
	datad => VCC,
	cin => \u_vga|address_a_sub[0]~6\,
	combout => \u_vga|address_a_sub[1]~8_combout\,
	cout => \u_vga|address_a_sub[1]~9\);

-- Location: FF_X19_Y16_N29
\u_vga|address_tmp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|magn_g_y\(2),
	sload => VCC,
	ena => \u_vga|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_tmp\(2));

-- Location: LCCOMB_X19_Y16_N28
\u_vga|address_a_sub~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~10_combout\ = (\u_vga|ask_read~q\ & ((\u_vga|address_tmp\(2)))) # (!\u_vga|ask_read~q\ & (\u_vga|magn_g_y\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(2),
	datac => \u_vga|address_tmp\(2),
	datad => \u_vga|ask_read~q\,
	combout => \u_vga|address_a_sub~10_combout\);

-- Location: FF_X23_Y16_N3
\u_vga|address_a_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub[1]~8_combout\,
	asdata => \u_vga|address_a_sub~10_combout\,
	sclr => \u_vga|update_elements_position~4_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|rd_en_a_sub~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(1));

-- Location: LCCOMB_X23_Y16_N4
\u_vga|address_a_sub[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[2]~11_combout\ = ((\u_vga|first_part~q\ $ (\u_vga|current_submarine\(3) $ (!\u_vga|address_a_sub[1]~9\)))) # (GND)
-- \u_vga|address_a_sub[2]~12\ = CARRY((\u_vga|first_part~q\ & ((\u_vga|current_submarine\(3)) # (!\u_vga|address_a_sub[1]~9\))) # (!\u_vga|first_part~q\ & (\u_vga|current_submarine\(3) & !\u_vga|address_a_sub[1]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|current_submarine\(3),
	datad => VCC,
	cin => \u_vga|address_a_sub[1]~9\,
	combout => \u_vga|address_a_sub[2]~11_combout\,
	cout => \u_vga|address_a_sub[2]~12\);

-- Location: FF_X20_Y18_N5
\u_vga|address_tmp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|magn_g_y\(3),
	sload => VCC,
	ena => \u_vga|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_tmp\(3));

-- Location: LCCOMB_X20_Y18_N4
\u_vga|address_a_sub~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~13_combout\ = (\u_vga|ask_read~q\ & ((\u_vga|address_tmp\(3)))) # (!\u_vga|ask_read~q\ & (\u_vga|magn_g_y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datac => \u_vga|address_tmp\(3),
	datad => \u_vga|ask_read~q\,
	combout => \u_vga|address_a_sub~13_combout\);

-- Location: FF_X23_Y16_N5
\u_vga|address_a_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub[2]~11_combout\,
	asdata => \u_vga|address_a_sub~13_combout\,
	sclr => \u_vga|update_elements_position~4_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|rd_en_a_sub~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(2));

-- Location: LCCOMB_X23_Y16_N6
\u_vga|address_a_sub[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[3]~14_combout\ = (\u_vga|first_part~q\ & ((\u_vga|current_submarine\(4) & (\u_vga|address_a_sub[2]~12\ & VCC)) # (!\u_vga|current_submarine\(4) & (!\u_vga|address_a_sub[2]~12\)))) # (!\u_vga|first_part~q\ & 
-- ((\u_vga|current_submarine\(4) & (!\u_vga|address_a_sub[2]~12\)) # (!\u_vga|current_submarine\(4) & ((\u_vga|address_a_sub[2]~12\) # (GND)))))
-- \u_vga|address_a_sub[3]~15\ = CARRY((\u_vga|first_part~q\ & (!\u_vga|current_submarine\(4) & !\u_vga|address_a_sub[2]~12\)) # (!\u_vga|first_part~q\ & ((!\u_vga|address_a_sub[2]~12\) # (!\u_vga|current_submarine\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|current_submarine\(4),
	datad => VCC,
	cin => \u_vga|address_a_sub[2]~12\,
	combout => \u_vga|address_a_sub[3]~14_combout\,
	cout => \u_vga|address_a_sub[3]~15\);

-- Location: FF_X20_Y18_N15
\u_vga|address_tmp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_random~2_combout\,
	ena => \u_vga|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_tmp\(4));

-- Location: LCCOMB_X20_Y18_N30
\u_vga|address_a_sub~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~16_combout\ = (\u_vga|ask_read~q\ & (((\u_vga|address_tmp\(4))))) # (!\u_vga|ask_read~q\ & (\u_vga|magn_g_y\(4) & (!\u_vga|magn_g_y\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(5),
	datac => \u_vga|address_tmp\(4),
	datad => \u_vga|ask_read~q\,
	combout => \u_vga|address_a_sub~16_combout\);

-- Location: FF_X23_Y16_N7
\u_vga|address_a_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub[3]~14_combout\,
	asdata => \u_vga|address_a_sub~16_combout\,
	sclr => \u_vga|update_elements_position~4_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|rd_en_a_sub~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(3));

-- Location: LCCOMB_X23_Y16_N8
\u_vga|address_a_sub[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[4]~17_combout\ = \u_vga|current_submarine\(5) $ (\u_vga|address_a_sub[3]~15\ $ (!\u_vga|first_part~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(5),
	datad => \u_vga|first_part~q\,
	cin => \u_vga|address_a_sub[3]~15\,
	combout => \u_vga|address_a_sub[4]~17_combout\);

-- Location: FF_X19_Y16_N31
\u_vga|address_tmp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|magn_g_y\(5),
	sload => VCC,
	ena => \u_vga|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_tmp\(5));

-- Location: LCCOMB_X19_Y16_N30
\u_vga|address_a_sub~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~19_combout\ = (\u_vga|ask_read~q\ & ((\u_vga|address_tmp\(5)))) # (!\u_vga|ask_read~q\ & (\u_vga|magn_g_y\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|magn_g_y\(5),
	datac => \u_vga|address_tmp\(5),
	datad => \u_vga|ask_read~q\,
	combout => \u_vga|address_a_sub~19_combout\);

-- Location: FF_X23_Y16_N9
\u_vga|address_a_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub[4]~17_combout\,
	asdata => \u_vga|address_a_sub~19_combout\,
	sclr => \u_vga|update_elements_position~4_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|rd_en_a_sub~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(4));

-- Location: LCCOMB_X19_Y15_N18
\u_vga|address_b_sub[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[0]~7_combout\ = \u_vga|address_b_sub\(0) $ (VCC)
-- \u_vga|address_b_sub[0]~8\ = CARRY(\u_vga|address_b_sub\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|address_b_sub\(0),
	datad => VCC,
	combout => \u_vga|address_b_sub[0]~7_combout\,
	cout => \u_vga|address_b_sub[0]~8\);

-- Location: LCCOMB_X19_Y15_N8
\u_vga|address_b_sub[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[0]~17_combout\ = (\u_vga|LessThan3~2_combout\ & (((\u_vga|Equal14~1_combout\ & \u_vga|Equal13~3_combout\)) # (!\u_vga|current_submarine_line[5]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal14~1_combout\,
	datab => \u_vga|Equal13~3_combout\,
	datac => \u_vga|LessThan3~2_combout\,
	datad => \u_vga|current_submarine_line[5]~14_combout\,
	combout => \u_vga|address_b_sub[0]~17_combout\);

-- Location: FF_X19_Y15_N19
\u_vga|address_b_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[0]~7_combout\,
	sclr => \u_vga|current_submarine_line[5]~14_combout\,
	ena => \u_vga|address_b_sub[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(0));

-- Location: LCCOMB_X19_Y15_N20
\u_vga|address_b_sub[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[1]~9_combout\ = (\u_vga|address_b_sub\(1) & (!\u_vga|address_b_sub[0]~8\)) # (!\u_vga|address_b_sub\(1) & ((\u_vga|address_b_sub[0]~8\) # (GND)))
-- \u_vga|address_b_sub[1]~10\ = CARRY((!\u_vga|address_b_sub[0]~8\) # (!\u_vga|address_b_sub\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|address_b_sub\(1),
	datad => VCC,
	cin => \u_vga|address_b_sub[0]~8\,
	combout => \u_vga|address_b_sub[1]~9_combout\,
	cout => \u_vga|address_b_sub[1]~10\);

-- Location: FF_X19_Y15_N21
\u_vga|address_b_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[1]~9_combout\,
	sclr => \u_vga|current_submarine_line[5]~14_combout\,
	ena => \u_vga|address_b_sub[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(1));

-- Location: LCCOMB_X19_Y15_N22
\u_vga|address_b_sub[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[2]~11_combout\ = (\u_vga|address_b_sub\(2) & (\u_vga|address_b_sub[1]~10\ $ (GND))) # (!\u_vga|address_b_sub\(2) & (!\u_vga|address_b_sub[1]~10\ & VCC))
-- \u_vga|address_b_sub[2]~12\ = CARRY((\u_vga|address_b_sub\(2) & !\u_vga|address_b_sub[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_b_sub\(2),
	datad => VCC,
	cin => \u_vga|address_b_sub[1]~10\,
	combout => \u_vga|address_b_sub[2]~11_combout\,
	cout => \u_vga|address_b_sub[2]~12\);

-- Location: FF_X19_Y15_N23
\u_vga|address_b_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[2]~11_combout\,
	sclr => \u_vga|current_submarine_line[5]~14_combout\,
	ena => \u_vga|address_b_sub[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(2));

-- Location: LCCOMB_X19_Y15_N24
\u_vga|address_b_sub[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[3]~13_combout\ = (\u_vga|address_b_sub\(3) & (!\u_vga|address_b_sub[2]~12\)) # (!\u_vga|address_b_sub\(3) & ((\u_vga|address_b_sub[2]~12\) # (GND)))
-- \u_vga|address_b_sub[3]~14\ = CARRY((!\u_vga|address_b_sub[2]~12\) # (!\u_vga|address_b_sub\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|address_b_sub\(3),
	datad => VCC,
	cin => \u_vga|address_b_sub[2]~12\,
	combout => \u_vga|address_b_sub[3]~13_combout\,
	cout => \u_vga|address_b_sub[3]~14\);

-- Location: FF_X19_Y15_N25
\u_vga|address_b_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[3]~13_combout\,
	sclr => \u_vga|current_submarine_line[5]~14_combout\,
	ena => \u_vga|address_b_sub[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(3));

-- Location: LCCOMB_X19_Y15_N26
\u_vga|address_b_sub[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[4]~15_combout\ = \u_vga|address_b_sub\(4) $ (!\u_vga|address_b_sub[3]~14\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_b_sub\(4),
	cin => \u_vga|address_b_sub[3]~14\,
	combout => \u_vga|address_b_sub[4]~15_combout\);

-- Location: FF_X19_Y15_N27
\u_vga|address_b_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[4]~15_combout\,
	sclr => \u_vga|current_submarine_line[5]~14_combout\,
	ena => \u_vga|address_b_sub[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(4));

-- Location: LCCOMB_X24_Y15_N14
\u_vga|first_data_sub[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[10]~0_combout\ = (\u_vga|update_submarines~q\ & !\u_vga|first_part~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|first_part~q\,
	combout => \u_vga|first_data_sub[10]~0_combout\);

-- Location: LCCOMB_X24_Y11_N2
\u_vga|sign_g_y~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|sign_g_y~feeder_combout\ = \u_spi_ee_config|oDATA_YH_xhdl2\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	combout => \u_vga|sign_g_y~feeder_combout\);

-- Location: FF_X24_Y11_N3
\u_vga|sign_g_y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|sign_g_y~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|sign_g_y~q\);

-- Location: LCCOMB_X25_Y18_N8
\u_vga|tmp_random[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_random[0]~3_combout\ = (\u_vga|tmp_random[0]~0_combout\ & ((\u_vga|tmp_random[0]~1_combout\ & ((\u_vga|magn_g_y\(0)))) # (!\u_vga|tmp_random[0]~1_combout\ & (\u_vga|tmp_random\(0))))) # (!\u_vga|tmp_random[0]~0_combout\ & 
-- (((\u_vga|tmp_random\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random[0]~0_combout\,
	datab => \u_vga|tmp_random[0]~1_combout\,
	datac => \u_vga|tmp_random\(0),
	datad => \u_vga|magn_g_y\(0),
	combout => \u_vga|tmp_random[0]~3_combout\);

-- Location: FF_X25_Y18_N9
\u_vga|tmp_random[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_random[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_random\(0));

-- Location: LCCOMB_X27_Y19_N28
\u_vga|tmp_read_data_sub[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[6]~5_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_sub\(6))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(6),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6),
	combout => \u_vga|tmp_read_data_sub[6]~5_combout\);

-- Location: FF_X27_Y19_N29
\u_vga|tmp_read_data_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[6]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(6));

-- Location: LCCOMB_X19_Y14_N30
\u_vga|tmp_read_data_sub[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[4]~7_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_sub\(4))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(4),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4),
	combout => \u_vga|tmp_read_data_sub[4]~7_combout\);

-- Location: FF_X19_Y14_N31
\u_vga|tmp_read_data_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(4));

-- Location: LCCOMB_X24_Y14_N8
\u_vga|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~0_combout\ = \u_vga|second_data_sub\(0) $ (VCC)
-- \u_vga|Add6~1\ = CARRY(\u_vga|second_data_sub\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(0),
	datad => VCC,
	combout => \u_vga|Add6~0_combout\,
	cout => \u_vga|Add6~1\);

-- Location: LCCOMB_X24_Y14_N10
\u_vga|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~2_combout\ = (\u_vga|second_data_sub\(1) & (!\u_vga|Add6~1\)) # (!\u_vga|second_data_sub\(1) & ((\u_vga|Add6~1\) # (GND)))
-- \u_vga|Add6~3\ = CARRY((!\u_vga|Add6~1\) # (!\u_vga|second_data_sub\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(1),
	datad => VCC,
	cin => \u_vga|Add6~1\,
	combout => \u_vga|Add6~2_combout\,
	cout => \u_vga|Add6~3\);

-- Location: LCCOMB_X24_Y14_N12
\u_vga|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~4_combout\ = (\u_vga|second_data_sub\(2) & (\u_vga|Add6~3\ $ (GND))) # (!\u_vga|second_data_sub\(2) & (!\u_vga|Add6~3\ & VCC))
-- \u_vga|Add6~5\ = CARRY((\u_vga|second_data_sub\(2) & !\u_vga|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(2),
	datad => VCC,
	cin => \u_vga|Add6~3\,
	combout => \u_vga|Add6~4_combout\,
	cout => \u_vga|Add6~5\);

-- Location: LCCOMB_X24_Y14_N14
\u_vga|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~6_combout\ = (\u_vga|second_data_sub\(3) & (!\u_vga|Add6~5\)) # (!\u_vga|second_data_sub\(3) & ((\u_vga|Add6~5\) # (GND)))
-- \u_vga|Add6~7\ = CARRY((!\u_vga|Add6~5\) # (!\u_vga|second_data_sub\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(3),
	datad => VCC,
	cin => \u_vga|Add6~5\,
	combout => \u_vga|Add6~6_combout\,
	cout => \u_vga|Add6~7\);

-- Location: LCCOMB_X25_Y14_N2
\u_vga|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~0_combout\ = \u_vga|second_data_sub\(0) $ (VCC)
-- \u_vga|Add7~1\ = CARRY(\u_vga|second_data_sub\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(0),
	datad => VCC,
	combout => \u_vga|Add7~0_combout\,
	cout => \u_vga|Add7~1\);

-- Location: LCCOMB_X25_Y14_N4
\u_vga|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~2_combout\ = (\u_vga|second_data_sub\(1) & (\u_vga|Add7~1\ & VCC)) # (!\u_vga|second_data_sub\(1) & (!\u_vga|Add7~1\))
-- \u_vga|Add7~3\ = CARRY((!\u_vga|second_data_sub\(1) & !\u_vga|Add7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(1),
	datad => VCC,
	cin => \u_vga|Add7~1\,
	combout => \u_vga|Add7~2_combout\,
	cout => \u_vga|Add7~3\);

-- Location: LCCOMB_X25_Y14_N6
\u_vga|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~4_combout\ = (\u_vga|second_data_sub\(2) & ((GND) # (!\u_vga|Add7~3\))) # (!\u_vga|second_data_sub\(2) & (\u_vga|Add7~3\ $ (GND)))
-- \u_vga|Add7~5\ = CARRY((\u_vga|second_data_sub\(2)) # (!\u_vga|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(2),
	datad => VCC,
	cin => \u_vga|Add7~3\,
	combout => \u_vga|Add7~4_combout\,
	cout => \u_vga|Add7~5\);

-- Location: LCCOMB_X25_Y14_N8
\u_vga|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~6_combout\ = (\u_vga|second_data_sub\(3) & (\u_vga|Add7~5\ & VCC)) # (!\u_vga|second_data_sub\(3) & (!\u_vga|Add7~5\))
-- \u_vga|Add7~7\ = CARRY((!\u_vga|second_data_sub\(3) & !\u_vga|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(3),
	datad => VCC,
	cin => \u_vga|Add7~5\,
	combout => \u_vga|Add7~6_combout\,
	cout => \u_vga|Add7~7\);

-- Location: LCCOMB_X24_Y14_N4
\u_vga|second_data_sub~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~13_combout\ = (\u_vga|second_data_sub\(10) & (\u_vga|Add6~6_combout\)) # (!\u_vga|second_data_sub\(10) & ((\u_vga|Add7~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add6~6_combout\,
	datac => \u_vga|Add7~6_combout\,
	datad => \u_vga|second_data_sub\(10),
	combout => \u_vga|second_data_sub~13_combout\);

-- Location: LCCOMB_X23_Y14_N30
\u_vga|second_data_sub~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~14_combout\ = (\u_vga|second_data_sub~1_combout\ & ((\u_vga|second_data_sub\(3)))) # (!\u_vga|second_data_sub~1_combout\ & (\u_vga|second_data_sub~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~13_combout\,
	datab => \u_vga|second_data_sub\(3),
	datad => \u_vga|second_data_sub~1_combout\,
	combout => \u_vga|second_data_sub~14_combout\);

-- Location: LCCOMB_X23_Y15_N8
\u_vga|tmp_read_data_sub[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[3]~8_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_sub\(3))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_sub\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_sub\(3),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3),
	combout => \u_vga|tmp_read_data_sub[3]~8_combout\);

-- Location: FF_X23_Y15_N9
\u_vga|tmp_read_data_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(3));

-- Location: LCCOMB_X23_Y14_N12
\u_vga|second_data_sub~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~39_combout\ = (\u_vga|first_data_sub[10]~0_combout\ & (((\u_vga|second_data_sub[7]~24_combout\) # (\u_vga|tmp_read_data_sub\(3))))) # (!\u_vga|first_data_sub[10]~0_combout\ & (\u_vga|data_a_sub[3]~13_combout\ & 
-- (!\u_vga|second_data_sub[7]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[10]~0_combout\,
	datab => \u_vga|data_a_sub[3]~13_combout\,
	datac => \u_vga|second_data_sub[7]~24_combout\,
	datad => \u_vga|tmp_read_data_sub\(3),
	combout => \u_vga|second_data_sub~39_combout\);

-- Location: LCCOMB_X23_Y14_N28
\u_vga|second_data_sub~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~40_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|second_data_sub~39_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3)))) # (!\u_vga|second_data_sub~39_combout\ & 
-- (\u_vga|second_data_sub~14_combout\)))) # (!\u_vga|second_data_sub[7]~24_combout\ & (((\u_vga|second_data_sub~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~14_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3),
	datac => \u_vga|second_data_sub[7]~24_combout\,
	datad => \u_vga|second_data_sub~39_combout\,
	combout => \u_vga|second_data_sub~40_combout\);

-- Location: LCCOMB_X20_Y16_N2
\u_vga|tmp_read_data_roc[214]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[214]~1_combout\ = (!\u_vga|v_sync~q\ & ((!\u_vga|update_elements_position~7_combout\) # (!\u_vga|update_elements_position~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~1_combout\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|update_elements_position~7_combout\,
	combout => \u_vga|tmp_read_data_roc[214]~1_combout\);

-- Location: LCCOMB_X21_Y16_N18
\u_vga|data_a_sub[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[25]~20_combout\ = (\u_vga|tmp_read_data_roc[214]~1_combout\ & ((\u_vga|update_submarines~q\) # ((\u_vga|ask_read~q\ & \u_vga|rd_en_a_sub~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|ask_read~q\,
	datac => \u_vga|rd_en_a_sub~0_combout\,
	datad => \u_vga|tmp_read_data_roc[214]~1_combout\,
	combout => \u_vga|data_a_sub[25]~20_combout\);

-- Location: FF_X23_Y14_N29
\u_vga|second_data_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~40_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(3));

-- Location: LCCOMB_X24_Y14_N16
\u_vga|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~8_combout\ = (\u_vga|second_data_sub\(4) & (\u_vga|Add6~7\ $ (GND))) # (!\u_vga|second_data_sub\(4) & (!\u_vga|Add6~7\ & VCC))
-- \u_vga|Add6~9\ = CARRY((\u_vga|second_data_sub\(4) & !\u_vga|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(4),
	datad => VCC,
	cin => \u_vga|Add6~7\,
	combout => \u_vga|Add6~8_combout\,
	cout => \u_vga|Add6~9\);

-- Location: LCCOMB_X25_Y14_N10
\u_vga|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~8_combout\ = (\u_vga|second_data_sub\(4) & ((GND) # (!\u_vga|Add7~7\))) # (!\u_vga|second_data_sub\(4) & (\u_vga|Add7~7\ $ (GND)))
-- \u_vga|Add7~9\ = CARRY((\u_vga|second_data_sub\(4)) # (!\u_vga|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(4),
	datad => VCC,
	cin => \u_vga|Add7~7\,
	combout => \u_vga|Add7~8_combout\,
	cout => \u_vga|Add7~9\);

-- Location: LCCOMB_X23_Y14_N10
\u_vga|second_data_sub~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~11_combout\ = (\u_vga|second_data_sub\(10) & (\u_vga|Add6~8_combout\)) # (!\u_vga|second_data_sub\(10) & ((\u_vga|Add7~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add6~8_combout\,
	datac => \u_vga|second_data_sub\(10),
	datad => \u_vga|Add7~8_combout\,
	combout => \u_vga|second_data_sub~11_combout\);

-- Location: LCCOMB_X23_Y14_N4
\u_vga|second_data_sub~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~12_combout\ = (\u_vga|second_data_sub~1_combout\ & ((\u_vga|second_data_sub\(4)))) # (!\u_vga|second_data_sub~1_combout\ & (\u_vga|second_data_sub~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~11_combout\,
	datac => \u_vga|second_data_sub\(4),
	datad => \u_vga|second_data_sub~1_combout\,
	combout => \u_vga|second_data_sub~12_combout\);

-- Location: LCCOMB_X23_Y14_N2
\u_vga|second_data_sub~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~37_combout\ = (\u_vga|first_data_sub[10]~0_combout\ & (\u_vga|second_data_sub[7]~24_combout\)) # (!\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|second_data_sub[7]~24_combout\ & (\u_vga|second_data_sub~12_combout\)) # 
-- (!\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|data_a_sub[4]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[10]~0_combout\,
	datab => \u_vga|second_data_sub[7]~24_combout\,
	datac => \u_vga|second_data_sub~12_combout\,
	datad => \u_vga|data_a_sub[4]~14_combout\,
	combout => \u_vga|second_data_sub~37_combout\);

-- Location: LCCOMB_X23_Y14_N26
\u_vga|second_data_sub~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~38_combout\ = (\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|second_data_sub~37_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4))) # (!\u_vga|second_data_sub~37_combout\ & 
-- ((\u_vga|tmp_read_data_sub\(4)))))) # (!\u_vga|first_data_sub[10]~0_combout\ & (((\u_vga|second_data_sub~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[10]~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4),
	datac => \u_vga|tmp_read_data_sub\(4),
	datad => \u_vga|second_data_sub~37_combout\,
	combout => \u_vga|second_data_sub~38_combout\);

-- Location: FF_X23_Y14_N27
\u_vga|second_data_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~38_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(4));

-- Location: LCCOMB_X25_Y14_N12
\u_vga|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~10_combout\ = (\u_vga|second_data_sub\(5) & (\u_vga|Add7~9\ & VCC)) # (!\u_vga|second_data_sub\(5) & (!\u_vga|Add7~9\))
-- \u_vga|Add7~11\ = CARRY((!\u_vga|second_data_sub\(5) & !\u_vga|Add7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(5),
	datad => VCC,
	cin => \u_vga|Add7~9\,
	combout => \u_vga|Add7~10_combout\,
	cout => \u_vga|Add7~11\);

-- Location: LCCOMB_X24_Y14_N18
\u_vga|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~10_combout\ = (\u_vga|second_data_sub\(5) & (!\u_vga|Add6~9\)) # (!\u_vga|second_data_sub\(5) & ((\u_vga|Add6~9\) # (GND)))
-- \u_vga|Add6~11\ = CARRY((!\u_vga|Add6~9\) # (!\u_vga|second_data_sub\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(5),
	datad => VCC,
	cin => \u_vga|Add6~9\,
	combout => \u_vga|Add6~10_combout\,
	cout => \u_vga|Add6~11\);

-- Location: LCCOMB_X24_Y14_N2
\u_vga|second_data_sub~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~9_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add6~10_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add7~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add7~10_combout\,
	datad => \u_vga|Add6~10_combout\,
	combout => \u_vga|second_data_sub~9_combout\);

-- Location: LCCOMB_X23_Y14_N8
\u_vga|second_data_sub~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~10_combout\ = (\u_vga|second_data_sub~1_combout\ & ((\u_vga|second_data_sub\(5)))) # (!\u_vga|second_data_sub~1_combout\ & (\u_vga|second_data_sub~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~9_combout\,
	datab => \u_vga|second_data_sub\(5),
	datad => \u_vga|second_data_sub~1_combout\,
	combout => \u_vga|second_data_sub~10_combout\);

-- Location: LCCOMB_X27_Y19_N6
\u_vga|tmp_read_data_sub[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[5]~6_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_sub\(5))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(5),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5),
	combout => \u_vga|tmp_read_data_sub[5]~6_combout\);

-- Location: FF_X27_Y19_N7
\u_vga|tmp_read_data_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(5));

-- Location: LCCOMB_X23_Y14_N24
\u_vga|second_data_sub~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~35_combout\ = (\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|second_data_sub[7]~24_combout\) # ((\u_vga|tmp_read_data_sub\(5))))) # (!\u_vga|first_data_sub[10]~0_combout\ & (!\u_vga|second_data_sub[7]~24_combout\ & 
-- ((\u_vga|data_a_sub[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[10]~0_combout\,
	datab => \u_vga|second_data_sub[7]~24_combout\,
	datac => \u_vga|tmp_read_data_sub\(5),
	datad => \u_vga|data_a_sub[5]~15_combout\,
	combout => \u_vga|second_data_sub~35_combout\);

-- Location: LCCOMB_X23_Y14_N16
\u_vga|second_data_sub~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~36_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|second_data_sub~35_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5))) # (!\u_vga|second_data_sub~35_combout\ & 
-- ((\u_vga|second_data_sub~10_combout\))))) # (!\u_vga|second_data_sub[7]~24_combout\ & (((\u_vga|second_data_sub~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5),
	datab => \u_vga|second_data_sub[7]~24_combout\,
	datac => \u_vga|second_data_sub~10_combout\,
	datad => \u_vga|second_data_sub~35_combout\,
	combout => \u_vga|second_data_sub~36_combout\);

-- Location: FF_X23_Y14_N17
\u_vga|second_data_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~36_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(5));

-- Location: LCCOMB_X25_Y14_N14
\u_vga|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~12_combout\ = (\u_vga|second_data_sub\(6) & ((GND) # (!\u_vga|Add7~11\))) # (!\u_vga|second_data_sub\(6) & (\u_vga|Add7~11\ $ (GND)))
-- \u_vga|Add7~13\ = CARRY((\u_vga|second_data_sub\(6)) # (!\u_vga|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(6),
	datad => VCC,
	cin => \u_vga|Add7~11\,
	combout => \u_vga|Add7~12_combout\,
	cout => \u_vga|Add7~13\);

-- Location: LCCOMB_X24_Y14_N20
\u_vga|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~12_combout\ = (\u_vga|second_data_sub\(6) & (\u_vga|Add6~11\ $ (GND))) # (!\u_vga|second_data_sub\(6) & (!\u_vga|Add6~11\ & VCC))
-- \u_vga|Add6~13\ = CARRY((\u_vga|second_data_sub\(6) & !\u_vga|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(6),
	datad => VCC,
	cin => \u_vga|Add6~11\,
	combout => \u_vga|Add6~12_combout\,
	cout => \u_vga|Add6~13\);

-- Location: LCCOMB_X21_Y14_N0
\u_vga|second_data_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~7_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add6~12_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add7~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add7~12_combout\,
	datab => \u_vga|second_data_sub\(10),
	datad => \u_vga|Add6~12_combout\,
	combout => \u_vga|second_data_sub~7_combout\);

-- Location: LCCOMB_X21_Y14_N26
\u_vga|second_data_sub~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~8_combout\ = (\u_vga|second_data_sub~1_combout\ & (\u_vga|second_data_sub\(6))) # (!\u_vga|second_data_sub~1_combout\ & ((\u_vga|second_data_sub~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~1_combout\,
	datab => \u_vga|second_data_sub\(6),
	datad => \u_vga|second_data_sub~7_combout\,
	combout => \u_vga|second_data_sub~8_combout\);

-- Location: LCCOMB_X21_Y14_N22
\u_vga|second_data_sub~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~33_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|second_data_sub~8_combout\) # ((\u_vga|first_data_sub[10]~0_combout\)))) # (!\u_vga|second_data_sub[7]~24_combout\ & (((!\u_vga|first_data_sub[10]~0_combout\ & 
-- \u_vga|data_a_sub[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~8_combout\,
	datab => \u_vga|second_data_sub[7]~24_combout\,
	datac => \u_vga|first_data_sub[10]~0_combout\,
	datad => \u_vga|data_a_sub[6]~16_combout\,
	combout => \u_vga|second_data_sub~33_combout\);

-- Location: LCCOMB_X24_Y15_N8
\u_vga|second_data_sub~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~34_combout\ = (\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|second_data_sub~33_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6))) # (!\u_vga|second_data_sub~33_combout\ & 
-- ((\u_vga|tmp_read_data_sub\(6)))))) # (!\u_vga|first_data_sub[10]~0_combout\ & (((\u_vga|second_data_sub~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6),
	datab => \u_vga|tmp_read_data_sub\(6),
	datac => \u_vga|first_data_sub[10]~0_combout\,
	datad => \u_vga|second_data_sub~33_combout\,
	combout => \u_vga|second_data_sub~34_combout\);

-- Location: FF_X24_Y15_N9
\u_vga|second_data_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~34_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(6));

-- Location: LCCOMB_X24_Y14_N22
\u_vga|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~14_combout\ = (\u_vga|second_data_sub\(7) & (!\u_vga|Add6~13\)) # (!\u_vga|second_data_sub\(7) & ((\u_vga|Add6~13\) # (GND)))
-- \u_vga|Add6~15\ = CARRY((!\u_vga|Add6~13\) # (!\u_vga|second_data_sub\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(7),
	datad => VCC,
	cin => \u_vga|Add6~13\,
	combout => \u_vga|Add6~14_combout\,
	cout => \u_vga|Add6~15\);

-- Location: LCCOMB_X25_Y14_N16
\u_vga|Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~14_combout\ = (\u_vga|second_data_sub\(7) & (\u_vga|Add7~13\ & VCC)) # (!\u_vga|second_data_sub\(7) & (!\u_vga|Add7~13\))
-- \u_vga|Add7~15\ = CARRY((!\u_vga|second_data_sub\(7) & !\u_vga|Add7~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(7),
	datad => VCC,
	cin => \u_vga|Add7~13\,
	combout => \u_vga|Add7~14_combout\,
	cout => \u_vga|Add7~15\);

-- Location: LCCOMB_X21_Y14_N12
\u_vga|second_data_sub~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~5_combout\ = (\u_vga|second_data_sub\(10) & (\u_vga|Add6~14_combout\)) # (!\u_vga|second_data_sub\(10) & ((\u_vga|Add7~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add6~14_combout\,
	datad => \u_vga|Add7~14_combout\,
	combout => \u_vga|second_data_sub~5_combout\);

-- Location: LCCOMB_X21_Y14_N14
\u_vga|second_data_sub~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~6_combout\ = (\u_vga|second_data_sub~1_combout\ & ((\u_vga|second_data_sub\(7)))) # (!\u_vga|second_data_sub~1_combout\ & (\u_vga|second_data_sub~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~5_combout\,
	datac => \u_vga|second_data_sub\(7),
	datad => \u_vga|second_data_sub~1_combout\,
	combout => \u_vga|second_data_sub~6_combout\);

-- Location: LCCOMB_X19_Y14_N2
\u_vga|tmp_read_data_sub[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[7]~4_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_sub\(7))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(7),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7),
	combout => \u_vga|tmp_read_data_sub[7]~4_combout\);

-- Location: FF_X19_Y14_N3
\u_vga|tmp_read_data_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(7));

-- Location: LCCOMB_X19_Y14_N12
\u_vga|second_data_sub~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~31_combout\ = (\u_vga|first_data_sub[10]~0_combout\ & (((\u_vga|second_data_sub[7]~24_combout\) # (\u_vga|tmp_read_data_sub\(7))))) # (!\u_vga|first_data_sub[10]~0_combout\ & (\u_vga|data_a_sub[7]~9_combout\ & 
-- (!\u_vga|second_data_sub[7]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~9_combout\,
	datab => \u_vga|first_data_sub[10]~0_combout\,
	datac => \u_vga|second_data_sub[7]~24_combout\,
	datad => \u_vga|tmp_read_data_sub\(7),
	combout => \u_vga|second_data_sub~31_combout\);

-- Location: LCCOMB_X19_Y14_N18
\u_vga|second_data_sub~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~32_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|second_data_sub~31_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7)))) # (!\u_vga|second_data_sub~31_combout\ & 
-- (\u_vga|second_data_sub~6_combout\)))) # (!\u_vga|second_data_sub[7]~24_combout\ & (((\u_vga|second_data_sub~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~6_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7),
	datac => \u_vga|second_data_sub[7]~24_combout\,
	datad => \u_vga|second_data_sub~31_combout\,
	combout => \u_vga|second_data_sub~32_combout\);

-- Location: FF_X19_Y14_N19
\u_vga|second_data_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~32_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(7));

-- Location: LCCOMB_X25_Y14_N28
\u_vga|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal6~0_combout\ = (!\u_vga|second_data_sub\(4) & (!\u_vga|second_data_sub\(5) & (!\u_vga|second_data_sub\(3) & !\u_vga|second_data_sub\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(4),
	datab => \u_vga|second_data_sub\(5),
	datac => \u_vga|second_data_sub\(3),
	datad => \u_vga|second_data_sub\(6),
	combout => \u_vga|Equal6~0_combout\);

-- Location: LCCOMB_X25_Y14_N30
\u_vga|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal6~1_combout\ = (\u_vga|Equal5~0_combout\ & (!\u_vga|second_data_sub\(7) & (!\u_vga|second_data_sub\(9) & \u_vga|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal5~0_combout\,
	datab => \u_vga|second_data_sub\(7),
	datac => \u_vga|second_data_sub\(9),
	datad => \u_vga|Equal6~0_combout\,
	combout => \u_vga|Equal6~1_combout\);

-- Location: LCCOMB_X20_Y16_N20
\u_vga|data_a_sub~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~27_combout\ = (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27)) # (!\u_vga|tmp_random\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27),
	combout => \u_vga|data_a_sub~27_combout\);

-- Location: LCCOMB_X23_Y15_N4
\u_vga|tmp_read_data_sub[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[20]~19_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_sub\(20))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_sub\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_sub\(20),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20),
	combout => \u_vga|tmp_read_data_sub[20]~19_combout\);

-- Location: FF_X23_Y15_N5
\u_vga|tmp_read_data_sub[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[20]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(20));

-- Location: LCCOMB_X23_Y15_N30
\u_vga|first_data_sub~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~8_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20),
	datab => \u_vga|tmp_read_data_sub\(20),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~8_combout\);

-- Location: LCCOMB_X20_Y16_N24
\u_vga|tmp_read_data_sub[27]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[27]~0_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_sub\(27))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_sub\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_sub\(27),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27),
	combout => \u_vga|tmp_read_data_sub[27]~0_combout\);

-- Location: FF_X20_Y16_N25
\u_vga|tmp_read_data_sub[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(27));

-- Location: LCCOMB_X20_Y16_N16
\u_vga|first_data_sub[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[8]~17_combout\ = ((\u_vga|Equal2~1_combout\ & (!\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27))) # (!\u_vga|Equal2~1_combout\ & ((!\u_vga|tmp_read_data_sub\(27))))) # (!\u_vga|update_submarines~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27),
	datab => \u_vga|tmp_read_data_sub\(27),
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub[8]~17_combout\);

-- Location: LCCOMB_X21_Y12_N28
\u_vga|data_a_sub[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[19]~5_combout\ = (\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19))) # (!\u_vga|tmp_random\(0) & ((\u_vga|sign_g_y~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19),
	datab => \u_vga|sign_g_y~q\,
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[19]~5_combout\);

-- Location: LCCOMB_X27_Y16_N30
\u_vga|data_a_sub[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[26]~8_combout\ = (\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26)))) # (!\u_vga|tmp_random\(0) & (!\u_vga|sign_g_y~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26),
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[26]~8_combout\);

-- Location: LCCOMB_X21_Y16_N28
\u_vga|first_data_sub[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[10]~14_combout\ = (!\u_vga|update_rockets~q\ & (\u_vga|ask_read~q\ & (!\u_vga|update_submarines~q\ & \u_vga|generate_subarine~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_rockets~q\,
	datab => \u_vga|ask_read~q\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|generate_subarine~q\,
	combout => \u_vga|first_data_sub[10]~14_combout\);

-- Location: LCCOMB_X23_Y15_N24
\u_vga|tmp_read_data_sub[25]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[25]~14_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_sub\(25)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_sub\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25),
	datac => \u_vga|tmp_read_data_sub\(25),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_sub[25]~14_combout\);

-- Location: FF_X23_Y15_N25
\u_vga|tmp_read_data_sub[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[25]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(25));

-- Location: LCCOMB_X23_Y15_N26
\u_vga|first_data_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~3_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_sub\(25),
	combout => \u_vga|first_data_sub~3_combout\);

-- Location: LCCOMB_X21_Y15_N0
\u_vga|tmp_read_data_sub[24]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[24]~15_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_sub\(24)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_sub\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(24),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_sub[24]~15_combout\);

-- Location: FF_X21_Y15_N1
\u_vga|tmp_read_data_sub[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[24]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(24));

-- Location: LCCOMB_X21_Y15_N10
\u_vga|first_data_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~4_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24),
	datad => \u_vga|tmp_read_data_sub\(24),
	combout => \u_vga|first_data_sub~4_combout\);

-- Location: LCCOMB_X23_Y15_N12
\u_vga|tmp_read_data_sub[23]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[23]~16_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_sub\(23)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_sub\(23),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_sub[23]~16_combout\);

-- Location: FF_X23_Y15_N13
\u_vga|tmp_read_data_sub[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[23]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(23));

-- Location: LCCOMB_X23_Y15_N22
\u_vga|first_data_sub~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~5_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23),
	datad => \u_vga|tmp_read_data_sub\(23),
	combout => \u_vga|first_data_sub~5_combout\);

-- Location: LCCOMB_X30_Y16_N28
\u_vga|tmp_read_data_sub[22]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[22]~17_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_sub\(22)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_sub\(22),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_sub[22]~17_combout\);

-- Location: FF_X30_Y16_N29
\u_vga|tmp_read_data_sub[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(22));

-- Location: LCCOMB_X30_Y16_N30
\u_vga|first_data_sub~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~6_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22),
	datad => \u_vga|tmp_read_data_sub\(22),
	combout => \u_vga|first_data_sub~6_combout\);

-- Location: LCCOMB_X23_Y15_N0
\u_vga|tmp_read_data_sub[21]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[21]~18_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_sub\(21))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_sub\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_sub\(21),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21),
	combout => \u_vga|tmp_read_data_sub[21]~18_combout\);

-- Location: FF_X23_Y15_N1
\u_vga|tmp_read_data_sub[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[21]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(21));

-- Location: LCCOMB_X23_Y15_N10
\u_vga|first_data_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~7_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_sub\(21),
	combout => \u_vga|first_data_sub~7_combout\);

-- Location: LCCOMB_X21_Y15_N24
\u_vga|tmp_read_data_sub[16]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[16]~23_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_sub\(16))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(16),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16),
	combout => \u_vga|tmp_read_data_sub[16]~23_combout\);

-- Location: FF_X21_Y15_N25
\u_vga|tmp_read_data_sub[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[16]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(16));

-- Location: LCCOMB_X21_Y15_N2
\u_vga|first_data_sub~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~12_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16),
	datad => \u_vga|tmp_read_data_sub\(16),
	combout => \u_vga|first_data_sub~12_combout\);

-- Location: LCCOMB_X19_Y12_N2
\u_vga|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~0_combout\ = \u_vga|first_data_sub~12_combout\ $ (VCC)
-- \u_vga|Add2~1\ = CARRY(\u_vga|first_data_sub~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~12_combout\,
	datad => VCC,
	combout => \u_vga|Add2~0_combout\,
	cout => \u_vga|Add2~1\);

-- Location: LCCOMB_X19_Y12_N4
\u_vga|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~2_combout\ = (\u_vga|first_data_sub~11_combout\ & (\u_vga|Add2~1\ & VCC)) # (!\u_vga|first_data_sub~11_combout\ & (!\u_vga|Add2~1\))
-- \u_vga|Add2~3\ = CARRY((!\u_vga|first_data_sub~11_combout\ & !\u_vga|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~11_combout\,
	datad => VCC,
	cin => \u_vga|Add2~1\,
	combout => \u_vga|Add2~2_combout\,
	cout => \u_vga|Add2~3\);

-- Location: LCCOMB_X19_Y12_N6
\u_vga|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~4_combout\ = (\u_vga|first_data_sub~10_combout\ & ((GND) # (!\u_vga|Add2~3\))) # (!\u_vga|first_data_sub~10_combout\ & (\u_vga|Add2~3\ $ (GND)))
-- \u_vga|Add2~5\ = CARRY((\u_vga|first_data_sub~10_combout\) # (!\u_vga|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~10_combout\,
	datad => VCC,
	cin => \u_vga|Add2~3\,
	combout => \u_vga|Add2~4_combout\,
	cout => \u_vga|Add2~5\);

-- Location: LCCOMB_X19_Y12_N8
\u_vga|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~6_combout\ = (\u_vga|first_data_sub~9_combout\ & (\u_vga|Add2~5\ & VCC)) # (!\u_vga|first_data_sub~9_combout\ & (!\u_vga|Add2~5\))
-- \u_vga|Add2~7\ = CARRY((!\u_vga|first_data_sub~9_combout\ & !\u_vga|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~9_combout\,
	datad => VCC,
	cin => \u_vga|Add2~5\,
	combout => \u_vga|Add2~6_combout\,
	cout => \u_vga|Add2~7\);

-- Location: LCCOMB_X19_Y12_N10
\u_vga|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~8_combout\ = (\u_vga|first_data_sub~8_combout\ & ((GND) # (!\u_vga|Add2~7\))) # (!\u_vga|first_data_sub~8_combout\ & (\u_vga|Add2~7\ $ (GND)))
-- \u_vga|Add2~9\ = CARRY((\u_vga|first_data_sub~8_combout\) # (!\u_vga|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~8_combout\,
	datad => VCC,
	cin => \u_vga|Add2~7\,
	combout => \u_vga|Add2~8_combout\,
	cout => \u_vga|Add2~9\);

-- Location: LCCOMB_X19_Y12_N12
\u_vga|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~10_combout\ = (\u_vga|first_data_sub~7_combout\ & (\u_vga|Add2~9\ & VCC)) # (!\u_vga|first_data_sub~7_combout\ & (!\u_vga|Add2~9\))
-- \u_vga|Add2~11\ = CARRY((!\u_vga|first_data_sub~7_combout\ & !\u_vga|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~7_combout\,
	datad => VCC,
	cin => \u_vga|Add2~9\,
	combout => \u_vga|Add2~10_combout\,
	cout => \u_vga|Add2~11\);

-- Location: LCCOMB_X19_Y12_N14
\u_vga|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~12_combout\ = (\u_vga|first_data_sub~6_combout\ & ((GND) # (!\u_vga|Add2~11\))) # (!\u_vga|first_data_sub~6_combout\ & (\u_vga|Add2~11\ $ (GND)))
-- \u_vga|Add2~13\ = CARRY((\u_vga|first_data_sub~6_combout\) # (!\u_vga|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~6_combout\,
	datad => VCC,
	cin => \u_vga|Add2~11\,
	combout => \u_vga|Add2~12_combout\,
	cout => \u_vga|Add2~13\);

-- Location: LCCOMB_X19_Y12_N16
\u_vga|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~14_combout\ = (\u_vga|first_data_sub~5_combout\ & (\u_vga|Add2~13\ & VCC)) # (!\u_vga|first_data_sub~5_combout\ & (!\u_vga|Add2~13\))
-- \u_vga|Add2~15\ = CARRY((!\u_vga|first_data_sub~5_combout\ & !\u_vga|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~5_combout\,
	datad => VCC,
	cin => \u_vga|Add2~13\,
	combout => \u_vga|Add2~14_combout\,
	cout => \u_vga|Add2~15\);

-- Location: LCCOMB_X19_Y12_N18
\u_vga|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~16_combout\ = (\u_vga|first_data_sub~4_combout\ & ((GND) # (!\u_vga|Add2~15\))) # (!\u_vga|first_data_sub~4_combout\ & (\u_vga|Add2~15\ $ (GND)))
-- \u_vga|Add2~17\ = CARRY((\u_vga|first_data_sub~4_combout\) # (!\u_vga|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~4_combout\,
	datad => VCC,
	cin => \u_vga|Add2~15\,
	combout => \u_vga|Add2~16_combout\,
	cout => \u_vga|Add2~17\);

-- Location: LCCOMB_X19_Y12_N20
\u_vga|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~18_combout\ = (\u_vga|first_data_sub~3_combout\ & (\u_vga|Add2~17\ & VCC)) # (!\u_vga|first_data_sub~3_combout\ & (!\u_vga|Add2~17\))
-- \u_vga|Add2~19\ = CARRY((!\u_vga|first_data_sub~3_combout\ & !\u_vga|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|Add2~17\,
	combout => \u_vga|Add2~18_combout\,
	cout => \u_vga|Add2~19\);

-- Location: LCCOMB_X19_Y12_N22
\u_vga|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~20_combout\ = (\u_vga|first_data_sub~2_combout\ & ((GND) # (!\u_vga|Add2~19\))) # (!\u_vga|first_data_sub~2_combout\ & (\u_vga|Add2~19\ $ (GND)))
-- \u_vga|Add2~21\ = CARRY((\u_vga|first_data_sub~2_combout\) # (!\u_vga|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~2_combout\,
	datad => VCC,
	cin => \u_vga|Add2~19\,
	combout => \u_vga|Add2~20_combout\,
	cout => \u_vga|Add2~21\);

-- Location: LCCOMB_X19_Y12_N30
\u_vga|first_data_sub[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[10]~46_combout\ = (!\u_vga|first_data_sub~2_combout\ & (\u_vga|first_data_sub~1_combout\ & ((\u_vga|Equal4~1_combout\) # (\u_vga|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~1_combout\,
	datab => \u_vga|first_data_sub~2_combout\,
	datac => \u_vga|first_data_sub~1_combout\,
	datad => \u_vga|Add2~20_combout\,
	combout => \u_vga|first_data_sub[10]~46_combout\);

-- Location: LCCOMB_X20_Y12_N12
\u_vga|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~6_combout\ = (\u_vga|first_data_sub~9_combout\ & (!\u_vga|Add1~5\)) # (!\u_vga|first_data_sub~9_combout\ & ((\u_vga|Add1~5\) # (GND)))
-- \u_vga|Add1~7\ = CARRY((!\u_vga|Add1~5\) # (!\u_vga|first_data_sub~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~9_combout\,
	datad => VCC,
	cin => \u_vga|Add1~5\,
	combout => \u_vga|Add1~6_combout\,
	cout => \u_vga|Add1~7\);

-- Location: LCCOMB_X20_Y12_N14
\u_vga|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~8_combout\ = (\u_vga|first_data_sub~8_combout\ & (\u_vga|Add1~7\ $ (GND))) # (!\u_vga|first_data_sub~8_combout\ & (!\u_vga|Add1~7\ & VCC))
-- \u_vga|Add1~9\ = CARRY((\u_vga|first_data_sub~8_combout\ & !\u_vga|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~8_combout\,
	datad => VCC,
	cin => \u_vga|Add1~7\,
	combout => \u_vga|Add1~8_combout\,
	cout => \u_vga|Add1~9\);

-- Location: LCCOMB_X20_Y12_N16
\u_vga|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~10_combout\ = (\u_vga|first_data_sub~7_combout\ & (!\u_vga|Add1~9\)) # (!\u_vga|first_data_sub~7_combout\ & ((\u_vga|Add1~9\) # (GND)))
-- \u_vga|Add1~11\ = CARRY((!\u_vga|Add1~9\) # (!\u_vga|first_data_sub~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~7_combout\,
	datad => VCC,
	cin => \u_vga|Add1~9\,
	combout => \u_vga|Add1~10_combout\,
	cout => \u_vga|Add1~11\);

-- Location: LCCOMB_X20_Y12_N18
\u_vga|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~12_combout\ = (\u_vga|first_data_sub~6_combout\ & (\u_vga|Add1~11\ $ (GND))) # (!\u_vga|first_data_sub~6_combout\ & (!\u_vga|Add1~11\ & VCC))
-- \u_vga|Add1~13\ = CARRY((\u_vga|first_data_sub~6_combout\ & !\u_vga|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~6_combout\,
	datad => VCC,
	cin => \u_vga|Add1~11\,
	combout => \u_vga|Add1~12_combout\,
	cout => \u_vga|Add1~13\);

-- Location: LCCOMB_X20_Y12_N20
\u_vga|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~14_combout\ = (\u_vga|first_data_sub~5_combout\ & (!\u_vga|Add1~13\)) # (!\u_vga|first_data_sub~5_combout\ & ((\u_vga|Add1~13\) # (GND)))
-- \u_vga|Add1~15\ = CARRY((!\u_vga|Add1~13\) # (!\u_vga|first_data_sub~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~5_combout\,
	datad => VCC,
	cin => \u_vga|Add1~13\,
	combout => \u_vga|Add1~14_combout\,
	cout => \u_vga|Add1~15\);

-- Location: LCCOMB_X20_Y12_N22
\u_vga|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~16_combout\ = (\u_vga|first_data_sub~4_combout\ & (\u_vga|Add1~15\ $ (GND))) # (!\u_vga|first_data_sub~4_combout\ & (!\u_vga|Add1~15\ & VCC))
-- \u_vga|Add1~17\ = CARRY((\u_vga|first_data_sub~4_combout\ & !\u_vga|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~4_combout\,
	datad => VCC,
	cin => \u_vga|Add1~15\,
	combout => \u_vga|Add1~16_combout\,
	cout => \u_vga|Add1~17\);

-- Location: LCCOMB_X20_Y12_N24
\u_vga|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~18_combout\ = (\u_vga|first_data_sub~3_combout\ & (!\u_vga|Add1~17\)) # (!\u_vga|first_data_sub~3_combout\ & ((\u_vga|Add1~17\) # (GND)))
-- \u_vga|Add1~19\ = CARRY((!\u_vga|Add1~17\) # (!\u_vga|first_data_sub~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|Add1~17\,
	combout => \u_vga|Add1~18_combout\,
	cout => \u_vga|Add1~19\);

-- Location: LCCOMB_X20_Y12_N26
\u_vga|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~20_combout\ = (\u_vga|first_data_sub~2_combout\ & (\u_vga|Add1~19\ $ (GND))) # (!\u_vga|first_data_sub~2_combout\ & (!\u_vga|Add1~19\ & VCC))
-- \u_vga|Add1~21\ = CARRY((\u_vga|first_data_sub~2_combout\ & !\u_vga|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~2_combout\,
	datad => VCC,
	cin => \u_vga|Add1~19\,
	combout => \u_vga|Add1~20_combout\,
	cout => \u_vga|Add1~21\);

-- Location: LCCOMB_X20_Y12_N4
\u_vga|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal3~1_combout\ = (\u_vga|first_data_sub~7_combout\ & (\u_vga|first_data_sub~5_combout\ & (\u_vga|first_data_sub~6_combout\ & \u_vga|first_data_sub~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~7_combout\,
	datab => \u_vga|first_data_sub~5_combout\,
	datac => \u_vga|first_data_sub~6_combout\,
	datad => \u_vga|first_data_sub~3_combout\,
	combout => \u_vga|Equal3~1_combout\);

-- Location: LCCOMB_X19_Y12_N0
\u_vga|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal3~0_combout\ = (!\u_vga|first_data_sub~12_combout\ & (!\u_vga|first_data_sub~11_combout\ & (!\u_vga|first_data_sub~4_combout\ & !\u_vga|first_data_sub~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~12_combout\,
	datab => \u_vga|first_data_sub~11_combout\,
	datac => \u_vga|first_data_sub~4_combout\,
	datad => \u_vga|first_data_sub~10_combout\,
	combout => \u_vga|Equal3~0_combout\);

-- Location: LCCOMB_X20_Y12_N30
\u_vga|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal3~2_combout\ = (\u_vga|first_data_sub~8_combout\ & (\u_vga|Equal3~1_combout\ & (\u_vga|first_data_sub~9_combout\ & \u_vga|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~8_combout\,
	datab => \u_vga|Equal3~1_combout\,
	datac => \u_vga|first_data_sub~9_combout\,
	datad => \u_vga|Equal3~0_combout\,
	combout => \u_vga|Equal3~2_combout\);

-- Location: LCCOMB_X27_Y16_N12
\u_vga|first_data_sub[10]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[10]~45_combout\ = (\u_vga|first_data_sub~2_combout\ & (((\u_vga|Add1~20_combout\ & !\u_vga|Equal3~2_combout\)) # (!\u_vga|first_data_sub~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~1_combout\,
	datab => \u_vga|Add1~20_combout\,
	datac => \u_vga|Equal3~2_combout\,
	datad => \u_vga|first_data_sub~2_combout\,
	combout => \u_vga|first_data_sub[10]~45_combout\);

-- Location: LCCOMB_X27_Y16_N26
\u_vga|first_data_sub[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[10]~47_combout\ = (\u_vga|first_data_sub[10]~14_combout\ & (((\u_vga|data_a_sub[26]~8_combout\)))) # (!\u_vga|first_data_sub[10]~14_combout\ & ((\u_vga|first_data_sub[10]~46_combout\) # ((\u_vga|first_data_sub[10]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[10]~14_combout\,
	datab => \u_vga|first_data_sub[10]~46_combout\,
	datac => \u_vga|data_a_sub[26]~8_combout\,
	datad => \u_vga|first_data_sub[10]~45_combout\,
	combout => \u_vga|first_data_sub[10]~47_combout\);

-- Location: LCCOMB_X21_Y16_N30
\u_vga|first_data_sub[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[10]~16_combout\ = (\u_vga|tmp_read_data_roc[214]~1_combout\ & ((\u_vga|first_data_sub[10]~0_combout\) # ((\u_vga|first_data_sub[10]~14_combout\ & \u_vga|Equal9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[10]~0_combout\,
	datab => \u_vga|first_data_sub[10]~14_combout\,
	datac => \u_vga|Equal9~1_combout\,
	datad => \u_vga|tmp_read_data_roc[214]~1_combout\,
	combout => \u_vga|first_data_sub[10]~16_combout\);

-- Location: FF_X27_Y16_N27
\u_vga|first_data_sub[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub[10]~47_combout\,
	ena => \u_vga|first_data_sub[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(10));

-- Location: LCCOMB_X21_Y15_N4
\u_vga|data_a_sub[25]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[25]~28_combout\ = (\u_vga|data_a_sub[25]~20_combout\ & ((\u_vga|first_part~q\) # (!\u_vga|update_submarines~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_part~q\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|data_a_sub[25]~20_combout\,
	combout => \u_vga|data_a_sub[25]~28_combout\);

-- Location: FF_X27_Y16_N31
\u_vga|data_a_sub[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[26]~8_combout\,
	asdata => \u_vga|first_data_sub\(10),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(26));

-- Location: M9K_X22_Y15_N0
\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_sub~q\,
	portare => \u_vga|rd_en_a_sub~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_sub~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portbdatain => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\,
	portaaddr => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\,
	portbdataout => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y15_N20
\u_vga|tmp_read_data_sub[18]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[18]~21_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_sub\(18)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_sub\(18),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_sub[18]~21_combout\);

-- Location: FF_X23_Y15_N21
\u_vga|tmp_read_data_sub[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[18]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(18));

-- Location: LCCOMB_X23_Y15_N14
\u_vga|first_data_sub~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~10_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_sub\(18),
	combout => \u_vga|first_data_sub~10_combout\);

-- Location: LCCOMB_X20_Y12_N6
\u_vga|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~0_combout\ = \u_vga|first_data_sub~12_combout\ $ (VCC)
-- \u_vga|Add1~1\ = CARRY(\u_vga|first_data_sub~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~12_combout\,
	datad => VCC,
	combout => \u_vga|Add1~0_combout\,
	cout => \u_vga|Add1~1\);

-- Location: LCCOMB_X20_Y12_N8
\u_vga|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~2_combout\ = (\u_vga|first_data_sub~11_combout\ & (!\u_vga|Add1~1\)) # (!\u_vga|first_data_sub~11_combout\ & ((\u_vga|Add1~1\) # (GND)))
-- \u_vga|Add1~3\ = CARRY((!\u_vga|Add1~1\) # (!\u_vga|first_data_sub~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~11_combout\,
	datad => VCC,
	cin => \u_vga|Add1~1\,
	combout => \u_vga|Add1~2_combout\,
	cout => \u_vga|Add1~3\);

-- Location: LCCOMB_X20_Y12_N10
\u_vga|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~4_combout\ = (\u_vga|first_data_sub~10_combout\ & (\u_vga|Add1~3\ $ (GND))) # (!\u_vga|first_data_sub~10_combout\ & (!\u_vga|Add1~3\ & VCC))
-- \u_vga|Add1~5\ = CARRY((\u_vga|first_data_sub~10_combout\ & !\u_vga|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~10_combout\,
	datad => VCC,
	cin => \u_vga|Add1~3\,
	combout => \u_vga|Add1~4_combout\,
	cout => \u_vga|Add1~5\);

-- Location: LCCOMB_X20_Y15_N28
\u_vga|first_data_sub[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[8]~19_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & (\u_vga|update_submarines~q\)) # (!\u_vga|first_data_sub[8]~18_combout\ & ((\u_vga|first_data_sub~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|first_data_sub[8]~18_combout\,
	datad => \u_vga|first_data_sub~2_combout\,
	combout => \u_vga|first_data_sub[8]~19_combout\);

-- Location: LCCOMB_X21_Y12_N24
\u_vga|first_data_sub~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~34_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & (((\u_vga|first_data_sub[8]~19_combout\)))) # (!\u_vga|first_data_sub[8]~18_combout\ & ((\u_vga|first_data_sub[8]~19_combout\ & (\u_vga|Add1~6_combout\)) # 
-- (!\u_vga|first_data_sub[8]~19_combout\ & ((\u_vga|Add2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add1~6_combout\,
	datab => \u_vga|Add2~6_combout\,
	datac => \u_vga|first_data_sub[8]~18_combout\,
	datad => \u_vga|first_data_sub[8]~19_combout\,
	combout => \u_vga|first_data_sub~34_combout\);

-- Location: LCCOMB_X21_Y12_N26
\u_vga|first_data_sub~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~35_combout\ = (\u_vga|first_data_sub~34_combout\ & ((\u_vga|first_data_sub~9_combout\) # ((!\u_vga|first_data_sub[8]~18_combout\)))) # (!\u_vga|first_data_sub~34_combout\ & (((\u_vga|first_data_sub[8]~18_combout\ & 
-- \u_vga|data_a_sub[19]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~9_combout\,
	datab => \u_vga|first_data_sub~34_combout\,
	datac => \u_vga|first_data_sub[8]~18_combout\,
	datad => \u_vga|data_a_sub[19]~5_combout\,
	combout => \u_vga|first_data_sub~35_combout\);

-- Location: LCCOMB_X21_Y14_N24
\u_vga|first_data_sub[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[9]~22_combout\ = (\u_vga|data_a_sub[25]~20_combout\ & ((!\u_vga|first_part~q\) # (!\u_vga|update_submarines~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|first_part~q\,
	datad => \u_vga|data_a_sub[25]~20_combout\,
	combout => \u_vga|first_data_sub[9]~22_combout\);

-- Location: FF_X21_Y12_N27
\u_vga|first_data_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~35_combout\,
	ena => \u_vga|first_data_sub[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(3));

-- Location: FF_X21_Y12_N29
\u_vga|data_a_sub[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[19]~5_combout\,
	asdata => \u_vga|first_data_sub\(3),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(19));

-- Location: LCCOMB_X23_Y15_N6
\u_vga|tmp_read_data_sub[26]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[26]~13_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_sub\(26))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_sub\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_sub\(26),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26),
	combout => \u_vga|tmp_read_data_sub[26]~13_combout\);

-- Location: FF_X23_Y15_N7
\u_vga|tmp_read_data_sub[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[26]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(26));

-- Location: LCCOMB_X27_Y16_N10
\u_vga|first_data_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~2_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_sub\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_sub\(26),
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(26),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_sub~2_combout\);

-- Location: LCCOMB_X19_Y12_N28
\u_vga|first_data_sub[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[8]~18_combout\ = (\u_vga|first_data_sub[8]~17_combout\) # ((\u_vga|first_data_sub~2_combout\ & (\u_vga|Equal3~2_combout\)) # (!\u_vga|first_data_sub~2_combout\ & ((\u_vga|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~17_combout\,
	datab => \u_vga|first_data_sub~2_combout\,
	datac => \u_vga|Equal3~2_combout\,
	datad => \u_vga|Equal4~1_combout\,
	combout => \u_vga|first_data_sub[8]~18_combout\);

-- Location: LCCOMB_X20_Y15_N18
\u_vga|first_data_sub~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~36_combout\ = (\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18),
	combout => \u_vga|first_data_sub~36_combout\);

-- Location: LCCOMB_X20_Y15_N4
\u_vga|first_data_sub~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~37_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & (((\u_vga|first_data_sub[8]~19_combout\)))) # (!\u_vga|first_data_sub[8]~18_combout\ & ((\u_vga|first_data_sub[8]~19_combout\ & (\u_vga|Add1~4_combout\)) # 
-- (!\u_vga|first_data_sub[8]~19_combout\ & ((\u_vga|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~18_combout\,
	datab => \u_vga|Add1~4_combout\,
	datac => \u_vga|Add2~4_combout\,
	datad => \u_vga|first_data_sub[8]~19_combout\,
	combout => \u_vga|first_data_sub~37_combout\);

-- Location: LCCOMB_X20_Y15_N14
\u_vga|first_data_sub~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~38_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & ((\u_vga|first_data_sub~37_combout\ & ((\u_vga|first_data_sub~10_combout\))) # (!\u_vga|first_data_sub~37_combout\ & (\u_vga|first_data_sub~36_combout\)))) # 
-- (!\u_vga|first_data_sub[8]~18_combout\ & (((\u_vga|first_data_sub~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~18_combout\,
	datab => \u_vga|first_data_sub~36_combout\,
	datac => \u_vga|first_data_sub~37_combout\,
	datad => \u_vga|first_data_sub~10_combout\,
	combout => \u_vga|first_data_sub~38_combout\);

-- Location: FF_X20_Y15_N15
\u_vga|first_data_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~38_combout\,
	ena => \u_vga|first_data_sub[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(2));

-- Location: LCCOMB_X20_Y15_N8
\u_vga|data_a_sub~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~24_combout\ = (\u_vga|update_submarines~q\ & (((\u_vga|first_data_sub\(2))))) # (!\u_vga|update_submarines~q\ & (\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random\(0),
	datab => \u_vga|first_data_sub\(2),
	datac => \u_vga|update_submarines~q\,
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(18),
	combout => \u_vga|data_a_sub~24_combout\);

-- Location: FF_X20_Y15_N9
\u_vga|data_a_sub[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~24_combout\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(18));

-- Location: LCCOMB_X21_Y15_N12
\u_vga|tmp_read_data_sub[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[17]~22_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_sub\(17)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17),
	datac => \u_vga|tmp_read_data_sub\(17),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_sub[17]~22_combout\);

-- Location: FF_X21_Y15_N13
\u_vga|tmp_read_data_sub[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(17));

-- Location: LCCOMB_X21_Y15_N30
\u_vga|first_data_sub~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~11_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17),
	datad => \u_vga|tmp_read_data_sub\(17),
	combout => \u_vga|first_data_sub~11_combout\);

-- Location: LCCOMB_X20_Y15_N30
\u_vga|first_data_sub~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~39_combout\ = (\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17),
	combout => \u_vga|first_data_sub~39_combout\);

-- Location: LCCOMB_X20_Y15_N24
\u_vga|first_data_sub~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~40_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & (((\u_vga|first_data_sub~39_combout\) # (\u_vga|first_data_sub[8]~19_combout\)))) # (!\u_vga|first_data_sub[8]~18_combout\ & (\u_vga|Add2~2_combout\ & 
-- ((!\u_vga|first_data_sub[8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~18_combout\,
	datab => \u_vga|Add2~2_combout\,
	datac => \u_vga|first_data_sub~39_combout\,
	datad => \u_vga|first_data_sub[8]~19_combout\,
	combout => \u_vga|first_data_sub~40_combout\);

-- Location: LCCOMB_X20_Y15_N0
\u_vga|first_data_sub~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~41_combout\ = (\u_vga|first_data_sub~40_combout\ & ((\u_vga|first_data_sub~11_combout\) # ((!\u_vga|first_data_sub[8]~19_combout\)))) # (!\u_vga|first_data_sub~40_combout\ & (((\u_vga|Add1~2_combout\ & 
-- \u_vga|first_data_sub[8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~11_combout\,
	datab => \u_vga|first_data_sub~40_combout\,
	datac => \u_vga|Add1~2_combout\,
	datad => \u_vga|first_data_sub[8]~19_combout\,
	combout => \u_vga|first_data_sub~41_combout\);

-- Location: FF_X20_Y15_N1
\u_vga|first_data_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~41_combout\,
	ena => \u_vga|first_data_sub[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(1));

-- Location: LCCOMB_X21_Y15_N14
\u_vga|data_a_sub~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~25_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|first_data_sub\(1))) # (!\u_vga|update_submarines~q\ & (((\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub\(1),
	datab => \u_vga|tmp_random\(0),
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(17),
	datad => \u_vga|update_submarines~q\,
	combout => \u_vga|data_a_sub~25_combout\);

-- Location: FF_X21_Y15_N15
\u_vga|data_a_sub[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~25_combout\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(17));

-- Location: LCCOMB_X20_Y15_N10
\u_vga|first_data_sub~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~42_combout\ = (\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_random\(0),
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16),
	combout => \u_vga|first_data_sub~42_combout\);

-- Location: LCCOMB_X20_Y15_N20
\u_vga|first_data_sub~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~43_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & (\u_vga|first_data_sub[8]~19_combout\)) # (!\u_vga|first_data_sub[8]~18_combout\ & ((\u_vga|first_data_sub[8]~19_combout\ & ((\u_vga|Add1~0_combout\))) # 
-- (!\u_vga|first_data_sub[8]~19_combout\ & (\u_vga|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~18_combout\,
	datab => \u_vga|first_data_sub[8]~19_combout\,
	datac => \u_vga|Add2~0_combout\,
	datad => \u_vga|Add1~0_combout\,
	combout => \u_vga|first_data_sub~43_combout\);

-- Location: LCCOMB_X20_Y15_N26
\u_vga|first_data_sub~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~44_combout\ = (\u_vga|first_data_sub~43_combout\ & (((\u_vga|first_data_sub~12_combout\) # (!\u_vga|first_data_sub[8]~18_combout\)))) # (!\u_vga|first_data_sub~43_combout\ & (\u_vga|first_data_sub~42_combout\ & 
-- (\u_vga|first_data_sub[8]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~42_combout\,
	datab => \u_vga|first_data_sub~43_combout\,
	datac => \u_vga|first_data_sub[8]~18_combout\,
	datad => \u_vga|first_data_sub~12_combout\,
	combout => \u_vga|first_data_sub~44_combout\);

-- Location: FF_X20_Y15_N27
\u_vga|first_data_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~44_combout\,
	ena => \u_vga|first_data_sub[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(0));

-- Location: LCCOMB_X20_Y15_N2
\u_vga|data_a_sub~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~26_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|first_data_sub\(0))) # (!\u_vga|update_submarines~q\ & (((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16) & \u_vga|tmp_random\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub\(0),
	datab => \u_vga|update_submarines~q\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(16),
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub~26_combout\);

-- Location: FF_X20_Y15_N3
\u_vga|data_a_sub[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~26_combout\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(16));

-- Location: LCCOMB_X23_Y15_N16
\u_vga|tmp_read_data_sub[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[19]~20_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_sub\(19)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_sub\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19),
	datac => \u_vga|tmp_read_data_sub\(19),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_sub[19]~20_combout\);

-- Location: FF_X23_Y15_N17
\u_vga|tmp_read_data_sub[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(19));

-- Location: LCCOMB_X23_Y15_N18
\u_vga|first_data_sub~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~9_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(19),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_sub\(19),
	combout => \u_vga|first_data_sub~9_combout\);

-- Location: LCCOMB_X20_Y12_N0
\u_vga|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~0_combout\ = (!\u_vga|first_data_sub~7_combout\ & (!\u_vga|first_data_sub~5_combout\ & (!\u_vga|first_data_sub~6_combout\ & !\u_vga|first_data_sub~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~7_combout\,
	datab => \u_vga|first_data_sub~5_combout\,
	datac => \u_vga|first_data_sub~6_combout\,
	datad => \u_vga|first_data_sub~3_combout\,
	combout => \u_vga|Equal4~0_combout\);

-- Location: LCCOMB_X20_Y12_N2
\u_vga|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~1_combout\ = (!\u_vga|first_data_sub~8_combout\ & (!\u_vga|first_data_sub~9_combout\ & (\u_vga|Equal3~0_combout\ & \u_vga|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~8_combout\,
	datab => \u_vga|first_data_sub~9_combout\,
	datac => \u_vga|Equal3~0_combout\,
	datad => \u_vga|Equal4~0_combout\,
	combout => \u_vga|Equal4~1_combout\);

-- Location: LCCOMB_X19_Y12_N24
\u_vga|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add2~22_combout\ = \u_vga|first_data_sub~1_combout\ $ (!\u_vga|Add2~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~1_combout\,
	cin => \u_vga|Add2~21\,
	combout => \u_vga|Add2~22_combout\);

-- Location: LCCOMB_X20_Y12_N28
\u_vga|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add1~22_combout\ = \u_vga|first_data_sub~1_combout\ $ (\u_vga|Add1~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_data_sub~1_combout\,
	cin => \u_vga|Add1~21\,
	combout => \u_vga|Add1~22_combout\);

-- Location: LCCOMB_X19_Y12_N26
\u_vga|first_data_sub~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~13_combout\ = (\u_vga|first_data_sub~2_combout\ & (((\u_vga|Add1~22_combout\)))) # (!\u_vga|first_data_sub~2_combout\ & (\u_vga|Equal4~1_combout\ $ ((\u_vga|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~1_combout\,
	datab => \u_vga|Add2~22_combout\,
	datac => \u_vga|Add1~22_combout\,
	datad => \u_vga|first_data_sub~2_combout\,
	combout => \u_vga|first_data_sub~13_combout\);

-- Location: LCCOMB_X27_Y16_N20
\u_vga|first_data_sub[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub[11]~15_combout\ = (\u_vga|first_data_sub[10]~14_combout\ & (\u_vga|data_a_sub~27_combout\)) # (!\u_vga|first_data_sub[10]~14_combout\ & (((\u_vga|first_data_sub~13_combout\ & \u_vga|first_data_sub~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub~27_combout\,
	datab => \u_vga|first_data_sub~13_combout\,
	datac => \u_vga|first_data_sub[10]~14_combout\,
	datad => \u_vga|first_data_sub~1_combout\,
	combout => \u_vga|first_data_sub[11]~15_combout\);

-- Location: FF_X27_Y16_N21
\u_vga|first_data_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub[11]~15_combout\,
	ena => \u_vga|first_data_sub[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(11));

-- Location: LCCOMB_X21_Y15_N26
\u_vga|data_a_sub~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~22_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|first_data_sub\(11))) # (!\u_vga|update_submarines~q\ & (((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27)) # (!\u_vga|tmp_random\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub\(11),
	datab => \u_vga|tmp_random\(0),
	datac => \u_vga|update_submarines~q\,
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27),
	combout => \u_vga|data_a_sub~22_combout\);

-- Location: FF_X21_Y15_N27
\u_vga|data_a_sub[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~22_combout\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(27));

-- Location: M9K_X22_Y14_N0
\u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_sub~q\,
	portare => \u_vga|rd_en_a_sub~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_sub~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \u_ram1_submarine|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y12_N20
\u_vga|data_a_sub[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[25]~0_combout\ = (\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25))) # (!\u_vga|tmp_random\(0) & ((\u_vga|sign_g_y~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(25),
	datab => \u_vga|sign_g_y~q\,
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[25]~0_combout\);

-- Location: LCCOMB_X21_Y12_N12
\u_vga|first_data_sub~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~20_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & ((\u_vga|first_data_sub[8]~19_combout\) # ((\u_vga|data_a_sub[25]~0_combout\)))) # (!\u_vga|first_data_sub[8]~18_combout\ & (!\u_vga|first_data_sub[8]~19_combout\ & 
-- (\u_vga|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~18_combout\,
	datab => \u_vga|first_data_sub[8]~19_combout\,
	datac => \u_vga|Add2~18_combout\,
	datad => \u_vga|data_a_sub[25]~0_combout\,
	combout => \u_vga|first_data_sub~20_combout\);

-- Location: LCCOMB_X21_Y12_N8
\u_vga|first_data_sub~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~21_combout\ = (\u_vga|first_data_sub~20_combout\ & (((\u_vga|first_data_sub~3_combout\) # (!\u_vga|first_data_sub[8]~19_combout\)))) # (!\u_vga|first_data_sub~20_combout\ & (\u_vga|Add1~18_combout\ & 
-- ((\u_vga|first_data_sub[8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~20_combout\,
	datab => \u_vga|Add1~18_combout\,
	datac => \u_vga|first_data_sub~3_combout\,
	datad => \u_vga|first_data_sub[8]~19_combout\,
	combout => \u_vga|first_data_sub~21_combout\);

-- Location: FF_X21_Y12_N9
\u_vga|first_data_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~21_combout\,
	ena => \u_vga|first_data_sub[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(9));

-- Location: FF_X21_Y12_N21
\u_vga|data_a_sub[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[25]~0_combout\,
	asdata => \u_vga|first_data_sub\(9),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(25));

-- Location: LCCOMB_X20_Y15_N22
\u_vga|first_data_sub~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~23_combout\ = (\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24),
	combout => \u_vga|first_data_sub~23_combout\);

-- Location: LCCOMB_X20_Y15_N16
\u_vga|first_data_sub~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~24_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & (((\u_vga|first_data_sub~23_combout\) # (\u_vga|first_data_sub[8]~19_combout\)))) # (!\u_vga|first_data_sub[8]~18_combout\ & (\u_vga|Add2~16_combout\ & 
-- ((!\u_vga|first_data_sub[8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~18_combout\,
	datab => \u_vga|Add2~16_combout\,
	datac => \u_vga|first_data_sub~23_combout\,
	datad => \u_vga|first_data_sub[8]~19_combout\,
	combout => \u_vga|first_data_sub~24_combout\);

-- Location: LCCOMB_X20_Y15_N12
\u_vga|first_data_sub~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~25_combout\ = (\u_vga|first_data_sub~24_combout\ & (((\u_vga|first_data_sub~4_combout\) # (!\u_vga|first_data_sub[8]~19_combout\)))) # (!\u_vga|first_data_sub~24_combout\ & (\u_vga|Add1~16_combout\ & 
-- ((\u_vga|first_data_sub[8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add1~16_combout\,
	datab => \u_vga|first_data_sub~24_combout\,
	datac => \u_vga|first_data_sub~4_combout\,
	datad => \u_vga|first_data_sub[8]~19_combout\,
	combout => \u_vga|first_data_sub~25_combout\);

-- Location: FF_X20_Y15_N13
\u_vga|first_data_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~25_combout\,
	ena => \u_vga|first_data_sub[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(8));

-- Location: LCCOMB_X21_Y15_N20
\u_vga|data_a_sub~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~23_combout\ = (\u_vga|update_submarines~q\ & (((\u_vga|first_data_sub\(8))))) # (!\u_vga|update_submarines~q\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24) & (\u_vga|tmp_random\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(24),
	datab => \u_vga|tmp_random\(0),
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|first_data_sub\(8),
	combout => \u_vga|data_a_sub~23_combout\);

-- Location: FF_X21_Y15_N21
\u_vga|data_a_sub[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~23_combout\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(24));

-- Location: LCCOMB_X21_Y12_N18
\u_vga|data_a_sub[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[23]~3_combout\ = (\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23))) # (!\u_vga|tmp_random\(0) & ((\u_vga|sign_g_y~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(23),
	datab => \u_vga|sign_g_y~q\,
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[23]~3_combout\);

-- Location: LCCOMB_X21_Y12_N4
\u_vga|first_data_sub~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~26_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & (((\u_vga|first_data_sub[8]~19_combout\)))) # (!\u_vga|first_data_sub[8]~18_combout\ & ((\u_vga|first_data_sub[8]~19_combout\ & (\u_vga|Add1~14_combout\)) # 
-- (!\u_vga|first_data_sub[8]~19_combout\ & ((\u_vga|Add2~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~18_combout\,
	datab => \u_vga|Add1~14_combout\,
	datac => \u_vga|Add2~14_combout\,
	datad => \u_vga|first_data_sub[8]~19_combout\,
	combout => \u_vga|first_data_sub~26_combout\);

-- Location: LCCOMB_X21_Y12_N22
\u_vga|first_data_sub~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~27_combout\ = (\u_vga|first_data_sub~26_combout\ & ((\u_vga|first_data_sub~5_combout\) # ((!\u_vga|first_data_sub[8]~18_combout\)))) # (!\u_vga|first_data_sub~26_combout\ & (((\u_vga|first_data_sub[8]~18_combout\ & 
-- \u_vga|data_a_sub[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~5_combout\,
	datab => \u_vga|first_data_sub~26_combout\,
	datac => \u_vga|first_data_sub[8]~18_combout\,
	datad => \u_vga|data_a_sub[23]~3_combout\,
	combout => \u_vga|first_data_sub~27_combout\);

-- Location: FF_X21_Y12_N23
\u_vga|first_data_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~27_combout\,
	ena => \u_vga|first_data_sub[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(7));

-- Location: FF_X21_Y12_N19
\u_vga|data_a_sub[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[23]~3_combout\,
	asdata => \u_vga|first_data_sub\(7),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(23));

-- Location: LCCOMB_X21_Y12_N2
\u_vga|data_a_sub[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[22]~4_combout\ = (\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22))) # (!\u_vga|tmp_random\(0) & ((\u_vga|sign_g_y~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(22),
	datab => \u_vga|sign_g_y~q\,
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[22]~4_combout\);

-- Location: LCCOMB_X21_Y12_N6
\u_vga|first_data_sub~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~28_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & ((\u_vga|first_data_sub[8]~19_combout\) # ((\u_vga|data_a_sub[22]~4_combout\)))) # (!\u_vga|first_data_sub[8]~18_combout\ & (!\u_vga|first_data_sub[8]~19_combout\ & 
-- (\u_vga|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~18_combout\,
	datab => \u_vga|first_data_sub[8]~19_combout\,
	datac => \u_vga|Add2~12_combout\,
	datad => \u_vga|data_a_sub[22]~4_combout\,
	combout => \u_vga|first_data_sub~28_combout\);

-- Location: LCCOMB_X21_Y12_N14
\u_vga|first_data_sub~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~29_combout\ = (\u_vga|first_data_sub~28_combout\ & (((\u_vga|first_data_sub~6_combout\) # (!\u_vga|first_data_sub[8]~19_combout\)))) # (!\u_vga|first_data_sub~28_combout\ & (\u_vga|Add1~12_combout\ & 
-- ((\u_vga|first_data_sub[8]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~28_combout\,
	datab => \u_vga|Add1~12_combout\,
	datac => \u_vga|first_data_sub~6_combout\,
	datad => \u_vga|first_data_sub[8]~19_combout\,
	combout => \u_vga|first_data_sub~29_combout\);

-- Location: FF_X21_Y12_N15
\u_vga|first_data_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~29_combout\,
	ena => \u_vga|first_data_sub[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(6));

-- Location: FF_X21_Y12_N3
\u_vga|data_a_sub[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[22]~4_combout\,
	asdata => \u_vga|first_data_sub\(6),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(22));

-- Location: LCCOMB_X21_Y12_N16
\u_vga|data_a_sub[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[21]~7_combout\ = (\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21))) # (!\u_vga|tmp_random\(0) & ((\u_vga|sign_g_y~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(21),
	datab => \u_vga|sign_g_y~q\,
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[21]~7_combout\);

-- Location: LCCOMB_X21_Y12_N10
\u_vga|first_data_sub~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~30_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & (((\u_vga|first_data_sub[8]~19_combout\)))) # (!\u_vga|first_data_sub[8]~18_combout\ & ((\u_vga|first_data_sub[8]~19_combout\ & ((\u_vga|Add1~10_combout\))) # 
-- (!\u_vga|first_data_sub[8]~19_combout\ & (\u_vga|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add2~10_combout\,
	datab => \u_vga|Add1~10_combout\,
	datac => \u_vga|first_data_sub[8]~18_combout\,
	datad => \u_vga|first_data_sub[8]~19_combout\,
	combout => \u_vga|first_data_sub~30_combout\);

-- Location: LCCOMB_X21_Y12_N30
\u_vga|first_data_sub~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~31_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & ((\u_vga|first_data_sub~30_combout\ & (\u_vga|first_data_sub~7_combout\)) # (!\u_vga|first_data_sub~30_combout\ & ((\u_vga|data_a_sub[21]~7_combout\))))) # 
-- (!\u_vga|first_data_sub[8]~18_combout\ & (((\u_vga|first_data_sub~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~7_combout\,
	datab => \u_vga|data_a_sub[21]~7_combout\,
	datac => \u_vga|first_data_sub[8]~18_combout\,
	datad => \u_vga|first_data_sub~30_combout\,
	combout => \u_vga|first_data_sub~31_combout\);

-- Location: FF_X21_Y12_N31
\u_vga|first_data_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~31_combout\,
	ena => \u_vga|first_data_sub[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(5));

-- Location: FF_X21_Y12_N17
\u_vga|data_a_sub[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[21]~7_combout\,
	asdata => \u_vga|first_data_sub\(5),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(21));

-- Location: LCCOMB_X21_Y14_N6
\u_vga|data_a_sub[20]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[20]~6_combout\ = (\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20)))) # (!\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(20),
	combout => \u_vga|data_a_sub[20]~6_combout\);

-- Location: LCCOMB_X21_Y14_N18
\u_vga|first_data_sub~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~32_combout\ = (\u_vga|first_data_sub[8]~18_combout\ & (((\u_vga|first_data_sub[8]~19_combout\) # (\u_vga|data_a_sub[20]~6_combout\)))) # (!\u_vga|first_data_sub[8]~18_combout\ & (\u_vga|Add2~8_combout\ & 
-- (!\u_vga|first_data_sub[8]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~18_combout\,
	datab => \u_vga|Add2~8_combout\,
	datac => \u_vga|first_data_sub[8]~19_combout\,
	datad => \u_vga|data_a_sub[20]~6_combout\,
	combout => \u_vga|first_data_sub~32_combout\);

-- Location: LCCOMB_X21_Y14_N28
\u_vga|first_data_sub~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~33_combout\ = (\u_vga|first_data_sub[8]~19_combout\ & ((\u_vga|first_data_sub~32_combout\ & (\u_vga|first_data_sub~8_combout\)) # (!\u_vga|first_data_sub~32_combout\ & ((\u_vga|Add1~8_combout\))))) # 
-- (!\u_vga|first_data_sub[8]~19_combout\ & (\u_vga|first_data_sub~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[8]~19_combout\,
	datab => \u_vga|first_data_sub~32_combout\,
	datac => \u_vga|first_data_sub~8_combout\,
	datad => \u_vga|Add1~8_combout\,
	combout => \u_vga|first_data_sub~33_combout\);

-- Location: FF_X21_Y14_N29
\u_vga|first_data_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_sub~33_combout\,
	ena => \u_vga|first_data_sub[9]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_sub\(4));

-- Location: FF_X21_Y14_N7
\u_vga|data_a_sub[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[20]~6_combout\,
	asdata => \u_vga|first_data_sub\(4),
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(20));

-- Location: LCCOMB_X21_Y15_N8
\u_vga|second_data_sub~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~22_combout\ = (\u_vga|tmp_random\(0)) # (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11),
	combout => \u_vga|second_data_sub~22_combout\);

-- Location: LCCOMB_X21_Y15_N28
\u_vga|tmp_read_data_sub[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[11]~1_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_sub\(11))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(11),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11),
	combout => \u_vga|tmp_read_data_sub[11]~1_combout\);

-- Location: FF_X21_Y15_N29
\u_vga|tmp_read_data_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(11));

-- Location: LCCOMB_X21_Y15_N6
\u_vga|second_data_sub~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~25_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & (\u_vga|first_data_sub[10]~0_combout\)) # (!\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|tmp_read_data_sub\(11)))) # 
-- (!\u_vga|first_data_sub[10]~0_combout\ & (\u_vga|second_data_sub~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub[7]~24_combout\,
	datab => \u_vga|first_data_sub[10]~0_combout\,
	datac => \u_vga|second_data_sub~22_combout\,
	datad => \u_vga|tmp_read_data_sub\(11),
	combout => \u_vga|second_data_sub~25_combout\);

-- Location: LCCOMB_X21_Y15_N18
\u_vga|second_data_sub~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~23_combout\ = (\u_vga|second_data_sub~21_combout\ & \u_vga|second_data_sub\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~21_combout\,
	datad => \u_vga|second_data_sub\(11),
	combout => \u_vga|second_data_sub~23_combout\);

-- Location: LCCOMB_X24_Y15_N4
\u_vga|second_data_sub~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~26_combout\ = (\u_vga|second_data_sub~25_combout\ & (((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11))) # (!\u_vga|second_data_sub[7]~24_combout\))) # (!\u_vga|second_data_sub~25_combout\ & 
-- (\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|second_data_sub~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~25_combout\,
	datab => \u_vga|second_data_sub[7]~24_combout\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(11),
	datad => \u_vga|second_data_sub~23_combout\,
	combout => \u_vga|second_data_sub~26_combout\);

-- Location: FF_X24_Y15_N5
\u_vga|second_data_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~26_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(11));

-- Location: LCCOMB_X24_Y14_N28
\u_vga|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~20_combout\ = (\u_vga|second_data_sub\(10) & (\u_vga|Add6~19\ $ (GND))) # (!\u_vga|second_data_sub\(10) & (!\u_vga|Add6~19\ & VCC))
-- \u_vga|Add6~21\ = CARRY((\u_vga|second_data_sub\(10) & !\u_vga|Add6~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(10),
	datad => VCC,
	cin => \u_vga|Add6~19\,
	combout => \u_vga|Add6~20_combout\,
	cout => \u_vga|Add6~21\);

-- Location: LCCOMB_X24_Y14_N30
\u_vga|Add6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~22_combout\ = \u_vga|Add6~21\ $ (\u_vga|second_data_sub\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|second_data_sub\(11),
	cin => \u_vga|Add6~21\,
	combout => \u_vga|Add6~22_combout\);

-- Location: LCCOMB_X25_Y14_N18
\u_vga|Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~16_combout\ = (\u_vga|second_data_sub\(8) & ((GND) # (!\u_vga|Add7~15\))) # (!\u_vga|second_data_sub\(8) & (\u_vga|Add7~15\ $ (GND)))
-- \u_vga|Add7~17\ = CARRY((\u_vga|second_data_sub\(8)) # (!\u_vga|Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(8),
	datad => VCC,
	cin => \u_vga|Add7~15\,
	combout => \u_vga|Add7~16_combout\,
	cout => \u_vga|Add7~17\);

-- Location: LCCOMB_X25_Y14_N20
\u_vga|Add7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~18_combout\ = (\u_vga|second_data_sub\(9) & (\u_vga|Add7~17\ & VCC)) # (!\u_vga|second_data_sub\(9) & (!\u_vga|Add7~17\))
-- \u_vga|Add7~19\ = CARRY((!\u_vga|second_data_sub\(9) & !\u_vga|Add7~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(9),
	datad => VCC,
	cin => \u_vga|Add7~17\,
	combout => \u_vga|Add7~18_combout\,
	cout => \u_vga|Add7~19\);

-- Location: LCCOMB_X25_Y14_N22
\u_vga|Add7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~20_combout\ = (\u_vga|second_data_sub\(10) & ((GND) # (!\u_vga|Add7~19\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add7~19\ $ (GND)))
-- \u_vga|Add7~21\ = CARRY((\u_vga|second_data_sub\(10)) # (!\u_vga|Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(10),
	datad => VCC,
	cin => \u_vga|Add7~19\,
	combout => \u_vga|Add7~20_combout\,
	cout => \u_vga|Add7~21\);

-- Location: LCCOMB_X25_Y14_N24
\u_vga|Add7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add7~22_combout\ = \u_vga|Add7~21\ $ (!\u_vga|second_data_sub\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|second_data_sub\(11),
	cin => \u_vga|Add7~21\,
	combout => \u_vga|Add7~22_combout\);

-- Location: LCCOMB_X24_Y14_N6
\u_vga|second_data_sub~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~21_combout\ = (\u_vga|second_data_sub\(10) & (((\u_vga|Add6~22_combout\)))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Equal6~1_combout\ $ (((\u_vga|Add7~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal6~1_combout\,
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add6~22_combout\,
	datad => \u_vga|Add7~22_combout\,
	combout => \u_vga|second_data_sub~21_combout\);

-- Location: LCCOMB_X21_Y15_N16
\u_vga|data_a_sub~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub~21_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|second_data_sub~21_combout\ & ((\u_vga|second_data_sub\(11))))) # (!\u_vga|update_submarines~q\ & (((\u_vga|second_data_sub~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~21_combout\,
	datab => \u_vga|second_data_sub~22_combout\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|second_data_sub\(11),
	combout => \u_vga|data_a_sub~21_combout\);

-- Location: FF_X21_Y15_N17
\u_vga|data_a_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub~21_combout\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(11));

-- Location: LCCOMB_X19_Y14_N26
\u_vga|second_data_sub~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~18_combout\ = (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1) & !\u_vga|tmp_random\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1),
	datac => \u_vga|tmp_random\(0),
	combout => \u_vga|second_data_sub~18_combout\);

-- Location: LCCOMB_X19_Y14_N8
\u_vga|tmp_read_data_sub[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[1]~10_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_sub\(1))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(1),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1),
	combout => \u_vga|tmp_read_data_sub[1]~10_combout\);

-- Location: FF_X19_Y14_N9
\u_vga|tmp_read_data_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(1));

-- Location: LCCOMB_X19_Y14_N10
\u_vga|second_data_sub~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~43_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & (((\u_vga|first_data_sub[10]~0_combout\)))) # (!\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|tmp_read_data_sub\(1)))) # 
-- (!\u_vga|first_data_sub[10]~0_combout\ & (\u_vga|second_data_sub~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub[7]~24_combout\,
	datab => \u_vga|second_data_sub~18_combout\,
	datac => \u_vga|tmp_read_data_sub\(1),
	datad => \u_vga|first_data_sub[10]~0_combout\,
	combout => \u_vga|second_data_sub~43_combout\);

-- Location: LCCOMB_X19_Y14_N20
\u_vga|second_data_sub~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~44_combout\ = (\u_vga|second_data_sub~43_combout\ & (((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1)) # (!\u_vga|second_data_sub[7]~24_combout\)))) # (!\u_vga|second_data_sub~43_combout\ & 
-- (\u_vga|data_a_sub[1]~11_combout\ & ((\u_vga|second_data_sub[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~43_combout\,
	datab => \u_vga|data_a_sub[1]~11_combout\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(1),
	datad => \u_vga|second_data_sub[7]~24_combout\,
	combout => \u_vga|second_data_sub~44_combout\);

-- Location: FF_X19_Y14_N21
\u_vga|second_data_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~44_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(1));

-- Location: LCCOMB_X25_Y14_N0
\u_vga|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal5~0_combout\ = (!\u_vga|second_data_sub\(1) & (!\u_vga|second_data_sub\(2) & (!\u_vga|second_data_sub\(0) & !\u_vga|second_data_sub\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(1),
	datab => \u_vga|second_data_sub\(2),
	datac => \u_vga|second_data_sub\(0),
	datad => \u_vga|second_data_sub\(8),
	combout => \u_vga|Equal5~0_combout\);

-- Location: LCCOMB_X25_Y14_N26
\u_vga|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal5~1_combout\ = (\u_vga|second_data_sub\(4) & (\u_vga|second_data_sub\(5) & (\u_vga|second_data_sub\(3) & \u_vga|second_data_sub\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(4),
	datab => \u_vga|second_data_sub\(5),
	datac => \u_vga|second_data_sub\(3),
	datad => \u_vga|second_data_sub\(6),
	combout => \u_vga|Equal5~1_combout\);

-- Location: LCCOMB_X19_Y14_N0
\u_vga|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal5~2_combout\ = (\u_vga|Equal5~0_combout\ & (\u_vga|second_data_sub\(7) & (\u_vga|Equal5~1_combout\ & \u_vga|second_data_sub\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal5~0_combout\,
	datab => \u_vga|second_data_sub\(7),
	datac => \u_vga|Equal5~1_combout\,
	datad => \u_vga|second_data_sub\(9),
	combout => \u_vga|Equal5~2_combout\);

-- Location: LCCOMB_X24_Y15_N28
\u_vga|second_data_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~1_combout\ = ((\u_vga|second_data_sub\(10) & (\u_vga|Equal5~2_combout\)) # (!\u_vga|second_data_sub\(10) & ((\u_vga|Equal6~1_combout\)))) # (!\u_vga|second_data_sub\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal5~2_combout\,
	datab => \u_vga|second_data_sub\(11),
	datac => \u_vga|second_data_sub\(10),
	datad => \u_vga|Equal6~1_combout\,
	combout => \u_vga|second_data_sub~1_combout\);

-- Location: LCCOMB_X24_Y14_N24
\u_vga|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~16_combout\ = (\u_vga|second_data_sub\(8) & (\u_vga|Add6~15\ $ (GND))) # (!\u_vga|second_data_sub\(8) & (!\u_vga|Add6~15\ & VCC))
-- \u_vga|Add6~17\ = CARRY((\u_vga|second_data_sub\(8) & !\u_vga|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(8),
	datad => VCC,
	cin => \u_vga|Add6~15\,
	combout => \u_vga|Add6~16_combout\,
	cout => \u_vga|Add6~17\);

-- Location: LCCOMB_X24_Y14_N26
\u_vga|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add6~18_combout\ = (\u_vga|second_data_sub\(9) & (!\u_vga|Add6~17\)) # (!\u_vga|second_data_sub\(9) & ((\u_vga|Add6~17\) # (GND)))
-- \u_vga|Add6~19\ = CARRY((!\u_vga|Add6~17\) # (!\u_vga|second_data_sub\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(9),
	datad => VCC,
	cin => \u_vga|Add6~17\,
	combout => \u_vga|Add6~18_combout\,
	cout => \u_vga|Add6~19\);

-- Location: LCCOMB_X21_Y14_N16
\u_vga|second_data_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~0_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add6~18_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add7~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add7~18_combout\,
	datad => \u_vga|Add6~18_combout\,
	combout => \u_vga|second_data_sub~0_combout\);

-- Location: LCCOMB_X21_Y14_N2
\u_vga|second_data_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~2_combout\ = (\u_vga|second_data_sub~1_combout\ & (\u_vga|second_data_sub\(9))) # (!\u_vga|second_data_sub~1_combout\ & ((\u_vga|second_data_sub~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~1_combout\,
	datab => \u_vga|second_data_sub\(9),
	datac => \u_vga|second_data_sub~0_combout\,
	combout => \u_vga|second_data_sub~2_combout\);

-- Location: FF_X21_Y14_N9
\u_vga|data_a_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[9]~1_combout\,
	asdata => \u_vga|second_data_sub~2_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(9));

-- Location: LCCOMB_X27_Y19_N26
\u_vga|tmp_read_data_sub[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[8]~3_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_sub\(8))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(8),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8),
	combout => \u_vga|tmp_read_data_sub[8]~3_combout\);

-- Location: FF_X27_Y19_N27
\u_vga|tmp_read_data_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(8));

-- Location: LCCOMB_X24_Y15_N24
\u_vga|second_data_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~4_combout\ = (!\u_vga|tmp_random\(0) & \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8),
	combout => \u_vga|second_data_sub~4_combout\);

-- Location: LCCOMB_X24_Y15_N0
\u_vga|second_data_sub~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~29_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & (((\u_vga|first_data_sub[10]~0_combout\) # (\u_vga|data_a_sub[8]~2_combout\)))) # (!\u_vga|second_data_sub[7]~24_combout\ & (\u_vga|second_data_sub~4_combout\ & 
-- (!\u_vga|first_data_sub[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~4_combout\,
	datab => \u_vga|second_data_sub[7]~24_combout\,
	datac => \u_vga|first_data_sub[10]~0_combout\,
	datad => \u_vga|data_a_sub[8]~2_combout\,
	combout => \u_vga|second_data_sub~29_combout\);

-- Location: LCCOMB_X24_Y15_N6
\u_vga|second_data_sub~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~30_combout\ = (\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|second_data_sub~29_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8))) # (!\u_vga|second_data_sub~29_combout\ & 
-- ((\u_vga|tmp_read_data_sub\(8)))))) # (!\u_vga|first_data_sub[10]~0_combout\ & (((\u_vga|second_data_sub~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(8),
	datab => \u_vga|tmp_read_data_sub\(8),
	datac => \u_vga|first_data_sub[10]~0_combout\,
	datad => \u_vga|second_data_sub~29_combout\,
	combout => \u_vga|second_data_sub~30_combout\);

-- Location: FF_X24_Y15_N7
\u_vga|second_data_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~30_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(8));

-- Location: LCCOMB_X24_Y14_N0
\u_vga|second_data_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~3_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add6~16_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add7~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add7~16_combout\,
	datac => \u_vga|second_data_sub\(10),
	datad => \u_vga|Add6~16_combout\,
	combout => \u_vga|second_data_sub~3_combout\);

-- Location: LCCOMB_X24_Y15_N16
\u_vga|data_a_sub[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[8]~2_combout\ = (\u_vga|second_data_sub~1_combout\ & (\u_vga|second_data_sub\(8))) # (!\u_vga|second_data_sub~1_combout\ & ((\u_vga|second_data_sub~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(8),
	datab => \u_vga|second_data_sub~3_combout\,
	datad => \u_vga|second_data_sub~1_combout\,
	combout => \u_vga|data_a_sub[8]~2_combout\);

-- Location: FF_X24_Y15_N17
\u_vga|data_a_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[8]~2_combout\,
	asdata => \u_vga|second_data_sub~4_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(8));

-- Location: LCCOMB_X21_Y14_N10
\u_vga|data_a_sub[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[7]~9_combout\ = (\u_vga|tmp_random\(0) & ((\u_vga|sign_g_y~q\))) # (!\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(7),
	datab => \u_vga|tmp_random\(0),
	datad => \u_vga|sign_g_y~q\,
	combout => \u_vga|data_a_sub[7]~9_combout\);

-- Location: FF_X21_Y14_N11
\u_vga|data_a_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[7]~9_combout\,
	asdata => \u_vga|second_data_sub~6_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(7));

-- Location: LCCOMB_X21_Y14_N20
\u_vga|data_a_sub[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[6]~16_combout\ = (\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\)) # (!\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(6),
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[6]~16_combout\);

-- Location: FF_X21_Y14_N21
\u_vga|data_a_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[6]~16_combout\,
	asdata => \u_vga|second_data_sub~8_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(6));

-- Location: LCCOMB_X23_Y14_N0
\u_vga|data_a_sub[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[5]~15_combout\ = (\u_vga|tmp_random\(0) & ((\u_vga|sign_g_y~q\))) # (!\u_vga|tmp_random\(0) & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(5),
	datab => \u_vga|sign_g_y~q\,
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[5]~15_combout\);

-- Location: FF_X23_Y14_N1
\u_vga|data_a_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[5]~15_combout\,
	asdata => \u_vga|second_data_sub~10_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(5));

-- Location: LCCOMB_X23_Y14_N18
\u_vga|data_a_sub[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[4]~14_combout\ = (\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\)) # (!\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(4),
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[4]~14_combout\);

-- Location: FF_X23_Y14_N19
\u_vga|data_a_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[4]~14_combout\,
	asdata => \u_vga|second_data_sub~12_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(4));

-- Location: LCCOMB_X23_Y14_N20
\u_vga|data_a_sub[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[3]~13_combout\ = (\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\)) # (!\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(3),
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[3]~13_combout\);

-- Location: FF_X23_Y14_N21
\u_vga|data_a_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[3]~13_combout\,
	asdata => \u_vga|second_data_sub~14_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(3));

-- Location: LCCOMB_X23_Y15_N2
\u_vga|tmp_read_data_sub[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[2]~9_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_sub\(2)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_sub\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2),
	datac => \u_vga|tmp_read_data_sub\(2),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_sub[2]~9_combout\);

-- Location: FF_X23_Y15_N3
\u_vga|tmp_read_data_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(2));

-- Location: LCCOMB_X24_Y15_N12
\u_vga|second_data_sub~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~16_combout\ = (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2) & !\u_vga|tmp_random\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2),
	datac => \u_vga|tmp_random\(0),
	combout => \u_vga|second_data_sub~16_combout\);

-- Location: LCCOMB_X24_Y15_N2
\u_vga|second_data_sub~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~41_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & (((\u_vga|first_data_sub[10]~0_combout\) # (\u_vga|data_a_sub[2]~12_combout\)))) # (!\u_vga|second_data_sub[7]~24_combout\ & (\u_vga|second_data_sub~16_combout\ & 
-- (!\u_vga|first_data_sub[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~16_combout\,
	datab => \u_vga|second_data_sub[7]~24_combout\,
	datac => \u_vga|first_data_sub[10]~0_combout\,
	datad => \u_vga|data_a_sub[2]~12_combout\,
	combout => \u_vga|second_data_sub~41_combout\);

-- Location: LCCOMB_X24_Y15_N18
\u_vga|second_data_sub~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~42_combout\ = (\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|second_data_sub~41_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2)))) # (!\u_vga|second_data_sub~41_combout\ & 
-- (\u_vga|tmp_read_data_sub\(2))))) # (!\u_vga|first_data_sub[10]~0_combout\ & (((\u_vga|second_data_sub~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_sub\(2),
	datab => \u_vga|first_data_sub[10]~0_combout\,
	datac => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(2),
	datad => \u_vga|second_data_sub~41_combout\,
	combout => \u_vga|second_data_sub~42_combout\);

-- Location: FF_X24_Y15_N19
\u_vga|second_data_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~42_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(2));

-- Location: LCCOMB_X24_Y15_N26
\u_vga|second_data_sub~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~15_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add6~4_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add7~4_combout\,
	datac => \u_vga|second_data_sub\(10),
	datad => \u_vga|Add6~4_combout\,
	combout => \u_vga|second_data_sub~15_combout\);

-- Location: LCCOMB_X24_Y15_N10
\u_vga|data_a_sub[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[2]~12_combout\ = (\u_vga|second_data_sub~1_combout\ & ((\u_vga|second_data_sub\(2)))) # (!\u_vga|second_data_sub~1_combout\ & (\u_vga|second_data_sub~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~15_combout\,
	datab => \u_vga|second_data_sub\(2),
	datad => \u_vga|second_data_sub~1_combout\,
	combout => \u_vga|data_a_sub[2]~12_combout\);

-- Location: FF_X24_Y15_N11
\u_vga|data_a_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[2]~12_combout\,
	asdata => \u_vga|second_data_sub~16_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(2));

-- Location: LCCOMB_X21_Y14_N8
\u_vga|data_a_sub[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[9]~1_combout\ = (\u_vga|tmp_random\(0) & (\u_vga|sign_g_y~q\)) # (!\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_vga|tmp_random\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9),
	combout => \u_vga|data_a_sub[9]~1_combout\);

-- Location: LCCOMB_X19_Y14_N22
\u_vga|tmp_read_data_sub[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[9]~2_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_sub\(9))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(9),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9),
	combout => \u_vga|tmp_read_data_sub[9]~2_combout\);

-- Location: FF_X19_Y14_N23
\u_vga|tmp_read_data_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(9));

-- Location: LCCOMB_X19_Y14_N24
\u_vga|second_data_sub~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~27_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & (((\u_vga|first_data_sub[10]~0_combout\)))) # (!\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|tmp_read_data_sub\(9)))) # 
-- (!\u_vga|first_data_sub[10]~0_combout\ & (\u_vga|data_a_sub[9]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub[7]~24_combout\,
	datab => \u_vga|data_a_sub[9]~1_combout\,
	datac => \u_vga|tmp_read_data_sub\(9),
	datad => \u_vga|first_data_sub[10]~0_combout\,
	combout => \u_vga|second_data_sub~27_combout\);

-- Location: LCCOMB_X19_Y14_N16
\u_vga|second_data_sub~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~28_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|second_data_sub~27_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9)))) # (!\u_vga|second_data_sub~27_combout\ & 
-- (\u_vga|second_data_sub~2_combout\)))) # (!\u_vga|second_data_sub[7]~24_combout\ & (\u_vga|second_data_sub~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub[7]~24_combout\,
	datab => \u_vga|second_data_sub~27_combout\,
	datac => \u_vga|second_data_sub~2_combout\,
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(9),
	combout => \u_vga|second_data_sub~28_combout\);

-- Location: FF_X19_Y14_N17
\u_vga|second_data_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~28_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(9));

-- Location: LCCOMB_X24_Y15_N20
\u_vga|second_data_sub~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~47_combout\ = (\u_vga|second_data_sub\(10) & (\u_vga|Equal5~2_combout\)) # (!\u_vga|second_data_sub\(10) & (((\u_vga|Add7~20_combout\) # (\u_vga|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal5~2_combout\,
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add7~20_combout\,
	datad => \u_vga|Equal6~1_combout\,
	combout => \u_vga|second_data_sub~47_combout\);

-- Location: LCCOMB_X24_Y15_N30
\u_vga|second_data_sub~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~48_combout\ = (\u_vga|second_data_sub\(10) & (((\u_vga|Add6~20_combout\ & !\u_vga|second_data_sub~47_combout\)) # (!\u_vga|second_data_sub\(11)))) # (!\u_vga|second_data_sub\(10) & (((\u_vga|second_data_sub\(11) & 
-- \u_vga|second_data_sub~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add6~20_combout\,
	datab => \u_vga|second_data_sub\(10),
	datac => \u_vga|second_data_sub\(11),
	datad => \u_vga|second_data_sub~47_combout\,
	combout => \u_vga|second_data_sub~48_combout\);

-- Location: FF_X23_Y14_N23
\u_vga|data_a_sub[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[10]~17_combout\,
	asdata => \u_vga|second_data_sub~48_combout\,
	sload => \u_vga|update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(10));

-- Location: LCCOMB_X23_Y14_N22
\u_vga|data_a_sub[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[10]~17_combout\ = (\u_vga|tmp_random\(0) & (!\u_vga|sign_g_y~q\)) # (!\u_vga|tmp_random\(0) & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|sign_g_y~q\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10),
	datad => \u_vga|tmp_random\(0),
	combout => \u_vga|data_a_sub[10]~17_combout\);

-- Location: LCCOMB_X23_Y14_N14
\u_vga|second_data_sub~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~49_combout\ = (\u_vga|first_data_sub[10]~0_combout\ & (\u_vga|second_data_sub[7]~24_combout\)) # (!\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|second_data_sub~48_combout\))) # 
-- (!\u_vga|second_data_sub[7]~24_combout\ & (\u_vga|data_a_sub[10]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[10]~0_combout\,
	datab => \u_vga|second_data_sub[7]~24_combout\,
	datac => \u_vga|data_a_sub[10]~17_combout\,
	datad => \u_vga|second_data_sub~48_combout\,
	combout => \u_vga|second_data_sub~49_combout\);

-- Location: LCCOMB_X23_Y15_N28
\u_vga|tmp_read_data_sub[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[10]~12_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_sub\(10))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_sub\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_sub\(10),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10),
	combout => \u_vga|tmp_read_data_sub[10]~12_combout\);

-- Location: FF_X23_Y15_N29
\u_vga|tmp_read_data_sub[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(10));

-- Location: LCCOMB_X23_Y14_N6
\u_vga|second_data_sub~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~50_combout\ = (\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|second_data_sub~49_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10)))) # (!\u_vga|second_data_sub~49_combout\ & 
-- (\u_vga|tmp_read_data_sub\(10))))) # (!\u_vga|first_data_sub[10]~0_combout\ & (\u_vga|second_data_sub~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub[10]~0_combout\,
	datab => \u_vga|second_data_sub~49_combout\,
	datac => \u_vga|tmp_read_data_sub\(10),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(10),
	combout => \u_vga|second_data_sub~50_combout\);

-- Location: FF_X23_Y14_N7
\u_vga|second_data_sub[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~50_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(10));

-- Location: LCCOMB_X20_Y14_N28
\u_vga|second_data_sub~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~17_combout\ = (\u_vga|second_data_sub\(10) & ((\u_vga|Add6~2_combout\))) # (!\u_vga|second_data_sub\(10) & (\u_vga|Add7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub\(10),
	datac => \u_vga|Add7~2_combout\,
	datad => \u_vga|Add6~2_combout\,
	combout => \u_vga|second_data_sub~17_combout\);

-- Location: LCCOMB_X20_Y14_N24
\u_vga|data_a_sub[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[1]~11_combout\ = (\u_vga|second_data_sub~1_combout\ & ((\u_vga|second_data_sub\(1)))) # (!\u_vga|second_data_sub~1_combout\ & (\u_vga|second_data_sub~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~17_combout\,
	datab => \u_vga|second_data_sub\(1),
	datad => \u_vga|second_data_sub~1_combout\,
	combout => \u_vga|data_a_sub[1]~11_combout\);

-- Location: FF_X20_Y14_N25
\u_vga|data_a_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[1]~11_combout\,
	asdata => \u_vga|second_data_sub~18_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(1));

-- Location: LCCOMB_X19_Y14_N28
\u_vga|tmp_read_data_sub[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_sub[0]~11_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_sub\(0))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_sub\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_sub\(0),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0),
	combout => \u_vga|tmp_read_data_sub[0]~11_combout\);

-- Location: FF_X19_Y14_N29
\u_vga|tmp_read_data_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_sub[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_sub\(0));

-- Location: LCCOMB_X19_Y14_N4
\u_vga|second_data_sub~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~20_combout\ = (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0) & !\u_vga|tmp_random\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0),
	datac => \u_vga|tmp_random\(0),
	combout => \u_vga|second_data_sub~20_combout\);

-- Location: LCCOMB_X19_Y14_N6
\u_vga|second_data_sub~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~45_combout\ = (\u_vga|second_data_sub[7]~24_combout\ & (((\u_vga|first_data_sub[10]~0_combout\)))) # (!\u_vga|second_data_sub[7]~24_combout\ & ((\u_vga|first_data_sub[10]~0_combout\ & (\u_vga|tmp_read_data_sub\(0))) # 
-- (!\u_vga|first_data_sub[10]~0_combout\ & ((\u_vga|second_data_sub~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub[7]~24_combout\,
	datab => \u_vga|tmp_read_data_sub\(0),
	datac => \u_vga|second_data_sub~20_combout\,
	datad => \u_vga|first_data_sub[10]~0_combout\,
	combout => \u_vga|second_data_sub~45_combout\);

-- Location: LCCOMB_X19_Y14_N14
\u_vga|second_data_sub~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~46_combout\ = (\u_vga|second_data_sub~45_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0)) # ((!\u_vga|second_data_sub[7]~24_combout\)))) # (!\u_vga|second_data_sub~45_combout\ & 
-- (((\u_vga|second_data_sub[7]~24_combout\ & \u_vga|data_a_sub[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~45_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(0),
	datac => \u_vga|second_data_sub[7]~24_combout\,
	datad => \u_vga|data_a_sub[0]~10_combout\,
	combout => \u_vga|second_data_sub~46_combout\);

-- Location: FF_X19_Y14_N15
\u_vga|second_data_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_sub~46_combout\,
	ena => \u_vga|data_a_sub[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_sub\(0));

-- Location: LCCOMB_X20_Y14_N30
\u_vga|second_data_sub~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_sub~19_combout\ = (\u_vga|second_data_sub\(10) & (\u_vga|Add6~0_combout\)) # (!\u_vga|second_data_sub\(10) & ((\u_vga|Add7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add6~0_combout\,
	datac => \u_vga|second_data_sub\(10),
	datad => \u_vga|Add7~0_combout\,
	combout => \u_vga|second_data_sub~19_combout\);

-- Location: LCCOMB_X20_Y14_N18
\u_vga|data_a_sub[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[0]~10_combout\ = (\u_vga|second_data_sub~1_combout\ & ((\u_vga|second_data_sub\(0)))) # (!\u_vga|second_data_sub~1_combout\ & (\u_vga|second_data_sub~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_sub~19_combout\,
	datab => \u_vga|second_data_sub\(0),
	datad => \u_vga|second_data_sub~1_combout\,
	combout => \u_vga|data_a_sub[0]~10_combout\);

-- Location: FF_X20_Y14_N19
\u_vga|data_a_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[0]~10_combout\,
	asdata => \u_vga|second_data_sub~20_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[25]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(0));

-- Location: LCCOMB_X20_Y16_N10
\u_vga|first_data_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_sub~1_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_sub\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_a\(27),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_sub\(27),
	combout => \u_vga|first_data_sub~1_combout\);

-- Location: LCCOMB_X27_Y16_N22
\u_vga|second_data_roc[44]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[44]~129_combout\ = (\u_vga|first_data_sub~1_combout\ & (\u_vga|Equal9~1_combout\ & (\u_vga|current_submarine\(3) & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~1_combout\,
	datab => \u_vga|Equal9~1_combout\,
	datac => \u_vga|current_submarine\(3),
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|second_data_roc[44]~129_combout\);

-- Location: LCCOMB_X26_Y16_N30
\u_vga|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~5_combout\ = (\u_vga|current_submarine\(2) & (!\u_vga|current_submarine\(5) & (!\u_vga|current_submarine\(4) & !\u_vga|current_submarine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Decoder0~5_combout\);

-- Location: LCCOMB_X27_Y16_N28
\u_vga|second_data_roc[22]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[22]~141_combout\ = (\u_vga|Equal9~1_combout\ & (!\u_vga|current_submarine\(3) & \u_vga|first_data_sub~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal9~1_combout\,
	datac => \u_vga|current_submarine\(3),
	datad => \u_vga|first_data_sub~1_combout\,
	combout => \u_vga|second_data_roc[22]~141_combout\);

-- Location: LCCOMB_X26_Y16_N0
\u_vga|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~1_combout\ = (\u_vga|current_submarine\(2) & (!\u_vga|current_submarine\(5) & (\u_vga|current_submarine\(4) & \u_vga|current_submarine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Decoder0~1_combout\);

-- Location: LCCOMB_X23_Y16_N14
\u_vga|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~0_combout\ = (\u_vga|current_submarine\(2) & (!\u_vga|current_submarine\(1) & (\u_vga|current_submarine\(4) & !\u_vga|current_submarine\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(1),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(5),
	combout => \u_vga|Decoder0~0_combout\);

-- Location: LCCOMB_X26_Y16_N2
\u_vga|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~2_combout\ = (\u_vga|current_submarine\(2) & (\u_vga|current_submarine\(5) & (!\u_vga|current_submarine\(4) & \u_vga|current_submarine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Decoder0~2_combout\);

-- Location: M9K_X33_Y20_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y22_N0
\u_vga|tmp_read_data_roc[127]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[127]~65_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(127))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(127)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(127)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(127),
	datac => \u_vga|tmp_read_data_roc\(127),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[127]~65_combout\);

-- Location: FF_X32_Y22_N1
\u_vga|tmp_read_data_roc[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[127]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(127));

-- Location: LCCOMB_X32_Y22_N2
\u_vga|second_data_roc[127]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[127]~126_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(127)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(127),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(127),
	combout => \u_vga|second_data_roc[127]~126_combout\);

-- Location: LCCOMB_X32_Y22_N4
\u_vga|second_data_roc[127]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[127]~127_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(127))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[127]~126_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(127)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(127),
	datad => \u_vga|second_data_roc[127]~126_combout\,
	combout => \u_vga|second_data_roc[127]~127_combout\);

-- Location: FF_X32_Y22_N5
\u_vga|second_data_roc[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[127]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(127));

-- Location: LCCOMB_X32_Y22_N20
\u_vga|data_a_roc[127]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[127]~63_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(127))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(127)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(127)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(127),
	datac => \u_vga|data_a_roc\(127),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[127]~63_combout\);

-- Location: FF_X32_Y22_N21
\u_vga|data_a_roc[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[127]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(127));

-- Location: LCCOMB_X34_Y22_N12
\u_vga|tmp_read_data_roc[123]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[123]~62_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(123)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(123))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(123)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(123),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(123),
	combout => \u_vga|tmp_read_data_roc[123]~62_combout\);

-- Location: FF_X34_Y22_N13
\u_vga|tmp_read_data_roc[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[123]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(123));

-- Location: LCCOMB_X34_Y22_N22
\u_vga|second_data_roc[123]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[123]~120_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(123)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(123)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(123),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(123),
	combout => \u_vga|second_data_roc[123]~120_combout\);

-- Location: LCCOMB_X34_Y22_N30
\u_vga|second_data_roc[123]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[123]~121_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(123)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[123]~120_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(123)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[123]~120_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(123),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[123]~121_combout\);

-- Location: FF_X34_Y22_N31
\u_vga|second_data_roc[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[123]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(123));

-- Location: LCCOMB_X34_Y22_N14
\u_vga|data_a_roc[123]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[123]~60_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(123))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(123)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(123)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(123),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(123),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[123]~60_combout\);

-- Location: FF_X34_Y22_N15
\u_vga|data_a_roc[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[123]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(123));

-- Location: LCCOMB_X32_Y20_N0
\u_vga|tmp_read_data_roc[111]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[111]~57_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(111))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(111)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(111)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(111),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(111),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[111]~57_combout\);

-- Location: FF_X32_Y20_N1
\u_vga|tmp_read_data_roc[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[111]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(111));

-- Location: LCCOMB_X32_Y20_N18
\u_vga|second_data_roc[111]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[111]~110_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(111)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(111)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(111),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(111),
	combout => \u_vga|second_data_roc[111]~110_combout\);

-- Location: LCCOMB_X32_Y20_N12
\u_vga|second_data_roc[111]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[111]~111_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(111))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[111]~110_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(111))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[111]~110_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(111),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[111]~111_combout\);

-- Location: FF_X32_Y20_N13
\u_vga|second_data_roc[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[111]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(111));

-- Location: LCCOMB_X32_Y20_N28
\u_vga|data_a_roc[111]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[111]~55_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(111))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(111)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(111)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(111),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(111),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[111]~55_combout\);

-- Location: FF_X32_Y20_N29
\u_vga|data_a_roc[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[111]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(111));

-- Location: LCCOMB_X34_Y22_N16
\u_vga|tmp_read_data_roc[110]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[110]~61_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(110))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(110)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(110)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(110),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(110),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[110]~61_combout\);

-- Location: FF_X34_Y22_N17
\u_vga|tmp_read_data_roc[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[110]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(110));

-- Location: LCCOMB_X34_Y22_N18
\u_vga|second_data_roc[110]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[110]~118_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(110))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(110),
	datad => \u_vga|tmp_read_data_roc\(110),
	combout => \u_vga|second_data_roc[110]~118_combout\);

-- Location: LCCOMB_X34_Y22_N20
\u_vga|second_data_roc[110]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[110]~119_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(110))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[110]~118_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(110)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(110),
	datad => \u_vga|second_data_roc[110]~118_combout\,
	combout => \u_vga|second_data_roc[110]~119_combout\);

-- Location: FF_X34_Y22_N21
\u_vga|second_data_roc[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[110]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(110));

-- Location: LCCOMB_X34_Y22_N4
\u_vga|data_a_roc[110]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[110]~59_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(110))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(110)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(110)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(110),
	datac => \u_vga|data_a_roc\(110),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[110]~59_combout\);

-- Location: FF_X34_Y22_N5
\u_vga|data_a_roc[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[110]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(110));

-- Location: LCCOMB_X32_Y20_N4
\u_vga|tmp_read_data_roc[106]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[106]~58_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(106))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(106)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(106)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(106),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(106),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[106]~58_combout\);

-- Location: FF_X32_Y20_N5
\u_vga|tmp_read_data_roc[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[106]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(106));

-- Location: LCCOMB_X32_Y20_N22
\u_vga|second_data_roc[106]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[106]~112_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(106)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(106),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(106),
	combout => \u_vga|second_data_roc[106]~112_combout\);

-- Location: LCCOMB_X32_Y20_N6
\u_vga|second_data_roc[106]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[106]~113_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(106))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[106]~112_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(106))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[106]~112_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(106),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[106]~113_combout\);

-- Location: FF_X32_Y20_N7
\u_vga|second_data_roc[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[106]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(106));

-- Location: LCCOMB_X32_Y20_N14
\u_vga|data_a_roc[106]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[106]~56_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(106))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(106)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(106)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(106),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(106),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[106]~56_combout\);

-- Location: FF_X32_Y20_N15
\u_vga|data_a_roc[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[106]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(106));

-- Location: LCCOMB_X32_Y22_N16
\u_vga|tmp_read_data_roc[95]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[95]~63_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(95)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(95))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(95),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(95),
	combout => \u_vga|tmp_read_data_roc[95]~63_combout\);

-- Location: FF_X32_Y22_N17
\u_vga|tmp_read_data_roc[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[95]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(95));

-- Location: LCCOMB_X32_Y22_N18
\u_vga|second_data_roc[95]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[95]~122_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(95)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(95),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(95),
	combout => \u_vga|second_data_roc[95]~122_combout\);

-- Location: LCCOMB_X32_Y22_N24
\u_vga|second_data_roc[95]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[95]~123_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(95))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[95]~122_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(95),
	datad => \u_vga|second_data_roc[95]~122_combout\,
	combout => \u_vga|second_data_roc[95]~123_combout\);

-- Location: FF_X32_Y22_N25
\u_vga|second_data_roc[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[95]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(95));

-- Location: LCCOMB_X32_Y22_N8
\u_vga|data_a_roc[95]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[95]~61_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(95))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(95)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(95),
	datac => \u_vga|data_a_roc\(95),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[95]~61_combout\);

-- Location: FF_X32_Y22_N9
\u_vga|data_a_roc[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[95]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(95));

-- Location: LCCOMB_X32_Y22_N12
\u_vga|tmp_read_data_roc[91]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[91]~64_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(91))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(91)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(91)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(91),
	datac => \u_vga|tmp_read_data_roc\(91),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[91]~64_combout\);

-- Location: FF_X32_Y22_N13
\u_vga|tmp_read_data_roc[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[91]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(91));

-- Location: LCCOMB_X32_Y22_N22
\u_vga|second_data_roc[91]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[91]~124_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(91))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(91),
	datad => \u_vga|tmp_read_data_roc\(91),
	combout => \u_vga|second_data_roc[91]~124_combout\);

-- Location: LCCOMB_X32_Y22_N10
\u_vga|second_data_roc[91]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[91]~125_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(91)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[91]~124_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(91)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[91]~124_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(91),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[91]~125_combout\);

-- Location: FF_X32_Y22_N11
\u_vga|second_data_roc[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[91]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(91));

-- Location: LCCOMB_X32_Y22_N26
\u_vga|data_a_roc[91]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[91]~62_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(91))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(91)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(91)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(91),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(91),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[91]~62_combout\);

-- Location: FF_X32_Y22_N27
\u_vga|data_a_roc[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[91]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(91));

-- Location: LCCOMB_X34_Y22_N24
\u_vga|tmp_read_data_roc[78]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[78]~59_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(78)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(78))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(78)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(78),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(78),
	combout => \u_vga|tmp_read_data_roc[78]~59_combout\);

-- Location: FF_X34_Y22_N25
\u_vga|tmp_read_data_roc[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[78]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(78));

-- Location: LCCOMB_X34_Y22_N2
\u_vga|second_data_roc[78]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[78]~114_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(78))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(78),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(78),
	combout => \u_vga|second_data_roc[78]~114_combout\);

-- Location: LCCOMB_X34_Y22_N0
\u_vga|second_data_roc[78]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[78]~115_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(78))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[78]~114_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(78)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(78),
	datad => \u_vga|second_data_roc[78]~114_combout\,
	combout => \u_vga|second_data_roc[78]~115_combout\);

-- Location: FF_X34_Y22_N1
\u_vga|second_data_roc[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[78]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(78));

-- Location: LCCOMB_X34_Y22_N8
\u_vga|data_a_roc[78]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[78]~57_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(78))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(78)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(78)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(78),
	datac => \u_vga|data_a_roc\(78),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[78]~57_combout\);

-- Location: FF_X34_Y22_N9
\u_vga|data_a_roc[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[78]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(78));

-- Location: LCCOMB_X32_Y20_N20
\u_vga|tmp_read_data_roc[75]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[75]~56_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(75))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(75)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(75),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(75),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[75]~56_combout\);

-- Location: FF_X32_Y20_N21
\u_vga|tmp_read_data_roc[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[75]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(75));

-- Location: LCCOMB_X32_Y20_N30
\u_vga|second_data_roc[75]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[75]~108_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(75))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(75),
	datab => \u_vga|tmp_read_data_roc\(75),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_roc[75]~108_combout\);

-- Location: LCCOMB_X32_Y20_N10
\u_vga|second_data_roc[75]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[75]~109_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(75))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[75]~108_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(75))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[75]~108_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(75),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[75]~109_combout\);

-- Location: FF_X32_Y20_N11
\u_vga|second_data_roc[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[75]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(75));

-- Location: LCCOMB_X32_Y20_N26
\u_vga|data_a_roc[75]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[75]~54_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(75))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(75)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(75),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(75),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[75]~54_combout\);

-- Location: FF_X32_Y20_N27
\u_vga|data_a_roc[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[75]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(75));

-- Location: LCCOMB_X34_Y22_N28
\u_vga|tmp_read_data_roc[74]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[74]~60_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(74)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(74))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(74)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(74),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(74),
	combout => \u_vga|tmp_read_data_roc[74]~60_combout\);

-- Location: FF_X34_Y22_N29
\u_vga|tmp_read_data_roc[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[74]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(74));

-- Location: LCCOMB_X34_Y22_N6
\u_vga|second_data_roc[74]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[74]~116_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(74))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(74))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(74),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(74),
	combout => \u_vga|second_data_roc[74]~116_combout\);

-- Location: LCCOMB_X34_Y22_N26
\u_vga|second_data_roc[74]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[74]~117_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(74))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[74]~116_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(74)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(74),
	datad => \u_vga|second_data_roc[74]~116_combout\,
	combout => \u_vga|second_data_roc[74]~117_combout\);

-- Location: FF_X34_Y22_N27
\u_vga|second_data_roc[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[74]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(74));

-- Location: LCCOMB_X34_Y22_N10
\u_vga|data_a_roc[74]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[74]~58_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(74))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(74)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(74)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(74),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(74),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[74]~58_combout\);

-- Location: FF_X34_Y22_N11
\u_vga|data_a_roc[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[74]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(74));

-- Location: LCCOMB_X32_Y22_N28
\u_vga|tmp_read_data_roc[60]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[60]~69_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(60)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(60))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(60),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(60),
	combout => \u_vga|tmp_read_data_roc[60]~69_combout\);

-- Location: FF_X32_Y22_N29
\u_vga|tmp_read_data_roc[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[60]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(60));

-- Location: LCCOMB_X32_Y22_N30
\u_vga|second_data_roc[60]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[60]~138_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(60)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(60),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(60),
	combout => \u_vga|second_data_roc[60]~138_combout\);

-- Location: LCCOMB_X32_Y22_N14
\u_vga|second_data_roc[60]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[60]~139_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(60)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[60]~138_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[60]~138_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(60),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[60]~139_combout\);

-- Location: FF_X32_Y22_N15
\u_vga|second_data_roc[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[60]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(60));

-- Location: LCCOMB_X32_Y22_N6
\u_vga|data_a_roc[60]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[60]~67_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(60)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(60))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(60),
	datad => \u_vga|second_data_roc\(60),
	combout => \u_vga|data_a_roc[60]~67_combout\);

-- Location: FF_X32_Y22_N7
\u_vga|data_a_roc[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[60]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(60));

-- Location: LCCOMB_X35_Y21_N24
\u_vga|tmp_read_data_roc[54]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[54]~73_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(54)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(54))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(54),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(54),
	combout => \u_vga|tmp_read_data_roc[54]~73_combout\);

-- Location: FF_X35_Y21_N25
\u_vga|tmp_read_data_roc[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[54]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(54));

-- Location: LCCOMB_X35_Y21_N2
\u_vga|second_data_roc[54]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[54]~150_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(54))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(54),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(54),
	combout => \u_vga|second_data_roc[54]~150_combout\);

-- Location: LCCOMB_X35_Y21_N0
\u_vga|second_data_roc[54]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[54]~151_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(54))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[54]~150_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(54),
	datad => \u_vga|second_data_roc[54]~150_combout\,
	combout => \u_vga|second_data_roc[54]~151_combout\);

-- Location: FF_X35_Y21_N1
\u_vga|second_data_roc[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[54]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(54));

-- Location: LCCOMB_X35_Y21_N16
\u_vga|data_a_roc[54]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[54]~71_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(54))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(54)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(54),
	datac => \u_vga|data_a_roc\(54),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[54]~71_combout\);

-- Location: FF_X35_Y21_N17
\u_vga|data_a_roc[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[54]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(54));

-- Location: LCCOMB_X28_Y20_N22
\u_vga|tmp_read_data_roc[44]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[44]~66_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(44)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(44))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(44),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(44),
	combout => \u_vga|tmp_read_data_roc[44]~66_combout\);

-- Location: FF_X28_Y20_N23
\u_vga|tmp_read_data_roc[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[44]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(44));

-- Location: LCCOMB_X27_Y16_N18
\u_vga|second_data_roc[44]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[44]~128_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(44))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(44),
	datad => \u_vga|tmp_read_data_roc\(44),
	combout => \u_vga|second_data_roc[44]~128_combout\);

-- Location: LCCOMB_X26_Y16_N4
\u_vga|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~3_combout\ = (\u_vga|current_submarine\(2) & (\u_vga|current_submarine\(5) & (!\u_vga|current_submarine\(4) & !\u_vga|current_submarine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Decoder0~3_combout\);

-- Location: LCCOMB_X27_Y16_N0
\u_vga|second_data_roc[44]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[44]~130_combout\ = (\u_vga|second_data_roc[44]~128_combout\) # ((\u_vga|second_data_roc[44]~129_combout\ & \u_vga|Decoder0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[44]~129_combout\,
	datab => \u_vga|second_data_roc[44]~128_combout\,
	datac => \u_vga|Decoder0~3_combout\,
	combout => \u_vga|second_data_roc[44]~130_combout\);

-- Location: LCCOMB_X30_Y19_N12
\u_vga|second_data_roc[44]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[44]~131_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(44)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[44]~130_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[44]~130_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(44),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[44]~131_combout\);

-- Location: FF_X30_Y19_N13
\u_vga|second_data_roc[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[44]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(44));

-- Location: LCCOMB_X30_Y19_N2
\u_vga|data_a_roc[44]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[44]~64_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(44))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(44)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(44),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(44),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[44]~64_combout\);

-- Location: FF_X30_Y19_N3
\u_vga|data_a_roc[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[44]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(44));

-- Location: LCCOMB_X35_Y19_N4
\u_vga|tmp_read_data_roc[38]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[38]~71_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(38)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(38))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(38),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(38),
	combout => \u_vga|tmp_read_data_roc[38]~71_combout\);

-- Location: FF_X35_Y19_N5
\u_vga|tmp_read_data_roc[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[38]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(38));

-- Location: LCCOMB_X35_Y19_N6
\u_vga|second_data_roc[38]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[38]~144_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(38))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(38),
	datac => \u_vga|tmp_read_data_roc\(38),
	combout => \u_vga|second_data_roc[38]~144_combout\);

-- Location: LCCOMB_X35_Y19_N24
\u_vga|second_data_roc[38]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[38]~145_combout\ = (\u_vga|second_data_roc[38]~144_combout\) # ((\u_vga|second_data_roc[22]~141_combout\ & (!\u_vga|current_submarine\(0) & \u_vga|Decoder0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[22]~141_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|Decoder0~2_combout\,
	datad => \u_vga|second_data_roc[38]~144_combout\,
	combout => \u_vga|second_data_roc[38]~145_combout\);

-- Location: LCCOMB_X35_Y19_N22
\u_vga|second_data_roc[38]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[38]~146_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(38))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[38]~145_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(38),
	datad => \u_vga|second_data_roc[38]~145_combout\,
	combout => \u_vga|second_data_roc[38]~146_combout\);

-- Location: FF_X35_Y19_N23
\u_vga|second_data_roc[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[38]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(38));

-- Location: LCCOMB_X35_Y19_N8
\u_vga|data_a_roc[38]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[38]~69_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(38))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(38)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(38),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(38),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[38]~69_combout\);

-- Location: FF_X35_Y19_N9
\u_vga|data_a_roc[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[38]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(38));

-- Location: LCCOMB_X30_Y20_N28
\u_vga|tmp_read_data_roc[28]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[28]~67_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(28)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(28))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(28),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(28),
	combout => \u_vga|tmp_read_data_roc[28]~67_combout\);

-- Location: FF_X30_Y20_N29
\u_vga|tmp_read_data_roc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[28]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(28));

-- Location: LCCOMB_X27_Y16_N8
\u_vga|second_data_roc[28]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[28]~132_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(28)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(28),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(28),
	combout => \u_vga|second_data_roc[28]~132_combout\);

-- Location: LCCOMB_X27_Y16_N4
\u_vga|second_data_roc[28]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[28]~133_combout\ = (\u_vga|second_data_roc[28]~132_combout\) # ((\u_vga|Decoder0~0_combout\ & \u_vga|second_data_roc[44]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~0_combout\,
	datab => \u_vga|second_data_roc[28]~132_combout\,
	datac => \u_vga|second_data_roc[44]~129_combout\,
	combout => \u_vga|second_data_roc[28]~133_combout\);

-- Location: LCCOMB_X27_Y19_N10
\u_vga|second_data_roc[28]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[28]~134_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(28))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[28]~133_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(28),
	datad => \u_vga|second_data_roc[28]~133_combout\,
	combout => \u_vga|second_data_roc[28]~134_combout\);

-- Location: FF_X27_Y19_N11
\u_vga|second_data_roc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[28]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(28));

-- Location: LCCOMB_X27_Y19_N24
\u_vga|data_a_roc[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[28]~65_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(28))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(28)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(28),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(28),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[28]~65_combout\);

-- Location: FF_X27_Y19_N25
\u_vga|data_a_roc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[28]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(28));

-- Location: LCCOMB_X27_Y19_N16
\u_vga|tmp_read_data_roc[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[22]~70_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(22)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(22))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(22),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(22),
	combout => \u_vga|tmp_read_data_roc[22]~70_combout\);

-- Location: FF_X27_Y19_N17
\u_vga|tmp_read_data_roc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[22]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(22));

-- Location: LCCOMB_X27_Y16_N6
\u_vga|second_data_roc[22]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[22]~140_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(22))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(22),
	datad => \u_vga|tmp_read_data_roc\(22),
	combout => \u_vga|second_data_roc[22]~140_combout\);

-- Location: LCCOMB_X27_Y16_N14
\u_vga|second_data_roc[22]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[22]~142_combout\ = (\u_vga|second_data_roc[22]~140_combout\) # ((!\u_vga|current_submarine\(0) & (\u_vga|second_data_roc[22]~141_combout\ & \u_vga|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|second_data_roc[22]~141_combout\,
	datac => \u_vga|Decoder0~1_combout\,
	datad => \u_vga|second_data_roc[22]~140_combout\,
	combout => \u_vga|second_data_roc[22]~142_combout\);

-- Location: LCCOMB_X30_Y20_N14
\u_vga|second_data_roc[22]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[22]~143_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(22))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[22]~142_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(22),
	datad => \u_vga|second_data_roc[22]~142_combout\,
	combout => \u_vga|second_data_roc[22]~143_combout\);

-- Location: FF_X30_Y20_N15
\u_vga|second_data_roc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[22]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(22));

-- Location: LCCOMB_X30_Y20_N8
\u_vga|data_a_roc[22]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[22]~68_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(22)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(22))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(22),
	datad => \u_vga|second_data_roc\(22),
	combout => \u_vga|data_a_roc[22]~68_combout\);

-- Location: FF_X30_Y20_N9
\u_vga|data_a_roc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[22]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(22));

-- Location: LCCOMB_X30_Y20_N30
\u_vga|tmp_read_data_roc[12]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[12]~68_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(12)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(12))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(12),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(12),
	combout => \u_vga|tmp_read_data_roc[12]~68_combout\);

-- Location: FF_X30_Y20_N31
\u_vga|tmp_read_data_roc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[12]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(12));

-- Location: LCCOMB_X27_Y16_N2
\u_vga|second_data_roc[12]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[12]~135_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(12)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(12),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(12),
	combout => \u_vga|second_data_roc[12]~135_combout\);

-- Location: LCCOMB_X27_Y16_N24
\u_vga|second_data_roc[12]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[12]~136_combout\ = (\u_vga|second_data_roc[12]~135_combout\) # ((\u_vga|second_data_roc[44]~129_combout\ & \u_vga|Decoder0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[44]~129_combout\,
	datab => \u_vga|Decoder0~5_combout\,
	datad => \u_vga|second_data_roc[12]~135_combout\,
	combout => \u_vga|second_data_roc[12]~136_combout\);

-- Location: LCCOMB_X35_Y20_N26
\u_vga|second_data_roc[12]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[12]~137_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(12))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[12]~136_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(12),
	datad => \u_vga|second_data_roc[12]~136_combout\,
	combout => \u_vga|second_data_roc[12]~137_combout\);

-- Location: FF_X35_Y20_N27
\u_vga|second_data_roc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[12]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(12));

-- Location: LCCOMB_X35_Y20_N18
\u_vga|data_a_roc[12]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[12]~66_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(12))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(12)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(12),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(12),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[12]~66_combout\);

-- Location: FF_X35_Y20_N19
\u_vga|data_a_roc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[12]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(12));

-- Location: LCCOMB_X26_Y19_N16
\u_vga|tmp_read_data_roc[6]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[6]~72_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(6))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(6)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(6),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(6),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[6]~72_combout\);

-- Location: FF_X26_Y19_N17
\u_vga|tmp_read_data_roc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[6]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(6));

-- Location: LCCOMB_X26_Y19_N26
\u_vga|second_data_roc[6]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[6]~147_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(6))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(6),
	datab => \u_vga|tmp_read_data_roc\(6),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_roc[6]~147_combout\);

-- Location: LCCOMB_X23_Y16_N12
\u_vga|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~4_combout\ = (\u_vga|current_submarine\(2) & (\u_vga|current_submarine\(1) & (!\u_vga|current_submarine\(4) & !\u_vga|current_submarine\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(1),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(5),
	combout => \u_vga|Decoder0~4_combout\);

-- Location: LCCOMB_X26_Y19_N28
\u_vga|second_data_roc[6]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[6]~148_combout\ = (\u_vga|second_data_roc[6]~147_combout\) # ((\u_vga|Decoder0~4_combout\ & (\u_vga|second_data_roc[22]~141_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[6]~147_combout\,
	datab => \u_vga|Decoder0~4_combout\,
	datac => \u_vga|second_data_roc[22]~141_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|second_data_roc[6]~148_combout\);

-- Location: LCCOMB_X26_Y19_N10
\u_vga|second_data_roc[6]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[6]~149_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(6))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[6]~148_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(6),
	datad => \u_vga|second_data_roc[6]~148_combout\,
	combout => \u_vga|second_data_roc[6]~149_combout\);

-- Location: FF_X26_Y19_N11
\u_vga|second_data_roc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[6]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(6));

-- Location: LCCOMB_X26_Y19_N20
\u_vga|data_a_roc[6]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[6]~70_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(6))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(6)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(6),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(6),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[6]~70_combout\);

-- Location: FF_X26_Y19_N21
\u_vga|data_a_roc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[6]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(6));

-- Location: LCCOMB_X16_Y19_N16
\u_vga|second_row_roc[127]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc[127]~131_combout\ = (\u_vga|LessThan18~0_combout\ & (\u_vga|LessThan11~1_combout\ & \u_vga|LessThan3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_vga|LessThan11~1_combout\,
	datac => \u_vga|LessThan3~2_combout\,
	combout => \u_vga|second_row_roc[127]~131_combout\);

-- Location: FF_X35_Y17_N29
\u_vga|second_row_roc[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~61_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(74));

-- Location: LCCOMB_X16_Y16_N30
\u_vga|vga_gen~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~14_combout\ = (!\u_vga|LessThan18~0_combout\ & (!\u_vga|v_cnt\(3) & (\u_vga|vga_gen~13_combout\ & !\u_vga|Add27~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_vga|v_cnt\(3),
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_vga|Add27~8_combout\,
	combout => \u_vga|vga_gen~14_combout\);

-- Location: LCCOMB_X16_Y16_N0
\u_vga|vga_gen~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~15_combout\ = (\u_vga|vga_gen~14_combout\ & (!\u_vga|Add27~12_combout\ & (!\u_vga|Add27~10_combout\ & \u_vga|vga_gen~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~14_combout\,
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|Add27~10_combout\,
	datad => \u_vga|vga_gen~11_combout\,
	combout => \u_vga|vga_gen~15_combout\);

-- Location: LCCOMB_X35_Y17_N28
\u_vga|second_row_roc~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~61_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(74))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(74))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(74),
	datac => \u_vga|second_row_roc\(74),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~61_combout\);

-- Location: FF_X34_Y17_N3
\u_vga|second_row_roc[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~60_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(78));

-- Location: LCCOMB_X34_Y17_N2
\u_vga|second_row_roc~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~60_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(78))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(78),
	datac => \u_vga|second_row_roc\(78),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~60_combout\);

-- Location: LCCOMB_X35_Y17_N30
\u_vga|Mux2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~35_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(8)) # (\u_vga|second_row_roc~60_combout\)))) # (!\u_vga|h_cnt\(5) & (\u_vga|second_row_roc~61_combout\ & (!\u_vga|h_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|second_row_roc~61_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~60_combout\,
	combout => \u_vga|Mux2~35_combout\);

-- Location: FF_X35_Y17_N1
\u_vga|second_row_roc[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~62_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(110));

-- Location: LCCOMB_X35_Y17_N0
\u_vga|second_row_roc~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~62_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(110))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(110),
	datac => \u_vga|second_row_roc\(110),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~62_combout\);

-- Location: FF_X35_Y17_N11
\u_vga|second_row_roc[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~59_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(106));

-- Location: LCCOMB_X35_Y17_N10
\u_vga|second_row_roc~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~59_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(106))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(106))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(106),
	datac => \u_vga|second_row_roc\(106),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~59_combout\);

-- Location: LCCOMB_X35_Y17_N26
\u_vga|Mux2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~36_combout\ = (\u_vga|Mux2~35_combout\ & ((\u_vga|second_row_roc~62_combout\) # ((!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux2~35_combout\ & (((\u_vga|h_cnt\(8) & \u_vga|second_row_roc~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~35_combout\,
	datab => \u_vga|second_row_roc~62_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~59_combout\,
	combout => \u_vga|Mux2~36_combout\);

-- Location: FF_X34_Y20_N17
\u_vga|second_row_roc[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~58_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(111));

-- Location: LCCOMB_X34_Y20_N16
\u_vga|second_row_roc~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~58_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(111))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(111),
	datac => \u_vga|second_row_roc\(111),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~58_combout\);

-- Location: FF_X35_Y17_N21
\u_vga|second_row_roc[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~57_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(75));

-- Location: LCCOMB_X35_Y17_N20
\u_vga|second_row_roc~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~57_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(75))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(75),
	datac => \u_vga|second_row_roc\(75),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~57_combout\);

-- Location: M9K_X33_Y13_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 64,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 64,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y13_N8
\u_vga|tmp_read_data_roc[126]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[126]~53_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(126))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(126)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(126)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(126),
	datac => \u_vga|tmp_read_data_roc\(126),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[126]~53_combout\);

-- Location: FF_X34_Y13_N9
\u_vga|tmp_read_data_roc[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[126]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(126));

-- Location: LCCOMB_X34_Y13_N2
\u_vga|second_data_roc[126]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[126]~102_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(126))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(126),
	datac => \u_vga|tmp_read_data_roc\(126),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_roc[126]~102_combout\);

-- Location: LCCOMB_X34_Y13_N20
\u_vga|second_data_roc[126]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[126]~103_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(126))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[126]~102_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(126)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(126),
	datad => \u_vga|second_data_roc[126]~102_combout\,
	combout => \u_vga|second_data_roc[126]~103_combout\);

-- Location: FF_X34_Y13_N21
\u_vga|second_data_roc[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[126]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(126));

-- Location: LCCOMB_X34_Y13_N28
\u_vga|data_a_roc[126]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[126]~51_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(126))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(126)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(126)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(126),
	datac => \u_vga|data_a_roc\(126),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[126]~51_combout\);

-- Location: FF_X34_Y13_N29
\u_vga|data_a_roc[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[126]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(126));

-- Location: LCCOMB_X31_Y13_N4
\u_vga|tmp_read_data_roc[122]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[122]~50_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(122))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(122)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(122)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(122),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(122),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[122]~50_combout\);

-- Location: FF_X31_Y13_N5
\u_vga|tmp_read_data_roc[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[122]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(122));

-- Location: LCCOMB_X31_Y13_N30
\u_vga|second_data_roc[122]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[122]~96_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(122)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(122)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(122),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(122),
	combout => \u_vga|second_data_roc[122]~96_combout\);

-- Location: LCCOMB_X31_Y13_N6
\u_vga|second_data_roc[122]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[122]~97_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(122)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[122]~96_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(122)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[122]~96_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(122),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[122]~97_combout\);

-- Location: FF_X31_Y13_N7
\u_vga|second_data_roc[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[122]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(122));

-- Location: LCCOMB_X31_Y13_N14
\u_vga|data_a_roc[122]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[122]~48_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(122))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(122)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(122)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(122),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(122),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[122]~48_combout\);

-- Location: FF_X31_Y13_N15
\u_vga|data_a_roc[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[122]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(122));

-- Location: LCCOMB_X31_Y13_N0
\u_vga|tmp_read_data_roc[117]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[117]~49_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(117)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(117))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(117)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(117),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(117),
	combout => \u_vga|tmp_read_data_roc[117]~49_combout\);

-- Location: FF_X31_Y13_N1
\u_vga|tmp_read_data_roc[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[117]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(117));

-- Location: LCCOMB_X31_Y13_N26
\u_vga|second_data_roc[117]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[117]~94_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(117)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(117),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(117),
	combout => \u_vga|second_data_roc[117]~94_combout\);

-- Location: LCCOMB_X31_Y13_N12
\u_vga|second_data_roc[117]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[117]~95_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(117)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[117]~94_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(117)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[117]~94_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(117),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[117]~95_combout\);

-- Location: FF_X31_Y13_N13
\u_vga|second_data_roc[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[117]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(117));

-- Location: LCCOMB_X31_Y13_N20
\u_vga|data_a_roc[117]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[117]~47_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(117))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(117)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(117)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(117),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(117),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[117]~47_combout\);

-- Location: FF_X31_Y13_N21
\u_vga|data_a_roc[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[117]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(117));

-- Location: LCCOMB_X30_Y13_N4
\u_vga|tmp_read_data_roc[116]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[116]~46_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(116))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(116)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(116),
	datac => \u_vga|tmp_read_data_roc\(116),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[116]~46_combout\);

-- Location: FF_X30_Y13_N5
\u_vga|tmp_read_data_roc[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[116]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(116));

-- Location: LCCOMB_X30_Y13_N22
\u_vga|second_data_roc[116]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[116]~88_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(116)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(116),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(116),
	combout => \u_vga|second_data_roc[116]~88_combout\);

-- Location: LCCOMB_X30_Y13_N6
\u_vga|second_data_roc[116]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[116]~89_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(116)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[116]~88_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[116]~88_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(116),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[116]~89_combout\);

-- Location: FF_X30_Y13_N7
\u_vga|second_data_roc[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[116]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(116));

-- Location: LCCOMB_X30_Y13_N14
\u_vga|data_a_roc[116]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[116]~44_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(116))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(116)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(116),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(116),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[116]~44_combout\);

-- Location: FF_X30_Y13_N15
\u_vga|data_a_roc[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[116]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(116));

-- Location: LCCOMB_X31_Y13_N16
\u_vga|tmp_read_data_roc[113]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[113]~47_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(113)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(113))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(113)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(113),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(113),
	combout => \u_vga|tmp_read_data_roc[113]~47_combout\);

-- Location: FF_X31_Y13_N17
\u_vga|tmp_read_data_roc[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[113]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(113));

-- Location: LCCOMB_X31_Y13_N2
\u_vga|second_data_roc[113]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[113]~90_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(113)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(113),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(113),
	combout => \u_vga|second_data_roc[113]~90_combout\);

-- Location: LCCOMB_X31_Y13_N24
\u_vga|second_data_roc[113]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[113]~91_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(113))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[113]~90_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(113)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(113),
	datad => \u_vga|second_data_roc[113]~90_combout\,
	combout => \u_vga|second_data_roc[113]~91_combout\);

-- Location: FF_X31_Y13_N25
\u_vga|second_data_roc[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[113]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(113));

-- Location: LCCOMB_X31_Y13_N8
\u_vga|data_a_roc[113]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[113]~45_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(113))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(113)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(113)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(113),
	datac => \u_vga|data_a_roc\(113),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[113]~45_combout\);

-- Location: FF_X31_Y13_N9
\u_vga|data_a_roc[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[113]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(113));

-- Location: LCCOMB_X31_Y13_N28
\u_vga|tmp_read_data_roc[112]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[112]~48_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(112)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(112))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(112),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(112),
	combout => \u_vga|tmp_read_data_roc[112]~48_combout\);

-- Location: FF_X31_Y13_N29
\u_vga|tmp_read_data_roc[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[112]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(112));

-- Location: LCCOMB_X31_Y13_N22
\u_vga|second_data_roc[112]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[112]~92_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(112)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(112),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(112),
	combout => \u_vga|second_data_roc[112]~92_combout\);

-- Location: LCCOMB_X31_Y13_N10
\u_vga|second_data_roc[112]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[112]~93_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(112)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[112]~92_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[112]~92_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(112),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[112]~93_combout\);

-- Location: FF_X31_Y13_N11
\u_vga|second_data_roc[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[112]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(112));

-- Location: LCCOMB_X31_Y13_N18
\u_vga|data_a_roc[112]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[112]~46_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(112))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(112)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(112),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(112),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[112]~46_combout\);

-- Location: FF_X31_Y13_N19
\u_vga|data_a_roc[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[112]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(112));

-- Location: LCCOMB_X32_Y20_N16
\u_vga|tmp_read_data_roc[107]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[107]~55_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(107))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(107)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(107)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(107),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(107),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[107]~55_combout\);

-- Location: FF_X32_Y20_N17
\u_vga|tmp_read_data_roc[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[107]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(107));

-- Location: LCCOMB_X32_Y20_N2
\u_vga|second_data_roc[107]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[107]~106_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(107)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(107)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(107),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(107),
	combout => \u_vga|second_data_roc[107]~106_combout\);

-- Location: LCCOMB_X32_Y20_N24
\u_vga|second_data_roc[107]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[107]~107_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(107))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[107]~106_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(107))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[107]~106_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(107),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[107]~107_combout\);

-- Location: FF_X32_Y20_N25
\u_vga|second_data_roc[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[107]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(107));

-- Location: LCCOMB_X32_Y20_N8
\u_vga|data_a_roc[107]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[107]~53_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(107))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(107)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(107)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(107),
	datac => \u_vga|data_a_roc\(107),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[107]~53_combout\);

-- Location: FF_X32_Y20_N9
\u_vga|data_a_roc[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[107]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(107));

-- Location: LCCOMB_X35_Y13_N16
\u_vga|tmp_read_data_roc[101]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[101]~41_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(101))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(101)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(101)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(101),
	datac => \u_vga|tmp_read_data_roc\(101),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[101]~41_combout\);

-- Location: FF_X35_Y13_N17
\u_vga|tmp_read_data_roc[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[101]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(101));

-- Location: LCCOMB_X35_Y13_N18
\u_vga|second_data_roc[101]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[101]~78_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(101))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(101))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(101),
	datad => \u_vga|tmp_read_data_roc\(101),
	combout => \u_vga|second_data_roc[101]~78_combout\);

-- Location: LCCOMB_X35_Y13_N28
\u_vga|second_data_roc[101]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[101]~79_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(101))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[101]~78_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(101)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(101),
	datad => \u_vga|second_data_roc[101]~78_combout\,
	combout => \u_vga|second_data_roc[101]~79_combout\);

-- Location: FF_X35_Y13_N29
\u_vga|second_data_roc[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[101]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(101));

-- Location: LCCOMB_X35_Y13_N20
\u_vga|data_a_roc[101]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[101]~39_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(101))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(101)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(101)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(101),
	datac => \u_vga|data_a_roc\(101),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[101]~39_combout\);

-- Location: FF_X35_Y13_N21
\u_vga|data_a_roc[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[101]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(101));

-- Location: LCCOMB_X32_Y12_N28
\u_vga|tmp_read_data_roc[100]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[100]~38_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(100)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(100))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(100)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(100),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(100),
	combout => \u_vga|tmp_read_data_roc[100]~38_combout\);

-- Location: FF_X32_Y12_N29
\u_vga|tmp_read_data_roc[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[100]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(100));

-- Location: LCCOMB_X32_Y12_N30
\u_vga|second_data_roc[100]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[100]~72_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(100)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(100),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(100),
	combout => \u_vga|second_data_roc[100]~72_combout\);

-- Location: LCCOMB_X32_Y12_N6
\u_vga|second_data_roc[100]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[100]~73_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(100))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[100]~72_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(100))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[100]~72_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(100),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[100]~73_combout\);

-- Location: FF_X32_Y12_N7
\u_vga|second_data_roc[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[100]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(100));

-- Location: LCCOMB_X32_Y12_N22
\u_vga|data_a_roc[100]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[100]~36_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(100))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(100)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(100)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(100),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(100),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[100]~36_combout\);

-- Location: FF_X32_Y12_N23
\u_vga|data_a_roc[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[100]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(100));

-- Location: LCCOMB_X35_Y13_N24
\u_vga|tmp_read_data_roc[97]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[97]~39_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(97))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(97)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(97),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(97),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[97]~39_combout\);

-- Location: FF_X35_Y13_N25
\u_vga|tmp_read_data_roc[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[97]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(97));

-- Location: LCCOMB_X35_Y13_N10
\u_vga|second_data_roc[97]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[97]~74_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(97))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(97),
	datad => \u_vga|tmp_read_data_roc\(97),
	combout => \u_vga|second_data_roc[97]~74_combout\);

-- Location: LCCOMB_X35_Y13_N0
\u_vga|second_data_roc[97]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[97]~75_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(97))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[97]~74_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(97),
	datad => \u_vga|second_data_roc[97]~74_combout\,
	combout => \u_vga|second_data_roc[97]~75_combout\);

-- Location: FF_X35_Y13_N1
\u_vga|second_data_roc[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[97]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(97));

-- Location: LCCOMB_X35_Y13_N8
\u_vga|data_a_roc[97]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[97]~37_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(97))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(97)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(97),
	datac => \u_vga|data_a_roc\(97),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[97]~37_combout\);

-- Location: FF_X35_Y13_N9
\u_vga|data_a_roc[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[97]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(97));

-- Location: LCCOMB_X35_Y13_N12
\u_vga|tmp_read_data_roc[96]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[96]~40_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(96))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(96)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(96),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(96),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[96]~40_combout\);

-- Location: FF_X35_Y13_N13
\u_vga|tmp_read_data_roc[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[96]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(96));

-- Location: LCCOMB_X35_Y13_N30
\u_vga|second_data_roc[96]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[96]~76_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(96))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(96))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(96),
	datad => \u_vga|tmp_read_data_roc\(96),
	combout => \u_vga|second_data_roc[96]~76_combout\);

-- Location: LCCOMB_X35_Y13_N2
\u_vga|second_data_roc[96]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[96]~77_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(96)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[96]~76_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[96]~76_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(96),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[96]~77_combout\);

-- Location: FF_X35_Y13_N3
\u_vga|second_data_roc[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[96]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(96));

-- Location: LCCOMB_X35_Y13_N26
\u_vga|data_a_roc[96]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[96]~38_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(96))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(96)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(96),
	datac => \u_vga|data_a_roc\(96),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[96]~38_combout\);

-- Location: FF_X35_Y13_N27
\u_vga|data_a_roc[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[96]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(96));

-- Location: LCCOMB_X34_Y13_N24
\u_vga|tmp_read_data_roc[94]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[94]~51_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(94)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(94))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(94),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(94),
	combout => \u_vga|tmp_read_data_roc[94]~51_combout\);

-- Location: FF_X34_Y13_N25
\u_vga|tmp_read_data_roc[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[94]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(94));

-- Location: LCCOMB_X34_Y13_N10
\u_vga|second_data_roc[94]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[94]~98_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(94))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(94))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(94),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(94),
	combout => \u_vga|second_data_roc[94]~98_combout\);

-- Location: LCCOMB_X34_Y13_N0
\u_vga|second_data_roc[94]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[94]~99_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(94))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[94]~98_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(94),
	datad => \u_vga|second_data_roc[94]~98_combout\,
	combout => \u_vga|second_data_roc[94]~99_combout\);

-- Location: FF_X34_Y13_N1
\u_vga|second_data_roc[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[94]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(94));

-- Location: LCCOMB_X34_Y13_N16
\u_vga|data_a_roc[94]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[94]~49_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(94))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(94)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(94),
	datac => \u_vga|data_a_roc\(94),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[94]~49_combout\);

-- Location: FF_X34_Y13_N17
\u_vga|data_a_roc[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[94]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(94));

-- Location: LCCOMB_X34_Y13_N12
\u_vga|tmp_read_data_roc[90]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[90]~52_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(90)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(90))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(90),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(90),
	combout => \u_vga|tmp_read_data_roc[90]~52_combout\);

-- Location: FF_X34_Y13_N13
\u_vga|tmp_read_data_roc[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[90]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(90));

-- Location: LCCOMB_X34_Y13_N6
\u_vga|second_data_roc[90]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[90]~100_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(90))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(90))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(90),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(90),
	combout => \u_vga|second_data_roc[90]~100_combout\);

-- Location: LCCOMB_X34_Y13_N26
\u_vga|second_data_roc[90]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[90]~101_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(90))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[90]~100_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(90),
	datad => \u_vga|second_data_roc[90]~100_combout\,
	combout => \u_vga|second_data_roc[90]~101_combout\);

-- Location: FF_X34_Y13_N27
\u_vga|second_data_roc[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[90]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(90));

-- Location: LCCOMB_X34_Y13_N18
\u_vga|data_a_roc[90]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[90]~50_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(90))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(90)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(90),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(90),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[90]~50_combout\);

-- Location: FF_X34_Y13_N19
\u_vga|data_a_roc[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[90]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(90));

-- Location: LCCOMB_X34_Y13_N4
\u_vga|tmp_read_data_roc[79]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[79]~54_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(79))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(79)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(79),
	datac => \u_vga|tmp_read_data_roc\(79),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[79]~54_combout\);

-- Location: FF_X34_Y13_N5
\u_vga|tmp_read_data_roc[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[79]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(79));

-- Location: LCCOMB_X34_Y13_N22
\u_vga|second_data_roc[79]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[79]~104_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(79))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(79),
	datac => \u_vga|tmp_read_data_roc\(79),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_roc[79]~104_combout\);

-- Location: LCCOMB_X34_Y13_N30
\u_vga|second_data_roc[79]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[79]~105_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(79)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[79]~104_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[79]~104_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(79),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[79]~105_combout\);

-- Location: FF_X34_Y13_N31
\u_vga|second_data_roc[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[79]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(79));

-- Location: LCCOMB_X34_Y13_N14
\u_vga|data_a_roc[79]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[79]~52_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(79))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(79)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(79),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(79),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[79]~52_combout\);

-- Location: FF_X34_Y13_N15
\u_vga|data_a_roc[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[79]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(79));

-- Location: LCCOMB_X30_Y13_N16
\u_vga|tmp_read_data_roc[69]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[69]~45_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(69)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(69))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(69),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(69),
	combout => \u_vga|tmp_read_data_roc[69]~45_combout\);

-- Location: FF_X30_Y13_N17
\u_vga|tmp_read_data_roc[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[69]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(69));

-- Location: LCCOMB_X30_Y13_N2
\u_vga|second_data_roc[69]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[69]~86_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(69)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(69),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(69),
	combout => \u_vga|second_data_roc[69]~86_combout\);

-- Location: LCCOMB_X30_Y13_N12
\u_vga|second_data_roc[69]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[69]~87_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(69))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[69]~86_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(69),
	datad => \u_vga|second_data_roc[69]~86_combout\,
	combout => \u_vga|second_data_roc[69]~87_combout\);

-- Location: FF_X30_Y13_N13
\u_vga|second_data_roc[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[69]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(69));

-- Location: LCCOMB_X30_Y13_N28
\u_vga|data_a_roc[69]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[69]~43_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(69))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(69)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(69),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(69),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[69]~43_combout\);

-- Location: FF_X30_Y13_N29
\u_vga|data_a_roc[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[69]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(69));

-- Location: LCCOMB_X30_Y13_N8
\u_vga|tmp_read_data_roc[68]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[68]~43_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(68)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(68))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(68),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(68),
	combout => \u_vga|tmp_read_data_roc[68]~43_combout\);

-- Location: FF_X30_Y13_N9
\u_vga|tmp_read_data_roc[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[68]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(68));

-- Location: LCCOMB_X30_Y13_N26
\u_vga|second_data_roc[68]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[68]~82_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(68)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(68),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(68),
	combout => \u_vga|second_data_roc[68]~82_combout\);

-- Location: LCCOMB_X30_Y13_N24
\u_vga|second_data_roc[68]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[68]~83_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(68))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[68]~82_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(68),
	datad => \u_vga|second_data_roc[68]~82_combout\,
	combout => \u_vga|second_data_roc[68]~83_combout\);

-- Location: FF_X30_Y13_N25
\u_vga|second_data_roc[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[68]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(68));

-- Location: LCCOMB_X30_Y13_N0
\u_vga|data_a_roc[68]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[68]~41_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(68))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(68)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(68),
	datac => \u_vga|data_a_roc\(68),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[68]~41_combout\);

-- Location: FF_X30_Y13_N1
\u_vga|data_a_roc[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[68]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(68));

-- Location: LCCOMB_X35_Y13_N4
\u_vga|tmp_read_data_roc[65]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[65]~42_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(65))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(65)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(65),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(65),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[65]~42_combout\);

-- Location: FF_X35_Y13_N5
\u_vga|tmp_read_data_roc[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[65]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(65));

-- Location: LCCOMB_X35_Y13_N22
\u_vga|second_data_roc[65]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[65]~80_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(65))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(65),
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(65),
	combout => \u_vga|second_data_roc[65]~80_combout\);

-- Location: LCCOMB_X35_Y13_N6
\u_vga|second_data_roc[65]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[65]~81_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(65)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[65]~80_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[65]~80_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(65),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[65]~81_combout\);

-- Location: FF_X35_Y13_N7
\u_vga|second_data_roc[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[65]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(65));

-- Location: LCCOMB_X35_Y13_N14
\u_vga|data_a_roc[65]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[65]~40_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(65))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(65)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(65),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(65),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[65]~40_combout\);

-- Location: FF_X35_Y13_N15
\u_vga|data_a_roc[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[65]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(65));

-- Location: LCCOMB_X30_Y13_N20
\u_vga|tmp_read_data_roc[64]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[64]~44_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(64)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(64))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(64),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(64),
	combout => \u_vga|tmp_read_data_roc[64]~44_combout\);

-- Location: FF_X30_Y13_N21
\u_vga|tmp_read_data_roc[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[64]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(64));

-- Location: LCCOMB_X30_Y13_N30
\u_vga|second_data_roc[64]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[64]~84_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(64)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(64),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(64),
	combout => \u_vga|second_data_roc[64]~84_combout\);

-- Location: LCCOMB_X30_Y13_N10
\u_vga|second_data_roc[64]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[64]~85_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(64)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[64]~84_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[64]~84_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(64),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[64]~85_combout\);

-- Location: FF_X30_Y13_N11
\u_vga|second_data_roc[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[64]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(64));

-- Location: LCCOMB_X30_Y13_N18
\u_vga|data_a_roc[64]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[64]~42_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(64))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(64)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(64),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(64),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[64]~42_combout\);

-- Location: FF_X30_Y13_N19
\u_vga|data_a_roc[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[64]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(64));

-- Location: FF_X35_Y17_N3
\u_vga|second_row_roc[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~56_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(107));

-- Location: LCCOMB_X35_Y17_N2
\u_vga|second_row_roc~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~56_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(107))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(107),
	datac => \u_vga|second_row_roc\(107),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~56_combout\);

-- Location: LCCOMB_X35_Y17_N14
\u_vga|Mux2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~33_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(8) & ((\u_vga|second_row_roc~56_combout\))) # (!\u_vga|h_cnt\(8) & (\u_vga|second_row_roc~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|second_row_roc~57_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~56_combout\,
	combout => \u_vga|Mux2~33_combout\);

-- Location: FF_X35_Y17_N25
\u_vga|second_row_roc[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~55_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(79));

-- Location: LCCOMB_X35_Y17_N24
\u_vga|second_row_roc~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~55_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(79))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(79),
	datac => \u_vga|second_row_roc\(79),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~55_combout\);

-- Location: LCCOMB_X35_Y17_N8
\u_vga|Mux2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~34_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux2~33_combout\ & (\u_vga|second_row_roc~58_combout\)) # (!\u_vga|Mux2~33_combout\ & ((\u_vga|second_row_roc~55_combout\))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux2~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|second_row_roc~58_combout\,
	datac => \u_vga|Mux2~33_combout\,
	datad => \u_vga|second_row_roc~55_combout\,
	combout => \u_vga|Mux2~34_combout\);

-- Location: LCCOMB_X35_Y17_N12
\u_vga|Mux2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~37_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(3) & ((\u_vga|Mux2~34_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux2~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~36_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|Mux2~34_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux2~37_combout\);

-- Location: FF_X34_Y17_N5
\u_vga|second_row_roc[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~63_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(123));

-- Location: LCCOMB_X34_Y17_N4
\u_vga|second_row_roc~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~63_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(123))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(123))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(123),
	datac => \u_vga|second_row_roc\(123),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~63_combout\);

-- Location: FF_X34_Y20_N9
\u_vga|second_row_roc[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~66_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(127));

-- Location: LCCOMB_X34_Y20_N8
\u_vga|second_row_roc~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~66_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(127))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(127))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(127),
	datac => \u_vga|second_row_roc\(127),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~66_combout\);

-- Location: FF_X34_Y20_N27
\u_vga|second_row_roc[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~64_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(95));

-- Location: LCCOMB_X34_Y20_N26
\u_vga|second_row_roc~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~64_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(95))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(95))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(95),
	datac => \u_vga|second_row_roc\(95),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~64_combout\);

-- Location: FF_X34_Y20_N21
\u_vga|second_row_roc[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~65_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(91));

-- Location: LCCOMB_X34_Y20_N20
\u_vga|second_row_roc~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~65_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(91))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(91),
	datac => \u_vga|second_row_roc\(91),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~65_combout\);

-- Location: LCCOMB_X34_Y20_N6
\u_vga|Mux2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~38_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(5) & (\u_vga|second_row_roc~64_combout\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|second_row_roc~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~64_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|second_row_roc~65_combout\,
	combout => \u_vga|Mux2~38_combout\);

-- Location: LCCOMB_X34_Y20_N18
\u_vga|Mux2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~39_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~38_combout\ & ((\u_vga|second_row_roc~66_combout\))) # (!\u_vga|Mux2~38_combout\ & (\u_vga|second_row_roc~63_combout\)))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~63_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|second_row_roc~66_combout\,
	datad => \u_vga|Mux2~38_combout\,
	combout => \u_vga|Mux2~39_combout\);

-- Location: FF_X32_Y13_N5
\u_vga|second_row_roc[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~51_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(122));

-- Location: LCCOMB_X32_Y13_N4
\u_vga|second_row_roc~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~51_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(122))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(122))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(122),
	datac => \u_vga|second_row_roc\(122),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~51_combout\);

-- Location: FF_X35_Y17_N5
\u_vga|second_row_roc[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~54_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(126));

-- Location: LCCOMB_X35_Y17_N4
\u_vga|second_row_roc~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~54_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(126))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(126),
	datac => \u_vga|second_row_roc\(126),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~54_combout\);

-- Location: FF_X34_Y17_N9
\u_vga|second_row_roc[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~52_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(94));

-- Location: LCCOMB_X34_Y17_N8
\u_vga|second_row_roc~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~52_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(94))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(94))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(94),
	datac => \u_vga|second_row_roc\(94),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~52_combout\);

-- Location: FF_X35_Y17_N17
\u_vga|second_row_roc[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~53_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(90));

-- Location: LCCOMB_X35_Y17_N16
\u_vga|second_row_roc~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~53_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(90))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(90))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(90),
	datac => \u_vga|second_row_roc\(90),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~53_combout\);

-- Location: LCCOMB_X35_Y17_N18
\u_vga|Mux2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~31_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(5) & (\u_vga|second_row_roc~52_combout\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|second_row_roc~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~52_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|second_row_roc~53_combout\,
	combout => \u_vga|Mux2~31_combout\);

-- Location: LCCOMB_X35_Y17_N6
\u_vga|Mux2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~32_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~31_combout\ & ((\u_vga|second_row_roc~54_combout\))) # (!\u_vga|Mux2~31_combout\ & (\u_vga|second_row_roc~51_combout\)))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|second_row_roc~51_combout\,
	datac => \u_vga|second_row_roc~54_combout\,
	datad => \u_vga|Mux2~31_combout\,
	combout => \u_vga|Mux2~32_combout\);

-- Location: LCCOMB_X35_Y17_N22
\u_vga|Mux2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~40_combout\ = (\u_vga|Mux2~37_combout\ & (((\u_vga|Mux2~39_combout\)) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|Mux2~37_combout\ & (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~37_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|Mux2~39_combout\,
	datad => \u_vga|Mux2~32_combout\,
	combout => \u_vga|Mux2~40_combout\);

-- Location: FF_X34_Y15_N21
\u_vga|second_row_roc[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~15_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(125));

-- Location: M9K_X33_Y16_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 72,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 72,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y16_N4
\u_vga|tmp_read_data_roc[125]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[125]~17_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(125)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(125))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(125)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(125),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(125),
	combout => \u_vga|tmp_read_data_roc[125]~17_combout\);

-- Location: FF_X31_Y16_N5
\u_vga|tmp_read_data_roc[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[125]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(125));

-- Location: LCCOMB_X31_Y16_N30
\u_vga|second_data_roc[125]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[125]~30_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(125)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(125),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(125),
	combout => \u_vga|second_data_roc[125]~30_combout\);

-- Location: LCCOMB_X31_Y16_N10
\u_vga|second_data_roc[125]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[125]~31_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(125)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[125]~30_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(125)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[125]~30_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(125),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[125]~31_combout\);

-- Location: FF_X31_Y16_N11
\u_vga|second_data_roc[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[125]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(125));

-- Location: LCCOMB_X31_Y16_N18
\u_vga|data_a_roc[125]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[125]~15_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(125))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(125)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(125)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(125),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(125),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[125]~15_combout\);

-- Location: FF_X31_Y16_N19
\u_vga|data_a_roc[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[125]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(125));

-- Location: LCCOMB_X32_Y16_N8
\u_vga|tmp_read_data_roc[124]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[124]~5_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(124))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(124)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(124)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(124),
	datac => \u_vga|tmp_read_data_roc\(124),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[124]~5_combout\);

-- Location: FF_X32_Y16_N9
\u_vga|tmp_read_data_roc[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[124]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(124));

-- Location: LCCOMB_X32_Y16_N2
\u_vga|second_data_roc[124]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[124]~6_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(124)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(124)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(124),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(124),
	combout => \u_vga|second_data_roc[124]~6_combout\);

-- Location: LCCOMB_X32_Y16_N24
\u_vga|second_data_roc[124]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[124]~7_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(124))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[124]~6_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(124)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(124),
	datad => \u_vga|second_data_roc[124]~6_combout\,
	combout => \u_vga|second_data_roc[124]~7_combout\);

-- Location: FF_X32_Y16_N25
\u_vga|second_data_roc[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[124]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(124));

-- Location: LCCOMB_X32_Y16_N0
\u_vga|data_a_roc[124]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[124]~3_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(124))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(124)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(124)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(124),
	datac => \u_vga|data_a_roc\(124),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[124]~3_combout\);

-- Location: FF_X32_Y16_N1
\u_vga|data_a_roc[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[124]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(124));

-- Location: LCCOMB_X34_Y14_N4
\u_vga|tmp_read_data_roc[121]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[121]~14_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(121))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(121)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(121)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(121),
	datac => \u_vga|tmp_read_data_roc\(121),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[121]~14_combout\);

-- Location: FF_X34_Y14_N5
\u_vga|tmp_read_data_roc[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[121]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(121));

-- Location: LCCOMB_X34_Y14_N6
\u_vga|second_data_roc[121]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[121]~24_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(121))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(121))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(121),
	datac => \u_vga|tmp_read_data_roc\(121),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_roc[121]~24_combout\);

-- Location: LCCOMB_X34_Y14_N26
\u_vga|second_data_roc[121]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[121]~25_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(121))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[121]~24_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(121))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[121]~24_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(121),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[121]~25_combout\);

-- Location: FF_X34_Y14_N27
\u_vga|second_data_roc[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[121]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(121));

-- Location: LCCOMB_X34_Y14_N18
\u_vga|data_a_roc[121]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[121]~12_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(121))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(121)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(121)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(121),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(121),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[121]~12_combout\);

-- Location: FF_X34_Y14_N19
\u_vga|data_a_roc[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[121]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(121));

-- Location: LCCOMB_X30_Y19_N4
\u_vga|tmp_read_data_roc[120]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[120]~2_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(120)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(120))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(120)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(120),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(120),
	combout => \u_vga|tmp_read_data_roc[120]~2_combout\);

-- Location: FF_X30_Y19_N5
\u_vga|tmp_read_data_roc[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[120]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(120));

-- Location: LCCOMB_X30_Y19_N30
\u_vga|second_data_roc[120]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[120]~0_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(120)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(120),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(120),
	combout => \u_vga|second_data_roc[120]~0_combout\);

-- Location: LCCOMB_X30_Y19_N10
\u_vga|second_data_roc[120]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[120]~1_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(120))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[120]~0_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(120)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(120),
	datad => \u_vga|second_data_roc[120]~0_combout\,
	combout => \u_vga|second_data_roc[120]~1_combout\);

-- Location: FF_X30_Y19_N11
\u_vga|second_data_roc[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[120]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(120));

-- Location: LCCOMB_X30_Y19_N0
\u_vga|data_a_roc[120]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[120]~0_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(120))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(120)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(120)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(120),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(120),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[120]~0_combout\);

-- Location: FF_X30_Y19_N1
\u_vga|data_a_roc[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[120]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(120));

-- Location: LCCOMB_X31_Y16_N0
\u_vga|tmp_read_data_roc[114]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[114]~18_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(114))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(114)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(114)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(114),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(114),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[114]~18_combout\);

-- Location: FF_X31_Y16_N1
\u_vga|tmp_read_data_roc[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[114]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(114));

-- Location: LCCOMB_X31_Y16_N2
\u_vga|second_data_roc[114]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[114]~32_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(114))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(114),
	datad => \u_vga|tmp_read_data_roc\(114),
	combout => \u_vga|second_data_roc[114]~32_combout\);

-- Location: LCCOMB_X31_Y16_N12
\u_vga|second_data_roc[114]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[114]~33_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(114))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[114]~32_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(114)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(114),
	datad => \u_vga|second_data_roc[114]~32_combout\,
	combout => \u_vga|second_data_roc[114]~33_combout\);

-- Location: FF_X31_Y16_N13
\u_vga|second_data_roc[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[114]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(114));

-- Location: LCCOMB_X31_Y16_N20
\u_vga|data_a_roc[114]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[114]~16_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(114))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(114)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(114)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(114),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(114),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[114]~16_combout\);

-- Location: FF_X31_Y16_N21
\u_vga|data_a_roc[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[114]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(114));

-- Location: LCCOMB_X30_Y16_N0
\u_vga|tmp_read_data_roc[109]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[109]~9_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(109))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(109)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(109)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(109),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(109),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[109]~9_combout\);

-- Location: FF_X30_Y16_N1
\u_vga|tmp_read_data_roc[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[109]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(109));

-- Location: LCCOMB_X30_Y16_N26
\u_vga|second_data_roc[109]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[109]~14_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(109))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(109),
	datad => \u_vga|tmp_read_data_roc\(109),
	combout => \u_vga|second_data_roc[109]~14_combout\);

-- Location: LCCOMB_X30_Y16_N24
\u_vga|second_data_roc[109]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[109]~15_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(109)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[109]~14_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(109)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[109]~14_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(109),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[109]~15_combout\);

-- Location: FF_X30_Y16_N25
\u_vga|second_data_roc[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[109]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(109));

-- Location: LCCOMB_X30_Y16_N16
\u_vga|data_a_roc[109]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[109]~7_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(109))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(109)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(109)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(109),
	datac => \u_vga|data_a_roc\(109),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[109]~7_combout\);

-- Location: FF_X30_Y16_N17
\u_vga|data_a_roc[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[109]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(109));

-- Location: LCCOMB_X34_Y14_N24
\u_vga|tmp_read_data_roc[108]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[108]~13_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(108))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(108)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(108)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(108),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(108),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[108]~13_combout\);

-- Location: FF_X34_Y14_N25
\u_vga|tmp_read_data_roc[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[108]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(108));

-- Location: LCCOMB_X34_Y14_N2
\u_vga|second_data_roc[108]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[108]~22_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(108))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(108),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(108),
	combout => \u_vga|second_data_roc[108]~22_combout\);

-- Location: LCCOMB_X34_Y14_N0
\u_vga|second_data_roc[108]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[108]~23_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(108))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[108]~22_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(108))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[108]~22_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(108),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[108]~23_combout\);

-- Location: FF_X34_Y14_N1
\u_vga|second_data_roc[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[108]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(108));

-- Location: LCCOMB_X34_Y14_N8
\u_vga|data_a_roc[108]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[108]~11_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(108))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(108)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(108)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(108),
	datac => \u_vga|data_a_roc\(108),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[108]~11_combout\);

-- Location: FF_X34_Y14_N9
\u_vga|data_a_roc[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[108]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(108));

-- Location: LCCOMB_X32_Y16_N4
\u_vga|tmp_read_data_roc[105]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[105]~6_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(105))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(105)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(105),
	datac => \u_vga|tmp_read_data_roc\(105),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[105]~6_combout\);

-- Location: FF_X32_Y16_N5
\u_vga|tmp_read_data_roc[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[105]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(105));

-- Location: LCCOMB_X32_Y16_N14
\u_vga|second_data_roc[105]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[105]~8_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(105)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(105)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(105),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(105),
	combout => \u_vga|second_data_roc[105]~8_combout\);

-- Location: LCCOMB_X32_Y16_N10
\u_vga|second_data_roc[105]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[105]~9_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(105))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[105]~8_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(105),
	datad => \u_vga|second_data_roc[105]~8_combout\,
	combout => \u_vga|second_data_roc[105]~9_combout\);

-- Location: FF_X32_Y16_N11
\u_vga|second_data_roc[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[105]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(105));

-- Location: LCCOMB_X32_Y16_N26
\u_vga|data_a_roc[105]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[105]~4_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(105))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(105)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(105),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(105),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[105]~4_combout\);

-- Location: FF_X32_Y16_N27
\u_vga|data_a_roc[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[105]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(105));

-- Location: LCCOMB_X30_Y16_N4
\u_vga|tmp_read_data_roc[104]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[104]~10_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(104))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(104)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(104),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(104),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[104]~10_combout\);

-- Location: FF_X30_Y16_N5
\u_vga|tmp_read_data_roc[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[104]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(104));

-- Location: LCCOMB_X30_Y16_N22
\u_vga|second_data_roc[104]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[104]~16_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(104))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(104),
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(104),
	combout => \u_vga|second_data_roc[104]~16_combout\);

-- Location: LCCOMB_X30_Y16_N10
\u_vga|second_data_roc[104]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[104]~17_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(104)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[104]~16_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[104]~16_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(104),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[104]~17_combout\);

-- Location: FF_X30_Y16_N11
\u_vga|second_data_roc[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[104]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(104));

-- Location: LCCOMB_X30_Y16_N18
\u_vga|data_a_roc[104]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[104]~8_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(104))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(104)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(104),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(104),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[104]~8_combout\);

-- Location: FF_X30_Y16_N19
\u_vga|data_a_roc[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[104]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(104));

-- Location: LCCOMB_X31_Y16_N28
\u_vga|tmp_read_data_roc[99]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[99]~19_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(99)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(99))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(99),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(99),
	combout => \u_vga|tmp_read_data_roc[99]~19_combout\);

-- Location: FF_X31_Y16_N29
\u_vga|tmp_read_data_roc[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[99]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(99));

-- Location: LCCOMB_X31_Y16_N22
\u_vga|second_data_roc[99]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[99]~34_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(99))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(99))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(99),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(99),
	combout => \u_vga|second_data_roc[99]~34_combout\);

-- Location: LCCOMB_X31_Y16_N6
\u_vga|second_data_roc[99]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[99]~35_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(99)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[99]~34_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[99]~34_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(99),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[99]~35_combout\);

-- Location: FF_X31_Y16_N7
\u_vga|second_data_roc[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[99]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(99));

-- Location: LCCOMB_X31_Y16_N14
\u_vga|data_a_roc[99]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[99]~17_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(99))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(99)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(99),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(99),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[99]~17_combout\);

-- Location: FF_X31_Y16_N15
\u_vga|data_a_roc[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[99]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(99));

-- Location: LCCOMB_X34_Y14_N16
\u_vga|tmp_read_data_roc[93]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[93]~15_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(93)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(93))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(93)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(93),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(93),
	combout => \u_vga|tmp_read_data_roc[93]~15_combout\);

-- Location: FF_X34_Y14_N17
\u_vga|tmp_read_data_roc[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[93]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(93));

-- Location: LCCOMB_X34_Y14_N10
\u_vga|second_data_roc[93]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[93]~26_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(93))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(93),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(93),
	combout => \u_vga|second_data_roc[93]~26_combout\);

-- Location: LCCOMB_X34_Y14_N28
\u_vga|second_data_roc[93]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[93]~27_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(93))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[93]~26_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(93))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[93]~26_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(93),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[93]~27_combout\);

-- Location: FF_X34_Y14_N29
\u_vga|second_data_roc[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[93]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(93));

-- Location: LCCOMB_X34_Y14_N12
\u_vga|data_a_roc[93]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[93]~13_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(93))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(93)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(93)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(93),
	datac => \u_vga|data_a_roc\(93),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[93]~13_combout\);

-- Location: FF_X34_Y14_N13
\u_vga|data_a_roc[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[93]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(93));

-- Location: LCCOMB_X35_Y20_N16
\u_vga|tmp_read_data_roc[92]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[92]~3_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(92))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(92)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(92),
	datac => \u_vga|tmp_read_data_roc\(92),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[92]~3_combout\);

-- Location: FF_X35_Y20_N17
\u_vga|tmp_read_data_roc[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[92]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(92));

-- Location: LCCOMB_X35_Y20_N2
\u_vga|second_data_roc[92]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[92]~2_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(92))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(92))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(92),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(92),
	combout => \u_vga|second_data_roc[92]~2_combout\);

-- Location: LCCOMB_X35_Y20_N0
\u_vga|second_data_roc[92]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[92]~3_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(92))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[92]~2_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(92),
	datad => \u_vga|second_data_roc[92]~2_combout\,
	combout => \u_vga|second_data_roc[92]~3_combout\);

-- Location: FF_X35_Y20_N1
\u_vga|second_data_roc[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[92]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(92));

-- Location: LCCOMB_X35_Y20_N8
\u_vga|data_a_roc[92]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[92]~1_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(92))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(92)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(92),
	datac => \u_vga|data_a_roc\(92),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[92]~1_combout\);

-- Location: FF_X35_Y20_N9
\u_vga|data_a_roc[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[92]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(92));

-- Location: LCCOMB_X31_Y16_N16
\u_vga|tmp_read_data_roc[89]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[89]~16_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(89)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(89))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(89),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(89),
	combout => \u_vga|tmp_read_data_roc[89]~16_combout\);

-- Location: FF_X31_Y16_N17
\u_vga|tmp_read_data_roc[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[89]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(89));

-- Location: LCCOMB_X31_Y16_N26
\u_vga|second_data_roc[89]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[89]~28_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(89)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(89),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(89),
	combout => \u_vga|second_data_roc[89]~28_combout\);

-- Location: LCCOMB_X31_Y16_N24
\u_vga|second_data_roc[89]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[89]~29_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(89)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[89]~28_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[89]~28_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(89),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[89]~29_combout\);

-- Location: FF_X31_Y16_N25
\u_vga|second_data_roc[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[89]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(89));

-- Location: LCCOMB_X31_Y16_N8
\u_vga|data_a_roc[89]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[89]~14_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(89))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(89)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(89),
	datac => \u_vga|data_a_roc\(89),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[89]~14_combout\);

-- Location: FF_X31_Y16_N9
\u_vga|data_a_roc[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[89]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(89));

-- Location: LCCOMB_X34_Y18_N8
\u_vga|tmp_read_data_roc[88]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[88]~4_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(88))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(88)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(88),
	datac => \u_vga|tmp_read_data_roc\(88),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[88]~4_combout\);

-- Location: FF_X34_Y18_N9
\u_vga|tmp_read_data_roc[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[88]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(88));

-- Location: LCCOMB_X34_Y18_N10
\u_vga|second_data_roc[88]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[88]~4_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(88)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(88),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(88),
	combout => \u_vga|second_data_roc[88]~4_combout\);

-- Location: LCCOMB_X34_Y18_N0
\u_vga|second_data_roc[88]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[88]~5_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(88))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[88]~4_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(88),
	datad => \u_vga|second_data_roc[88]~4_combout\,
	combout => \u_vga|second_data_roc[88]~5_combout\);

-- Location: FF_X34_Y18_N1
\u_vga|second_data_roc[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[88]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(88));

-- Location: LCCOMB_X34_Y18_N24
\u_vga|data_a_roc[88]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[88]~2_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(88))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(88)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(88),
	datac => \u_vga|data_a_roc\(88),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[88]~2_combout\);

-- Location: FF_X34_Y18_N25
\u_vga|data_a_roc[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[88]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(88));

-- Location: LCCOMB_X32_Y16_N16
\u_vga|tmp_read_data_roc[77]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[77]~7_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(77)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(77))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(77)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(77),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(77),
	combout => \u_vga|tmp_read_data_roc[77]~7_combout\);

-- Location: FF_X32_Y16_N17
\u_vga|tmp_read_data_roc[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[77]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(77));

-- Location: LCCOMB_X32_Y16_N18
\u_vga|second_data_roc[77]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[77]~10_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(77)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(77),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(77),
	combout => \u_vga|second_data_roc[77]~10_combout\);

-- Location: LCCOMB_X32_Y16_N12
\u_vga|second_data_roc[77]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[77]~11_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(77))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[77]~10_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(77)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(77),
	datad => \u_vga|second_data_roc[77]~10_combout\,
	combout => \u_vga|second_data_roc[77]~11_combout\);

-- Location: FF_X32_Y16_N13
\u_vga|second_data_roc[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[77]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(77));

-- Location: LCCOMB_X32_Y16_N20
\u_vga|data_a_roc[77]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[77]~5_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(77))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(77)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(77)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(77),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(77),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[77]~5_combout\);

-- Location: FF_X32_Y16_N21
\u_vga|data_a_roc[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[77]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(77));

-- Location: LCCOMB_X30_Y16_N8
\u_vga|tmp_read_data_roc[76]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[76]~11_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(76)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(76))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(76),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(76),
	combout => \u_vga|tmp_read_data_roc[76]~11_combout\);

-- Location: FF_X30_Y16_N9
\u_vga|tmp_read_data_roc[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[76]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(76));

-- Location: LCCOMB_X30_Y16_N2
\u_vga|second_data_roc[76]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[76]~18_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(76)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(76),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(76),
	combout => \u_vga|second_data_roc[76]~18_combout\);

-- Location: LCCOMB_X30_Y16_N12
\u_vga|second_data_roc[76]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[76]~19_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(76))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[76]~18_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(76),
	datad => \u_vga|second_data_roc[76]~18_combout\,
	combout => \u_vga|second_data_roc[76]~19_combout\);

-- Location: FF_X30_Y16_N13
\u_vga|second_data_roc[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[76]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(76));

-- Location: LCCOMB_X30_Y16_N20
\u_vga|data_a_roc[76]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[76]~9_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(76))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(76)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(76),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(76),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[76]~9_combout\);

-- Location: FF_X30_Y16_N21
\u_vga|data_a_roc[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[76]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(76));

-- Location: LCCOMB_X32_Y16_N28
\u_vga|tmp_read_data_roc[73]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[73]~8_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(73)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(73))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(73),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(73),
	combout => \u_vga|tmp_read_data_roc[73]~8_combout\);

-- Location: FF_X32_Y16_N29
\u_vga|tmp_read_data_roc[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[73]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(73));

-- Location: LCCOMB_X32_Y16_N30
\u_vga|second_data_roc[73]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[73]~12_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(73)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(73),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(73),
	combout => \u_vga|second_data_roc[73]~12_combout\);

-- Location: LCCOMB_X32_Y16_N6
\u_vga|second_data_roc[73]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[73]~13_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(73))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[73]~12_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(73))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[73]~12_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(73),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[73]~13_combout\);

-- Location: FF_X32_Y16_N7
\u_vga|second_data_roc[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[73]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(73));

-- Location: LCCOMB_X32_Y16_N22
\u_vga|data_a_roc[73]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[73]~6_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(73))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(73)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(73),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(73),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[73]~6_combout\);

-- Location: FF_X32_Y16_N23
\u_vga|data_a_roc[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[73]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(73));

-- Location: LCCOMB_X31_Y19_N24
\u_vga|tmp_read_data_roc[72]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[72]~12_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(72))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(72)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(72),
	datac => \u_vga|tmp_read_data_roc\(72),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[72]~12_combout\);

-- Location: FF_X31_Y19_N25
\u_vga|tmp_read_data_roc[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[72]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(72));

-- Location: LCCOMB_X31_Y19_N2
\u_vga|second_data_roc[72]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[72]~20_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(72))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(72),
	datad => \u_vga|tmp_read_data_roc\(72),
	combout => \u_vga|second_data_roc[72]~20_combout\);

-- Location: LCCOMB_X31_Y19_N12
\u_vga|second_data_roc[72]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[72]~21_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(72))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[72]~20_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(72))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc[72]~20_combout\,
	datac => \u_vga|second_data_roc\(72),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[72]~21_combout\);

-- Location: FF_X31_Y19_N13
\u_vga|second_data_roc[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[72]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(72));

-- Location: LCCOMB_X31_Y19_N16
\u_vga|data_a_roc[72]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[72]~10_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(72))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(72)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(72),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(72),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[72]~10_combout\);

-- Location: FF_X31_Y19_N17
\u_vga|data_a_roc[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[72]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(72));

-- Location: LCCOMB_X34_Y15_N20
\u_vga|second_row_roc~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~15_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(125)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(125),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(125),
	combout => \u_vga|second_row_roc~15_combout\);

-- Location: FF_X34_Y15_N1
\u_vga|second_row_roc[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~14_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(89));

-- Location: LCCOMB_X34_Y15_N0
\u_vga|second_row_roc~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~14_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(89))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(89))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(89),
	datac => \u_vga|second_row_roc\(89),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~14_combout\);

-- Location: FF_X34_Y15_N7
\u_vga|second_row_roc[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~13_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(93));

-- Location: LCCOMB_X34_Y15_N6
\u_vga|second_row_roc~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~13_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(93))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(93),
	datac => \u_vga|second_row_roc\(93),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~13_combout\);

-- Location: LCCOMB_X34_Y15_N26
\u_vga|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~7_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(5) & ((\u_vga|second_row_roc~13_combout\))) # (!\u_vga|h_cnt\(5) & (\u_vga|second_row_roc~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|second_row_roc~14_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|second_row_roc~13_combout\,
	combout => \u_vga|Mux2~7_combout\);

-- Location: FF_X34_Y15_N13
\u_vga|second_row_roc[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~12_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(121));

-- Location: LCCOMB_X34_Y15_N12
\u_vga|second_row_roc~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~12_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(121)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(121),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(121),
	combout => \u_vga|second_row_roc~12_combout\);

-- Location: LCCOMB_X34_Y15_N22
\u_vga|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~8_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~7_combout\ & (\u_vga|second_row_roc~15_combout\)) # (!\u_vga|Mux2~7_combout\ & ((\u_vga|second_row_roc~12_combout\))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|second_row_roc~15_combout\,
	datac => \u_vga|Mux2~7_combout\,
	datad => \u_vga|second_row_roc~12_combout\,
	combout => \u_vga|Mux2~8_combout\);

-- Location: FF_X34_Y16_N13
\u_vga|second_row_roc[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~8_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(104));

-- Location: LCCOMB_X34_Y16_N12
\u_vga|second_row_roc~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~8_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(104))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(104),
	datac => \u_vga|second_row_roc\(104),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~8_combout\);

-- Location: FF_X34_Y16_N5
\u_vga|second_row_roc[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~11_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(108));

-- Location: LCCOMB_X34_Y16_N4
\u_vga|second_row_roc~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~11_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(108))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(108),
	datac => \u_vga|second_row_roc\(108),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~11_combout\);

-- Location: FF_X34_Y16_N7
\u_vga|second_row_roc[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~9_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(76));

-- Location: LCCOMB_X34_Y16_N6
\u_vga|second_row_roc~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~9_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(76))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(76),
	datac => \u_vga|second_row_roc\(76),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~9_combout\);

-- Location: FF_X34_Y16_N1
\u_vga|second_row_roc[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~10_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(72));

-- Location: LCCOMB_X34_Y16_N0
\u_vga|second_row_roc~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~10_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(72))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(72),
	datac => \u_vga|second_row_roc\(72),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~10_combout\);

-- Location: LCCOMB_X34_Y16_N18
\u_vga|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~4_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(5) & (\u_vga|second_row_roc~9_combout\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|second_row_roc~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~9_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|second_row_roc~10_combout\,
	combout => \u_vga|Mux2~4_combout\);

-- Location: LCCOMB_X34_Y16_N22
\u_vga|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~5_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~4_combout\ & ((\u_vga|second_row_roc~11_combout\))) # (!\u_vga|Mux2~4_combout\ & (\u_vga|second_row_roc~8_combout\)))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~8_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|second_row_roc~11_combout\,
	datad => \u_vga|Mux2~4_combout\,
	combout => \u_vga|Mux2~5_combout\);

-- Location: FF_X34_Y16_N9
\u_vga|second_row_roc[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~7_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(109));

-- Location: LCCOMB_X34_Y16_N8
\u_vga|second_row_roc~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~7_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(109))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(109),
	datac => \u_vga|second_row_roc\(109),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~7_combout\);

-- Location: FF_X34_Y16_N11
\u_vga|second_row_roc[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~5_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(77));

-- Location: LCCOMB_X34_Y16_N10
\u_vga|second_row_roc~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~5_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(77))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(77),
	datac => \u_vga|second_row_roc\(77),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~5_combout\);

-- Location: FF_X34_Y16_N29
\u_vga|second_row_roc[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~6_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(73));

-- Location: LCCOMB_X34_Y16_N28
\u_vga|second_row_roc~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~6_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(73))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(73),
	datac => \u_vga|second_row_roc\(73),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~6_combout\);

-- Location: LCCOMB_X34_Y16_N14
\u_vga|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~2_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(5) & (\u_vga|second_row_roc~5_combout\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|second_row_roc~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~5_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|second_row_roc~6_combout\,
	combout => \u_vga|Mux2~2_combout\);

-- Location: FF_X34_Y16_N25
\u_vga|second_row_roc[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~4_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(105));

-- Location: LCCOMB_X34_Y16_N24
\u_vga|second_row_roc~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~4_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(105))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(105),
	datac => \u_vga|second_row_roc\(105),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~4_combout\);

-- Location: LCCOMB_X34_Y16_N2
\u_vga|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~3_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~2_combout\ & (\u_vga|second_row_roc~7_combout\)) # (!\u_vga|Mux2~2_combout\ & ((\u_vga|second_row_roc~4_combout\))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|second_row_roc~7_combout\,
	datac => \u_vga|Mux2~2_combout\,
	datad => \u_vga|second_row_roc~4_combout\,
	combout => \u_vga|Mux2~3_combout\);

-- Location: LCCOMB_X34_Y16_N16
\u_vga|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~6_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(3) & ((\u_vga|Mux2~3_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~5_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux2~3_combout\,
	combout => \u_vga|Mux2~6_combout\);

-- Location: FF_X34_Y15_N9
\u_vga|second_row_roc[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~3_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(124));

-- Location: LCCOMB_X34_Y15_N8
\u_vga|second_row_roc~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~3_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(124))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(124))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(124),
	datac => \u_vga|second_row_roc\(124),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~3_combout\);

-- Location: FF_X34_Y15_N5
\u_vga|second_row_roc[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~2_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(88));

-- Location: LCCOMB_X34_Y15_N4
\u_vga|second_row_roc~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~2_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(88))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(88),
	datac => \u_vga|second_row_roc\(88),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~2_combout\);

-- Location: FF_X34_Y15_N19
\u_vga|second_row_roc[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~1_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(92));

-- Location: LCCOMB_X34_Y15_N18
\u_vga|second_row_roc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~1_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(92))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(92))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(92),
	datac => \u_vga|second_row_roc\(92),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~1_combout\);

-- Location: LCCOMB_X34_Y15_N14
\u_vga|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~0_combout\ = (\u_vga|h_cnt\(8) & (\u_vga|h_cnt\(5))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(5) & ((\u_vga|second_row_roc~1_combout\))) # (!\u_vga|h_cnt\(5) & (\u_vga|second_row_roc~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|second_row_roc~2_combout\,
	datad => \u_vga|second_row_roc~1_combout\,
	combout => \u_vga|Mux2~0_combout\);

-- Location: FF_X34_Y15_N25
\u_vga|second_row_roc[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~0_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(120));

-- Location: LCCOMB_X34_Y15_N24
\u_vga|second_row_roc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~0_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(120)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(120),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(120),
	combout => \u_vga|second_row_roc~0_combout\);

-- Location: LCCOMB_X34_Y15_N10
\u_vga|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~1_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~0_combout\ & (\u_vga|second_row_roc~3_combout\)) # (!\u_vga|Mux2~0_combout\ & ((\u_vga|second_row_roc~0_combout\))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|second_row_roc~3_combout\,
	datac => \u_vga|Mux2~0_combout\,
	datad => \u_vga|second_row_roc~0_combout\,
	combout => \u_vga|Mux2~1_combout\);

-- Location: LCCOMB_X34_Y15_N16
\u_vga|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~9_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~6_combout\ & (\u_vga|Mux2~8_combout\)) # (!\u_vga|Mux2~6_combout\ & ((\u_vga|Mux2~1_combout\))))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~8_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|Mux2~6_combout\,
	datad => \u_vga|Mux2~1_combout\,
	combout => \u_vga|Mux2~9_combout\);

-- Location: M9K_X33_Y12_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 66,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 66,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y12_N0
\u_vga|tmp_read_data_roc[119]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[119]~33_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(119)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(119))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(119)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(119),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(119),
	combout => \u_vga|tmp_read_data_roc[119]~33_combout\);

-- Location: FF_X30_Y12_N1
\u_vga|tmp_read_data_roc[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[119]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(119));

-- Location: LCCOMB_X30_Y12_N18
\u_vga|second_data_roc[119]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[119]~62_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(119)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(119),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(119),
	combout => \u_vga|second_data_roc[119]~62_combout\);

-- Location: LCCOMB_X30_Y12_N12
\u_vga|second_data_roc[119]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[119]~63_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(119))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[119]~62_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(119)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(119),
	datad => \u_vga|second_data_roc[119]~62_combout\,
	combout => \u_vga|second_data_roc[119]~63_combout\);

-- Location: FF_X30_Y12_N13
\u_vga|second_data_roc[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[119]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(119));

-- Location: LCCOMB_X30_Y12_N4
\u_vga|data_a_roc[119]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[119]~31_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(119))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(119)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(119)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(119),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(119),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[119]~31_combout\);

-- Location: FF_X30_Y12_N5
\u_vga|data_a_roc[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[119]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(119));

-- Location: LCCOMB_X29_Y12_N0
\u_vga|tmp_read_data_roc[118]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[118]~30_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(118))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(118)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(118)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(118),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(118),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[118]~30_combout\);

-- Location: FF_X29_Y12_N1
\u_vga|tmp_read_data_roc[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[118]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(118));

-- Location: LCCOMB_X29_Y12_N26
\u_vga|second_data_roc[118]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[118]~56_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(118)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(118)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(118),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(118),
	combout => \u_vga|second_data_roc[118]~56_combout\);

-- Location: LCCOMB_X29_Y12_N12
\u_vga|second_data_roc[118]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[118]~57_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(118))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[118]~56_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(118))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[118]~56_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(118),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[118]~57_combout\);

-- Location: FF_X29_Y12_N13
\u_vga|second_data_roc[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[118]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(118));

-- Location: LCCOMB_X29_Y12_N4
\u_vga|data_a_roc[118]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[118]~28_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(118))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(118)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(118)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(118),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(118),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[118]~28_combout\);

-- Location: FF_X29_Y12_N5
\u_vga|data_a_roc[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[118]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(118));

-- Location: LCCOMB_X34_Y12_N12
\u_vga|tmp_read_data_roc[115]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[115]~21_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(115))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(115)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(115),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(115),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[115]~21_combout\);

-- Location: FF_X34_Y12_N13
\u_vga|tmp_read_data_roc[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[115]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(115));

-- Location: LCCOMB_X34_Y12_N6
\u_vga|second_data_roc[115]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[115]~38_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(115))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(115))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(115),
	datad => \u_vga|tmp_read_data_roc\(115),
	combout => \u_vga|second_data_roc[115]~38_combout\);

-- Location: LCCOMB_X34_Y12_N26
\u_vga|second_data_roc[115]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[115]~39_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(115))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[115]~38_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(115),
	datad => \u_vga|second_data_roc[115]~38_combout\,
	combout => \u_vga|second_data_roc[115]~39_combout\);

-- Location: FF_X34_Y12_N27
\u_vga|second_data_roc[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[115]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(115));

-- Location: LCCOMB_X34_Y12_N18
\u_vga|data_a_roc[115]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[115]~19_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(115))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(115)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(115),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(115),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[115]~19_combout\);

-- Location: FF_X34_Y12_N19
\u_vga|data_a_roc[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[115]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(115));

-- Location: LCCOMB_X30_Y12_N8
\u_vga|tmp_read_data_roc[103]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[103]~31_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(103)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(103))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(103),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(103),
	combout => \u_vga|tmp_read_data_roc[103]~31_combout\);

-- Location: FF_X30_Y12_N9
\u_vga|tmp_read_data_roc[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[103]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(103));

-- Location: LCCOMB_X30_Y12_N2
\u_vga|second_data_roc[103]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[103]~58_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(103)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(103),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(103),
	combout => \u_vga|second_data_roc[103]~58_combout\);

-- Location: LCCOMB_X30_Y12_N24
\u_vga|second_data_roc[103]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[103]~59_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(103))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[103]~58_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(103),
	datad => \u_vga|second_data_roc[103]~58_combout\,
	combout => \u_vga|second_data_roc[103]~59_combout\);

-- Location: FF_X30_Y12_N25
\u_vga|second_data_roc[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[103]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(103));

-- Location: LCCOMB_X30_Y12_N16
\u_vga|data_a_roc[103]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[103]~29_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(103))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(103)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(103),
	datac => \u_vga|data_a_roc\(103),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[103]~29_combout\);

-- Location: FF_X30_Y12_N17
\u_vga|data_a_roc[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[103]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(103));

-- Location: LCCOMB_X30_Y12_N20
\u_vga|tmp_read_data_roc[102]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[102]~32_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(102)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(102))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(102),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(102),
	combout => \u_vga|tmp_read_data_roc[102]~32_combout\);

-- Location: FF_X30_Y12_N21
\u_vga|tmp_read_data_roc[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[102]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(102));

-- Location: LCCOMB_X30_Y12_N14
\u_vga|second_data_roc[102]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[102]~60_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(102)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(102),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(102),
	combout => \u_vga|second_data_roc[102]~60_combout\);

-- Location: LCCOMB_X30_Y12_N10
\u_vga|second_data_roc[102]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[102]~61_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(102))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[102]~60_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(102),
	datad => \u_vga|second_data_roc[102]~60_combout\,
	combout => \u_vga|second_data_roc[102]~61_combout\);

-- Location: FF_X30_Y12_N11
\u_vga|second_data_roc[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[102]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(102));

-- Location: LCCOMB_X30_Y12_N26
\u_vga|data_a_roc[102]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[102]~30_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(102))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(102)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(102),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(102),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[102]~30_combout\);

-- Location: FF_X30_Y12_N27
\u_vga|data_a_roc[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[102]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(102));

-- Location: LCCOMB_X34_Y12_N24
\u_vga|tmp_read_data_roc[98]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[98]~20_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(98)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(98))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(98),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(98),
	combout => \u_vga|tmp_read_data_roc[98]~20_combout\);

-- Location: FF_X34_Y12_N25
\u_vga|tmp_read_data_roc[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[98]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(98));

-- Location: LCCOMB_X34_Y12_N10
\u_vga|second_data_roc[98]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[98]~36_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(98))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(98),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(98),
	combout => \u_vga|second_data_roc[98]~36_combout\);

-- Location: LCCOMB_X34_Y12_N16
\u_vga|second_data_roc[98]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[98]~37_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(98))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[98]~36_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(98),
	datad => \u_vga|second_data_roc[98]~36_combout\,
	combout => \u_vga|second_data_roc[98]~37_combout\);

-- Location: FF_X34_Y12_N17
\u_vga|second_data_roc[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[98]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(98));

-- Location: LCCOMB_X34_Y12_N8
\u_vga|data_a_roc[98]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[98]~18_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(98))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(98)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(98),
	datac => \u_vga|data_a_roc\(98),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[98]~18_combout\);

-- Location: FF_X34_Y12_N9
\u_vga|data_a_roc[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[98]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(98));

-- Location: LCCOMB_X35_Y12_N12
\u_vga|tmp_read_data_roc[87]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[87]~25_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(87)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(87))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(87),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(87),
	combout => \u_vga|tmp_read_data_roc[87]~25_combout\);

-- Location: FF_X35_Y12_N13
\u_vga|tmp_read_data_roc[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[87]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(87));

-- Location: LCCOMB_X35_Y12_N14
\u_vga|second_data_roc[87]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[87]~46_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(87))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(87),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(87),
	combout => \u_vga|second_data_roc[87]~46_combout\);

-- Location: LCCOMB_X35_Y12_N26
\u_vga|second_data_roc[87]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[87]~47_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(87))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[87]~46_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(87),
	datad => \u_vga|second_data_roc[87]~46_combout\,
	combout => \u_vga|second_data_roc[87]~47_combout\);

-- Location: FF_X35_Y12_N27
\u_vga|second_data_roc[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[87]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(87));

-- Location: LCCOMB_X35_Y12_N18
\u_vga|data_a_roc[87]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[87]~23_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(87))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(87)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(87),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(87),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[87]~23_combout\);

-- Location: FF_X35_Y12_N19
\u_vga|data_a_roc[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[87]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(87));

-- Location: LCCOMB_X34_Y12_N0
\u_vga|tmp_read_data_roc[86]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[86]~22_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(86))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(86)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(86),
	datac => \u_vga|tmp_read_data_roc\(86),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[86]~22_combout\);

-- Location: FF_X34_Y12_N1
\u_vga|tmp_read_data_roc[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[86]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(86));

-- Location: LCCOMB_X34_Y12_N2
\u_vga|second_data_roc[86]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[86]~40_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(86))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(86))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(86),
	datad => \u_vga|tmp_read_data_roc\(86),
	combout => \u_vga|second_data_roc[86]~40_combout\);

-- Location: LCCOMB_X34_Y12_N20
\u_vga|second_data_roc[86]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[86]~41_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(86))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[86]~40_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(86),
	datad => \u_vga|second_data_roc[86]~40_combout\,
	combout => \u_vga|second_data_roc[86]~41_combout\);

-- Location: FF_X34_Y12_N21
\u_vga|second_data_roc[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[86]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(86));

-- Location: LCCOMB_X34_Y12_N28
\u_vga|data_a_roc[86]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[86]~20_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(86))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(86)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(86),
	datac => \u_vga|data_a_roc\(86),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[86]~20_combout\);

-- Location: FF_X34_Y12_N29
\u_vga|data_a_roc[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[86]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(86));

-- Location: LCCOMB_X32_Y12_N24
\u_vga|tmp_read_data_roc[85]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[85]~37_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(85)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(85))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(85),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(85),
	combout => \u_vga|tmp_read_data_roc[85]~37_combout\);

-- Location: FF_X32_Y12_N25
\u_vga|tmp_read_data_roc[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[85]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(85));

-- Location: LCCOMB_X32_Y12_N18
\u_vga|second_data_roc[85]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[85]~70_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(85)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(85),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(85),
	combout => \u_vga|second_data_roc[85]~70_combout\);

-- Location: LCCOMB_X32_Y12_N12
\u_vga|second_data_roc[85]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[85]~71_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(85))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[85]~70_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(85),
	datad => \u_vga|second_data_roc[85]~70_combout\,
	combout => \u_vga|second_data_roc[85]~71_combout\);

-- Location: FF_X32_Y12_N13
\u_vga|second_data_roc[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[85]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(85));

-- Location: LCCOMB_X32_Y12_N20
\u_vga|data_a_roc[85]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[85]~35_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(85))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(85)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(85),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(85),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[85]~35_combout\);

-- Location: FF_X32_Y12_N21
\u_vga|data_a_roc[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[85]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(85));

-- Location: LCCOMB_X32_Y12_N16
\u_vga|tmp_read_data_roc[84]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[84]~35_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(84)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(84))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(84),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(84),
	combout => \u_vga|tmp_read_data_roc[84]~35_combout\);

-- Location: FF_X32_Y12_N17
\u_vga|tmp_read_data_roc[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[84]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(84));

-- Location: LCCOMB_X32_Y12_N2
\u_vga|second_data_roc[84]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[84]~66_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(84)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(84),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(84),
	combout => \u_vga|second_data_roc[84]~66_combout\);

-- Location: LCCOMB_X32_Y12_N8
\u_vga|second_data_roc[84]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[84]~67_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(84))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[84]~66_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(84),
	datad => \u_vga|second_data_roc[84]~66_combout\,
	combout => \u_vga|second_data_roc[84]~67_combout\);

-- Location: FF_X32_Y12_N9
\u_vga|second_data_roc[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[84]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(84));

-- Location: LCCOMB_X32_Y12_N0
\u_vga|data_a_roc[84]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[84]~33_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(84)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(84))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(84),
	datad => \u_vga|second_data_roc\(84),
	combout => \u_vga|data_a_roc[84]~33_combout\);

-- Location: FF_X32_Y12_N1
\u_vga|data_a_roc[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[84]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(84));

-- Location: LCCOMB_X29_Y12_N20
\u_vga|tmp_read_data_roc[83]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[83]~29_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(83))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(83)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(83)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(83),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(83),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[83]~29_combout\);

-- Location: FF_X29_Y12_N21
\u_vga|tmp_read_data_roc[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[83]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(83));

-- Location: LCCOMB_X29_Y12_N14
\u_vga|second_data_roc[83]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[83]~54_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(83)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(83),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(83),
	combout => \u_vga|second_data_roc[83]~54_combout\);

-- Location: LCCOMB_X29_Y12_N10
\u_vga|second_data_roc[83]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[83]~55_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(83))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[83]~54_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(83))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[83]~54_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(83),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[83]~55_combout\);

-- Location: FF_X29_Y12_N11
\u_vga|second_data_roc[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[83]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(83));

-- Location: LCCOMB_X29_Y12_N18
\u_vga|data_a_roc[83]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[83]~27_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(83))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(83)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(83)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(83),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(83),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[83]~27_combout\);

-- Location: FF_X29_Y12_N19
\u_vga|data_a_roc[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[83]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(83));

-- Location: LCCOMB_X35_Y12_N16
\u_vga|tmp_read_data_roc[82]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[82]~26_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(82)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(82))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(82),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(82),
	combout => \u_vga|tmp_read_data_roc[82]~26_combout\);

-- Location: FF_X35_Y12_N17
\u_vga|tmp_read_data_roc[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[82]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(82));

-- Location: LCCOMB_X35_Y12_N2
\u_vga|second_data_roc[82]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[82]~48_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(82))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(82))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(82),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(82),
	combout => \u_vga|second_data_roc[82]~48_combout\);

-- Location: LCCOMB_X35_Y12_N20
\u_vga|second_data_roc[82]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[82]~49_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(82))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[82]~48_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(82),
	datad => \u_vga|second_data_roc[82]~48_combout\,
	combout => \u_vga|second_data_roc[82]~49_combout\);

-- Location: FF_X35_Y12_N21
\u_vga|second_data_roc[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[82]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(82));

-- Location: LCCOMB_X35_Y12_N28
\u_vga|data_a_roc[82]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[82]~24_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(82))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(82)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(82),
	datac => \u_vga|data_a_roc\(82),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[82]~24_combout\);

-- Location: FF_X35_Y12_N29
\u_vga|data_a_roc[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[82]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(82));

-- Location: LCCOMB_X30_Y12_N28
\u_vga|tmp_read_data_roc[81]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[81]~34_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(81)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(81))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(81),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(81),
	combout => \u_vga|tmp_read_data_roc[81]~34_combout\);

-- Location: FF_X30_Y12_N29
\u_vga|tmp_read_data_roc[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[81]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(81));

-- Location: LCCOMB_X30_Y12_N30
\u_vga|second_data_roc[81]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[81]~64_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(81)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(81),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(81),
	combout => \u_vga|second_data_roc[81]~64_combout\);

-- Location: LCCOMB_X30_Y12_N6
\u_vga|second_data_roc[81]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[81]~65_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(81)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[81]~64_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[81]~64_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(81),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[81]~65_combout\);

-- Location: FF_X30_Y12_N7
\u_vga|second_data_roc[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[81]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(81));

-- Location: LCCOMB_X30_Y12_N22
\u_vga|data_a_roc[81]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[81]~32_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(81))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(81)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(81),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(81),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[81]~32_combout\);

-- Location: FF_X30_Y12_N23
\u_vga|data_a_roc[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[81]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(81));

-- Location: LCCOMB_X32_Y12_N4
\u_vga|tmp_read_data_roc[80]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[80]~36_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(80)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(80))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(80),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(80),
	combout => \u_vga|tmp_read_data_roc[80]~36_combout\);

-- Location: FF_X32_Y12_N5
\u_vga|tmp_read_data_roc[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[80]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(80));

-- Location: LCCOMB_X32_Y12_N14
\u_vga|second_data_roc[80]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[80]~68_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(80)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(80),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(80),
	combout => \u_vga|second_data_roc[80]~68_combout\);

-- Location: LCCOMB_X32_Y12_N10
\u_vga|second_data_roc[80]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[80]~69_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(80))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[80]~68_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(80),
	datad => \u_vga|second_data_roc[80]~68_combout\,
	combout => \u_vga|second_data_roc[80]~69_combout\);

-- Location: FF_X32_Y12_N11
\u_vga|second_data_roc[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[80]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(80));

-- Location: LCCOMB_X32_Y12_N26
\u_vga|data_a_roc[80]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[80]~34_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(80))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(80)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(80),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(80),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[80]~34_combout\);

-- Location: FF_X32_Y12_N27
\u_vga|data_a_roc[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[80]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(80));

-- Location: LCCOMB_X34_Y12_N4
\u_vga|tmp_read_data_roc[71]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[71]~23_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(71)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(71))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(71),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(71),
	combout => \u_vga|tmp_read_data_roc[71]~23_combout\);

-- Location: FF_X34_Y12_N5
\u_vga|tmp_read_data_roc[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[71]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(71));

-- Location: LCCOMB_X34_Y12_N14
\u_vga|second_data_roc[71]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[71]~42_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(71)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(71),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(71),
	combout => \u_vga|second_data_roc[71]~42_combout\);

-- Location: LCCOMB_X34_Y12_N30
\u_vga|second_data_roc[71]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[71]~43_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(71))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[71]~42_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(71))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc[71]~42_combout\,
	datac => \u_vga|second_data_roc\(71),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[71]~43_combout\);

-- Location: FF_X34_Y12_N31
\u_vga|second_data_roc[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[71]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(71));

-- Location: LCCOMB_X34_Y12_N22
\u_vga|data_a_roc[71]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[71]~21_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(71))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(71)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(71),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(71),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[71]~21_combout\);

-- Location: FF_X34_Y12_N23
\u_vga|data_a_roc[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[71]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(71));

-- Location: LCCOMB_X35_Y12_N24
\u_vga|tmp_read_data_roc[70]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[70]~24_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(70)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(70))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(70),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(70),
	combout => \u_vga|tmp_read_data_roc[70]~24_combout\);

-- Location: FF_X35_Y12_N25
\u_vga|tmp_read_data_roc[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[70]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(70));

-- Location: LCCOMB_X35_Y12_N10
\u_vga|second_data_roc[70]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[70]~44_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(70))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(70),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(70),
	combout => \u_vga|second_data_roc[70]~44_combout\);

-- Location: LCCOMB_X35_Y12_N0
\u_vga|second_data_roc[70]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[70]~45_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(70))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[70]~44_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(70),
	datad => \u_vga|second_data_roc[70]~44_combout\,
	combout => \u_vga|second_data_roc[70]~45_combout\);

-- Location: FF_X35_Y12_N1
\u_vga|second_data_roc[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[70]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(70));

-- Location: LCCOMB_X35_Y12_N8
\u_vga|data_a_roc[70]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[70]~22_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(70))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(70)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(70),
	datac => \u_vga|data_a_roc\(70),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[70]~22_combout\);

-- Location: FF_X35_Y12_N9
\u_vga|data_a_roc[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[70]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(70));

-- Location: LCCOMB_X35_Y12_N4
\u_vga|tmp_read_data_roc[67]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[67]~27_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(67)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(67))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(67),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(67),
	combout => \u_vga|tmp_read_data_roc[67]~27_combout\);

-- Location: FF_X35_Y12_N5
\u_vga|tmp_read_data_roc[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[67]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(67));

-- Location: LCCOMB_X35_Y12_N30
\u_vga|second_data_roc[67]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[67]~50_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(67))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(67),
	datac => \u_vga|tmp_read_data_roc\(67),
	combout => \u_vga|second_data_roc[67]~50_combout\);

-- Location: LCCOMB_X35_Y12_N22
\u_vga|second_data_roc[67]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[67]~51_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(67)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[67]~50_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[67]~50_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(67),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[67]~51_combout\);

-- Location: FF_X35_Y12_N23
\u_vga|second_data_roc[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[67]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(67));

-- Location: LCCOMB_X35_Y12_N6
\u_vga|data_a_roc[67]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[67]~25_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(67))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(67)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(67),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(67),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[67]~25_combout\);

-- Location: FF_X35_Y12_N7
\u_vga|data_a_roc[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[67]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(67));

-- Location: LCCOMB_X29_Y12_N16
\u_vga|tmp_read_data_roc[66]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[66]~28_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(66))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(66)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(66)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(66),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(66),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[66]~28_combout\);

-- Location: FF_X29_Y12_N17
\u_vga|tmp_read_data_roc[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[66]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(66));

-- Location: LCCOMB_X29_Y12_N2
\u_vga|second_data_roc[66]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[66]~52_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(66))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(66),
	datab => \u_vga|tmp_read_data_roc\(66),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_roc[66]~52_combout\);

-- Location: LCCOMB_X29_Y12_N24
\u_vga|second_data_roc[66]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[66]~53_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(66))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[66]~52_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(66)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(66),
	datad => \u_vga|second_data_roc[66]~52_combout\,
	combout => \u_vga|second_data_roc[66]~53_combout\);

-- Location: FF_X29_Y12_N25
\u_vga|second_data_roc[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[66]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(66));

-- Location: LCCOMB_X29_Y12_N8
\u_vga|data_a_roc[66]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[66]~26_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(66))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(66)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(66)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(66),
	datac => \u_vga|data_a_roc\(66),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[66]~26_combout\);

-- Location: FF_X29_Y12_N9
\u_vga|data_a_roc[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[66]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(66));

-- Location: FF_X32_Y13_N11
\u_vga|second_row_roc[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~32_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(81));

-- Location: LCCOMB_X32_Y13_N10
\u_vga|second_row_roc~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~32_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(81))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(81),
	datac => \u_vga|second_row_roc\(81),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~32_combout\);

-- Location: FF_X26_Y13_N9
\u_vga|second_row_roc[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~35_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(85));

-- Location: LCCOMB_X26_Y13_N8
\u_vga|second_row_roc~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~35_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(85))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(85))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(85),
	datac => \u_vga|second_row_roc\(85),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~35_combout\);

-- Location: FF_X32_Y13_N23
\u_vga|second_row_roc[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~34_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(80));

-- Location: LCCOMB_X32_Y13_N22
\u_vga|second_row_roc~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~34_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(80))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(80),
	datac => \u_vga|second_row_roc\(80),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~34_combout\);

-- Location: FF_X32_Y13_N13
\u_vga|second_row_roc[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~33_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(84));

-- Location: LCCOMB_X32_Y13_N12
\u_vga|second_row_roc~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~33_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(84))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(84),
	datac => \u_vga|second_row_roc\(84),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~33_combout\);

-- Location: LCCOMB_X32_Y13_N16
\u_vga|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~20_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(5) & ((\u_vga|second_row_roc~33_combout\))) # (!\u_vga|h_cnt\(5) & (\u_vga|second_row_roc~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~34_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|second_row_roc~33_combout\,
	combout => \u_vga|Mux2~20_combout\);

-- Location: LCCOMB_X32_Y13_N26
\u_vga|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~21_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux2~20_combout\ & ((\u_vga|second_row_roc~35_combout\))) # (!\u_vga|Mux2~20_combout\ & (\u_vga|second_row_roc~32_combout\)))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~32_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|second_row_roc~35_combout\,
	datad => \u_vga|Mux2~20_combout\,
	combout => \u_vga|Mux2~21_combout\);

-- Location: FF_X32_Y13_N31
\u_vga|second_row_roc[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~50_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(117));

-- Location: LCCOMB_X32_Y13_N30
\u_vga|second_row_roc~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~50_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(117))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(117))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(117),
	datac => \u_vga|second_row_roc\(117),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~50_combout\);

-- Location: FF_X32_Y13_N19
\u_vga|second_row_roc[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~49_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(112));

-- Location: LCCOMB_X32_Y13_N18
\u_vga|second_row_roc~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~49_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(112))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(112))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(112),
	datac => \u_vga|second_row_roc\(112),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~49_combout\);

-- Location: FF_X32_Y13_N25
\u_vga|second_row_roc[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~48_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(113));

-- Location: LCCOMB_X32_Y13_N24
\u_vga|second_row_roc~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~48_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(113))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(113))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(113),
	datac => \u_vga|second_row_roc\(113),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~48_combout\);

-- Location: LCCOMB_X32_Y13_N20
\u_vga|Mux2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~27_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(5)) # (\u_vga|second_row_roc~48_combout\)))) # (!\u_vga|h_cnt\(3) & (\u_vga|second_row_roc~49_combout\ & (!\u_vga|h_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|second_row_roc~49_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|second_row_roc~48_combout\,
	combout => \u_vga|Mux2~27_combout\);

-- Location: FF_X32_Y13_N7
\u_vga|second_row_roc[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~47_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(116));

-- Location: LCCOMB_X32_Y13_N6
\u_vga|second_row_roc~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~47_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(116))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(116))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(116),
	datac => \u_vga|second_row_roc\(116),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~47_combout\);

-- Location: LCCOMB_X32_Y13_N8
\u_vga|Mux2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~28_combout\ = (\u_vga|Mux2~27_combout\ & ((\u_vga|second_row_roc~50_combout\) # ((!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux2~27_combout\ & (((\u_vga|h_cnt\(5) & \u_vga|second_row_roc~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~50_combout\,
	datab => \u_vga|Mux2~27_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|second_row_roc~47_combout\,
	combout => \u_vga|Mux2~28_combout\);

-- Location: FF_X26_Y14_N7
\u_vga|second_row_roc[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~40_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(96));

-- Location: LCCOMB_X26_Y14_N0
\u_vga|second_row_roc~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~39_combout\ = (\u_vga|LessThan18~0_combout\ & (\u_vga|second_row_roc\(96))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(96)))) # 
-- (!\u_vga|vga_gen~13_combout\ & (\u_vga|second_row_roc\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc\(96),
	datab => \u_vga|LessThan18~0_combout\,
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(96),
	combout => \u_vga|second_row_roc~39_combout\);

-- Location: LCCOMB_X26_Y14_N6
\u_vga|second_row_roc~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~40_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|second_row_roc\(96))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|second_row_roc~39_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|second_row_roc\(96))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add27~12_combout\,
	datab => \u_vga|second_row_roc~39_combout\,
	datac => \u_vga|second_row_roc\(96),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|second_row_roc~40_combout\);

-- Location: FF_X26_Y14_N27
\u_vga|second_row_roc[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~38_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(97));

-- Location: LCCOMB_X26_Y14_N12
\u_vga|second_row_roc~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~37_combout\ = (\u_vga|LessThan18~0_combout\ & (\u_vga|second_row_roc\(97))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(97)))) # 
-- (!\u_vga|vga_gen~13_combout\ & (\u_vga|second_row_roc\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc\(97),
	datab => \u_vga|LessThan18~0_combout\,
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(97),
	combout => \u_vga|second_row_roc~37_combout\);

-- Location: LCCOMB_X26_Y14_N26
\u_vga|second_row_roc~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~38_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|second_row_roc\(97))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & ((\u_vga|second_row_roc~37_combout\))) # (!\u_vga|vga_gen~16_combout\ & 
-- (\u_vga|second_row_roc\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add27~12_combout\,
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|second_row_roc\(97),
	datad => \u_vga|second_row_roc~37_combout\,
	combout => \u_vga|second_row_roc~38_combout\);

-- Location: LCCOMB_X26_Y14_N2
\u_vga|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~22_combout\ = (\u_vga|h_cnt\(5) & (\u_vga|h_cnt\(3))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_vga|second_row_roc~38_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|second_row_roc~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|second_row_roc~40_combout\,
	datad => \u_vga|second_row_roc~38_combout\,
	combout => \u_vga|Mux2~22_combout\);

-- Location: FF_X26_Y14_N5
\u_vga|second_row_roc[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~41_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(101));

-- Location: LCCOMB_X26_Y14_N4
\u_vga|second_row_roc~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~41_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(101)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(101),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(101),
	combout => \u_vga|second_row_roc~41_combout\);

-- Location: FF_X26_Y14_N25
\u_vga|second_row_roc[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~36_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(100));

-- Location: LCCOMB_X26_Y14_N24
\u_vga|second_row_roc~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~36_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(100)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(100),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(100),
	combout => \u_vga|second_row_roc~36_combout\);

-- Location: LCCOMB_X26_Y14_N30
\u_vga|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~23_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux2~22_combout\ & (\u_vga|second_row_roc~41_combout\)) # (!\u_vga|Mux2~22_combout\ & ((\u_vga|second_row_roc~36_combout\))))) # (!\u_vga|h_cnt\(5) & (\u_vga|Mux2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|Mux2~22_combout\,
	datac => \u_vga|second_row_roc~41_combout\,
	datad => \u_vga|second_row_roc~36_combout\,
	combout => \u_vga|Mux2~23_combout\);

-- Location: FF_X26_Y14_N19
\u_vga|second_row_roc[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~46_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(69));

-- Location: LCCOMB_X26_Y14_N18
\u_vga|second_row_roc~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~46_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(69)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(69),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(69),
	combout => \u_vga|second_row_roc~46_combout\);

-- Location: FF_X26_Y14_N9
\u_vga|second_row_roc[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~42_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(65));

-- Location: LCCOMB_X26_Y14_N8
\u_vga|second_row_roc~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~42_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(65)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(65),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(65),
	combout => \u_vga|second_row_roc~42_combout\);

-- Location: FF_X26_Y14_N15
\u_vga|second_row_roc[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~45_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(64));

-- Location: LCCOMB_X26_Y14_N14
\u_vga|second_row_roc~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~45_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(64)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(64),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(64),
	combout => \u_vga|second_row_roc~45_combout\);

-- Location: FF_X26_Y14_N11
\u_vga|second_row_roc[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~44_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(68));

-- Location: LCCOMB_X26_Y14_N20
\u_vga|second_row_roc~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~43_combout\ = (\u_vga|vga_gen~13_combout\ & ((\u_vga|LessThan18~0_combout\ & ((\u_vga|second_row_roc\(68)))) # (!\u_vga|LessThan18~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(68))))) # 
-- (!\u_vga|vga_gen~13_combout\ & (((\u_vga|second_row_roc\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(68),
	datab => \u_vga|vga_gen~13_combout\,
	datac => \u_vga|second_row_roc\(68),
	datad => \u_vga|LessThan18~0_combout\,
	combout => \u_vga|second_row_roc~43_combout\);

-- Location: LCCOMB_X26_Y14_N10
\u_vga|second_row_roc~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~44_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|second_row_roc\(68))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|second_row_roc~43_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|second_row_roc\(68))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add27~12_combout\,
	datab => \u_vga|second_row_roc~43_combout\,
	datac => \u_vga|second_row_roc\(68),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|second_row_roc~44_combout\);

-- Location: LCCOMB_X26_Y14_N16
\u_vga|Mux2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~24_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3)) # (\u_vga|second_row_roc~44_combout\)))) # (!\u_vga|h_cnt\(5) & (\u_vga|second_row_roc~45_combout\ & (!\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|second_row_roc~45_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|second_row_roc~44_combout\,
	combout => \u_vga|Mux2~24_combout\);

-- Location: LCCOMB_X26_Y14_N28
\u_vga|Mux2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~25_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux2~24_combout\ & (\u_vga|second_row_roc~46_combout\)) # (!\u_vga|Mux2~24_combout\ & ((\u_vga|second_row_roc~42_combout\))))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|second_row_roc~46_combout\,
	datac => \u_vga|second_row_roc~42_combout\,
	datad => \u_vga|Mux2~24_combout\,
	combout => \u_vga|Mux2~25_combout\);

-- Location: LCCOMB_X32_Y13_N28
\u_vga|Mux2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~26_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~23_combout\) # ((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~25_combout\ & !\u_vga|h_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Mux2~23_combout\,
	datac => \u_vga|Mux2~25_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux2~26_combout\);

-- Location: LCCOMB_X32_Y13_N2
\u_vga|Mux2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~29_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~26_combout\ & ((\u_vga|Mux2~28_combout\))) # (!\u_vga|Mux2~26_combout\ & (\u_vga|Mux2~21_combout\)))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~21_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|Mux2~28_combout\,
	datad => \u_vga|Mux2~26_combout\,
	combout => \u_vga|Mux2~29_combout\);

-- Location: FF_X32_Y14_N29
\u_vga|second_row_roc[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~28_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(118));

-- Location: LCCOMB_X32_Y14_N28
\u_vga|second_row_roc~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~28_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(118)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(118)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(118),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(118),
	combout => \u_vga|second_row_roc~28_combout\);

-- Location: FF_X32_Y14_N3
\u_vga|second_row_roc[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~31_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(119));

-- Location: LCCOMB_X32_Y14_N2
\u_vga|second_row_roc~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~31_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(119)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(119),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(119),
	combout => \u_vga|second_row_roc~31_combout\);

-- Location: FF_X32_Y14_N15
\u_vga|second_row_roc[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~29_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(103));

-- Location: LCCOMB_X32_Y14_N14
\u_vga|second_row_roc~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~29_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(103))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(103),
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(103),
	combout => \u_vga|second_row_roc~29_combout\);

-- Location: FF_X32_Y13_N1
\u_vga|second_row_roc[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~30_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(102));

-- Location: LCCOMB_X32_Y13_N0
\u_vga|second_row_roc~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~30_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(102))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(102),
	datac => \u_vga|second_row_roc\(102),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~30_combout\);

-- Location: LCCOMB_X32_Y14_N16
\u_vga|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~17_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(7)) # ((\u_vga|second_row_roc~29_combout\)))) # (!\u_vga|h_cnt\(3) & (!\u_vga|h_cnt\(7) & ((\u_vga|second_row_roc~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|second_row_roc~29_combout\,
	datad => \u_vga|second_row_roc~30_combout\,
	combout => \u_vga|Mux2~17_combout\);

-- Location: LCCOMB_X32_Y14_N4
\u_vga|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~18_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~17_combout\ & ((\u_vga|second_row_roc~31_combout\))) # (!\u_vga|Mux2~17_combout\ & (\u_vga|second_row_roc~28_combout\)))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|second_row_roc~28_combout\,
	datac => \u_vga|second_row_roc~31_combout\,
	datad => \u_vga|Mux2~17_combout\,
	combout => \u_vga|Mux2~18_combout\);

-- Location: FF_X34_Y15_N29
\u_vga|second_row_roc[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~19_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(115));

-- Location: LCCOMB_X34_Y15_N28
\u_vga|second_row_roc~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~19_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(115))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(115))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(115),
	datac => \u_vga|second_row_roc\(115),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~19_combout\);

-- Location: FF_X32_Y14_N27
\u_vga|second_row_roc[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~18_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(98));

-- Location: LCCOMB_X32_Y14_N26
\u_vga|second_row_roc~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~18_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(98))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(98),
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(98),
	combout => \u_vga|second_row_roc~18_combout\);

-- Location: FF_X32_Y14_N1
\u_vga|second_row_roc[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~17_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(99));

-- Location: LCCOMB_X32_Y14_N0
\u_vga|second_row_roc~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~17_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(99)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(99),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(99),
	combout => \u_vga|second_row_roc~17_combout\);

-- Location: LCCOMB_X32_Y14_N20
\u_vga|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~10_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(7)) # (\u_vga|second_row_roc~17_combout\)))) # (!\u_vga|h_cnt\(3) & (\u_vga|second_row_roc~18_combout\ & (!\u_vga|h_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~18_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|second_row_roc~17_combout\,
	combout => \u_vga|Mux2~10_combout\);

-- Location: FF_X34_Y15_N3
\u_vga|second_row_roc[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~16_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(114));

-- Location: LCCOMB_X34_Y15_N2
\u_vga|second_row_roc~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~16_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(114))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(114),
	datac => \u_vga|second_row_roc\(114),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~16_combout\);

-- Location: LCCOMB_X34_Y15_N30
\u_vga|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~11_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~10_combout\ & (\u_vga|second_row_roc~19_combout\)) # (!\u_vga|Mux2~10_combout\ & ((\u_vga|second_row_roc~16_combout\))))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|second_row_roc~19_combout\,
	datac => \u_vga|Mux2~10_combout\,
	datad => \u_vga|second_row_roc~16_combout\,
	combout => \u_vga|Mux2~11_combout\);

-- Location: FF_X32_Y14_N19
\u_vga|second_row_roc[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~22_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(70));

-- Location: LCCOMB_X32_Y14_N18
\u_vga|second_row_roc~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~22_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(70))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(70),
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(70),
	combout => \u_vga|second_row_roc~22_combout\);

-- Location: FF_X32_Y14_N25
\u_vga|second_row_roc[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~21_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(71));

-- Location: LCCOMB_X32_Y14_N24
\u_vga|second_row_roc~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~21_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(71))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(71),
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(71),
	combout => \u_vga|second_row_roc~21_combout\);

-- Location: LCCOMB_X32_Y14_N12
\u_vga|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~12_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(7)) # (\u_vga|second_row_roc~21_combout\)))) # (!\u_vga|h_cnt\(3) & (\u_vga|second_row_roc~22_combout\ & (!\u_vga|h_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|second_row_roc~22_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|second_row_roc~21_combout\,
	combout => \u_vga|Mux2~12_combout\);

-- Location: FF_X32_Y14_N31
\u_vga|second_row_roc[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~23_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(87));

-- Location: LCCOMB_X32_Y14_N30
\u_vga|second_row_roc~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~23_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(87)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(87),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(87),
	combout => \u_vga|second_row_roc~23_combout\);

-- Location: FF_X32_Y14_N7
\u_vga|second_row_roc[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~20_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(86));

-- Location: LCCOMB_X32_Y14_N6
\u_vga|second_row_roc~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~20_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(86)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(86),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(86),
	combout => \u_vga|second_row_roc~20_combout\);

-- Location: LCCOMB_X32_Y14_N8
\u_vga|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~13_combout\ = (\u_vga|Mux2~12_combout\ & (((\u_vga|second_row_roc~23_combout\)) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|Mux2~12_combout\ & (\u_vga|h_cnt\(7) & ((\u_vga|second_row_roc~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~12_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|second_row_roc~23_combout\,
	datad => \u_vga|second_row_roc~20_combout\,
	combout => \u_vga|Mux2~13_combout\);

-- Location: FF_X32_Y15_N9
\u_vga|second_row_roc[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~27_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(83));

-- Location: LCCOMB_X32_Y15_N8
\u_vga|second_row_roc~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~27_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(83))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(83),
	datac => \u_vga|second_row_roc\(83),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~27_combout\);

-- Location: FF_X32_Y15_N5
\u_vga|second_row_roc[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~26_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(66));

-- Location: LCCOMB_X32_Y15_N4
\u_vga|second_row_roc~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~26_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(66))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(66),
	datac => \u_vga|second_row_roc\(66),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~26_combout\);

-- Location: FF_X32_Y15_N11
\u_vga|second_row_roc[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~25_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(67));

-- Location: LCCOMB_X32_Y15_N10
\u_vga|second_row_roc~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~25_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(67))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(67),
	datac => \u_vga|second_row_roc\(67),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~25_combout\);

-- Location: LCCOMB_X32_Y15_N14
\u_vga|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~14_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(7)) # ((\u_vga|second_row_roc~25_combout\)))) # (!\u_vga|h_cnt\(3) & (!\u_vga|h_cnt\(7) & (\u_vga|second_row_roc~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|second_row_roc~26_combout\,
	datad => \u_vga|second_row_roc~25_combout\,
	combout => \u_vga|Mux2~14_combout\);

-- Location: FF_X32_Y15_N25
\u_vga|second_row_roc[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~24_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(82));

-- Location: LCCOMB_X32_Y15_N24
\u_vga|second_row_roc~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~24_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(82))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(82))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(82),
	datac => \u_vga|second_row_roc\(82),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~24_combout\);

-- Location: LCCOMB_X32_Y15_N18
\u_vga|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~15_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~14_combout\ & (\u_vga|second_row_roc~27_combout\)) # (!\u_vga|Mux2~14_combout\ & ((\u_vga|second_row_roc~24_combout\))))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|second_row_roc~27_combout\,
	datac => \u_vga|Mux2~14_combout\,
	datad => \u_vga|second_row_roc~24_combout\,
	combout => \u_vga|Mux2~15_combout\);

-- Location: LCCOMB_X32_Y14_N10
\u_vga|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~16_combout\ = (\u_vga|h_cnt\(8) & (\u_vga|h_cnt\(5))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(5) & (\u_vga|Mux2~13_combout\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|Mux2~13_combout\,
	datad => \u_vga|Mux2~15_combout\,
	combout => \u_vga|Mux2~16_combout\);

-- Location: LCCOMB_X32_Y14_N22
\u_vga|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~19_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~16_combout\ & (\u_vga|Mux2~18_combout\)) # (!\u_vga|Mux2~16_combout\ & ((\u_vga|Mux2~11_combout\))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Mux2~18_combout\,
	datac => \u_vga|Mux2~11_combout\,
	datad => \u_vga|Mux2~16_combout\,
	combout => \u_vga|Mux2~19_combout\);

-- Location: LCCOMB_X17_Y15_N16
\u_vga|Mux2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~30_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & ((\u_vga|Mux2~19_combout\))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux2~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~29_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|Mux2~19_combout\,
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|Mux2~30_combout\);

-- Location: LCCOMB_X17_Y15_N26
\u_vga|Mux2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~41_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux2~30_combout\ & (\u_vga|Mux2~40_combout\)) # (!\u_vga|Mux2~30_combout\ & ((\u_vga|Mux2~9_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~40_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|Mux2~9_combout\,
	datad => \u_vga|Mux2~30_combout\,
	combout => \u_vga|Mux2~41_combout\);

-- Location: LCCOMB_X26_Y16_N24
\u_vga|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~10_combout\ = (!\u_vga|current_submarine\(2) & (!\u_vga|current_submarine\(5) & (!\u_vga|current_submarine\(4) & \u_vga|current_submarine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Decoder0~10_combout\);

-- Location: LCCOMB_X27_Y16_N16
\u_vga|second_data_roc[41]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[41]~186_combout\ = (\u_vga|first_data_sub~1_combout\ & (\u_vga|Equal9~1_combout\ & (\u_vga|current_submarine\(3) & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_sub~1_combout\,
	datab => \u_vga|Equal9~1_combout\,
	datac => \u_vga|current_submarine\(3),
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|second_data_roc[41]~186_combout\);

-- Location: LCCOMB_X23_Y16_N30
\u_vga|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~7_combout\ = (!\u_vga|current_submarine\(2) & (\u_vga|current_submarine\(1) & (\u_vga|current_submarine\(4) & !\u_vga|current_submarine\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(1),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(5),
	combout => \u_vga|Decoder0~7_combout\);

-- Location: LCCOMB_X23_Y16_N16
\u_vga|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~8_combout\ = (!\u_vga|current_submarine\(2) & (\u_vga|current_submarine\(1) & (!\u_vga|current_submarine\(4) & \u_vga|current_submarine\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(1),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(5),
	combout => \u_vga|Decoder0~8_combout\);

-- Location: M9K_X33_Y21_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y23_N4
\u_vga|tmp_read_data_roc[61]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[61]~117_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(61)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(61))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(61),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(61),
	combout => \u_vga|tmp_read_data_roc[61]~117_combout\);

-- Location: FF_X34_Y23_N5
\u_vga|tmp_read_data_roc[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[61]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(61));

-- Location: LCCOMB_X34_Y23_N30
\u_vga|second_data_roc[61]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[61]~274_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(61)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(61),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(61),
	combout => \u_vga|second_data_roc[61]~274_combout\);

-- Location: LCCOMB_X34_Y23_N22
\u_vga|second_data_roc[61]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[61]~275_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(61))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[61]~274_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(61))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[61]~274_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(61),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[61]~275_combout\);

-- Location: FF_X34_Y23_N23
\u_vga|second_data_roc[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[61]~275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(61));

-- Location: LCCOMB_X34_Y23_N14
\u_vga|data_a_roc[61]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[61]~115_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(61))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(61)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(61),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(61),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[61]~115_combout\);

-- Location: FF_X34_Y23_N15
\u_vga|data_a_roc[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[61]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(61));

-- Location: LCCOMB_X34_Y23_N16
\u_vga|tmp_read_data_roc[58]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[58]~113_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(58))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(58)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(58),
	datac => \u_vga|tmp_read_data_roc\(58),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[58]~113_combout\);

-- Location: FF_X34_Y23_N17
\u_vga|tmp_read_data_roc[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[58]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(58));

-- Location: LCCOMB_X34_Y23_N18
\u_vga|second_data_roc[58]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[58]~263_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(58))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(58),
	datad => \u_vga|tmp_read_data_roc\(58),
	combout => \u_vga|second_data_roc[58]~263_combout\);

-- Location: LCCOMB_X34_Y23_N28
\u_vga|second_data_roc[58]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[58]~264_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(58))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[58]~263_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(58),
	datad => \u_vga|second_data_roc[58]~263_combout\,
	combout => \u_vga|second_data_roc[58]~264_combout\);

-- Location: FF_X34_Y23_N29
\u_vga|second_data_roc[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[58]~264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(58));

-- Location: LCCOMB_X34_Y23_N20
\u_vga|data_a_roc[58]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[58]~111_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(58))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(58)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(58),
	datac => \u_vga|data_a_roc\(58),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[58]~111_combout\);

-- Location: FF_X34_Y23_N21
\u_vga|data_a_roc[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[58]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(58));

-- Location: LCCOMB_X26_Y21_N24
\u_vga|tmp_read_data_roc[55]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[55]~121_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(55))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(55)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(55),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(55),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[55]~121_combout\);

-- Location: FF_X26_Y21_N25
\u_vga|tmp_read_data_roc[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[55]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(55));

-- Location: LCCOMB_X26_Y21_N2
\u_vga|second_data_roc[55]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[55]~285_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(55))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(55),
	datad => \u_vga|tmp_read_data_roc\(55),
	combout => \u_vga|second_data_roc[55]~285_combout\);

-- Location: LCCOMB_X26_Y21_N8
\u_vga|second_data_roc[55]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[55]~286_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(55))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[55]~285_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(55))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[55]~285_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(55),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[55]~286_combout\);

-- Location: FF_X26_Y21_N9
\u_vga|second_data_roc[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[55]~286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(55));

-- Location: LCCOMB_X26_Y21_N0
\u_vga|data_a_roc[55]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[55]~119_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(55)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(55))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(55),
	datad => \u_vga|second_data_roc\(55),
	combout => \u_vga|data_a_roc[55]~119_combout\);

-- Location: FF_X26_Y21_N1
\u_vga|data_a_roc[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[55]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(55));

-- Location: LCCOMB_X26_Y21_N20
\u_vga|tmp_read_data_roc[53]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[53]~125_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(53))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(53)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(53),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(53),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[53]~125_combout\);

-- Location: FF_X26_Y21_N21
\u_vga|tmp_read_data_roc[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[53]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(53));

-- Location: LCCOMB_X26_Y21_N30
\u_vga|second_data_roc[53]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[53]~296_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(53))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(53),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(53),
	combout => \u_vga|second_data_roc[53]~296_combout\);

-- Location: LCCOMB_X26_Y21_N10
\u_vga|second_data_roc[53]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[53]~297_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(53))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[53]~296_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(53))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[53]~296_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(53),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[53]~297_combout\);

-- Location: FF_X26_Y21_N11
\u_vga|second_data_roc[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[53]~297_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(53));

-- Location: LCCOMB_X26_Y21_N26
\u_vga|data_a_roc[53]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[53]~123_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(53))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(53)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(53),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(53),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[53]~123_combout\);

-- Location: FF_X26_Y21_N27
\u_vga|data_a_roc[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[53]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(53));

-- Location: LCCOMB_X32_Y18_N18
\u_vga|tmp_read_data_roc[47]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[47]~126_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(47)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(47))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(47),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(47),
	combout => \u_vga|tmp_read_data_roc[47]~126_combout\);

-- Location: FF_X32_Y18_N19
\u_vga|tmp_read_data_roc[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[47]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(47));

-- Location: LCCOMB_X32_Y18_N28
\u_vga|second_data_roc[47]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[47]~298_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(47)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(47),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(47),
	combout => \u_vga|second_data_roc[47]~298_combout\);

-- Location: LCCOMB_X35_Y19_N14
\u_vga|second_data_roc[47]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[47]~299_combout\ = (\u_vga|second_data_roc[47]~298_combout\) # ((\u_vga|Decoder0~2_combout\ & \u_vga|second_data_roc[41]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[47]~298_combout\,
	datac => \u_vga|Decoder0~2_combout\,
	datad => \u_vga|second_data_roc[41]~186_combout\,
	combout => \u_vga|second_data_roc[47]~299_combout\);

-- Location: LCCOMB_X31_Y19_N14
\u_vga|second_data_roc[47]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[47]~300_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(47))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[47]~299_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(47))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc[47]~299_combout\,
	datac => \u_vga|second_data_roc\(47),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[47]~300_combout\);

-- Location: FF_X31_Y19_N15
\u_vga|second_data_roc[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[47]~300_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(47));

-- Location: LCCOMB_X31_Y19_N18
\u_vga|data_a_roc[47]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[47]~124_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(47))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(47)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(47),
	datac => \u_vga|data_a_roc\(47),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[47]~124_combout\);

-- Location: FF_X31_Y19_N19
\u_vga|data_a_roc[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[47]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(47));

-- Location: LCCOMB_X30_Y21_N26
\u_vga|tmp_read_data_roc[45]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[45]~114_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(45)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(45))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(45),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(45),
	combout => \u_vga|tmp_read_data_roc[45]~114_combout\);

-- Location: FF_X30_Y21_N27
\u_vga|tmp_read_data_roc[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[45]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(45));

-- Location: LCCOMB_X30_Y21_N12
\u_vga|second_data_roc[45]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[45]~265_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(45)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(45),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(45),
	combout => \u_vga|second_data_roc[45]~265_combout\);

-- Location: LCCOMB_X30_Y21_N30
\u_vga|second_data_roc[45]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[45]~266_combout\ = (\u_vga|second_data_roc[45]~265_combout\) # ((\u_vga|Decoder0~3_combout\ & \u_vga|second_data_roc[41]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~3_combout\,
	datac => \u_vga|second_data_roc[41]~186_combout\,
	datad => \u_vga|second_data_roc[45]~265_combout\,
	combout => \u_vga|second_data_roc[45]~266_combout\);

-- Location: LCCOMB_X30_Y21_N0
\u_vga|second_data_roc[45]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[45]~267_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(45))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[45]~266_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[45]~266_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(45),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[45]~267_combout\);

-- Location: FF_X30_Y21_N1
\u_vga|second_data_roc[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[45]~267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(45));

-- Location: LCCOMB_X30_Y21_N2
\u_vga|data_a_roc[45]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[45]~112_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(45))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(45)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(45),
	datac => \u_vga|data_a_roc\(45),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[45]~112_combout\);

-- Location: FF_X30_Y21_N3
\u_vga|data_a_roc[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[45]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(45));

-- Location: LCCOMB_X29_Y20_N28
\u_vga|tmp_read_data_roc[42]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[42]~110_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(42))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(42)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(42),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(42),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[42]~110_combout\);

-- Location: FF_X29_Y20_N29
\u_vga|tmp_read_data_roc[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[42]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(42));

-- Location: LCCOMB_X29_Y20_N6
\u_vga|second_data_roc[42]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[42]~254_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(42))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(42),
	datad => \u_vga|tmp_read_data_roc\(42),
	combout => \u_vga|second_data_roc[42]~254_combout\);

-- Location: LCCOMB_X29_Y20_N16
\u_vga|second_data_roc[42]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[42]~255_combout\ = (\u_vga|second_data_roc[42]~254_combout\) # ((\u_vga|Decoder0~8_combout\ & \u_vga|second_data_roc[44]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~8_combout\,
	datab => \u_vga|second_data_roc[42]~254_combout\,
	datad => \u_vga|second_data_roc[44]~129_combout\,
	combout => \u_vga|second_data_roc[42]~255_combout\);

-- Location: LCCOMB_X29_Y20_N12
\u_vga|second_data_roc[42]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[42]~256_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(42))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[42]~255_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(42),
	datad => \u_vga|second_data_roc[42]~255_combout\,
	combout => \u_vga|second_data_roc[42]~256_combout\);

-- Location: FF_X29_Y20_N13
\u_vga|second_data_roc[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[42]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(42));

-- Location: LCCOMB_X29_Y20_N14
\u_vga|data_a_roc[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[42]~108_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(42))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(42)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(42),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(42),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[42]~108_combout\);

-- Location: FF_X29_Y20_N15
\u_vga|data_a_roc[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[42]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(42));

-- Location: LCCOMB_X35_Y19_N0
\u_vga|tmp_read_data_roc[39]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[39]~119_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(39))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(39)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(39),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(39),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[39]~119_combout\);

-- Location: FF_X35_Y19_N1
\u_vga|tmp_read_data_roc[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[39]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(39));

-- Location: LCCOMB_X35_Y19_N18
\u_vga|second_data_roc[39]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[39]~279_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(39))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(39),
	datad => \u_vga|tmp_read_data_roc\(39),
	combout => \u_vga|second_data_roc[39]~279_combout\);

-- Location: LCCOMB_X35_Y19_N12
\u_vga|second_data_roc[39]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[39]~280_combout\ = (\u_vga|second_data_roc[39]~279_combout\) # ((\u_vga|Decoder0~2_combout\ & (\u_vga|current_submarine\(0) & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~2_combout\,
	datab => \u_vga|second_data_roc[39]~279_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|second_data_roc[22]~141_combout\,
	combout => \u_vga|second_data_roc[39]~280_combout\);

-- Location: LCCOMB_X35_Y19_N2
\u_vga|second_data_roc[39]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[39]~281_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(39))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[39]~280_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(39))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[39]~280_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(39),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[39]~281_combout\);

-- Location: FF_X35_Y19_N3
\u_vga|second_data_roc[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[39]~281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(39));

-- Location: LCCOMB_X35_Y19_N20
\u_vga|data_a_roc[39]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[39]~117_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(39))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(39)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(39),
	datac => \u_vga|data_a_roc\(39),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[39]~117_combout\);

-- Location: FF_X35_Y19_N21
\u_vga|data_a_roc[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[39]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(39));

-- Location: LCCOMB_X30_Y21_N18
\u_vga|tmp_read_data_roc[37]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[37]~123_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(37)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(37))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(37),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(37),
	combout => \u_vga|tmp_read_data_roc[37]~123_combout\);

-- Location: FF_X30_Y21_N19
\u_vga|tmp_read_data_roc[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[37]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(37));

-- Location: LCCOMB_X30_Y21_N4
\u_vga|second_data_roc[37]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[37]~290_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(37)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(37),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(37),
	combout => \u_vga|second_data_roc[37]~290_combout\);

-- Location: LCCOMB_X30_Y21_N22
\u_vga|second_data_roc[37]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[37]~291_combout\ = (\u_vga|second_data_roc[37]~290_combout\) # ((\u_vga|Decoder0~3_combout\ & (\u_vga|current_submarine\(0) & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~3_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|second_data_roc[37]~290_combout\,
	datad => \u_vga|second_data_roc[22]~141_combout\,
	combout => \u_vga|second_data_roc[37]~291_combout\);

-- Location: LCCOMB_X30_Y21_N10
\u_vga|second_data_roc[37]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[37]~292_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(37))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[37]~291_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(37),
	datad => \u_vga|second_data_roc[37]~291_combout\,
	combout => \u_vga|second_data_roc[37]~292_combout\);

-- Location: FF_X30_Y21_N11
\u_vga|second_data_roc[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[37]~292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(37));

-- Location: LCCOMB_X30_Y21_N28
\u_vga|data_a_roc[37]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[37]~121_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(37))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(37)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(37),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(37),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[37]~121_combout\);

-- Location: FF_X30_Y21_N29
\u_vga|data_a_roc[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[37]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(37));

-- Location: LCCOMB_X34_Y19_N2
\u_vga|tmp_read_data_roc[31]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[31]~127_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(31))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(31)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(31),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(31),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[31]~127_combout\);

-- Location: FF_X34_Y19_N3
\u_vga|tmp_read_data_roc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[31]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(31));

-- Location: LCCOMB_X34_Y19_N28
\u_vga|second_data_roc[31]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[31]~301_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(31))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(31),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(31),
	combout => \u_vga|second_data_roc[31]~301_combout\);

-- Location: LCCOMB_X34_Y19_N22
\u_vga|second_data_roc[31]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[31]~302_combout\ = (\u_vga|second_data_roc[31]~301_combout\) # ((\u_vga|second_data_roc[41]~186_combout\ & \u_vga|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_roc[41]~186_combout\,
	datac => \u_vga|Decoder0~1_combout\,
	datad => \u_vga|second_data_roc[31]~301_combout\,
	combout => \u_vga|second_data_roc[31]~302_combout\);

-- Location: LCCOMB_X34_Y19_N0
\u_vga|second_data_roc[31]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[31]~303_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(31)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[31]~302_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[31]~302_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(31),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[31]~303_combout\);

-- Location: FF_X34_Y19_N1
\u_vga|second_data_roc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[31]~303_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(31));

-- Location: LCCOMB_X34_Y19_N18
\u_vga|data_a_roc[31]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[31]~125_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(31))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(31)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(31),
	datac => \u_vga|data_a_roc\(31),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[31]~125_combout\);

-- Location: FF_X34_Y19_N19
\u_vga|data_a_roc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[31]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(31));

-- Location: LCCOMB_X30_Y20_N22
\u_vga|tmp_read_data_roc[29]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[29]~115_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(29)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(29))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(29),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(29),
	combout => \u_vga|tmp_read_data_roc[29]~115_combout\);

-- Location: FF_X30_Y20_N23
\u_vga|tmp_read_data_roc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[29]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(29));

-- Location: LCCOMB_X30_Y20_N0
\u_vga|second_data_roc[29]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[29]~268_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(29)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(29),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(29),
	combout => \u_vga|second_data_roc[29]~268_combout\);

-- Location: LCCOMB_X30_Y21_N8
\u_vga|second_data_roc[29]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[29]~269_combout\ = (\u_vga|second_data_roc[29]~268_combout\) # ((\u_vga|second_data_roc[41]~186_combout\ & \u_vga|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_roc[41]~186_combout\,
	datac => \u_vga|Decoder0~0_combout\,
	datad => \u_vga|second_data_roc[29]~268_combout\,
	combout => \u_vga|second_data_roc[29]~269_combout\);

-- Location: LCCOMB_X30_Y19_N6
\u_vga|second_data_roc[29]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[29]~270_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(29))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[29]~269_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(29),
	datad => \u_vga|second_data_roc[29]~269_combout\,
	combout => \u_vga|second_data_roc[29]~270_combout\);

-- Location: FF_X30_Y19_N7
\u_vga|second_data_roc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[29]~270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(29));

-- Location: LCCOMB_X30_Y19_N20
\u_vga|data_a_roc[29]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[29]~113_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(29))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(29)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(29),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(29),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[29]~113_combout\);

-- Location: FF_X30_Y19_N21
\u_vga|data_a_roc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[29]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(29));

-- Location: LCCOMB_X28_Y21_N22
\u_vga|tmp_read_data_roc[26]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[26]~111_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(26)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(26))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(26),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(26),
	combout => \u_vga|tmp_read_data_roc[26]~111_combout\);

-- Location: FF_X28_Y21_N23
\u_vga|tmp_read_data_roc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[26]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(26));

-- Location: LCCOMB_X28_Y21_N16
\u_vga|second_data_roc[26]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[26]~257_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(26)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(26),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(26),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_roc[26]~257_combout\);

-- Location: LCCOMB_X28_Y21_N2
\u_vga|second_data_roc[26]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[26]~258_combout\ = (\u_vga|second_data_roc[26]~257_combout\) # ((\u_vga|second_data_roc[44]~129_combout\ & \u_vga|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_roc[44]~129_combout\,
	datac => \u_vga|Decoder0~7_combout\,
	datad => \u_vga|second_data_roc[26]~257_combout\,
	combout => \u_vga|second_data_roc[26]~258_combout\);

-- Location: LCCOMB_X28_Y19_N28
\u_vga|second_data_roc[26]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[26]~259_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(26))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[26]~258_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(26),
	datad => \u_vga|second_data_roc[26]~258_combout\,
	combout => \u_vga|second_data_roc[26]~259_combout\);

-- Location: FF_X28_Y19_N29
\u_vga|second_data_roc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[26]~259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(26));

-- Location: LCCOMB_X27_Y19_N20
\u_vga|data_a_roc[26]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[26]~109_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(26)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(26))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(26),
	datad => \u_vga|second_data_roc\(26),
	combout => \u_vga|data_a_roc[26]~109_combout\);

-- Location: FF_X27_Y19_N21
\u_vga|data_a_roc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[26]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(26));

-- Location: LCCOMB_X34_Y21_N18
\u_vga|tmp_read_data_roc[23]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[23]~118_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(23)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(23))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(23),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(23),
	combout => \u_vga|tmp_read_data_roc[23]~118_combout\);

-- Location: FF_X34_Y21_N19
\u_vga|tmp_read_data_roc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[23]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(23));

-- Location: LCCOMB_X34_Y21_N4
\u_vga|second_data_roc[23]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[23]~276_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(23))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(23),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(23),
	combout => \u_vga|second_data_roc[23]~276_combout\);

-- Location: LCCOMB_X34_Y21_N22
\u_vga|second_data_roc[23]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[23]~277_combout\ = (\u_vga|second_data_roc[23]~276_combout\) # ((\u_vga|Decoder0~1_combout\ & (\u_vga|current_submarine\(0) & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~1_combout\,
	datab => \u_vga|second_data_roc[23]~276_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|second_data_roc[22]~141_combout\,
	combout => \u_vga|second_data_roc[23]~277_combout\);

-- Location: LCCOMB_X34_Y21_N30
\u_vga|second_data_roc[23]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[23]~278_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(23)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[23]~277_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[23]~277_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(23),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[23]~278_combout\);

-- Location: FF_X34_Y21_N31
\u_vga|second_data_roc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[23]~278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(23));

-- Location: LCCOMB_X34_Y21_N14
\u_vga|data_a_roc[23]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[23]~116_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(23))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(23)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(23),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(23),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[23]~116_combout\);

-- Location: FF_X34_Y21_N15
\u_vga|data_a_roc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[23]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(23));

-- Location: LCCOMB_X35_Y20_N10
\u_vga|tmp_read_data_roc[21]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[21]~122_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(21))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(21)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(21),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(21),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[21]~122_combout\);

-- Location: FF_X35_Y20_N11
\u_vga|tmp_read_data_roc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[21]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(21));

-- Location: LCCOMB_X35_Y20_N4
\u_vga|second_data_roc[21]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[21]~287_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(21))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(21),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(21),
	combout => \u_vga|second_data_roc[21]~287_combout\);

-- Location: LCCOMB_X35_Y20_N30
\u_vga|second_data_roc[21]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[21]~288_combout\ = (\u_vga|second_data_roc[21]~287_combout\) # ((\u_vga|Decoder0~0_combout\ & (\u_vga|current_submarine\(0) & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~0_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|second_data_roc[21]~287_combout\,
	datad => \u_vga|second_data_roc[22]~141_combout\,
	combout => \u_vga|second_data_roc[21]~288_combout\);

-- Location: LCCOMB_X35_Y20_N14
\u_vga|second_data_roc[21]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[21]~289_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(21))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[21]~288_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[21]~288_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(21),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[21]~289_combout\);

-- Location: FF_X35_Y20_N15
\u_vga|second_data_roc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[21]~289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(21));

-- Location: LCCOMB_X35_Y20_N22
\u_vga|data_a_roc[21]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[21]~120_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(21)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(21))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(21),
	datad => \u_vga|second_data_roc\(21),
	combout => \u_vga|data_a_roc[21]~120_combout\);

-- Location: FF_X35_Y20_N23
\u_vga|data_a_roc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[21]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(21));

-- Location: LCCOMB_X28_Y21_N4
\u_vga|tmp_read_data_roc[13]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[13]~116_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(13)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(13))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(13),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(13),
	combout => \u_vga|tmp_read_data_roc[13]~116_combout\);

-- Location: FF_X28_Y21_N5
\u_vga|tmp_read_data_roc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[13]~116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(13));

-- Location: LCCOMB_X28_Y21_N6
\u_vga|second_data_roc[13]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[13]~271_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(13)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(13),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(13),
	combout => \u_vga|second_data_roc[13]~271_combout\);

-- Location: LCCOMB_X28_Y21_N8
\u_vga|second_data_roc[13]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[13]~272_combout\ = (\u_vga|second_data_roc[13]~271_combout\) # ((\u_vga|Decoder0~5_combout\ & \u_vga|second_data_roc[41]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~5_combout\,
	datac => \u_vga|second_data_roc[41]~186_combout\,
	datad => \u_vga|second_data_roc[13]~271_combout\,
	combout => \u_vga|second_data_roc[13]~272_combout\);

-- Location: LCCOMB_X27_Y19_N12
\u_vga|second_data_roc[13]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[13]~273_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(13))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[13]~272_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(13),
	datad => \u_vga|second_data_roc[13]~272_combout\,
	combout => \u_vga|second_data_roc[13]~273_combout\);

-- Location: FF_X27_Y19_N13
\u_vga|second_data_roc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[13]~273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(13));

-- Location: LCCOMB_X27_Y19_N0
\u_vga|data_a_roc[13]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[13]~114_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(13))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(13)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(13),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(13),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[13]~114_combout\);

-- Location: FF_X27_Y19_N1
\u_vga|data_a_roc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[13]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(13));

-- Location: LCCOMB_X34_Y19_N12
\u_vga|tmp_read_data_roc[10]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[10]~112_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(10)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(10))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(10),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(10),
	combout => \u_vga|tmp_read_data_roc[10]~112_combout\);

-- Location: FF_X34_Y19_N13
\u_vga|tmp_read_data_roc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[10]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(10));

-- Location: LCCOMB_X34_Y19_N30
\u_vga|second_data_roc[10]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[10]~260_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(10))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(10),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(10),
	combout => \u_vga|second_data_roc[10]~260_combout\);

-- Location: LCCOMB_X34_Y19_N8
\u_vga|second_data_roc[10]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[10]~261_combout\ = (\u_vga|second_data_roc[10]~260_combout\) # ((\u_vga|Decoder0~10_combout\ & \u_vga|second_data_roc[44]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder0~10_combout\,
	datac => \u_vga|second_data_roc[10]~260_combout\,
	datad => \u_vga|second_data_roc[44]~129_combout\,
	combout => \u_vga|second_data_roc[10]~261_combout\);

-- Location: LCCOMB_X34_Y19_N6
\u_vga|second_data_roc[10]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[10]~262_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(10))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[10]~261_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(10),
	datad => \u_vga|second_data_roc[10]~261_combout\,
	combout => \u_vga|second_data_roc[10]~262_combout\);

-- Location: FF_X34_Y19_N7
\u_vga|second_data_roc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[10]~262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(10));

-- Location: LCCOMB_X27_Y19_N30
\u_vga|data_a_roc[10]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[10]~110_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(10)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(10))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(10),
	datad => \u_vga|second_data_roc\(10),
	combout => \u_vga|data_a_roc[10]~110_combout\);

-- Location: FF_X27_Y19_N31
\u_vga|data_a_roc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[10]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(10));

-- Location: LCCOMB_X26_Y19_N22
\u_vga|tmp_read_data_roc[7]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[7]~120_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(7)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(7))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(7),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(7),
	combout => \u_vga|tmp_read_data_roc[7]~120_combout\);

-- Location: FF_X26_Y19_N23
\u_vga|tmp_read_data_roc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[7]~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(7));

-- Location: LCCOMB_X26_Y19_N8
\u_vga|second_data_roc[7]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[7]~282_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(7)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(7),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(7),
	combout => \u_vga|second_data_roc[7]~282_combout\);

-- Location: LCCOMB_X26_Y19_N2
\u_vga|second_data_roc[7]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[7]~283_combout\ = (\u_vga|second_data_roc[7]~282_combout\) # ((\u_vga|current_submarine\(0) & (\u_vga|second_data_roc[22]~141_combout\ & \u_vga|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|second_data_roc[7]~282_combout\,
	datac => \u_vga|second_data_roc[22]~141_combout\,
	datad => \u_vga|Decoder0~4_combout\,
	combout => \u_vga|second_data_roc[7]~283_combout\);

-- Location: LCCOMB_X27_Y19_N14
\u_vga|second_data_roc[7]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[7]~284_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(7))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[7]~283_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(7),
	datad => \u_vga|second_data_roc[7]~283_combout\,
	combout => \u_vga|second_data_roc[7]~284_combout\);

-- Location: FF_X27_Y19_N15
\u_vga|second_data_roc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[7]~284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(7));

-- Location: LCCOMB_X27_Y19_N18
\u_vga|data_a_roc[7]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[7]~118_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(7)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(7))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(7),
	datad => \u_vga|second_data_roc\(7),
	combout => \u_vga|data_a_roc[7]~118_combout\);

-- Location: FF_X27_Y19_N19
\u_vga|data_a_roc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[7]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(7));

-- Location: LCCOMB_X30_Y20_N2
\u_vga|tmp_read_data_roc[5]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[5]~124_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(5))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(5)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(5),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(5),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[5]~124_combout\);

-- Location: FF_X30_Y20_N3
\u_vga|tmp_read_data_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[5]~124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(5));

-- Location: LCCOMB_X30_Y20_N4
\u_vga|second_data_roc[5]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[5]~293_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(5))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(5),
	datab => \u_vga|tmp_read_data_roc\(5),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_roc[5]~293_combout\);

-- Location: LCCOMB_X30_Y20_N6
\u_vga|second_data_roc[5]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[5]~294_combout\ = (\u_vga|second_data_roc[5]~293_combout\) # ((\u_vga|second_data_roc[22]~141_combout\ & (\u_vga|current_submarine\(0) & \u_vga|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[22]~141_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|second_data_roc[5]~293_combout\,
	datad => \u_vga|Decoder0~5_combout\,
	combout => \u_vga|second_data_roc[5]~294_combout\);

-- Location: LCCOMB_X30_Y20_N26
\u_vga|second_data_roc[5]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[5]~295_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(5))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[5]~294_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(5),
	datad => \u_vga|second_data_roc[5]~294_combout\,
	combout => \u_vga|second_data_roc[5]~295_combout\);

-- Location: FF_X30_Y20_N27
\u_vga|second_data_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[5]~295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(5));

-- Location: LCCOMB_X30_Y20_N20
\u_vga|data_a_roc[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[5]~122_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(5))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(5)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(5),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(5),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[5]~122_combout\);

-- Location: FF_X30_Y20_N21
\u_vga|data_a_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[5]~122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(5));

-- Location: FF_X29_Y21_N11
\u_vga|second_row_roc[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~127_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(47));

-- Location: LCCOMB_X29_Y21_N10
\u_vga|second_row_roc~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~127_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(47))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(47),
	datac => \u_vga|second_row_roc\(47),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~127_combout\);

-- Location: M9K_X22_Y21_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y21_N24
\u_vga|tmp_read_data_roc[253]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[253]~145_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(253))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(253)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(253)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(253),
	datac => \u_vga|tmp_read_data_roc\(253),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[253]~145_combout\);

-- Location: FF_X24_Y21_N25
\u_vga|tmp_read_data_roc[253]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[253]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(253));

-- Location: LCCOMB_X24_Y21_N10
\u_vga|first_data_roc[125]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[125]~132_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(253))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(253))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(253),
	datad => \u_vga|tmp_read_data_roc\(253),
	combout => \u_vga|first_data_roc[125]~132_combout\);

-- Location: LCCOMB_X24_Y21_N4
\u_vga|first_data_roc[125]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[125]~133_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(125))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[125]~132_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(125)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(125),
	datad => \u_vga|first_data_roc[125]~132_combout\,
	combout => \u_vga|first_data_roc[125]~133_combout\);

-- Location: FF_X24_Y21_N5
\u_vga|first_data_roc[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[125]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(125));

-- Location: LCCOMB_X24_Y21_N20
\u_vga|data_a_roc[253]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[253]~143_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(125))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(253)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(253)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(125),
	datac => \u_vga|data_a_roc\(253),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[253]~143_combout\);

-- Location: FF_X24_Y21_N21
\u_vga|data_a_roc[253]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[253]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(253));

-- Location: LCCOMB_X20_Y21_N12
\u_vga|tmp_read_data_roc[252]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[252]~142_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(252))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(252)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(252)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(252),
	datac => \u_vga|tmp_read_data_roc\(252),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[252]~142_combout\);

-- Location: FF_X20_Y21_N13
\u_vga|tmp_read_data_roc[252]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[252]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(252));

-- Location: LCCOMB_X20_Y21_N22
\u_vga|first_data_roc[124]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[124]~126_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(252))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(252))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(252),
	datad => \u_vga|tmp_read_data_roc\(252),
	combout => \u_vga|first_data_roc[124]~126_combout\);

-- Location: LCCOMB_X20_Y21_N6
\u_vga|first_data_roc[124]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[124]~127_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(124)))) # (!\u_vga|first_part~q\ & (\u_vga|first_data_roc[124]~126_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(124)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[124]~126_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(124),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|first_data_roc[124]~127_combout\);

-- Location: FF_X20_Y21_N7
\u_vga|first_data_roc[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[124]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(124));

-- Location: LCCOMB_X20_Y21_N14
\u_vga|data_a_roc[252]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[252]~140_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(124))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(252)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(252)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(124),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(252),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[252]~140_combout\);

-- Location: FF_X20_Y21_N15
\u_vga|data_a_roc[252]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[252]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(252));

-- Location: LCCOMB_X24_Y21_N8
\u_vga|tmp_read_data_roc[249]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[249]~143_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(249)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(249))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(249)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(249),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(249),
	combout => \u_vga|tmp_read_data_roc[249]~143_combout\);

-- Location: FF_X24_Y21_N9
\u_vga|tmp_read_data_roc[249]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[249]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(249));

-- Location: LCCOMB_X24_Y21_N2
\u_vga|first_data_roc[121]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[121]~128_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(249))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(249))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(249),
	datab => \u_vga|tmp_read_data_roc\(249),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[121]~128_combout\);

-- Location: LCCOMB_X24_Y21_N0
\u_vga|first_data_roc[121]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[121]~129_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(121))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[121]~128_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(121)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(121),
	datad => \u_vga|first_data_roc[121]~128_combout\,
	combout => \u_vga|first_data_roc[121]~129_combout\);

-- Location: FF_X24_Y21_N1
\u_vga|first_data_roc[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[121]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(121));

-- Location: LCCOMB_X24_Y21_N16
\u_vga|data_a_roc[249]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[249]~141_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(121))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(249)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(249)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(121),
	datac => \u_vga|data_a_roc\(249),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[249]~141_combout\);

-- Location: FF_X24_Y21_N17
\u_vga|data_a_roc[249]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[249]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(249));

-- Location: LCCOMB_X24_Y21_N28
\u_vga|tmp_read_data_roc[248]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[248]~144_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(248)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(248))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(248)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(248),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(248),
	combout => \u_vga|tmp_read_data_roc[248]~144_combout\);

-- Location: FF_X24_Y21_N29
\u_vga|tmp_read_data_roc[248]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[248]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(248));

-- Location: LCCOMB_X24_Y21_N6
\u_vga|first_data_roc[120]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[120]~130_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(248))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(248))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(248),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(248),
	combout => \u_vga|first_data_roc[120]~130_combout\);

-- Location: LCCOMB_X24_Y21_N18
\u_vga|first_data_roc[120]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[120]~131_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(120))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[120]~130_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(120)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(120),
	datad => \u_vga|first_data_roc[120]~130_combout\,
	combout => \u_vga|first_data_roc[120]~131_combout\);

-- Location: FF_X24_Y21_N19
\u_vga|first_data_roc[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[120]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(120));

-- Location: LCCOMB_X24_Y21_N26
\u_vga|data_a_roc[248]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[248]~142_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(120))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(248)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(248)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(120),
	datac => \u_vga|data_a_roc\(248),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[248]~142_combout\);

-- Location: FF_X24_Y21_N27
\u_vga|data_a_roc[248]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[248]~142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(248));

-- Location: LCCOMB_X23_Y21_N24
\u_vga|tmp_read_data_roc[237]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[237]~133_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(237)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(237))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(237)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(237),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(237),
	combout => \u_vga|tmp_read_data_roc[237]~133_combout\);

-- Location: FF_X23_Y21_N25
\u_vga|tmp_read_data_roc[237]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[237]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(237));

-- Location: LCCOMB_X23_Y21_N10
\u_vga|first_data_roc[109]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[109]~108_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(237))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(237))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(237),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(237),
	combout => \u_vga|first_data_roc[109]~108_combout\);

-- Location: LCCOMB_X23_Y21_N4
\u_vga|first_data_roc[109]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[109]~109_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(109))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[109]~108_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(109)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(109),
	datad => \u_vga|first_data_roc[109]~108_combout\,
	combout => \u_vga|first_data_roc[109]~109_combout\);

-- Location: FF_X23_Y21_N5
\u_vga|first_data_roc[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[109]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(109));

-- Location: LCCOMB_X23_Y21_N20
\u_vga|data_a_roc[237]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[237]~131_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(109))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(237)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(237)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(109),
	datac => \u_vga|data_a_roc\(237),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[237]~131_combout\);

-- Location: FF_X23_Y21_N21
\u_vga|data_a_roc[237]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[237]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(237));

-- Location: LCCOMB_X26_Y21_N12
\u_vga|tmp_read_data_roc[236]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[236]~130_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(236))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(236)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(236)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(236),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(236),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[236]~130_combout\);

-- Location: FF_X26_Y21_N13
\u_vga|tmp_read_data_roc[236]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[236]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(236));

-- Location: LCCOMB_X26_Y21_N22
\u_vga|first_data_roc[108]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[108]~102_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(236))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(236))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(236),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(236),
	combout => \u_vga|first_data_roc[108]~102_combout\);

-- Location: LCCOMB_X26_Y21_N6
\u_vga|first_data_roc[108]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[108]~103_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(108))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[108]~102_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(108))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[108]~102_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(108),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[108]~103_combout\);

-- Location: FF_X26_Y21_N7
\u_vga|first_data_roc[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[108]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(108));

-- Location: LCCOMB_X26_Y21_N14
\u_vga|data_a_roc[236]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[236]~128_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(108))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(236)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(236)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(108),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(236),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[236]~128_combout\);

-- Location: FF_X26_Y21_N15
\u_vga|data_a_roc[236]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[236]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(236));

-- Location: LCCOMB_X23_Y21_N8
\u_vga|tmp_read_data_roc[233]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[233]~131_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(233)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(233))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(233)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(233),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(233),
	combout => \u_vga|tmp_read_data_roc[233]~131_combout\);

-- Location: FF_X23_Y21_N9
\u_vga|tmp_read_data_roc[233]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[233]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(233));

-- Location: LCCOMB_X23_Y21_N2
\u_vga|first_data_roc[105]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[105]~104_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(233))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(233))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(233),
	datac => \u_vga|tmp_read_data_roc\(233),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[105]~104_combout\);

-- Location: LCCOMB_X23_Y21_N0
\u_vga|first_data_roc[105]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[105]~105_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(105))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[105]~104_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(105),
	datad => \u_vga|first_data_roc[105]~104_combout\,
	combout => \u_vga|first_data_roc[105]~105_combout\);

-- Location: FF_X23_Y21_N1
\u_vga|first_data_roc[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[105]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(105));

-- Location: LCCOMB_X23_Y21_N16
\u_vga|data_a_roc[233]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[233]~129_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(105))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(233)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(233)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(105),
	datac => \u_vga|data_a_roc\(233),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[233]~129_combout\);

-- Location: FF_X23_Y21_N17
\u_vga|data_a_roc[233]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[233]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(233));

-- Location: LCCOMB_X23_Y21_N28
\u_vga|tmp_read_data_roc[232]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[232]~132_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(232))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(232)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(232)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(232),
	datac => \u_vga|tmp_read_data_roc\(232),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[232]~132_combout\);

-- Location: FF_X23_Y21_N29
\u_vga|tmp_read_data_roc[232]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[232]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(232));

-- Location: LCCOMB_X23_Y21_N6
\u_vga|first_data_roc[104]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[104]~106_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(232))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(232))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(232),
	datad => \u_vga|tmp_read_data_roc\(232),
	combout => \u_vga|first_data_roc[104]~106_combout\);

-- Location: LCCOMB_X23_Y21_N26
\u_vga|first_data_roc[104]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[104]~107_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(104))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[104]~106_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(104),
	datad => \u_vga|first_data_roc[104]~106_combout\,
	combout => \u_vga|first_data_roc[104]~107_combout\);

-- Location: FF_X23_Y21_N27
\u_vga|first_data_roc[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[104]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(104));

-- Location: LCCOMB_X23_Y21_N18
\u_vga|data_a_roc[232]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[232]~130_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(104))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(232)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(232)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(104),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(232),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[232]~130_combout\);

-- Location: FF_X23_Y21_N19
\u_vga|data_a_roc[232]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[232]~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(232));

-- Location: LCCOMB_X23_Y22_N16
\u_vga|tmp_read_data_roc[221]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[221]~137_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(221))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(221)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(221)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(221),
	datac => \u_vga|tmp_read_data_roc\(221),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[221]~137_combout\);

-- Location: FF_X23_Y22_N17
\u_vga|tmp_read_data_roc[221]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[221]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(221));

-- Location: LCCOMB_X23_Y22_N2
\u_vga|first_data_roc[93]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[93]~116_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(221))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(221))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(221),
	datad => \u_vga|tmp_read_data_roc\(221),
	combout => \u_vga|first_data_roc[93]~116_combout\);

-- Location: LCCOMB_X23_Y22_N20
\u_vga|first_data_roc[93]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[93]~117_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(93))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[93]~116_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(93)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(93),
	datad => \u_vga|first_data_roc[93]~116_combout\,
	combout => \u_vga|first_data_roc[93]~117_combout\);

-- Location: FF_X23_Y22_N21
\u_vga|first_data_roc[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[93]~117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(93));

-- Location: LCCOMB_X23_Y22_N4
\u_vga|data_a_roc[221]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[221]~135_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(93))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(221)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(221)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(93),
	datac => \u_vga|data_a_roc\(221),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[221]~135_combout\);

-- Location: FF_X23_Y22_N5
\u_vga|data_a_roc[221]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[221]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(221));

-- Location: LCCOMB_X23_Y22_N24
\u_vga|tmp_read_data_roc[220]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[220]~135_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(220)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(220))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(220)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(220),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(220),
	combout => \u_vga|tmp_read_data_roc[220]~135_combout\);

-- Location: FF_X23_Y22_N25
\u_vga|tmp_read_data_roc[220]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[220]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(220));

-- Location: LCCOMB_X23_Y22_N18
\u_vga|first_data_roc[92]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[92]~112_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(220)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(220)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(220),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(220),
	combout => \u_vga|first_data_roc[92]~112_combout\);

-- Location: LCCOMB_X23_Y22_N8
\u_vga|first_data_roc[92]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[92]~113_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(92))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[92]~112_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(92)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(92),
	datad => \u_vga|first_data_roc[92]~112_combout\,
	combout => \u_vga|first_data_roc[92]~113_combout\);

-- Location: FF_X23_Y22_N9
\u_vga|first_data_roc[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[92]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(92));

-- Location: LCCOMB_X23_Y22_N0
\u_vga|data_a_roc[220]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[220]~133_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(92))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(220)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(220)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(92),
	datac => \u_vga|data_a_roc\(220),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[220]~133_combout\);

-- Location: FF_X23_Y22_N1
\u_vga|data_a_roc[220]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[220]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(220));

-- Location: LCCOMB_X23_Y21_N12
\u_vga|tmp_read_data_roc[217]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[217]~134_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(217))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(217)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(217)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(217),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(217),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[217]~134_combout\);

-- Location: FF_X23_Y21_N13
\u_vga|tmp_read_data_roc[217]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[217]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(217));

-- Location: LCCOMB_X23_Y21_N30
\u_vga|first_data_roc[89]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[89]~110_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(217))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(217))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(217),
	datad => \u_vga|tmp_read_data_roc\(217),
	combout => \u_vga|first_data_roc[89]~110_combout\);

-- Location: LCCOMB_X23_Y21_N14
\u_vga|first_data_roc[89]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[89]~111_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(89))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[89]~110_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(89),
	datad => \u_vga|first_data_roc[89]~110_combout\,
	combout => \u_vga|first_data_roc[89]~111_combout\);

-- Location: FF_X23_Y21_N15
\u_vga|first_data_roc[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[89]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(89));

-- Location: LCCOMB_X23_Y21_N22
\u_vga|data_a_roc[217]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[217]~132_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(89)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(217))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(217)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(217),
	datad => \u_vga|first_data_roc\(89),
	combout => \u_vga|data_a_roc[217]~132_combout\);

-- Location: FF_X23_Y21_N23
\u_vga|data_a_roc[217]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[217]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(217));

-- Location: LCCOMB_X23_Y22_N28
\u_vga|tmp_read_data_roc[216]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[216]~136_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(216))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(216)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(216)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(216),
	datac => \u_vga|tmp_read_data_roc\(216),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[216]~136_combout\);

-- Location: FF_X23_Y22_N29
\u_vga|tmp_read_data_roc[216]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[216]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(216));

-- Location: LCCOMB_X23_Y22_N22
\u_vga|first_data_roc[88]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[88]~114_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(216))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(216))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(216),
	datad => \u_vga|tmp_read_data_roc\(216),
	combout => \u_vga|first_data_roc[88]~114_combout\);

-- Location: LCCOMB_X23_Y22_N10
\u_vga|first_data_roc[88]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[88]~115_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(88)))) # (!\u_vga|first_part~q\ & (\u_vga|first_data_roc[88]~114_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[88]~114_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(88),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|first_data_roc[88]~115_combout\);

-- Location: FF_X23_Y22_N11
\u_vga|first_data_roc[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[88]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(88));

-- Location: LCCOMB_X23_Y22_N26
\u_vga|data_a_roc[216]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[216]~134_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(88))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(216)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(216)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(88),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(216),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[216]~134_combout\);

-- Location: FF_X23_Y22_N27
\u_vga|data_a_roc[216]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[216]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(216));

-- Location: LCCOMB_X20_Y21_N16
\u_vga|tmp_read_data_roc[205]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[205]~141_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(205)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(205))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(205)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(205),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(205),
	combout => \u_vga|tmp_read_data_roc[205]~141_combout\);

-- Location: FF_X20_Y21_N17
\u_vga|tmp_read_data_roc[205]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[205]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(205));

-- Location: LCCOMB_X20_Y21_N10
\u_vga|first_data_roc[77]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[77]~124_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(205))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(205))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(205),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(205),
	combout => \u_vga|first_data_roc[77]~124_combout\);

-- Location: LCCOMB_X20_Y21_N28
\u_vga|first_data_roc[77]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[77]~125_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(77))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[77]~124_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(77)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(77),
	datad => \u_vga|first_data_roc[77]~124_combout\,
	combout => \u_vga|first_data_roc[77]~125_combout\);

-- Location: FF_X20_Y21_N29
\u_vga|first_data_roc[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[77]~125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(77));

-- Location: LCCOMB_X20_Y21_N20
\u_vga|data_a_roc[205]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[205]~139_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(77))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(205)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(205)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(77),
	datac => \u_vga|data_a_roc\(205),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[205]~139_combout\);

-- Location: FF_X20_Y21_N21
\u_vga|data_a_roc[205]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[205]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(205));

-- Location: LCCOMB_X20_Y21_N24
\u_vga|tmp_read_data_roc[204]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[204]~139_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(204))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(204)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(204)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(204),
	datac => \u_vga|tmp_read_data_roc\(204),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[204]~139_combout\);

-- Location: FF_X20_Y21_N25
\u_vga|tmp_read_data_roc[204]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[204]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(204));

-- Location: LCCOMB_X20_Y21_N18
\u_vga|first_data_roc[76]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[76]~120_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(204))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(204))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(204),
	datad => \u_vga|tmp_read_data_roc\(204),
	combout => \u_vga|first_data_roc[76]~120_combout\);

-- Location: LCCOMB_X20_Y21_N0
\u_vga|first_data_roc[76]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[76]~121_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(76))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[76]~120_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(76),
	datad => \u_vga|first_data_roc[76]~120_combout\,
	combout => \u_vga|first_data_roc[76]~121_combout\);

-- Location: FF_X20_Y21_N1
\u_vga|first_data_roc[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[76]~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(76));

-- Location: LCCOMB_X20_Y21_N8
\u_vga|data_a_roc[204]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[204]~137_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(76))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(204)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(204)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(76),
	datac => \u_vga|data_a_roc\(204),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[204]~137_combout\);

-- Location: FF_X20_Y21_N9
\u_vga|data_a_roc[204]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[204]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(204));

-- Location: LCCOMB_X23_Y22_N12
\u_vga|tmp_read_data_roc[201]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[201]~138_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(201))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(201)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(201)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(201),
	datac => \u_vga|tmp_read_data_roc\(201),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[201]~138_combout\);

-- Location: FF_X23_Y22_N13
\u_vga|tmp_read_data_roc[201]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[201]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(201));

-- Location: LCCOMB_X23_Y22_N6
\u_vga|first_data_roc[73]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[73]~118_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(201))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(201))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(201),
	datad => \u_vga|tmp_read_data_roc\(201),
	combout => \u_vga|first_data_roc[73]~118_combout\);

-- Location: LCCOMB_X23_Y22_N30
\u_vga|first_data_roc[73]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[73]~119_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(73))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[73]~118_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(73),
	datad => \u_vga|first_data_roc[73]~118_combout\,
	combout => \u_vga|first_data_roc[73]~119_combout\);

-- Location: FF_X23_Y22_N31
\u_vga|first_data_roc[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[73]~119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(73));

-- Location: LCCOMB_X23_Y22_N14
\u_vga|data_a_roc[201]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[201]~136_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(73)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(201))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(201)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(201),
	datad => \u_vga|first_data_roc\(73),
	combout => \u_vga|data_a_roc[201]~136_combout\);

-- Location: FF_X23_Y22_N15
\u_vga|data_a_roc[201]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[201]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(201));

-- Location: LCCOMB_X20_Y21_N4
\u_vga|tmp_read_data_roc[200]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[200]~140_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(200)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(200))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(200)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(200),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(200),
	combout => \u_vga|tmp_read_data_roc[200]~140_combout\);

-- Location: FF_X20_Y21_N5
\u_vga|tmp_read_data_roc[200]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[200]~140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(200));

-- Location: LCCOMB_X20_Y21_N30
\u_vga|first_data_roc[72]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[72]~122_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(200))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(200))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(200),
	datab => \u_vga|tmp_read_data_roc\(200),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[72]~122_combout\);

-- Location: LCCOMB_X20_Y21_N26
\u_vga|first_data_roc[72]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[72]~123_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(72)))) # (!\u_vga|first_part~q\ & (\u_vga|first_data_roc[72]~122_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[72]~122_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(72),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|first_data_roc[72]~123_combout\);

-- Location: FF_X20_Y21_N27
\u_vga|first_data_roc[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[72]~123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(72));

-- Location: LCCOMB_X20_Y21_N2
\u_vga|data_a_roc[200]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[200]~138_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(72))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(200)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(200)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(72),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(200),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[200]~138_combout\);

-- Location: FF_X20_Y21_N3
\u_vga|data_a_roc[200]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[200]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(200));

-- Location: LCCOMB_X26_Y21_N16
\u_vga|tmp_read_data_roc[63]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[63]~129_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(63))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(63)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(63),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(63),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[63]~129_combout\);

-- Location: FF_X26_Y21_N17
\u_vga|tmp_read_data_roc[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[63]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(63));

-- Location: LCCOMB_X26_Y21_N18
\u_vga|second_data_roc[63]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[63]~307_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(63))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(63),
	datad => \u_vga|tmp_read_data_roc\(63),
	combout => \u_vga|second_data_roc[63]~307_combout\);

-- Location: LCCOMB_X26_Y21_N4
\u_vga|second_data_roc[63]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[63]~308_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(63))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[63]~307_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(63))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[63]~307_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(63),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[63]~308_combout\);

-- Location: FF_X26_Y21_N5
\u_vga|second_data_roc[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[63]~308_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(63));

-- Location: LCCOMB_X26_Y21_N28
\u_vga|data_a_roc[63]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[63]~127_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(63)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(63))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(63),
	datad => \u_vga|second_data_roc\(63),
	combout => \u_vga|data_a_roc[63]~127_combout\);

-- Location: FF_X26_Y21_N29
\u_vga|data_a_roc[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[63]~127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(63));

-- Location: LCCOMB_X28_Y21_N18
\u_vga|tmp_read_data_roc[15]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[15]~128_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(15))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(15)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(15),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(15),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[15]~128_combout\);

-- Location: FF_X28_Y21_N19
\u_vga|tmp_read_data_roc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[15]~128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(15));

-- Location: LCCOMB_X28_Y21_N12
\u_vga|second_data_roc[15]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[15]~304_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(15))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(15),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(15),
	combout => \u_vga|second_data_roc[15]~304_combout\);

-- Location: LCCOMB_X28_Y21_N14
\u_vga|second_data_roc[15]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[15]~305_combout\ = (\u_vga|second_data_roc[15]~304_combout\) # ((\u_vga|Decoder0~4_combout\ & \u_vga|second_data_roc[41]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datac => \u_vga|second_data_roc[41]~186_combout\,
	datad => \u_vga|second_data_roc[15]~304_combout\,
	combout => \u_vga|second_data_roc[15]~305_combout\);

-- Location: LCCOMB_X28_Y21_N30
\u_vga|second_data_roc[15]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[15]~306_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(15))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[15]~305_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc[15]~305_combout\,
	datac => \u_vga|second_data_roc\(15),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[15]~306_combout\);

-- Location: FF_X28_Y21_N31
\u_vga|second_data_roc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[15]~306_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(15));

-- Location: LCCOMB_X28_Y21_N26
\u_vga|data_a_roc[15]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[15]~126_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(15))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(15)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(15),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(15),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[15]~126_combout\);

-- Location: FF_X28_Y21_N27
\u_vga|data_a_roc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[15]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(15));

-- Location: FF_X29_Y21_N19
\u_vga|second_row_roc[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~130_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(63));

-- Location: LCCOMB_X29_Y21_N18
\u_vga|second_row_roc~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~130_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(63))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(63),
	datac => \u_vga|second_row_roc\(63),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~130_combout\);

-- Location: FF_X29_Y21_N31
\u_vga|second_row_roc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~129_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(15));

-- Location: LCCOMB_X29_Y21_N30
\u_vga|second_row_roc~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~129_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(15))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(15),
	datac => \u_vga|second_row_roc\(15),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~129_combout\);

-- Location: FF_X29_Y21_N29
\u_vga|second_row_roc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~128_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(31));

-- Location: LCCOMB_X29_Y21_N28
\u_vga|second_row_roc~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~128_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(31))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(31),
	datac => \u_vga|second_row_roc\(31),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~128_combout\);

-- Location: LCCOMB_X29_Y21_N24
\u_vga|Mux2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~80_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8)) # (\u_vga|second_row_roc~128_combout\)))) # (!\u_vga|h_cnt\(7) & (\u_vga|second_row_roc~129_combout\ & (!\u_vga|h_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~129_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~128_combout\,
	combout => \u_vga|Mux2~80_combout\);

-- Location: LCCOMB_X29_Y21_N4
\u_vga|Mux2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~81_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~80_combout\ & ((\u_vga|second_row_roc~130_combout\))) # (!\u_vga|Mux2~80_combout\ & (\u_vga|second_row_roc~127_combout\)))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~127_combout\,
	datab => \u_vga|second_row_roc~130_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Mux2~80_combout\,
	combout => \u_vga|Mux2~81_combout\);

-- Location: FF_X32_Y21_N11
\u_vga|second_row_roc[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~115_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(45));

-- Location: LCCOMB_X32_Y21_N10
\u_vga|second_row_roc~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~115_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(45))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(45),
	datac => \u_vga|second_row_roc\(45),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~115_combout\);

-- Location: FF_X20_Y20_N1
\u_vga|second_row_roc[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~118_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(61));

-- Location: LCCOMB_X20_Y20_N0
\u_vga|second_row_roc~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~118_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(61)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(61),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(61),
	combout => \u_vga|second_row_roc~118_combout\);

-- Location: FF_X32_Y21_N15
\u_vga|second_row_roc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~117_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(13));

-- Location: LCCOMB_X32_Y21_N14
\u_vga|second_row_roc~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~117_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(13))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(13),
	datac => \u_vga|second_row_roc\(13),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~117_combout\);

-- Location: FF_X32_Y21_N5
\u_vga|second_row_roc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~116_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(29));

-- Location: LCCOMB_X32_Y21_N4
\u_vga|second_row_roc~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~116_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(29))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(29),
	datac => \u_vga|second_row_roc\(29),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~116_combout\);

-- Location: LCCOMB_X32_Y21_N8
\u_vga|Mux2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~73_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|second_row_roc~116_combout\) # (\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & (\u_vga|second_row_roc~117_combout\ & ((!\u_vga|h_cnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|second_row_roc~117_combout\,
	datac => \u_vga|second_row_roc~116_combout\,
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux2~73_combout\);

-- Location: LCCOMB_X32_Y21_N2
\u_vga|Mux2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~74_combout\ = (\u_vga|Mux2~73_combout\ & (((\u_vga|second_row_roc~118_combout\) # (!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux2~73_combout\ & (\u_vga|second_row_roc~115_combout\ & ((\u_vga|h_cnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~115_combout\,
	datab => \u_vga|second_row_roc~118_combout\,
	datac => \u_vga|Mux2~73_combout\,
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux2~74_combout\);

-- Location: FF_X29_Y21_N7
\u_vga|second_row_roc[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~124_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(37));

-- Location: LCCOMB_X29_Y21_N6
\u_vga|second_row_roc~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~124_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(37))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(37),
	datac => \u_vga|second_row_roc\(37),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~124_combout\);

-- Location: FF_X29_Y21_N1
\u_vga|second_row_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~125_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(5));

-- Location: LCCOMB_X29_Y21_N0
\u_vga|second_row_roc~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~125_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(5))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(5),
	datac => \u_vga|second_row_roc\(5),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~125_combout\);

-- Location: LCCOMB_X29_Y21_N26
\u_vga|Mux2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~77_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & (\u_vga|second_row_roc~124_combout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|second_row_roc~125_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~124_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~125_combout\,
	combout => \u_vga|Mux2~77_combout\);

-- Location: FF_X29_Y21_N21
\u_vga|second_row_roc[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~126_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(53));

-- Location: LCCOMB_X29_Y21_N20
\u_vga|second_row_roc~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~126_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(53))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(53),
	datac => \u_vga|second_row_roc\(53),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~126_combout\);

-- Location: FF_X29_Y21_N13
\u_vga|second_row_roc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~123_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(21));

-- Location: LCCOMB_X29_Y21_N12
\u_vga|second_row_roc~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~123_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(21))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(21),
	datac => \u_vga|second_row_roc\(21),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~123_combout\);

-- Location: LCCOMB_X29_Y21_N22
\u_vga|Mux2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~78_combout\ = (\u_vga|Mux2~77_combout\ & (((\u_vga|second_row_roc~126_combout\)) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|Mux2~77_combout\ & (\u_vga|h_cnt\(7) & ((\u_vga|second_row_roc~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~77_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|second_row_roc~126_combout\,
	datad => \u_vga|second_row_roc~123_combout\,
	combout => \u_vga|Mux2~78_combout\);

-- Location: FF_X32_Y21_N13
\u_vga|second_row_roc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~119_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(23));

-- Location: LCCOMB_X32_Y21_N12
\u_vga|second_row_roc~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~119_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(23))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(23),
	datac => \u_vga|second_row_roc\(23),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~119_combout\);

-- Location: FF_X32_Y21_N29
\u_vga|second_row_roc[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~122_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(55));

-- Location: LCCOMB_X32_Y21_N28
\u_vga|second_row_roc~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~122_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(55))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(55),
	datac => \u_vga|second_row_roc\(55),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~122_combout\);

-- Location: FF_X32_Y21_N7
\u_vga|second_row_roc[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~120_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(39));

-- Location: LCCOMB_X32_Y21_N6
\u_vga|second_row_roc~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~120_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(39))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(39),
	datac => \u_vga|second_row_roc\(39),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~120_combout\);

-- Location: FF_X32_Y21_N17
\u_vga|second_row_roc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~121_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(7));

-- Location: LCCOMB_X32_Y21_N16
\u_vga|second_row_roc~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~121_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(7))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(7),
	datac => \u_vga|second_row_roc\(7),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~121_combout\);

-- Location: LCCOMB_X32_Y21_N18
\u_vga|Mux2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~75_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|second_row_roc~120_combout\) # ((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & (((!\u_vga|h_cnt\(7) & \u_vga|second_row_roc~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~120_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|second_row_roc~121_combout\,
	combout => \u_vga|Mux2~75_combout\);

-- Location: LCCOMB_X32_Y21_N22
\u_vga|Mux2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~76_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~75_combout\ & ((\u_vga|second_row_roc~122_combout\))) # (!\u_vga|Mux2~75_combout\ & (\u_vga|second_row_roc~119_combout\)))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux2~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~119_combout\,
	datab => \u_vga|second_row_roc~122_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|Mux2~75_combout\,
	combout => \u_vga|Mux2~76_combout\);

-- Location: LCCOMB_X29_Y21_N16
\u_vga|Mux2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~79_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & ((\u_vga|Mux2~76_combout\))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux2~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~78_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux2~76_combout\,
	combout => \u_vga|Mux2~79_combout\);

-- Location: LCCOMB_X29_Y21_N14
\u_vga|Mux2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~82_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux2~79_combout\ & (\u_vga|Mux2~81_combout\)) # (!\u_vga|Mux2~79_combout\ & ((\u_vga|Mux2~74_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux2~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Mux2~81_combout\,
	datac => \u_vga|Mux2~74_combout\,
	datad => \u_vga|Mux2~79_combout\,
	combout => \u_vga|Mux2~82_combout\);

-- Location: FF_X34_Y20_N11
\u_vga|second_row_roc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~71_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(22));

-- Location: LCCOMB_X34_Y20_N10
\u_vga|second_row_roc~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~71_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(22))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(22),
	datac => \u_vga|second_row_roc\(22),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~71_combout\);

-- Location: FF_X34_Y20_N3
\u_vga|second_row_roc[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~74_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(54));

-- Location: LCCOMB_X34_Y20_N2
\u_vga|second_row_roc~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~74_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(54))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(54),
	datac => \u_vga|second_row_roc\(54),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~74_combout\);

-- Location: FF_X34_Y20_N15
\u_vga|second_row_roc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~73_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(6));

-- Location: LCCOMB_X34_Y20_N14
\u_vga|second_row_roc~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~73_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(6))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(6),
	datac => \u_vga|second_row_roc\(6),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~73_combout\);

-- Location: FF_X34_Y20_N29
\u_vga|second_row_roc[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~72_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(38));

-- Location: LCCOMB_X34_Y20_N28
\u_vga|second_row_roc~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~72_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(38))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(38),
	datac => \u_vga|second_row_roc\(38),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~72_combout\);

-- Location: LCCOMB_X34_Y20_N0
\u_vga|Mux2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~44_combout\ = (\u_vga|h_cnt\(7) & (\u_vga|h_cnt\(8))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & ((\u_vga|second_row_roc~72_combout\))) # (!\u_vga|h_cnt\(8) & (\u_vga|second_row_roc~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|second_row_roc~73_combout\,
	datad => \u_vga|second_row_roc~72_combout\,
	combout => \u_vga|Mux2~44_combout\);

-- Location: LCCOMB_X34_Y20_N4
\u_vga|Mux2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~45_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~44_combout\ & ((\u_vga|second_row_roc~74_combout\))) # (!\u_vga|Mux2~44_combout\ & (\u_vga|second_row_roc~71_combout\)))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~71_combout\,
	datab => \u_vga|second_row_roc~74_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|Mux2~44_combout\,
	combout => \u_vga|Mux2~45_combout\);

-- Location: LCCOMB_X26_Y16_N26
\u_vga|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~11_combout\ = (!\u_vga|current_submarine\(2) & (!\u_vga|current_submarine\(5) & (!\u_vga|current_submarine\(4) & !\u_vga|current_submarine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Decoder0~11_combout\);

-- Location: LCCOMB_X26_Y16_N28
\u_vga|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~6_combout\ = (!\u_vga|current_submarine\(2) & (!\u_vga|current_submarine\(5) & (\u_vga|current_submarine\(4) & !\u_vga|current_submarine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Decoder0~6_combout\);

-- Location: LCCOMB_X26_Y16_N22
\u_vga|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~9_combout\ = (!\u_vga|current_submarine\(2) & (\u_vga|current_submarine\(5) & (!\u_vga|current_submarine\(4) & !\u_vga|current_submarine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Decoder0~9_combout\);

-- Location: M9K_X33_Y17_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X35_Y21_N8
\u_vga|tmp_read_data_roc[62]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[62]~81_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(62))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(62)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(62),
	datac => \u_vga|tmp_read_data_roc\(62),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[62]~81_combout\);

-- Location: FF_X35_Y21_N9
\u_vga|tmp_read_data_roc[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[62]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(62));

-- Location: LCCOMB_X35_Y21_N18
\u_vga|second_data_roc[62]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[62]~172_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(62))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(62),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(62),
	combout => \u_vga|second_data_roc[62]~172_combout\);

-- Location: LCCOMB_X35_Y21_N28
\u_vga|second_data_roc[62]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[62]~173_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(62))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[62]~172_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(62),
	datad => \u_vga|second_data_roc[62]~172_combout\,
	combout => \u_vga|second_data_roc[62]~173_combout\);

-- Location: FF_X35_Y21_N29
\u_vga|second_data_roc[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[62]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(62));

-- Location: LCCOMB_X35_Y21_N12
\u_vga|data_a_roc[62]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[62]~79_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(62))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(62)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(62),
	datac => \u_vga|data_a_roc\(62),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[62]~79_combout\);

-- Location: FF_X35_Y21_N13
\u_vga|data_a_roc[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[62]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(62));

-- Location: LCCOMB_X29_Y17_N28
\u_vga|tmp_read_data_roc[57]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[57]~89_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(57)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(57))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(57),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(57),
	combout => \u_vga|tmp_read_data_roc[57]~89_combout\);

-- Location: FF_X29_Y17_N29
\u_vga|tmp_read_data_roc[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[57]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(57));

-- Location: LCCOMB_X29_Y17_N30
\u_vga|second_data_roc[57]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[57]~195_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(57)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(57),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(57),
	combout => \u_vga|second_data_roc[57]~195_combout\);

-- Location: LCCOMB_X29_Y17_N10
\u_vga|second_data_roc[57]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[57]~196_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(57)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[57]~195_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[57]~195_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(57),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[57]~196_combout\);

-- Location: FF_X29_Y17_N11
\u_vga|second_data_roc[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[57]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(57));

-- Location: LCCOMB_X29_Y17_N26
\u_vga|data_a_roc[57]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[57]~87_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(57))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(57)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(57),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(57),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[57]~87_combout\);

-- Location: FF_X29_Y17_N27
\u_vga|data_a_roc[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[57]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(57));

-- Location: LCCOMB_X35_Y21_N4
\u_vga|tmp_read_data_roc[52]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[52]~77_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(52))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(52)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(52),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(52),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[52]~77_combout\);

-- Location: FF_X35_Y21_N5
\u_vga|tmp_read_data_roc[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[52]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(52));

-- Location: LCCOMB_X35_Y21_N14
\u_vga|second_data_roc[52]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[52]~161_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(52))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(52),
	datab => \u_vga|tmp_read_data_roc\(52),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_roc[52]~161_combout\);

-- Location: LCCOMB_X35_Y21_N26
\u_vga|second_data_roc[52]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[52]~162_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(52))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[52]~161_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(52))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc[52]~161_combout\,
	datac => \u_vga|second_data_roc\(52),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[52]~162_combout\);

-- Location: FF_X35_Y21_N27
\u_vga|second_data_roc[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[52]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(52));

-- Location: LCCOMB_X35_Y21_N10
\u_vga|data_a_roc[52]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[52]~75_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(52))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(52)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(52),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(52),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[52]~75_combout\);

-- Location: FF_X35_Y21_N11
\u_vga|data_a_roc[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[52]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(52));

-- Location: LCCOMB_X29_Y17_N0
\u_vga|tmp_read_data_roc[51]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[51]~85_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(51))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(51)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(51),
	datac => \u_vga|tmp_read_data_roc\(51),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[51]~85_combout\);

-- Location: FF_X29_Y17_N1
\u_vga|tmp_read_data_roc[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[51]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(51));

-- Location: LCCOMB_X29_Y17_N2
\u_vga|second_data_roc[51]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[51]~183_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(51))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(51),
	datad => \u_vga|tmp_read_data_roc\(51),
	combout => \u_vga|second_data_roc[51]~183_combout\);

-- Location: LCCOMB_X29_Y17_N8
\u_vga|second_data_roc[51]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[51]~184_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(51))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[51]~183_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(51),
	datad => \u_vga|second_data_roc[51]~183_combout\,
	combout => \u_vga|second_data_roc[51]~184_combout\);

-- Location: FF_X29_Y17_N9
\u_vga|second_data_roc[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[51]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(51));

-- Location: LCCOMB_X29_Y17_N24
\u_vga|data_a_roc[51]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[51]~83_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(51))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(51)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(51),
	datac => \u_vga|data_a_roc\(51),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[51]~83_combout\);

-- Location: FF_X29_Y17_N25
\u_vga|data_a_roc[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[51]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(51));

-- Location: LCCOMB_X35_Y19_N10
\u_vga|tmp_read_data_roc[46]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[46]~78_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(46))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(46)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(46),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(46),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[46]~78_combout\);

-- Location: FF_X35_Y19_N11
\u_vga|tmp_read_data_roc[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[46]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(46));

-- Location: LCCOMB_X35_Y19_N28
\u_vga|second_data_roc[46]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[46]~163_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(46))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(46),
	datad => \u_vga|tmp_read_data_roc\(46),
	combout => \u_vga|second_data_roc[46]~163_combout\);

-- Location: LCCOMB_X35_Y19_N30
\u_vga|second_data_roc[46]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[46]~164_combout\ = (\u_vga|second_data_roc[46]~163_combout\) # ((\u_vga|second_data_roc[44]~129_combout\ & \u_vga|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[44]~129_combout\,
	datac => \u_vga|Decoder0~2_combout\,
	datad => \u_vga|second_data_roc[46]~163_combout\,
	combout => \u_vga|second_data_roc[46]~164_combout\);

-- Location: LCCOMB_X35_Y19_N16
\u_vga|second_data_roc[46]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[46]~165_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(46))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[46]~164_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(46))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[46]~164_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(46),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[46]~165_combout\);

-- Location: FF_X35_Y19_N17
\u_vga|second_data_roc[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[46]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(46));

-- Location: LCCOMB_X35_Y19_N26
\u_vga|data_a_roc[46]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[46]~76_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(46))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(46)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(46),
	datac => \u_vga|data_a_roc\(46),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[46]~76_combout\);

-- Location: FF_X35_Y19_N27
\u_vga|data_a_roc[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[46]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(46));

-- Location: LCCOMB_X28_Y19_N30
\u_vga|tmp_read_data_roc[41]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[41]~86_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(41)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(41))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(41),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(41),
	combout => \u_vga|tmp_read_data_roc[41]~86_combout\);

-- Location: FF_X28_Y19_N31
\u_vga|tmp_read_data_roc[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[41]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(41));

-- Location: LCCOMB_X28_Y19_N24
\u_vga|second_data_roc[41]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[41]~185_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(41)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(41),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(41),
	combout => \u_vga|second_data_roc[41]~185_combout\);

-- Location: LCCOMB_X28_Y19_N10
\u_vga|second_data_roc[41]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[41]~187_combout\ = (\u_vga|second_data_roc[41]~185_combout\) # ((\u_vga|Decoder0~9_combout\ & \u_vga|second_data_roc[41]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder0~9_combout\,
	datac => \u_vga|second_data_roc[41]~186_combout\,
	datad => \u_vga|second_data_roc[41]~185_combout\,
	combout => \u_vga|second_data_roc[41]~187_combout\);

-- Location: LCCOMB_X28_Y19_N14
\u_vga|second_data_roc[41]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[41]~188_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(41))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[41]~187_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(41),
	datad => \u_vga|second_data_roc[41]~187_combout\,
	combout => \u_vga|second_data_roc[41]~188_combout\);

-- Location: FF_X28_Y19_N15
\u_vga|second_data_roc[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[41]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(41));

-- Location: LCCOMB_X28_Y19_N8
\u_vga|data_a_roc[41]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[41]~84_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(41)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(41))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(41),
	datad => \u_vga|second_data_roc\(41),
	combout => \u_vga|data_a_roc[41]~84_combout\);

-- Location: FF_X28_Y19_N9
\u_vga|data_a_roc[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[41]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(41));

-- Location: LCCOMB_X30_Y21_N20
\u_vga|tmp_read_data_roc[36]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[36]~75_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(36)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(36))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(36),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(36),
	combout => \u_vga|tmp_read_data_roc[36]~75_combout\);

-- Location: FF_X30_Y21_N21
\u_vga|tmp_read_data_roc[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[36]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(36));

-- Location: LCCOMB_X30_Y21_N14
\u_vga|second_data_roc[36]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[36]~155_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(36)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(36),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(36),
	combout => \u_vga|second_data_roc[36]~155_combout\);

-- Location: LCCOMB_X30_Y21_N16
\u_vga|second_data_roc[36]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[36]~156_combout\ = (\u_vga|second_data_roc[36]~155_combout\) # ((\u_vga|Decoder0~3_combout\ & (!\u_vga|current_submarine\(0) & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~3_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|second_data_roc[36]~155_combout\,
	datad => \u_vga|second_data_roc[22]~141_combout\,
	combout => \u_vga|second_data_roc[36]~156_combout\);

-- Location: LCCOMB_X30_Y21_N6
\u_vga|second_data_roc[36]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[36]~157_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(36))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[36]~156_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(36),
	datad => \u_vga|second_data_roc[36]~156_combout\,
	combout => \u_vga|second_data_roc[36]~157_combout\);

-- Location: FF_X30_Y21_N7
\u_vga|second_data_roc[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[36]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(36));

-- Location: LCCOMB_X30_Y21_N24
\u_vga|data_a_roc[36]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[36]~73_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(36))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(36)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(36),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(36),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[36]~73_combout\);

-- Location: FF_X30_Y21_N25
\u_vga|data_a_roc[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[36]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(36));

-- Location: LCCOMB_X32_Y18_N30
\u_vga|tmp_read_data_roc[35]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[35]~83_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(35)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(35))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(35),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(35),
	combout => \u_vga|tmp_read_data_roc[35]~83_combout\);

-- Location: FF_X32_Y18_N31
\u_vga|tmp_read_data_roc[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[35]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(35));

-- Location: LCCOMB_X32_Y18_N0
\u_vga|second_data_roc[35]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[35]~177_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(35)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(35),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(35),
	combout => \u_vga|second_data_roc[35]~177_combout\);

-- Location: LCCOMB_X32_Y18_N2
\u_vga|second_data_roc[35]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[35]~178_combout\ = (\u_vga|second_data_roc[35]~177_combout\) # ((\u_vga|second_data_roc[22]~141_combout\ & (\u_vga|Decoder0~8_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[22]~141_combout\,
	datab => \u_vga|Decoder0~8_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|second_data_roc[35]~177_combout\,
	combout => \u_vga|second_data_roc[35]~178_combout\);

-- Location: LCCOMB_X32_Y18_N24
\u_vga|second_data_roc[35]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[35]~179_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(35))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[35]~178_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(35),
	datad => \u_vga|second_data_roc[35]~178_combout\,
	combout => \u_vga|second_data_roc[35]~179_combout\);

-- Location: FF_X32_Y18_N25
\u_vga|second_data_roc[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[35]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(35));

-- Location: LCCOMB_X32_Y18_N10
\u_vga|data_a_roc[35]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[35]~81_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(35))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(35)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(35),
	datac => \u_vga|data_a_roc\(35),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[35]~81_combout\);

-- Location: FF_X32_Y18_N11
\u_vga|data_a_roc[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[35]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(35));

-- Location: LCCOMB_X30_Y17_N0
\u_vga|tmp_read_data_roc[33]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[33]~91_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(33))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(33)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(33),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(33),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[33]~91_combout\);

-- Location: FF_X30_Y17_N1
\u_vga|tmp_read_data_roc[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[33]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(33));

-- Location: LCCOMB_X30_Y17_N18
\u_vga|second_data_roc[33]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[33]~200_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(33)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(33),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(33),
	combout => \u_vga|second_data_roc[33]~200_combout\);

-- Location: LCCOMB_X30_Y17_N12
\u_vga|second_data_roc[33]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[33]~201_combout\ = (\u_vga|second_data_roc[33]~200_combout\) # ((\u_vga|Decoder0~9_combout\ & (\u_vga|current_submarine\(0) & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|second_data_roc[22]~141_combout\,
	datad => \u_vga|second_data_roc[33]~200_combout\,
	combout => \u_vga|second_data_roc[33]~201_combout\);

-- Location: LCCOMB_X30_Y17_N24
\u_vga|second_data_roc[33]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[33]~202_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(33))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[33]~201_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(33),
	datad => \u_vga|second_data_roc[33]~201_combout\,
	combout => \u_vga|second_data_roc[33]~202_combout\);

-- Location: FF_X30_Y17_N25
\u_vga|second_data_roc[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[33]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(33));

-- Location: LCCOMB_X30_Y17_N16
\u_vga|data_a_roc[33]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[33]~89_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(33))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(33)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(33),
	datac => \u_vga|data_a_roc\(33),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[33]~89_combout\);

-- Location: FF_X30_Y17_N17
\u_vga|data_a_roc[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[33]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(33));

-- Location: LCCOMB_X34_Y21_N16
\u_vga|tmp_read_data_roc[30]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[30]~79_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(30)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(30))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(30),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(30),
	combout => \u_vga|tmp_read_data_roc[30]~79_combout\);

-- Location: FF_X34_Y21_N17
\u_vga|tmp_read_data_roc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[30]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(30));

-- Location: LCCOMB_X34_Y21_N10
\u_vga|second_data_roc[30]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[30]~166_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(30))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(30),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(30),
	combout => \u_vga|second_data_roc[30]~166_combout\);

-- Location: LCCOMB_X34_Y21_N28
\u_vga|second_data_roc[30]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[30]~167_combout\ = (\u_vga|second_data_roc[30]~166_combout\) # ((\u_vga|Decoder0~1_combout\ & \u_vga|second_data_roc[44]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~1_combout\,
	datac => \u_vga|second_data_roc[44]~129_combout\,
	datad => \u_vga|second_data_roc[30]~166_combout\,
	combout => \u_vga|second_data_roc[30]~167_combout\);

-- Location: LCCOMB_X34_Y21_N0
\u_vga|second_data_roc[30]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[30]~168_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(30))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[30]~167_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(30),
	datad => \u_vga|second_data_roc[30]~167_combout\,
	combout => \u_vga|second_data_roc[30]~168_combout\);

-- Location: FF_X34_Y21_N1
\u_vga|second_data_roc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[30]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(30));

-- Location: LCCOMB_X34_Y21_N8
\u_vga|data_a_roc[30]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[30]~77_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(30))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(30)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(30),
	datac => \u_vga|data_a_roc\(30),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[30]~77_combout\);

-- Location: FF_X34_Y21_N9
\u_vga|data_a_roc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[30]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(30));

-- Location: LCCOMB_X31_Y17_N28
\u_vga|tmp_read_data_roc[25]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[25]~87_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(25)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(25))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(25),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(25),
	combout => \u_vga|tmp_read_data_roc[25]~87_combout\);

-- Location: FF_X31_Y17_N29
\u_vga|tmp_read_data_roc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[25]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(25));

-- Location: LCCOMB_X31_Y17_N6
\u_vga|second_data_roc[25]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[25]~189_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(25)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(25),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(25),
	combout => \u_vga|second_data_roc[25]~189_combout\);

-- Location: LCCOMB_X31_Y17_N24
\u_vga|second_data_roc[25]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[25]~190_combout\ = (\u_vga|second_data_roc[25]~189_combout\) # ((\u_vga|second_data_roc[41]~186_combout\ & \u_vga|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[41]~186_combout\,
	datac => \u_vga|Decoder0~6_combout\,
	datad => \u_vga|second_data_roc[25]~189_combout\,
	combout => \u_vga|second_data_roc[25]~190_combout\);

-- Location: LCCOMB_X31_Y17_N14
\u_vga|second_data_roc[25]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[25]~191_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(25))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[25]~190_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(25),
	datad => \u_vga|second_data_roc[25]~190_combout\,
	combout => \u_vga|second_data_roc[25]~191_combout\);

-- Location: FF_X31_Y17_N15
\u_vga|second_data_roc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[25]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(25));

-- Location: LCCOMB_X31_Y17_N8
\u_vga|data_a_roc[25]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[25]~85_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(25))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(25)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(25),
	datac => \u_vga|data_a_roc\(25),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[25]~85_combout\);

-- Location: FF_X31_Y17_N9
\u_vga|data_a_roc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[25]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(25));

-- Location: LCCOMB_X35_Y20_N20
\u_vga|tmp_read_data_roc[20]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[20]~74_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(20)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(20))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(20),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(20),
	combout => \u_vga|tmp_read_data_roc[20]~74_combout\);

-- Location: FF_X35_Y20_N21
\u_vga|tmp_read_data_roc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[20]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(20));

-- Location: LCCOMB_X35_Y20_N6
\u_vga|second_data_roc[20]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[20]~152_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(20))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(20),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(20),
	combout => \u_vga|second_data_roc[20]~152_combout\);

-- Location: LCCOMB_X35_Y20_N24
\u_vga|second_data_roc[20]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[20]~153_combout\ = (\u_vga|second_data_roc[20]~152_combout\) # ((\u_vga|Decoder0~0_combout\ & (\u_vga|second_data_roc[22]~141_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~0_combout\,
	datab => \u_vga|second_data_roc[22]~141_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|second_data_roc[20]~152_combout\,
	combout => \u_vga|second_data_roc[20]~153_combout\);

-- Location: LCCOMB_X35_Y20_N28
\u_vga|second_data_roc[20]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[20]~154_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(20))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[20]~153_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(20),
	datad => \u_vga|second_data_roc[20]~153_combout\,
	combout => \u_vga|second_data_roc[20]~154_combout\);

-- Location: FF_X35_Y20_N29
\u_vga|second_data_roc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[20]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(20));

-- Location: LCCOMB_X35_Y20_N12
\u_vga|data_a_roc[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[20]~72_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(20))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(20)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(20),
	datac => \u_vga|data_a_roc\(20),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[20]~72_combout\);

-- Location: FF_X35_Y20_N13
\u_vga|data_a_roc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[20]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(20));

-- Location: LCCOMB_X28_Y17_N20
\u_vga|tmp_read_data_roc[19]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[19]~82_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(19)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(19))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(19),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(19),
	combout => \u_vga|tmp_read_data_roc[19]~82_combout\);

-- Location: FF_X28_Y17_N21
\u_vga|tmp_read_data_roc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[19]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(19));

-- Location: LCCOMB_X28_Y17_N22
\u_vga|second_data_roc[19]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[19]~174_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(19))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(19),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(19),
	combout => \u_vga|second_data_roc[19]~174_combout\);

-- Location: LCCOMB_X28_Y17_N16
\u_vga|second_data_roc[19]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[19]~175_combout\ = (\u_vga|second_data_roc[19]~174_combout\) # ((\u_vga|second_data_roc[22]~141_combout\ & (\u_vga|Decoder0~7_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[22]~141_combout\,
	datab => \u_vga|Decoder0~7_combout\,
	datac => \u_vga|second_data_roc[19]~174_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|second_data_roc[19]~175_combout\);

-- Location: LCCOMB_X28_Y17_N12
\u_vga|second_data_roc[19]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[19]~176_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(19))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[19]~175_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(19),
	datad => \u_vga|second_data_roc[19]~175_combout\,
	combout => \u_vga|second_data_roc[19]~176_combout\);

-- Location: FF_X28_Y17_N13
\u_vga|second_data_roc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[19]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(19));

-- Location: LCCOMB_X28_Y17_N4
\u_vga|data_a_roc[19]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[19]~80_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(19))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(19)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(19),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(19),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[19]~80_combout\);

-- Location: FF_X28_Y17_N5
\u_vga|data_a_roc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[19]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(19));

-- Location: LCCOMB_X31_Y17_N18
\u_vga|tmp_read_data_roc[17]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[17]~90_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(17))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(17)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(17),
	datac => \u_vga|tmp_read_data_roc\(17),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[17]~90_combout\);

-- Location: FF_X31_Y17_N19
\u_vga|tmp_read_data_roc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[17]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(17));

-- Location: LCCOMB_X31_Y17_N4
\u_vga|second_data_roc[17]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[17]~197_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(17))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(17),
	datad => \u_vga|tmp_read_data_roc\(17),
	combout => \u_vga|second_data_roc[17]~197_combout\);

-- Location: LCCOMB_X31_Y17_N22
\u_vga|second_data_roc[17]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[17]~198_combout\ = (\u_vga|second_data_roc[17]~197_combout\) # ((\u_vga|Decoder0~6_combout\ & (\u_vga|current_submarine\(0) & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~6_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|second_data_roc[17]~197_combout\,
	datad => \u_vga|second_data_roc[22]~141_combout\,
	combout => \u_vga|second_data_roc[17]~198_combout\);

-- Location: LCCOMB_X31_Y17_N16
\u_vga|second_data_roc[17]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[17]~199_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(17))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[17]~198_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[17]~198_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(17),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[17]~199_combout\);

-- Location: FF_X31_Y17_N17
\u_vga|second_data_roc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[17]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(17));

-- Location: LCCOMB_X31_Y17_N26
\u_vga|data_a_roc[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[17]~88_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(17))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(17)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(17),
	datac => \u_vga|data_a_roc\(17),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[17]~88_combout\);

-- Location: FF_X31_Y17_N27
\u_vga|data_a_roc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[17]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(17));

-- Location: LCCOMB_X28_Y21_N24
\u_vga|tmp_read_data_roc[14]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[14]~80_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(14)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(14))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(14),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(14),
	combout => \u_vga|tmp_read_data_roc[14]~80_combout\);

-- Location: FF_X28_Y21_N25
\u_vga|tmp_read_data_roc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[14]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(14));

-- Location: LCCOMB_X28_Y21_N10
\u_vga|second_data_roc[14]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[14]~169_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(14)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(14),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(14),
	combout => \u_vga|second_data_roc[14]~169_combout\);

-- Location: LCCOMB_X28_Y21_N20
\u_vga|second_data_roc[14]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[14]~170_combout\ = (\u_vga|second_data_roc[14]~169_combout\) # ((\u_vga|Decoder0~4_combout\ & \u_vga|second_data_roc[44]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datac => \u_vga|second_data_roc[44]~129_combout\,
	datad => \u_vga|second_data_roc[14]~169_combout\,
	combout => \u_vga|second_data_roc[14]~170_combout\);

-- Location: LCCOMB_X28_Y21_N28
\u_vga|second_data_roc[14]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[14]~171_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(14))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[14]~170_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(14),
	datad => \u_vga|second_data_roc[14]~170_combout\,
	combout => \u_vga|second_data_roc[14]~171_combout\);

-- Location: FF_X28_Y21_N29
\u_vga|second_data_roc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[14]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(14));

-- Location: LCCOMB_X28_Y21_N0
\u_vga|data_a_roc[14]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[14]~78_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(14))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(14)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(14),
	datac => \u_vga|data_a_roc\(14),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[14]~78_combout\);

-- Location: FF_X28_Y21_N1
\u_vga|data_a_roc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[14]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(14));

-- Location: LCCOMB_X32_Y19_N2
\u_vga|tmp_read_data_roc[9]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[9]~88_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(9))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(9)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(9),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(9),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[9]~88_combout\);

-- Location: FF_X32_Y19_N3
\u_vga|tmp_read_data_roc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[9]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(9));

-- Location: LCCOMB_X32_Y19_N20
\u_vga|second_data_roc[9]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[9]~192_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(9)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(9),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(9),
	combout => \u_vga|second_data_roc[9]~192_combout\);

-- Location: LCCOMB_X32_Y19_N22
\u_vga|second_data_roc[9]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[9]~193_combout\ = (\u_vga|second_data_roc[9]~192_combout\) # ((\u_vga|second_data_roc[41]~186_combout\ & \u_vga|Decoder0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_roc[41]~186_combout\,
	datac => \u_vga|Decoder0~11_combout\,
	datad => \u_vga|second_data_roc[9]~192_combout\,
	combout => \u_vga|second_data_roc[9]~193_combout\);

-- Location: LCCOMB_X32_Y19_N4
\u_vga|second_data_roc[9]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[9]~194_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(9))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[9]~193_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[9]~193_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(9),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[9]~194_combout\);

-- Location: FF_X32_Y19_N5
\u_vga|second_data_roc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[9]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(9));

-- Location: LCCOMB_X32_Y19_N16
\u_vga|data_a_roc[9]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[9]~86_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(9))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(9)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(9),
	datac => \u_vga|data_a_roc\(9),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[9]~86_combout\);

-- Location: FF_X32_Y19_N17
\u_vga|data_a_roc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[9]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(9));

-- Location: LCCOMB_X30_Y20_N24
\u_vga|tmp_read_data_roc[4]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[4]~76_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(4)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(4))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(4),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(4),
	combout => \u_vga|tmp_read_data_roc[4]~76_combout\);

-- Location: FF_X30_Y20_N25
\u_vga|tmp_read_data_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[4]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(4));

-- Location: LCCOMB_X30_Y20_N18
\u_vga|second_data_roc[4]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[4]~158_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(4)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(4),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(4),
	combout => \u_vga|second_data_roc[4]~158_combout\);

-- Location: LCCOMB_X30_Y20_N12
\u_vga|second_data_roc[4]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[4]~159_combout\ = (\u_vga|second_data_roc[4]~158_combout\) # ((\u_vga|second_data_roc[22]~141_combout\ & (!\u_vga|current_submarine\(0) & \u_vga|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[22]~141_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|Decoder0~5_combout\,
	datad => \u_vga|second_data_roc[4]~158_combout\,
	combout => \u_vga|second_data_roc[4]~159_combout\);

-- Location: LCCOMB_X30_Y20_N16
\u_vga|second_data_roc[4]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[4]~160_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(4))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[4]~159_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(4),
	datad => \u_vga|second_data_roc[4]~159_combout\,
	combout => \u_vga|second_data_roc[4]~160_combout\);

-- Location: FF_X30_Y20_N17
\u_vga|second_data_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[4]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(4));

-- Location: LCCOMB_X30_Y20_N10
\u_vga|data_a_roc[4]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[4]~74_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(4))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(4)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(4),
	datac => \u_vga|data_a_roc\(4),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[4]~74_combout\);

-- Location: FF_X30_Y20_N11
\u_vga|data_a_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[4]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(4));

-- Location: LCCOMB_X34_Y19_N26
\u_vga|tmp_read_data_roc[3]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[3]~84_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(3))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(3)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(3),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(3),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[3]~84_combout\);

-- Location: FF_X34_Y19_N27
\u_vga|tmp_read_data_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[3]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(3));

-- Location: LCCOMB_X34_Y19_N4
\u_vga|second_data_roc[3]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[3]~180_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(3))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(3),
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(3),
	combout => \u_vga|second_data_roc[3]~180_combout\);

-- Location: LCCOMB_X34_Y21_N6
\u_vga|second_data_roc[3]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[3]~181_combout\ = (\u_vga|second_data_roc[3]~180_combout\) # ((\u_vga|second_data_roc[22]~141_combout\ & (\u_vga|Decoder0~10_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[22]~141_combout\,
	datab => \u_vga|Decoder0~10_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|second_data_roc[3]~180_combout\,
	combout => \u_vga|second_data_roc[3]~181_combout\);

-- Location: LCCOMB_X34_Y21_N2
\u_vga|second_data_roc[3]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[3]~182_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(3))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[3]~181_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(3),
	datad => \u_vga|second_data_roc[3]~181_combout\,
	combout => \u_vga|second_data_roc[3]~182_combout\);

-- Location: FF_X34_Y21_N3
\u_vga|second_data_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[3]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(3));

-- Location: LCCOMB_X34_Y21_N26
\u_vga|data_a_roc[3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[3]~82_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(3))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(3)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(3),
	datac => \u_vga|data_a_roc\(3),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[3]~82_combout\);

-- Location: FF_X34_Y21_N27
\u_vga|data_a_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[3]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(3));

-- Location: FF_X34_Y17_N31
\u_vga|second_row_roc[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~78_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(52));

-- Location: LCCOMB_X34_Y17_N30
\u_vga|second_row_roc~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~78_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(52))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(52),
	datac => \u_vga|second_row_roc\(52),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~78_combout\);

-- Location: FF_X34_Y17_N19
\u_vga|second_row_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~77_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(4));

-- Location: LCCOMB_X34_Y17_N18
\u_vga|second_row_roc~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~77_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(4))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(4),
	datac => \u_vga|second_row_roc\(4),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~77_combout\);

-- Location: FF_X34_Y17_N17
\u_vga|second_row_roc[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~76_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(36));

-- Location: LCCOMB_X34_Y17_N16
\u_vga|second_row_roc~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~76_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(36))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(36),
	datac => \u_vga|second_row_roc\(36),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~76_combout\);

-- Location: LCCOMB_X34_Y17_N28
\u_vga|Mux2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~46_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & ((\u_vga|second_row_roc~76_combout\))) # (!\u_vga|h_cnt\(8) & (\u_vga|second_row_roc~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|second_row_roc~77_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~76_combout\,
	combout => \u_vga|Mux2~46_combout\);

-- Location: FF_X34_Y17_N7
\u_vga|second_row_roc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~75_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(20));

-- Location: LCCOMB_X34_Y17_N6
\u_vga|second_row_roc~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~75_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(20))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(20),
	datac => \u_vga|second_row_roc\(20),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~75_combout\);

-- Location: LCCOMB_X34_Y17_N24
\u_vga|Mux2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~47_combout\ = (\u_vga|Mux2~46_combout\ & ((\u_vga|second_row_roc~78_combout\) # ((!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux2~46_combout\ & (((\u_vga|h_cnt\(7) & \u_vga|second_row_roc~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~78_combout\,
	datab => \u_vga|Mux2~46_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|second_row_roc~75_combout\,
	combout => \u_vga|Mux2~47_combout\);

-- Location: LCCOMB_X34_Y17_N26
\u_vga|Mux2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~48_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(6)) # ((\u_vga|Mux2~45_combout\)))) # (!\u_vga|h_cnt\(4) & (!\u_vga|h_cnt\(6) & ((\u_vga|Mux2~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|Mux2~45_combout\,
	datad => \u_vga|Mux2~47_combout\,
	combout => \u_vga|Mux2~48_combout\);

-- Location: FF_X34_Y20_N31
\u_vga|second_row_roc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~69_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(12));

-- Location: LCCOMB_X34_Y20_N30
\u_vga|second_row_roc~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~69_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(12))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(12),
	datac => \u_vga|second_row_roc\(12),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~69_combout\);

-- Location: FF_X34_Y20_N13
\u_vga|second_row_roc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~68_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(28));

-- Location: LCCOMB_X34_Y20_N12
\u_vga|second_row_roc~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~68_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(28))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(28),
	datac => \u_vga|second_row_roc\(28),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~68_combout\);

-- Location: LCCOMB_X34_Y20_N24
\u_vga|Mux2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~42_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & ((\u_vga|second_row_roc~68_combout\))) # (!\u_vga|h_cnt\(7) & (\u_vga|second_row_roc~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~69_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|second_row_roc~68_combout\,
	combout => \u_vga|Mux2~42_combout\);

-- Location: FF_X29_Y19_N19
\u_vga|second_row_roc[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~70_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(60));

-- Location: LCCOMB_X29_Y19_N18
\u_vga|second_row_roc~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~70_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(60)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(60),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(60),
	combout => \u_vga|second_row_roc~70_combout\);

-- Location: FF_X29_Y19_N25
\u_vga|second_row_roc[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~67_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(44));

-- Location: LCCOMB_X29_Y19_N24
\u_vga|second_row_roc~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~67_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(44)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(44),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(44),
	combout => \u_vga|second_row_roc~67_combout\);

-- Location: LCCOMB_X29_Y19_N12
\u_vga|Mux2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~43_combout\ = (\u_vga|Mux2~42_combout\ & ((\u_vga|second_row_roc~70_combout\) # ((!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux2~42_combout\ & (((\u_vga|h_cnt\(8) & \u_vga|second_row_roc~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~42_combout\,
	datab => \u_vga|second_row_roc~70_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~67_combout\,
	combout => \u_vga|Mux2~43_combout\);

-- Location: FF_X34_Y17_N15
\u_vga|second_row_roc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~80_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(30));

-- Location: LCCOMB_X34_Y17_N14
\u_vga|second_row_roc~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~80_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(30))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(30),
	datac => \u_vga|second_row_roc\(30),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~80_combout\);

-- Location: FF_X34_Y17_N1
\u_vga|second_row_roc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~81_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(14));

-- Location: LCCOMB_X34_Y17_N0
\u_vga|second_row_roc~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~81_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(14))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(14),
	datac => \u_vga|second_row_roc\(14),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~81_combout\);

-- Location: LCCOMB_X34_Y17_N10
\u_vga|Mux2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~49_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8)) # ((\u_vga|second_row_roc~80_combout\)))) # (!\u_vga|h_cnt\(7) & (!\u_vga|h_cnt\(8) & ((\u_vga|second_row_roc~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|second_row_roc~80_combout\,
	datad => \u_vga|second_row_roc~81_combout\,
	combout => \u_vga|Mux2~49_combout\);

-- Location: FF_X34_Y16_N27
\u_vga|second_row_roc[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~82_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(62));

-- Location: LCCOMB_X34_Y16_N26
\u_vga|second_row_roc~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~82_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(62))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(62),
	datac => \u_vga|second_row_roc\(62),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~82_combout\);

-- Location: FF_X34_Y17_N13
\u_vga|second_row_roc[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~79_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(46));

-- Location: LCCOMB_X34_Y17_N12
\u_vga|second_row_roc~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~79_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(46))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(46),
	datac => \u_vga|second_row_roc\(46),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~79_combout\);

-- Location: LCCOMB_X34_Y17_N20
\u_vga|Mux2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~50_combout\ = (\u_vga|Mux2~49_combout\ & (((\u_vga|second_row_roc~82_combout\)) # (!\u_vga|h_cnt\(8)))) # (!\u_vga|Mux2~49_combout\ & (\u_vga|h_cnt\(8) & ((\u_vga|second_row_roc~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~49_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|second_row_roc~82_combout\,
	datad => \u_vga|second_row_roc~79_combout\,
	combout => \u_vga|Mux2~50_combout\);

-- Location: LCCOMB_X34_Y17_N22
\u_vga|Mux2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~51_combout\ = (\u_vga|Mux2~48_combout\ & (((\u_vga|Mux2~50_combout\)) # (!\u_vga|h_cnt\(6)))) # (!\u_vga|Mux2~48_combout\ & (\u_vga|h_cnt\(6) & (\u_vga|Mux2~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~48_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|Mux2~43_combout\,
	datad => \u_vga|Mux2~50_combout\,
	combout => \u_vga|Mux2~51_combout\);

-- Location: LCCOMB_X26_Y16_N20
\u_vga|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder0~12_combout\ = (!\u_vga|current_submarine\(2) & (\u_vga|current_submarine\(5) & (\u_vga|current_submarine\(4) & !\u_vga|current_submarine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Decoder0~12_combout\);

-- Location: M9K_X33_Y19_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N16
\u_vga|tmp_read_data_roc[59]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[59]~97_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(59)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(59))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(59),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(59),
	combout => \u_vga|tmp_read_data_roc[59]~97_combout\);

-- Location: FF_X29_Y17_N17
\u_vga|tmp_read_data_roc[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[59]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(59));

-- Location: LCCOMB_X29_Y17_N18
\u_vga|second_data_roc[59]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[59]~218_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(59)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(59),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(59),
	combout => \u_vga|second_data_roc[59]~218_combout\);

-- Location: LCCOMB_X29_Y17_N12
\u_vga|second_data_roc[59]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[59]~219_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(59))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[59]~218_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(59),
	datad => \u_vga|second_data_roc[59]~218_combout\,
	combout => \u_vga|second_data_roc[59]~219_combout\);

-- Location: FF_X29_Y17_N13
\u_vga|second_data_roc[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[59]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(59));

-- Location: LCCOMB_X29_Y17_N4
\u_vga|data_a_roc[59]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[59]~95_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(59))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(59)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(59),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(59),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[59]~95_combout\);

-- Location: FF_X29_Y17_N5
\u_vga|data_a_roc[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[59]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(59));

-- Location: LCCOMB_X34_Y23_N12
\u_vga|tmp_read_data_roc[56]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[56]~105_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(56))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(56)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(56),
	datac => \u_vga|tmp_read_data_roc\(56),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[56]~105_combout\);

-- Location: FF_X34_Y23_N13
\u_vga|tmp_read_data_roc[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[56]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(56));

-- Location: LCCOMB_X34_Y23_N6
\u_vga|second_data_roc[56]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[56]~240_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(56))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(56),
	datad => \u_vga|tmp_read_data_roc\(56),
	combout => \u_vga|second_data_roc[56]~240_combout\);

-- Location: LCCOMB_X34_Y23_N2
\u_vga|second_data_roc[56]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[56]~241_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(56))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[56]~240_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(56),
	datad => \u_vga|second_data_roc[56]~240_combout\,
	combout => \u_vga|second_data_roc[56]~241_combout\);

-- Location: FF_X34_Y23_N3
\u_vga|second_data_roc[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[56]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(56));

-- Location: LCCOMB_X34_Y23_N26
\u_vga|data_a_roc[56]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[56]~103_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(56))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(56)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(56),
	datac => \u_vga|data_a_roc\(56),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[56]~103_combout\);

-- Location: FF_X34_Y23_N27
\u_vga|data_a_roc[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[56]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(56));

-- Location: LCCOMB_X34_Y23_N8
\u_vga|tmp_read_data_roc[50]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[50]~101_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(50)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(50))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(50),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(50),
	combout => \u_vga|tmp_read_data_roc[50]~101_combout\);

-- Location: FF_X34_Y23_N9
\u_vga|tmp_read_data_roc[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[50]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(50));

-- Location: LCCOMB_X34_Y23_N10
\u_vga|second_data_roc[50]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[50]~229_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(50))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(50),
	datac => \u_vga|tmp_read_data_roc\(50),
	combout => \u_vga|second_data_roc[50]~229_combout\);

-- Location: LCCOMB_X34_Y23_N0
\u_vga|second_data_roc[50]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[50]~230_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(50))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[50]~229_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(50),
	datad => \u_vga|second_data_roc[50]~229_combout\,
	combout => \u_vga|second_data_roc[50]~230_combout\);

-- Location: FF_X34_Y23_N1
\u_vga|second_data_roc[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[50]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(50));

-- Location: LCCOMB_X34_Y23_N24
\u_vga|data_a_roc[50]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[50]~99_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(50))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(50)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(50),
	datac => \u_vga|data_a_roc\(50),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[50]~99_combout\);

-- Location: FF_X34_Y23_N25
\u_vga|data_a_roc[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[50]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(50));

-- Location: LCCOMB_X31_Y19_N8
\u_vga|tmp_read_data_roc[49]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[49]~93_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(49))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(49)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(49),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(49),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[49]~93_combout\);

-- Location: FF_X31_Y19_N9
\u_vga|tmp_read_data_roc[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[49]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(49));

-- Location: LCCOMB_X31_Y19_N26
\u_vga|second_data_roc[49]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[49]~206_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(49))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(49),
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(49),
	combout => \u_vga|second_data_roc[49]~206_combout\);

-- Location: LCCOMB_X30_Y18_N28
\u_vga|second_data_roc[49]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[49]~207_combout\ = (\u_vga|second_data_roc[49]~206_combout\) # ((\u_vga|current_submarine\(0) & (\u_vga|Decoder0~12_combout\ & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~12_combout\,
	datac => \u_vga|second_data_roc[22]~141_combout\,
	datad => \u_vga|second_data_roc[49]~206_combout\,
	combout => \u_vga|second_data_roc[49]~207_combout\);

-- Location: LCCOMB_X30_Y18_N20
\u_vga|second_data_roc[49]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[49]~208_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(49))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[49]~207_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(49),
	datad => \u_vga|second_data_roc[49]~207_combout\,
	combout => \u_vga|second_data_roc[49]~208_combout\);

-- Location: FF_X30_Y18_N21
\u_vga|second_data_roc[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[49]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(49));

-- Location: LCCOMB_X30_Y18_N12
\u_vga|data_a_roc[49]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[49]~91_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(49))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(49)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(49),
	datac => \u_vga|data_a_roc\(49),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[49]~91_combout\);

-- Location: FF_X30_Y18_N13
\u_vga|data_a_roc[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[49]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(49));

-- Location: LCCOMB_X30_Y18_N30
\u_vga|tmp_read_data_roc[48]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[48]~109_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(48)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(48))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(48),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(48),
	combout => \u_vga|tmp_read_data_roc[48]~109_combout\);

-- Location: FF_X30_Y18_N31
\u_vga|tmp_read_data_roc[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[48]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(48));

-- Location: LCCOMB_X30_Y18_N16
\u_vga|second_data_roc[48]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[48]~251_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(48)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(48),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(48),
	combout => \u_vga|second_data_roc[48]~251_combout\);

-- Location: LCCOMB_X30_Y18_N18
\u_vga|second_data_roc[48]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[48]~252_combout\ = (\u_vga|second_data_roc[48]~251_combout\) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~12_combout\ & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~12_combout\,
	datac => \u_vga|second_data_roc[22]~141_combout\,
	datad => \u_vga|second_data_roc[48]~251_combout\,
	combout => \u_vga|second_data_roc[48]~252_combout\);

-- Location: LCCOMB_X30_Y18_N6
\u_vga|second_data_roc[48]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[48]~253_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(48))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[48]~252_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(48),
	datad => \u_vga|second_data_roc[48]~252_combout\,
	combout => \u_vga|second_data_roc[48]~253_combout\);

-- Location: FF_X30_Y18_N7
\u_vga|second_data_roc[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[48]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(48));

-- Location: LCCOMB_X30_Y18_N14
\u_vga|data_a_roc[48]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[48]~107_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(48))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(48)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(48),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(48),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[48]~107_combout\);

-- Location: FF_X30_Y18_N15
\u_vga|data_a_roc[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[48]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(48));

-- Location: LCCOMB_X32_Y19_N0
\u_vga|tmp_read_data_roc[43]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[43]~94_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(43))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(43)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(43),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(43),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[43]~94_combout\);

-- Location: FF_X32_Y19_N1
\u_vga|tmp_read_data_roc[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[43]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(43));

-- Location: LCCOMB_X32_Y19_N10
\u_vga|second_data_roc[43]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[43]~209_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(43)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(43),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(43),
	combout => \u_vga|second_data_roc[43]~209_combout\);

-- Location: LCCOMB_X32_Y19_N28
\u_vga|second_data_roc[43]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[43]~210_combout\ = (\u_vga|second_data_roc[43]~209_combout\) # ((\u_vga|Decoder0~8_combout\ & \u_vga|second_data_roc[41]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~8_combout\,
	datab => \u_vga|second_data_roc[41]~186_combout\,
	datad => \u_vga|second_data_roc[43]~209_combout\,
	combout => \u_vga|second_data_roc[43]~210_combout\);

-- Location: LCCOMB_X32_Y19_N14
\u_vga|second_data_roc[43]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[43]~211_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(43))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[43]~210_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[43]~210_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(43),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[43]~211_combout\);

-- Location: FF_X32_Y19_N15
\u_vga|second_data_roc[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[43]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(43));

-- Location: LCCOMB_X32_Y19_N26
\u_vga|data_a_roc[43]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[43]~92_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(43))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(43)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|second_data_roc\(43),
	datac => \u_vga|data_a_roc\(43),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[43]~92_combout\);

-- Location: FF_X32_Y19_N27
\u_vga|data_a_roc[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[43]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(43));

-- Location: LCCOMB_X28_Y19_N2
\u_vga|tmp_read_data_roc[40]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[40]~102_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(40)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(40))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(40),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(40),
	combout => \u_vga|tmp_read_data_roc[40]~102_combout\);

-- Location: FF_X28_Y19_N3
\u_vga|tmp_read_data_roc[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[40]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(40));

-- Location: LCCOMB_X28_Y19_N12
\u_vga|second_data_roc[40]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[40]~231_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(40)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(40),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(40),
	combout => \u_vga|second_data_roc[40]~231_combout\);

-- Location: LCCOMB_X28_Y19_N22
\u_vga|second_data_roc[40]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[40]~232_combout\ = (\u_vga|second_data_roc[40]~231_combout\) # ((\u_vga|Decoder0~9_combout\ & \u_vga|second_data_roc[44]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[40]~231_combout\,
	datab => \u_vga|Decoder0~9_combout\,
	datad => \u_vga|second_data_roc[44]~129_combout\,
	combout => \u_vga|second_data_roc[40]~232_combout\);

-- Location: LCCOMB_X28_Y19_N26
\u_vga|second_data_roc[40]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[40]~233_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(40)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[40]~232_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[40]~232_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(40),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[40]~233_combout\);

-- Location: FF_X28_Y19_N27
\u_vga|second_data_roc[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[40]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(40));

-- Location: LCCOMB_X28_Y19_N20
\u_vga|data_a_roc[40]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[40]~100_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(40))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(40)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(40),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(40),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[40]~100_combout\);

-- Location: FF_X28_Y19_N21
\u_vga|data_a_roc[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[40]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(40));

-- Location: LCCOMB_X32_Y18_N20
\u_vga|tmp_read_data_roc[34]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[34]~99_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(34)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(34))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(34),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(34),
	combout => \u_vga|tmp_read_data_roc[34]~99_combout\);

-- Location: FF_X32_Y18_N21
\u_vga|tmp_read_data_roc[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[34]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(34));

-- Location: LCCOMB_X32_Y18_N6
\u_vga|second_data_roc[34]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[34]~223_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(34)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(34),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(34),
	combout => \u_vga|second_data_roc[34]~223_combout\);

-- Location: LCCOMB_X32_Y18_N16
\u_vga|second_data_roc[34]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[34]~224_combout\ = (\u_vga|second_data_roc[34]~223_combout\) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~8_combout\ & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~8_combout\,
	datac => \u_vga|second_data_roc[22]~141_combout\,
	datad => \u_vga|second_data_roc[34]~223_combout\,
	combout => \u_vga|second_data_roc[34]~224_combout\);

-- Location: LCCOMB_X32_Y18_N26
\u_vga|second_data_roc[34]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[34]~225_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(34))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[34]~224_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(34),
	datad => \u_vga|second_data_roc[34]~224_combout\,
	combout => \u_vga|second_data_roc[34]~225_combout\);

-- Location: FF_X32_Y18_N27
\u_vga|second_data_roc[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[34]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(34));

-- Location: LCCOMB_X32_Y18_N12
\u_vga|data_a_roc[34]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[34]~97_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(34))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(34)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(34),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(34),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[34]~97_combout\);

-- Location: FF_X32_Y18_N13
\u_vga|data_a_roc[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[34]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(34));

-- Location: LCCOMB_X30_Y17_N8
\u_vga|tmp_read_data_roc[32]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[32]~107_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(32)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(32))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(32),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(32),
	combout => \u_vga|tmp_read_data_roc[32]~107_combout\);

-- Location: FF_X30_Y17_N9
\u_vga|tmp_read_data_roc[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[32]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(32));

-- Location: LCCOMB_X30_Y17_N2
\u_vga|second_data_roc[32]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[32]~245_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(32)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(32),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(32),
	combout => \u_vga|second_data_roc[32]~245_combout\);

-- Location: LCCOMB_X30_Y17_N28
\u_vga|second_data_roc[32]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[32]~246_combout\ = (\u_vga|second_data_roc[32]~245_combout\) # ((\u_vga|Decoder0~9_combout\ & (!\u_vga|current_submarine\(0) & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|second_data_roc[22]~141_combout\,
	datad => \u_vga|second_data_roc[32]~245_combout\,
	combout => \u_vga|second_data_roc[32]~246_combout\);

-- Location: LCCOMB_X30_Y17_N20
\u_vga|second_data_roc[32]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[32]~247_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(32))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[32]~246_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(32),
	datad => \u_vga|second_data_roc[32]~246_combout\,
	combout => \u_vga|second_data_roc[32]~247_combout\);

-- Location: FF_X30_Y17_N21
\u_vga|second_data_roc[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[32]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(32));

-- Location: LCCOMB_X30_Y17_N4
\u_vga|data_a_roc[32]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[32]~105_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(32))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(32)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(32),
	datac => \u_vga|data_a_roc\(32),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[32]~105_combout\);

-- Location: FF_X30_Y17_N5
\u_vga|data_a_roc[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[32]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(32));

-- Location: LCCOMB_X28_Y19_N4
\u_vga|tmp_read_data_roc[27]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[27]~95_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(27))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(27)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(27),
	datac => \u_vga|tmp_read_data_roc\(27),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[27]~95_combout\);

-- Location: FF_X28_Y19_N5
\u_vga|tmp_read_data_roc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[27]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(27));

-- Location: LCCOMB_X28_Y19_N6
\u_vga|second_data_roc[27]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[27]~212_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(27)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(27),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(27),
	combout => \u_vga|second_data_roc[27]~212_combout\);

-- Location: LCCOMB_X28_Y19_N16
\u_vga|second_data_roc[27]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[27]~213_combout\ = (\u_vga|second_data_roc[27]~212_combout\) # ((\u_vga|second_data_roc[41]~186_combout\ & \u_vga|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[41]~186_combout\,
	datac => \u_vga|Decoder0~7_combout\,
	datad => \u_vga|second_data_roc[27]~212_combout\,
	combout => \u_vga|second_data_roc[27]~213_combout\);

-- Location: LCCOMB_X28_Y19_N0
\u_vga|second_data_roc[27]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[27]~214_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(27))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[27]~213_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(27),
	datad => \u_vga|second_data_roc[27]~213_combout\,
	combout => \u_vga|second_data_roc[27]~214_combout\);

-- Location: FF_X28_Y19_N1
\u_vga|second_data_roc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[27]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(27));

-- Location: LCCOMB_X28_Y19_N18
\u_vga|data_a_roc[27]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[27]~93_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(27))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(27)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(27),
	datac => \u_vga|data_a_roc\(27),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[27]~93_combout\);

-- Location: FF_X28_Y19_N19
\u_vga|data_a_roc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[27]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(27));

-- Location: LCCOMB_X31_Y17_N0
\u_vga|tmp_read_data_roc[24]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[24]~103_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(24)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(24))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(24),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(24),
	combout => \u_vga|tmp_read_data_roc[24]~103_combout\);

-- Location: FF_X31_Y17_N1
\u_vga|tmp_read_data_roc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[24]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(24));

-- Location: LCCOMB_X31_Y17_N2
\u_vga|second_data_roc[24]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[24]~234_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(24)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(24),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(24),
	combout => \u_vga|second_data_roc[24]~234_combout\);

-- Location: LCCOMB_X31_Y17_N20
\u_vga|second_data_roc[24]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[24]~235_combout\ = (\u_vga|second_data_roc[24]~234_combout\) # ((\u_vga|second_data_roc[44]~129_combout\ & \u_vga|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_roc[44]~129_combout\,
	datac => \u_vga|Decoder0~6_combout\,
	datad => \u_vga|second_data_roc[24]~234_combout\,
	combout => \u_vga|second_data_roc[24]~235_combout\);

-- Location: LCCOMB_X31_Y17_N10
\u_vga|second_data_roc[24]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[24]~236_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(24))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[24]~235_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(24),
	datad => \u_vga|second_data_roc[24]~235_combout\,
	combout => \u_vga|second_data_roc[24]~236_combout\);

-- Location: FF_X31_Y17_N11
\u_vga|second_data_roc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[24]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(24));

-- Location: LCCOMB_X31_Y17_N12
\u_vga|data_a_roc[24]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[24]~101_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(24))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(24)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(24),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(24),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[24]~101_combout\);

-- Location: FF_X31_Y17_N13
\u_vga|data_a_roc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[24]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(24));

-- Location: LCCOMB_X31_Y19_N20
\u_vga|tmp_read_data_roc[18]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[18]~98_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(18))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(18)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(18),
	datac => \u_vga|tmp_read_data_roc\(18),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[18]~98_combout\);

-- Location: FF_X31_Y19_N21
\u_vga|tmp_read_data_roc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[18]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(18));

-- Location: LCCOMB_X31_Y19_N30
\u_vga|second_data_roc[18]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[18]~220_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(18))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(18),
	datad => \u_vga|tmp_read_data_roc\(18),
	combout => \u_vga|second_data_roc[18]~220_combout\);

-- Location: LCCOMB_X28_Y17_N18
\u_vga|second_data_roc[18]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[18]~221_combout\ = (\u_vga|second_data_roc[18]~220_combout\) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~7_combout\ & \u_vga|second_data_roc[22]~141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~7_combout\,
	datac => \u_vga|second_data_roc[22]~141_combout\,
	datad => \u_vga|second_data_roc[18]~220_combout\,
	combout => \u_vga|second_data_roc[18]~221_combout\);

-- Location: LCCOMB_X28_Y17_N30
\u_vga|second_data_roc[18]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[18]~222_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(18))) # (!\u_vga|first_part~q\ & ((\u_vga|second_data_roc[18]~221_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(18),
	datad => \u_vga|second_data_roc[18]~221_combout\,
	combout => \u_vga|second_data_roc[18]~222_combout\);

-- Location: FF_X28_Y17_N31
\u_vga|second_data_roc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[18]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(18));

-- Location: LCCOMB_X28_Y17_N6
\u_vga|data_a_roc[18]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[18]~96_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(18))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(18)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(18),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(18),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[18]~96_combout\);

-- Location: FF_X28_Y17_N7
\u_vga|data_a_roc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[18]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(18));

-- Location: LCCOMB_X31_Y19_N28
\u_vga|tmp_read_data_roc[16]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[16]~106_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(16)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(16))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(16),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(16),
	combout => \u_vga|tmp_read_data_roc[16]~106_combout\);

-- Location: FF_X31_Y19_N29
\u_vga|tmp_read_data_roc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[16]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(16));

-- Location: LCCOMB_X31_Y19_N6
\u_vga|second_data_roc[16]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[16]~242_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(16)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(16),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(16),
	combout => \u_vga|second_data_roc[16]~242_combout\);

-- Location: LCCOMB_X31_Y17_N30
\u_vga|second_data_roc[16]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[16]~243_combout\ = (\u_vga|second_data_roc[16]~242_combout\) # ((\u_vga|second_data_roc[22]~141_combout\ & (!\u_vga|current_submarine\(0) & \u_vga|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[22]~141_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|Decoder0~6_combout\,
	datad => \u_vga|second_data_roc[16]~242_combout\,
	combout => \u_vga|second_data_roc[16]~243_combout\);

-- Location: LCCOMB_X30_Y16_N6
\u_vga|second_data_roc[16]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[16]~244_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(16))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[16]~243_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(16),
	datad => \u_vga|second_data_roc[16]~243_combout\,
	combout => \u_vga|second_data_roc[16]~244_combout\);

-- Location: FF_X30_Y16_N7
\u_vga|second_data_roc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[16]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(16));

-- Location: LCCOMB_X30_Y16_N14
\u_vga|data_a_roc[16]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[16]~104_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(16))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(16)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(16),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(16),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[16]~104_combout\);

-- Location: FF_X30_Y16_N15
\u_vga|data_a_roc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[16]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(16));

-- Location: LCCOMB_X34_Y19_N14
\u_vga|tmp_read_data_roc[11]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[11]~96_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(11)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(11))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(11),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(11),
	combout => \u_vga|tmp_read_data_roc[11]~96_combout\);

-- Location: FF_X34_Y19_N15
\u_vga|tmp_read_data_roc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[11]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(11));

-- Location: LCCOMB_X34_Y19_N24
\u_vga|second_data_roc[11]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[11]~215_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(11))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(11),
	datab => \u_vga|tmp_read_data_roc\(11),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|second_data_roc[11]~215_combout\);

-- Location: LCCOMB_X34_Y19_N10
\u_vga|second_data_roc[11]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[11]~216_combout\ = (\u_vga|second_data_roc[11]~215_combout\) # ((\u_vga|second_data_roc[41]~186_combout\ & \u_vga|Decoder0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_roc[41]~186_combout\,
	datac => \u_vga|Decoder0~10_combout\,
	datad => \u_vga|second_data_roc[11]~215_combout\,
	combout => \u_vga|second_data_roc[11]~216_combout\);

-- Location: LCCOMB_X34_Y19_N20
\u_vga|second_data_roc[11]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[11]~217_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(11))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[11]~216_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(11),
	datad => \u_vga|second_data_roc[11]~216_combout\,
	combout => \u_vga|second_data_roc[11]~217_combout\);

-- Location: FF_X34_Y19_N21
\u_vga|second_data_roc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[11]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(11));

-- Location: LCCOMB_X34_Y19_N16
\u_vga|data_a_roc[11]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[11]~94_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(11))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(11)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(11),
	datac => \u_vga|data_a_roc\(11),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[11]~94_combout\);

-- Location: FF_X34_Y19_N17
\u_vga|data_a_roc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[11]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(11));

-- Location: LCCOMB_X32_Y19_N30
\u_vga|tmp_read_data_roc[8]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[8]~104_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(8)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(8))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(8),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(8),
	combout => \u_vga|tmp_read_data_roc[8]~104_combout\);

-- Location: FF_X32_Y19_N31
\u_vga|tmp_read_data_roc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[8]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(8));

-- Location: LCCOMB_X32_Y19_N24
\u_vga|second_data_roc[8]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[8]~237_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(8)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(8),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(8),
	combout => \u_vga|second_data_roc[8]~237_combout\);

-- Location: LCCOMB_X32_Y19_N18
\u_vga|second_data_roc[8]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[8]~238_combout\ = (\u_vga|second_data_roc[8]~237_combout\) # ((\u_vga|Decoder0~11_combout\ & \u_vga|second_data_roc[44]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|second_data_roc[44]~129_combout\,
	datad => \u_vga|second_data_roc[8]~237_combout\,
	combout => \u_vga|second_data_roc[8]~238_combout\);

-- Location: LCCOMB_X32_Y19_N8
\u_vga|second_data_roc[8]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[8]~239_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(8))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc[8]~238_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[8]~238_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|second_data_roc\(8),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|second_data_roc[8]~239_combout\);

-- Location: FF_X32_Y19_N9
\u_vga|second_data_roc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[8]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(8));

-- Location: LCCOMB_X27_Y19_N2
\u_vga|data_a_roc[8]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[8]~102_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(8)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(8))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(8),
	datad => \u_vga|second_data_roc\(8),
	combout => \u_vga|data_a_roc[8]~102_combout\);

-- Location: FF_X27_Y19_N3
\u_vga|data_a_roc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[8]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(8));

-- Location: LCCOMB_X31_Y19_N0
\u_vga|tmp_read_data_roc[2]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[2]~100_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(2))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(2)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(2),
	datac => \u_vga|tmp_read_data_roc\(2),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[2]~100_combout\);

-- Location: FF_X31_Y19_N1
\u_vga|tmp_read_data_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[2]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(2));

-- Location: LCCOMB_X31_Y19_N10
\u_vga|second_data_roc[2]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[2]~226_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(2)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(2),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(2),
	combout => \u_vga|second_data_roc[2]~226_combout\);

-- Location: LCCOMB_X34_Y21_N24
\u_vga|second_data_roc[2]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[2]~227_combout\ = (\u_vga|second_data_roc[2]~226_combout\) # ((\u_vga|second_data_roc[22]~141_combout\ & (\u_vga|Decoder0~10_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[22]~141_combout\,
	datab => \u_vga|Decoder0~10_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|second_data_roc[2]~226_combout\,
	combout => \u_vga|second_data_roc[2]~227_combout\);

-- Location: LCCOMB_X34_Y21_N20
\u_vga|second_data_roc[2]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[2]~228_combout\ = (\u_vga|first_part~q\ & (((\u_vga|second_data_roc\(2))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|second_data_roc[2]~227_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(2),
	datad => \u_vga|second_data_roc[2]~227_combout\,
	combout => \u_vga|second_data_roc[2]~228_combout\);

-- Location: FF_X34_Y21_N21
\u_vga|second_data_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[2]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(2));

-- Location: LCCOMB_X34_Y21_N12
\u_vga|data_a_roc[2]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[2]~98_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|second_data_roc\(2))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(2)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|second_data_roc\(2),
	datac => \u_vga|data_a_roc\(2),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[2]~98_combout\);

-- Location: FF_X34_Y21_N13
\u_vga|data_a_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[2]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(2));

-- Location: LCCOMB_X31_Y19_N4
\u_vga|tmp_read_data_roc[1]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[1]~92_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(1))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(1)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(1),
	datac => \u_vga|tmp_read_data_roc\(1),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[1]~92_combout\);

-- Location: FF_X31_Y19_N5
\u_vga|tmp_read_data_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[1]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(1));

-- Location: LCCOMB_X31_Y19_N22
\u_vga|second_data_roc[1]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[1]~203_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(1)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(1),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(1),
	combout => \u_vga|second_data_roc[1]~203_combout\);

-- Location: LCCOMB_X30_Y17_N22
\u_vga|second_data_roc[1]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[1]~204_combout\ = (\u_vga|second_data_roc[1]~203_combout\) # ((\u_vga|second_data_roc[22]~141_combout\ & (\u_vga|current_submarine\(0) & \u_vga|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[22]~141_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|Decoder0~11_combout\,
	datad => \u_vga|second_data_roc[1]~203_combout\,
	combout => \u_vga|second_data_roc[1]~204_combout\);

-- Location: LCCOMB_X30_Y17_N26
\u_vga|second_data_roc[1]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[1]~205_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(1)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[1]~204_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[1]~204_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(1),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[1]~205_combout\);

-- Location: FF_X30_Y17_N27
\u_vga|second_data_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[1]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(1));

-- Location: LCCOMB_X30_Y17_N10
\u_vga|data_a_roc[1]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[1]~90_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(1))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(1)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(1),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(1),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[1]~90_combout\);

-- Location: FF_X30_Y17_N11
\u_vga|data_a_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[1]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(1));

-- Location: LCCOMB_X32_Y19_N12
\u_vga|tmp_read_data_roc[0]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[0]~108_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(0))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(0)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(0),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(0),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[0]~108_combout\);

-- Location: FF_X32_Y19_N13
\u_vga|tmp_read_data_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[0]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(0));

-- Location: LCCOMB_X32_Y19_N6
\u_vga|second_data_roc[0]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[0]~248_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(0)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(0),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(0),
	combout => \u_vga|second_data_roc[0]~248_combout\);

-- Location: LCCOMB_X30_Y17_N30
\u_vga|second_data_roc[0]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[0]~249_combout\ = (\u_vga|second_data_roc[0]~248_combout\) # ((\u_vga|second_data_roc[22]~141_combout\ & (!\u_vga|current_submarine\(0) & \u_vga|Decoder0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[22]~141_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|Decoder0~11_combout\,
	datad => \u_vga|second_data_roc[0]~248_combout\,
	combout => \u_vga|second_data_roc[0]~249_combout\);

-- Location: LCCOMB_X30_Y17_N6
\u_vga|second_data_roc[0]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_data_roc[0]~250_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|second_data_roc\(0)))) # (!\u_vga|first_part~q\ & (\u_vga|second_data_roc[0]~249_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|second_data_roc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc[0]~249_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|second_data_roc\(0),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|second_data_roc[0]~250_combout\);

-- Location: FF_X30_Y17_N7
\u_vga|second_data_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_data_roc[0]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_data_roc\(0));

-- Location: LCCOMB_X30_Y17_N14
\u_vga|data_a_roc[0]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[0]~106_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|second_data_roc\(0))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(0)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_data_roc\(0),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(0),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[0]~106_combout\);

-- Location: FF_X30_Y17_N15
\u_vga|data_a_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[0]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(0));

-- Location: FF_X29_Y19_N31
\u_vga|second_row_roc[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~102_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(50));

-- Location: LCCOMB_X29_Y19_N30
\u_vga|second_row_roc~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~102_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(50))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(50),
	datac => \u_vga|second_row_roc\(50),
	combout => \u_vga|second_row_roc~102_combout\);

-- Location: FF_X29_Y19_N9
\u_vga|second_row_roc[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~100_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(34));

-- Location: LCCOMB_X29_Y19_N8
\u_vga|second_row_roc~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~100_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(34)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(34),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(34),
	combout => \u_vga|second_row_roc~100_combout\);

-- Location: FF_X29_Y19_N3
\u_vga|second_row_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~101_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(2));

-- Location: LCCOMB_X29_Y19_N2
\u_vga|second_row_roc~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~101_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(2)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(2),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(2),
	combout => \u_vga|second_row_roc~101_combout\);

-- Location: LCCOMB_X29_Y19_N4
\u_vga|Mux2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~62_combout\ = (\u_vga|h_cnt\(7) & (\u_vga|h_cnt\(8))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & (\u_vga|second_row_roc~100_combout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|second_row_roc~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|second_row_roc~100_combout\,
	datad => \u_vga|second_row_roc~101_combout\,
	combout => \u_vga|Mux2~62_combout\);

-- Location: FF_X29_Y19_N7
\u_vga|second_row_roc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~99_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(18));

-- Location: LCCOMB_X29_Y19_N6
\u_vga|second_row_roc~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~99_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(18)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(18),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(18),
	combout => \u_vga|second_row_roc~99_combout\);

-- Location: LCCOMB_X29_Y19_N16
\u_vga|Mux2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~63_combout\ = (\u_vga|Mux2~62_combout\ & ((\u_vga|second_row_roc~102_combout\) # ((!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux2~62_combout\ & (((\u_vga|h_cnt\(7) & \u_vga|second_row_roc~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~102_combout\,
	datab => \u_vga|Mux2~62_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|second_row_roc~99_combout\,
	combout => \u_vga|Mux2~63_combout\);

-- Location: FF_X29_Y19_N27
\u_vga|second_row_roc[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~114_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(58));

-- Location: LCCOMB_X29_Y19_N26
\u_vga|second_row_roc~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~114_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(58)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(58),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(58),
	combout => \u_vga|second_row_roc~114_combout\);

-- Location: FF_X29_Y19_N15
\u_vga|second_row_roc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~113_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(10));

-- Location: LCCOMB_X29_Y19_N14
\u_vga|second_row_roc~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~113_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(10))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(10),
	datac => \u_vga|second_row_roc\(10),
	combout => \u_vga|second_row_roc~113_combout\);

-- Location: FF_X29_Y19_N29
\u_vga|second_row_roc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~112_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(26));

-- Location: LCCOMB_X29_Y19_N28
\u_vga|second_row_roc~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~112_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(26)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(26),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(26),
	combout => \u_vga|second_row_roc~112_combout\);

-- Location: LCCOMB_X29_Y19_N0
\u_vga|Mux2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~69_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8)) # ((\u_vga|second_row_roc~112_combout\)))) # (!\u_vga|h_cnt\(7) & (!\u_vga|h_cnt\(8) & (\u_vga|second_row_roc~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|second_row_roc~113_combout\,
	datad => \u_vga|second_row_roc~112_combout\,
	combout => \u_vga|Mux2~69_combout\);

-- Location: FF_X29_Y19_N11
\u_vga|second_row_roc[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~111_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(42));

-- Location: LCCOMB_X29_Y19_N10
\u_vga|second_row_roc~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~111_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(42)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(42),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(42),
	combout => \u_vga|second_row_roc~111_combout\);

-- Location: LCCOMB_X29_Y19_N20
\u_vga|Mux2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~70_combout\ = (\u_vga|Mux2~69_combout\ & ((\u_vga|second_row_roc~114_combout\) # ((!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux2~69_combout\ & (((\u_vga|h_cnt\(8) & \u_vga|second_row_roc~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~114_combout\,
	datab => \u_vga|Mux2~69_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~111_combout\,
	combout => \u_vga|Mux2~70_combout\);

-- Location: FF_X32_Y13_N15
\u_vga|second_row_roc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~107_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(16));

-- Location: LCCOMB_X32_Y13_N14
\u_vga|second_row_roc~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~107_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(16))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(16),
	datac => \u_vga|second_row_roc\(16),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~107_combout\);

-- Location: FF_X32_Y17_N31
\u_vga|second_row_roc[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~110_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(48));

-- Location: LCCOMB_X32_Y17_N30
\u_vga|second_row_roc~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~110_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(48))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(48),
	datac => \u_vga|second_row_roc\(48),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~110_combout\);

-- Location: FF_X32_Y15_N3
\u_vga|second_row_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~109_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(0));

-- Location: LCCOMB_X32_Y15_N2
\u_vga|second_row_roc~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~109_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(0))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(0),
	datac => \u_vga|second_row_roc\(0),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~109_combout\);

-- Location: FF_X32_Y15_N17
\u_vga|second_row_roc[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~108_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(32));

-- Location: LCCOMB_X32_Y15_N16
\u_vga|second_row_roc~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~108_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(32))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(32),
	datac => \u_vga|second_row_roc\(32),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~108_combout\);

-- Location: LCCOMB_X32_Y15_N28
\u_vga|Mux2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~66_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7)) # (\u_vga|second_row_roc~108_combout\)))) # (!\u_vga|h_cnt\(8) & (\u_vga|second_row_roc~109_combout\ & (!\u_vga|h_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|second_row_roc~109_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|second_row_roc~108_combout\,
	combout => \u_vga|Mux2~66_combout\);

-- Location: LCCOMB_X32_Y15_N22
\u_vga|Mux2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~67_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~66_combout\ & ((\u_vga|second_row_roc~110_combout\))) # (!\u_vga|Mux2~66_combout\ & (\u_vga|second_row_roc~107_combout\)))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux2~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~107_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|second_row_roc~110_combout\,
	datad => \u_vga|Mux2~66_combout\,
	combout => \u_vga|Mux2~67_combout\);

-- Location: FF_X32_Y15_N21
\u_vga|second_row_roc[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~106_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(56));

-- Location: LCCOMB_X32_Y15_N20
\u_vga|second_row_roc~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~106_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(56))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(56),
	datac => \u_vga|second_row_roc\(56),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~106_combout\);

-- Location: FF_X32_Y15_N31
\u_vga|second_row_roc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~104_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(24));

-- Location: LCCOMB_X32_Y15_N30
\u_vga|second_row_roc~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~104_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(24))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(24),
	datac => \u_vga|second_row_roc\(24),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~104_combout\);

-- Location: FF_X32_Y15_N1
\u_vga|second_row_roc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~105_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(8));

-- Location: LCCOMB_X32_Y15_N0
\u_vga|second_row_roc~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~105_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(8))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(8),
	datac => \u_vga|second_row_roc\(8),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~105_combout\);

-- Location: LCCOMB_X32_Y15_N26
\u_vga|Mux2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~64_combout\ = (\u_vga|h_cnt\(8) & (\u_vga|h_cnt\(7))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & (\u_vga|second_row_roc~104_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|second_row_roc~105_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|second_row_roc~104_combout\,
	datad => \u_vga|second_row_roc~105_combout\,
	combout => \u_vga|Mux2~64_combout\);

-- Location: FF_X32_Y15_N13
\u_vga|second_row_roc[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~103_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(40));

-- Location: LCCOMB_X32_Y15_N12
\u_vga|second_row_roc~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~103_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(40))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(40),
	datac => \u_vga|second_row_roc\(40),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~103_combout\);

-- Location: LCCOMB_X32_Y15_N6
\u_vga|Mux2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~65_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~64_combout\ & (\u_vga|second_row_roc~106_combout\)) # (!\u_vga|Mux2~64_combout\ & ((\u_vga|second_row_roc~103_combout\))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|second_row_roc~106_combout\,
	datac => \u_vga|Mux2~64_combout\,
	datad => \u_vga|second_row_roc~103_combout\,
	combout => \u_vga|Mux2~65_combout\);

-- Location: LCCOMB_X17_Y15_N28
\u_vga|Mux2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~68_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4)) # (\u_vga|Mux2~65_combout\)))) # (!\u_vga|h_cnt\(6) & (\u_vga|Mux2~67_combout\ & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~67_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux2~65_combout\,
	combout => \u_vga|Mux2~68_combout\);

-- Location: LCCOMB_X17_Y15_N22
\u_vga|Mux2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~71_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux2~68_combout\ & ((\u_vga|Mux2~70_combout\))) # (!\u_vga|Mux2~68_combout\ & (\u_vga|Mux2~63_combout\)))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux2~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~63_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Mux2~70_combout\,
	datad => \u_vga|Mux2~68_combout\,
	combout => \u_vga|Mux2~71_combout\);

-- Location: FF_X25_Y13_N9
\u_vga|second_row_roc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~96_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(27));

-- Location: LCCOMB_X25_Y13_N8
\u_vga|second_row_roc~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~96_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(27)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(27),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(27),
	combout => \u_vga|second_row_roc~96_combout\);

-- Location: FF_X25_Y13_N19
\u_vga|second_row_roc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~97_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(11));

-- Location: LCCOMB_X25_Y13_N18
\u_vga|second_row_roc~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~97_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(11)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|second_row_roc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|second_row_roc\(11),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(11),
	combout => \u_vga|second_row_roc~97_combout\);

-- Location: LCCOMB_X25_Y13_N28
\u_vga|Mux2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~59_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & (\u_vga|second_row_roc~96_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|second_row_roc~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|second_row_roc~96_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|second_row_roc~97_combout\,
	combout => \u_vga|Mux2~59_combout\);

-- Location: FF_X29_Y21_N3
\u_vga|second_row_roc[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~95_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(43));

-- Location: LCCOMB_X29_Y21_N2
\u_vga|second_row_roc~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~95_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(43))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(43),
	datac => \u_vga|second_row_roc\(43),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~95_combout\);

-- Location: FF_X32_Y17_N17
\u_vga|second_row_roc[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~98_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(59));

-- Location: LCCOMB_X32_Y17_N16
\u_vga|second_row_roc~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~98_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(59))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(59),
	datac => \u_vga|second_row_roc\(59),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~98_combout\);

-- Location: LCCOMB_X32_Y17_N26
\u_vga|Mux2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~60_combout\ = (\u_vga|Mux2~59_combout\ & (((\u_vga|second_row_roc~98_combout\) # (!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux2~59_combout\ & (\u_vga|second_row_roc~95_combout\ & (\u_vga|h_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~59_combout\,
	datab => \u_vga|second_row_roc~95_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~98_combout\,
	combout => \u_vga|Mux2~60_combout\);

-- Location: FF_X32_Y17_N11
\u_vga|second_row_roc[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~87_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(41));

-- Location: LCCOMB_X32_Y17_N10
\u_vga|second_row_roc~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~87_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(41))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(41),
	datac => \u_vga|second_row_roc\(41),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~87_combout\);

-- Location: FF_X32_Y17_N3
\u_vga|second_row_roc[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~90_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(57));

-- Location: LCCOMB_X32_Y17_N2
\u_vga|second_row_roc~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~90_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(57))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(57),
	datac => \u_vga|second_row_roc\(57),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~90_combout\);

-- Location: FF_X32_Y17_N23
\u_vga|second_row_roc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~89_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(9));

-- Location: LCCOMB_X32_Y17_N22
\u_vga|second_row_roc~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~89_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(9))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(9),
	datac => \u_vga|second_row_roc\(9),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~89_combout\);

-- Location: FF_X32_Y17_N13
\u_vga|second_row_roc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~88_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(25));

-- Location: LCCOMB_X32_Y17_N12
\u_vga|second_row_roc~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~88_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(25))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(25),
	datac => \u_vga|second_row_roc\(25),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~88_combout\);

-- Location: LCCOMB_X32_Y17_N0
\u_vga|Mux2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~54_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8)) # (\u_vga|second_row_roc~88_combout\)))) # (!\u_vga|h_cnt\(7) & (\u_vga|second_row_roc~89_combout\ & (!\u_vga|h_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~89_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~88_combout\,
	combout => \u_vga|Mux2~54_combout\);

-- Location: LCCOMB_X32_Y17_N4
\u_vga|Mux2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~55_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~54_combout\ & ((\u_vga|second_row_roc~90_combout\))) # (!\u_vga|Mux2~54_combout\ & (\u_vga|second_row_roc~87_combout\)))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~87_combout\,
	datab => \u_vga|second_row_roc~90_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Mux2~54_combout\,
	combout => \u_vga|Mux2~55_combout\);

-- Location: FF_X32_Y21_N31
\u_vga|second_row_roc[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~94_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(49));

-- Location: LCCOMB_X32_Y21_N30
\u_vga|second_row_roc~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~94_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(49))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(49),
	datac => \u_vga|second_row_roc\(49),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~94_combout\);

-- Location: FF_X32_Y21_N27
\u_vga|second_row_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~93_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(1));

-- Location: LCCOMB_X32_Y21_N26
\u_vga|second_row_roc~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~93_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(1))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(1),
	datac => \u_vga|second_row_roc\(1),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~93_combout\);

-- Location: FF_X32_Y21_N25
\u_vga|second_row_roc[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~92_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(33));

-- Location: LCCOMB_X32_Y21_N24
\u_vga|second_row_roc~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~92_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(33))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(33),
	datac => \u_vga|second_row_roc\(33),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~92_combout\);

-- Location: LCCOMB_X32_Y21_N20
\u_vga|Mux2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~56_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7)) # ((\u_vga|second_row_roc~92_combout\)))) # (!\u_vga|h_cnt\(8) & (!\u_vga|h_cnt\(7) & (\u_vga|second_row_roc~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|second_row_roc~93_combout\,
	datad => \u_vga|second_row_roc~92_combout\,
	combout => \u_vga|Mux2~56_combout\);

-- Location: FF_X34_Y20_N23
\u_vga|second_row_roc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~91_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(17));

-- Location: LCCOMB_X34_Y20_N22
\u_vga|second_row_roc~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~91_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(17))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(17),
	datac => \u_vga|second_row_roc\(17),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~91_combout\);

-- Location: LCCOMB_X32_Y21_N0
\u_vga|Mux2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~57_combout\ = (\u_vga|Mux2~56_combout\ & ((\u_vga|second_row_roc~94_combout\) # ((!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux2~56_combout\ & (((\u_vga|h_cnt\(7) & \u_vga|second_row_roc~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_roc~94_combout\,
	datab => \u_vga|Mux2~56_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|second_row_roc~91_combout\,
	combout => \u_vga|Mux2~57_combout\);

-- Location: LCCOMB_X32_Y17_N14
\u_vga|Mux2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~58_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux2~55_combout\) # ((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & (((!\u_vga|h_cnt\(4) & \u_vga|Mux2~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Mux2~55_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux2~57_combout\,
	combout => \u_vga|Mux2~58_combout\);

-- Location: FF_X32_Y17_N29
\u_vga|second_row_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~85_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(3));

-- Location: LCCOMB_X32_Y17_N28
\u_vga|second_row_roc~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~85_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(3))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(3),
	datac => \u_vga|second_row_roc\(3),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~85_combout\);

-- Location: FF_X32_Y17_N19
\u_vga|second_row_roc[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~84_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(35));

-- Location: LCCOMB_X32_Y17_N18
\u_vga|second_row_roc~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~84_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(35))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(35),
	datac => \u_vga|second_row_roc\(35),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~84_combout\);

-- Location: LCCOMB_X32_Y17_N6
\u_vga|Mux2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~52_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & ((\u_vga|second_row_roc~84_combout\))) # (!\u_vga|h_cnt\(8) & (\u_vga|second_row_roc~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|second_row_roc~85_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|second_row_roc~84_combout\,
	combout => \u_vga|Mux2~52_combout\);

-- Location: FF_X29_Y21_N9
\u_vga|second_row_roc[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~86_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(51));

-- Location: LCCOMB_X29_Y21_N8
\u_vga|second_row_roc~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~86_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(51))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(51),
	datac => \u_vga|second_row_roc\(51),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~86_combout\);

-- Location: FF_X32_Y17_N25
\u_vga|second_row_roc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_roc~83_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_roc\(19));

-- Location: LCCOMB_X32_Y17_N24
\u_vga|second_row_roc~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_roc~83_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(19))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|second_row_roc\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(19),
	datac => \u_vga|second_row_roc\(19),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|second_row_roc~83_combout\);

-- Location: LCCOMB_X32_Y17_N8
\u_vga|Mux2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~53_combout\ = (\u_vga|Mux2~52_combout\ & (((\u_vga|second_row_roc~86_combout\)) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|Mux2~52_combout\ & (\u_vga|h_cnt\(7) & ((\u_vga|second_row_roc~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~52_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|second_row_roc~86_combout\,
	datad => \u_vga|second_row_roc~83_combout\,
	combout => \u_vga|Mux2~53_combout\);

-- Location: LCCOMB_X32_Y17_N20
\u_vga|Mux2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~61_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux2~58_combout\ & (\u_vga|Mux2~60_combout\)) # (!\u_vga|Mux2~58_combout\ & ((\u_vga|Mux2~53_combout\))))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux2~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~60_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Mux2~58_combout\,
	datad => \u_vga|Mux2~53_combout\,
	combout => \u_vga|Mux2~61_combout\);

-- Location: LCCOMB_X17_Y15_N24
\u_vga|Mux2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~72_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|Mux2~61_combout\) # (\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux2~71_combout\ & ((!\u_vga|h_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|Mux2~71_combout\,
	datac => \u_vga|Mux2~61_combout\,
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|Mux2~72_combout\);

-- Location: LCCOMB_X17_Y15_N2
\u_vga|Mux2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~83_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux2~72_combout\ & (\u_vga|Mux2~82_combout\)) # (!\u_vga|Mux2~72_combout\ & ((\u_vga|Mux2~51_combout\))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux2~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|Mux2~82_combout\,
	datac => \u_vga|Mux2~51_combout\,
	datad => \u_vga|Mux2~72_combout\,
	combout => \u_vga|Mux2~83_combout\);

-- Location: LCCOMB_X17_Y15_N20
\u_vga|red_signal~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~3_combout\ = (\u_vga|vga_gen~12_combout\ & ((\u_vga|h_cnt\(9) & (\u_vga|Mux2~41_combout\)) # (!\u_vga|h_cnt\(9) & ((\u_vga|Mux2~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datab => \u_vga|vga_gen~12_combout\,
	datac => \u_vga|Mux2~41_combout\,
	datad => \u_vga|Mux2~83_combout\,
	combout => \u_vga|red_signal~3_combout\);

-- Location: FF_X21_Y17_N13
\u_vga|first_row_roc[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~64_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(94));

-- Location: LCCOMB_X23_Y16_N26
\u_vga|first_data_roc~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~52_combout\ = (\u_vga|second_data_sub\(11) & !\u_vga|current_submarine\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(11),
	datac => \u_vga|current_submarine\(3),
	combout => \u_vga|first_data_roc~52_combout\);

-- Location: LCCOMB_X23_Y16_N24
\u_vga|first_data_roc~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~50_combout\ = (\u_vga|second_data_sub\(11) & \u_vga|current_submarine\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_data_sub\(11),
	datac => \u_vga|current_submarine\(3),
	combout => \u_vga|first_data_roc~50_combout\);

-- Location: M9K_X22_Y17_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 148,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 148,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y12_N28
\u_vga|tmp_read_data_roc[255]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[255]~193_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(255))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(255)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(255)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(255),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(255),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[255]~193_combout\);

-- Location: FF_X29_Y12_N29
\u_vga|tmp_read_data_roc[255]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[255]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(255));

-- Location: LCCOMB_X29_Y12_N30
\u_vga|first_data_roc[127]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[127]~228_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(255))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(255))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(255),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(255),
	combout => \u_vga|first_data_roc[127]~228_combout\);

-- Location: LCCOMB_X29_Y12_N6
\u_vga|first_data_roc[127]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[127]~229_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(127))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[127]~228_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(127))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[127]~228_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(127),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[127]~229_combout\);

-- Location: FF_X29_Y12_N7
\u_vga|first_data_roc[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[127]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(127));

-- Location: LCCOMB_X29_Y12_N22
\u_vga|data_a_roc[255]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[255]~191_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(127))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(255)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(255)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(127),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(255),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[255]~191_combout\);

-- Location: FF_X29_Y12_N23
\u_vga|data_a_roc[255]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[255]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(255));

-- Location: LCCOMB_X19_Y20_N16
\u_vga|tmp_read_data_roc[251]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[251]~191_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(251))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(251)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(251)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(251),
	datac => \u_vga|tmp_read_data_roc\(251),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[251]~191_combout\);

-- Location: FF_X19_Y20_N17
\u_vga|tmp_read_data_roc[251]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[251]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(251));

-- Location: LCCOMB_X19_Y20_N10
\u_vga|first_data_roc[123]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[123]~224_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(251))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(251))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(251),
	datad => \u_vga|tmp_read_data_roc\(251),
	combout => \u_vga|first_data_roc[123]~224_combout\);

-- Location: LCCOMB_X19_Y20_N0
\u_vga|first_data_roc[123]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[123]~225_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(123))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[123]~224_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(123)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(123),
	datad => \u_vga|first_data_roc[123]~224_combout\,
	combout => \u_vga|first_data_roc[123]~225_combout\);

-- Location: FF_X19_Y20_N1
\u_vga|first_data_roc[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[123]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(123));

-- Location: LCCOMB_X19_Y20_N8
\u_vga|data_a_roc[251]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[251]~189_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(123))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(251)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(251)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(123),
	datac => \u_vga|data_a_roc\(251),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[251]~189_combout\);

-- Location: FF_X19_Y20_N9
\u_vga|data_a_roc[251]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[251]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(251));

-- Location: LCCOMB_X24_Y17_N28
\u_vga|tmp_read_data_roc[239]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[239]~190_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(239))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(239)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(239)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(239),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(239),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[239]~190_combout\);

-- Location: FF_X24_Y17_N29
\u_vga|tmp_read_data_roc[239]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[239]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(239));

-- Location: LCCOMB_X24_Y17_N6
\u_vga|first_data_roc[111]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[111]~222_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(239))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(239))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(239),
	datad => \u_vga|tmp_read_data_roc\(239),
	combout => \u_vga|first_data_roc[111]~222_combout\);

-- Location: LCCOMB_X24_Y17_N30
\u_vga|first_data_roc[111]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[111]~223_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(111))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[111]~222_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(111))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[111]~222_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(111),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[111]~223_combout\);

-- Location: FF_X24_Y17_N31
\u_vga|first_data_roc[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[111]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(111));

-- Location: LCCOMB_X24_Y17_N14
\u_vga|data_a_roc[239]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[239]~188_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(111))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(239)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(239)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(111),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(239),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[239]~188_combout\);

-- Location: FF_X24_Y17_N15
\u_vga|data_a_roc[239]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[239]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(239));

-- Location: LCCOMB_X24_Y13_N20
\u_vga|tmp_read_data_roc[235]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[235]~192_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(235)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(235))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(235)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(235),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(235),
	combout => \u_vga|tmp_read_data_roc[235]~192_combout\);

-- Location: FF_X24_Y13_N21
\u_vga|tmp_read_data_roc[235]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[235]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(235));

-- Location: LCCOMB_X24_Y13_N6
\u_vga|first_data_roc[107]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[107]~226_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(235))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(235))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(235),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(235),
	combout => \u_vga|first_data_roc[107]~226_combout\);

-- Location: LCCOMB_X24_Y13_N14
\u_vga|first_data_roc[107]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[107]~227_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(107))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[107]~226_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(107)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(107),
	datad => \u_vga|first_data_roc[107]~226_combout\,
	combout => \u_vga|first_data_roc[107]~227_combout\);

-- Location: FF_X24_Y13_N15
\u_vga|first_data_roc[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[107]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(107));

-- Location: LCCOMB_X24_Y13_N22
\u_vga|data_a_roc[235]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[235]~190_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(107))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(235)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(235)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(107),
	datac => \u_vga|data_a_roc\(235),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[235]~190_combout\);

-- Location: FF_X24_Y13_N23
\u_vga|data_a_roc[235]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[235]~190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(235));

-- Location: LCCOMB_X23_Y17_N0
\u_vga|tmp_read_data_roc[223]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[223]~185_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(223)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(223))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(223)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(223),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(223),
	combout => \u_vga|tmp_read_data_roc[223]~185_combout\);

-- Location: FF_X23_Y17_N1
\u_vga|tmp_read_data_roc[223]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[223]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(223));

-- Location: LCCOMB_X23_Y17_N2
\u_vga|first_data_roc[95]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[95]~212_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(223))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(223))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(223),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(223),
	combout => \u_vga|first_data_roc[95]~212_combout\);

-- Location: LCCOMB_X23_Y17_N12
\u_vga|first_data_roc[95]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[95]~213_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(95))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[95]~212_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(95),
	datad => \u_vga|first_data_roc[95]~212_combout\,
	combout => \u_vga|first_data_roc[95]~213_combout\);

-- Location: FF_X23_Y17_N13
\u_vga|first_data_roc[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[95]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(95));

-- Location: LCCOMB_X23_Y17_N20
\u_vga|data_a_roc[223]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[223]~183_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(95))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(223)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(223)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(95),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(223),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[223]~183_combout\);

-- Location: FF_X23_Y17_N21
\u_vga|data_a_roc[223]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[223]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(223));

-- Location: LCCOMB_X24_Y17_N8
\u_vga|tmp_read_data_roc[222]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[222]~189_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(222))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(222)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(222)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(222),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(222),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[222]~189_combout\);

-- Location: FF_X24_Y17_N9
\u_vga|tmp_read_data_roc[222]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[222]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(222));

-- Location: LCCOMB_X24_Y17_N10
\u_vga|first_data_roc[94]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[94]~220_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(222))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(222))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(222),
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(222),
	combout => \u_vga|first_data_roc[94]~220_combout\);

-- Location: LCCOMB_X24_Y17_N12
\u_vga|first_data_roc[94]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[94]~221_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(94))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[94]~220_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(94))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[94]~220_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(94),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[94]~221_combout\);

-- Location: FF_X24_Y17_N13
\u_vga|first_data_roc[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[94]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(94));

-- Location: LCCOMB_X24_Y17_N20
\u_vga|data_a_roc[222]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[222]~187_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(94))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(222)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(222)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(94),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(222),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[222]~187_combout\);

-- Location: FF_X24_Y17_N21
\u_vga|data_a_roc[222]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[222]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(222));

-- Location: LCCOMB_X34_Y14_N20
\u_vga|tmp_read_data_roc[219]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[219]~182_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(219))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(219)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(219)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(219),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(219),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[219]~182_combout\);

-- Location: FF_X34_Y14_N21
\u_vga|tmp_read_data_roc[219]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[219]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(219));

-- Location: LCCOMB_X34_Y14_N22
\u_vga|first_data_roc[91]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[91]~206_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(219))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(219))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(219),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(219),
	combout => \u_vga|first_data_roc[91]~206_combout\);

-- Location: LCCOMB_X34_Y14_N30
\u_vga|first_data_roc[91]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[91]~207_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(91))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[91]~206_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(91))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[91]~206_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(91),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[91]~207_combout\);

-- Location: FF_X34_Y14_N31
\u_vga|first_data_roc[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[91]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(91));

-- Location: LCCOMB_X34_Y14_N14
\u_vga|data_a_roc[219]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[219]~180_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(91))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(219)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(219)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(91),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(219),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[219]~180_combout\);

-- Location: FF_X34_Y14_N15
\u_vga|data_a_roc[219]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[219]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(219));

-- Location: LCCOMB_X23_Y17_N4
\u_vga|tmp_read_data_roc[218]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[218]~186_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(218))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(218)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(218)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(218),
	datac => \u_vga|tmp_read_data_roc\(218),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[218]~186_combout\);

-- Location: FF_X23_Y17_N5
\u_vga|tmp_read_data_roc[218]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[218]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(218));

-- Location: LCCOMB_X23_Y17_N30
\u_vga|first_data_roc[90]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[90]~214_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(218)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(218)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(218),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(218),
	combout => \u_vga|first_data_roc[90]~214_combout\);

-- Location: LCCOMB_X23_Y17_N14
\u_vga|first_data_roc[90]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[90]~215_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(90))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[90]~214_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(90),
	datad => \u_vga|first_data_roc[90]~214_combout\,
	combout => \u_vga|first_data_roc[90]~215_combout\);

-- Location: FF_X23_Y17_N15
\u_vga|first_data_roc[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[90]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(90));

-- Location: LCCOMB_X23_Y17_N6
\u_vga|data_a_roc[218]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[218]~184_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(90)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(218))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(218)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(218),
	datad => \u_vga|first_data_roc\(90),
	combout => \u_vga|data_a_roc[218]~184_combout\);

-- Location: FF_X23_Y17_N7
\u_vga|data_a_roc[218]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[218]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(218));

-- Location: LCCOMB_X23_Y17_N8
\u_vga|tmp_read_data_roc[207]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[207]~183_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(207)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(207))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(207)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(207),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(207),
	combout => \u_vga|tmp_read_data_roc[207]~183_combout\);

-- Location: FF_X23_Y17_N9
\u_vga|tmp_read_data_roc[207]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[207]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(207));

-- Location: LCCOMB_X23_Y17_N10
\u_vga|first_data_roc[79]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[79]~208_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(207))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(207))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(207),
	datac => \u_vga|tmp_read_data_roc\(207),
	combout => \u_vga|first_data_roc[79]~208_combout\);

-- Location: LCCOMB_X23_Y17_N24
\u_vga|first_data_roc[79]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[79]~209_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(79))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[79]~208_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(79),
	datad => \u_vga|first_data_roc[79]~208_combout\,
	combout => \u_vga|first_data_roc[79]~209_combout\);

-- Location: FF_X23_Y17_N25
\u_vga|first_data_roc[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[79]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(79));

-- Location: LCCOMB_X23_Y17_N16
\u_vga|data_a_roc[207]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[207]~181_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(79))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(207)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(207)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(79),
	datac => \u_vga|data_a_roc\(207),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[207]~181_combout\);

-- Location: FF_X23_Y17_N17
\u_vga|data_a_roc[207]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[207]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(207));

-- Location: LCCOMB_X24_Y17_N24
\u_vga|tmp_read_data_roc[206]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[206]~187_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(206))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(206)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(206)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(206),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(206),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[206]~187_combout\);

-- Location: FF_X24_Y17_N25
\u_vga|tmp_read_data_roc[206]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[206]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(206));

-- Location: LCCOMB_X24_Y17_N2
\u_vga|first_data_roc[78]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[78]~216_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(206))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(206))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(206),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(206),
	combout => \u_vga|first_data_roc[78]~216_combout\);

-- Location: LCCOMB_X24_Y17_N0
\u_vga|first_data_roc[78]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[78]~217_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(78))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[78]~216_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(78))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[78]~216_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(78),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[78]~217_combout\);

-- Location: FF_X24_Y17_N1
\u_vga|first_data_roc[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[78]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(78));

-- Location: LCCOMB_X24_Y17_N16
\u_vga|data_a_roc[206]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[206]~185_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(78))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(206)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(206)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(78),
	datac => \u_vga|data_a_roc\(206),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[206]~185_combout\);

-- Location: FF_X24_Y17_N17
\u_vga|data_a_roc[206]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[206]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(206));

-- Location: LCCOMB_X23_Y17_N28
\u_vga|tmp_read_data_roc[203]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[203]~184_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(203))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(203)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(203)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(203),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(203),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[203]~184_combout\);

-- Location: FF_X23_Y17_N29
\u_vga|tmp_read_data_roc[203]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[203]~184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(203));

-- Location: LCCOMB_X23_Y17_N22
\u_vga|first_data_roc[75]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[75]~210_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(203))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(203))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(203),
	datad => \u_vga|tmp_read_data_roc\(203),
	combout => \u_vga|first_data_roc[75]~210_combout\);

-- Location: LCCOMB_X23_Y17_N26
\u_vga|first_data_roc[75]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[75]~211_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(75))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[75]~210_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(75),
	datad => \u_vga|first_data_roc[75]~210_combout\,
	combout => \u_vga|first_data_roc[75]~211_combout\);

-- Location: FF_X23_Y17_N27
\u_vga|first_data_roc[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[75]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(75));

-- Location: LCCOMB_X23_Y17_N18
\u_vga|data_a_roc[203]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[203]~182_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(75))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(203)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(203)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(75),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(203),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[203]~182_combout\);

-- Location: FF_X23_Y17_N19
\u_vga|data_a_roc[203]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[203]~182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(203));

-- Location: LCCOMB_X24_Y17_N4
\u_vga|tmp_read_data_roc[202]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[202]~188_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(202))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(202)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(202)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(202),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(202),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[202]~188_combout\);

-- Location: FF_X24_Y17_N5
\u_vga|tmp_read_data_roc[202]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[202]~188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(202));

-- Location: LCCOMB_X24_Y17_N22
\u_vga|first_data_roc[74]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[74]~218_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(202))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(202))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(202),
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_vga|tmp_read_data_roc\(202),
	combout => \u_vga|first_data_roc[74]~218_combout\);

-- Location: LCCOMB_X24_Y17_N26
\u_vga|first_data_roc[74]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[74]~219_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(74))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[74]~218_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(74))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[74]~218_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(74),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[74]~219_combout\);

-- Location: FF_X24_Y17_N27
\u_vga|first_data_roc[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[74]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(74));

-- Location: LCCOMB_X24_Y17_N18
\u_vga|data_a_roc[202]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[202]~186_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(74))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(202)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(202)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(74),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(202),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[202]~186_combout\);

-- Location: FF_X24_Y17_N19
\u_vga|data_a_roc[202]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[202]~186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(202));

-- Location: LCCOMB_X26_Y17_N8
\u_vga|tmp_read_data_roc[172]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[172]~199_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(172)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(172))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(172)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(172),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(172),
	combout => \u_vga|tmp_read_data_roc[172]~199_combout\);

-- Location: FF_X26_Y17_N9
\u_vga|tmp_read_data_roc[172]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[172]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(172));

-- Location: LCCOMB_X26_Y17_N16
\u_vga|first_data_roc[44]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[44]~5_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(172))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(172))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(172),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(172),
	combout => \u_vga|first_data_roc[44]~5_combout\);

-- Location: FF_X26_Y17_N17
\u_vga|first_data_roc[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[44]~5_combout\,
	asdata => \u_vga|first_data_roc~57_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(44));

-- Location: LCCOMB_X26_Y17_N0
\u_vga|first_data_roc~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~57_combout\ = (\u_vga|first_data_roc\(44)) # ((!\u_vga|current_submarine\(0) & (\u_vga|first_data_roc~50_combout\ & \u_vga|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|first_data_roc~50_combout\,
	datac => \u_vga|Decoder0~3_combout\,
	datad => \u_vga|first_data_roc\(44),
	combout => \u_vga|first_data_roc~57_combout\);

-- Location: LCCOMB_X26_Y17_N24
\u_vga|data_a_roc[172]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[172]~197_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~57_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(172)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(172)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~57_combout\,
	datac => \u_vga|data_a_roc\(172),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[172]~197_combout\);

-- Location: FF_X26_Y17_N25
\u_vga|data_a_roc[172]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[172]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(172));

-- Location: LCCOMB_X25_Y19_N8
\u_vga|tmp_read_data_roc[166]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[166]~198_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(166)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(166))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(166)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(166),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(166),
	combout => \u_vga|tmp_read_data_roc[166]~198_combout\);

-- Location: FF_X25_Y19_N9
\u_vga|tmp_read_data_roc[166]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[166]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(166));

-- Location: LCCOMB_X25_Y19_N16
\u_vga|first_data_roc[38]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[38]~4_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(166))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(166))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(166),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(166),
	combout => \u_vga|first_data_roc[38]~4_combout\);

-- Location: FF_X25_Y19_N17
\u_vga|first_data_roc[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[38]~4_combout\,
	asdata => \u_vga|first_data_roc~56_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(38));

-- Location: LCCOMB_X25_Y19_N0
\u_vga|first_data_roc~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~56_combout\ = (\u_vga|first_data_roc\(38)) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~2_combout\ & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|first_data_roc\(38),
	datac => \u_vga|Decoder0~2_combout\,
	datad => \u_vga|first_data_roc~52_combout\,
	combout => \u_vga|first_data_roc~56_combout\);

-- Location: LCCOMB_X25_Y19_N24
\u_vga|data_a_roc[166]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[166]~196_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~56_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(166)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(166)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc~56_combout\,
	datac => \u_vga|data_a_roc\(166),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[166]~196_combout\);

-- Location: FF_X25_Y19_N25
\u_vga|data_a_roc[166]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[166]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(166));

-- Location: LCCOMB_X24_Y18_N26
\u_vga|tmp_read_data_roc[158]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[158]~197_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(158)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(158))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(158)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(158),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(158),
	combout => \u_vga|tmp_read_data_roc[158]~197_combout\);

-- Location: FF_X24_Y18_N27
\u_vga|tmp_read_data_roc[158]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[158]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(158));

-- Location: LCCOMB_X24_Y18_N18
\u_vga|first_data_roc[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[30]~3_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(158)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(158)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(158),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(158),
	combout => \u_vga|first_data_roc[30]~3_combout\);

-- Location: FF_X24_Y18_N19
\u_vga|first_data_roc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[30]~3_combout\,
	asdata => \u_vga|first_data_roc~55_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(30));

-- Location: LCCOMB_X24_Y18_N10
\u_vga|first_data_roc~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~55_combout\ = (\u_vga|first_data_roc\(30)) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~1_combout\ & \u_vga|first_data_roc~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~1_combout\,
	datac => \u_vga|first_data_roc\(30),
	datad => \u_vga|first_data_roc~50_combout\,
	combout => \u_vga|first_data_roc~55_combout\);

-- Location: LCCOMB_X24_Y18_N2
\u_vga|data_a_roc[158]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[158]~195_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~55_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(158)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(158)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~55_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(158),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[158]~195_combout\);

-- Location: FF_X24_Y18_N3
\u_vga|data_a_roc[158]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[158]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(158));

-- Location: LCCOMB_X25_Y17_N8
\u_vga|tmp_read_data_roc[156]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[156]~194_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(156))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(156)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(156)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(156),
	datac => \u_vga|tmp_read_data_roc\(156),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[156]~194_combout\);

-- Location: FF_X25_Y17_N9
\u_vga|tmp_read_data_roc[156]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[156]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(156));

-- Location: LCCOMB_X25_Y17_N0
\u_vga|first_data_roc[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[28]~0_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(156))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(156))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(156),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(156),
	combout => \u_vga|first_data_roc[28]~0_combout\);

-- Location: FF_X25_Y17_N1
\u_vga|first_data_roc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[28]~0_combout\,
	asdata => \u_vga|first_data_roc~51_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(28));

-- Location: LCCOMB_X25_Y17_N16
\u_vga|first_data_roc~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~51_combout\ = (\u_vga|first_data_roc\(28)) # ((\u_vga|first_data_roc~50_combout\ & (\u_vga|Decoder0~0_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~50_combout\,
	datab => \u_vga|first_data_roc\(28),
	datac => \u_vga|Decoder0~0_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~51_combout\);

-- Location: LCCOMB_X25_Y17_N24
\u_vga|data_a_roc[156]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[156]~192_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~51_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(156)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(156)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~51_combout\,
	datac => \u_vga|data_a_roc\(156),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[156]~192_combout\);

-- Location: FF_X25_Y17_N25
\u_vga|data_a_roc[156]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[156]~192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(156));

-- Location: LCCOMB_X24_Y18_N8
\u_vga|tmp_read_data_roc[150]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[150]~195_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(150))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(150)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(150)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(150),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(150),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[150]~195_combout\);

-- Location: FF_X24_Y18_N9
\u_vga|tmp_read_data_roc[150]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[150]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(150));

-- Location: LCCOMB_X24_Y18_N16
\u_vga|first_data_roc[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[22]~1_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(150))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(150))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(150),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(150),
	combout => \u_vga|first_data_roc[22]~1_combout\);

-- Location: FF_X24_Y18_N17
\u_vga|first_data_roc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[22]~1_combout\,
	asdata => \u_vga|first_data_roc~53_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(22));

-- Location: LCCOMB_X24_Y18_N24
\u_vga|first_data_roc~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~53_combout\ = (\u_vga|first_data_roc\(22)) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~1_combout\ & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~1_combout\,
	datac => \u_vga|first_data_roc~52_combout\,
	datad => \u_vga|first_data_roc\(22),
	combout => \u_vga|first_data_roc~53_combout\);

-- Location: LCCOMB_X24_Y18_N0
\u_vga|data_a_roc[150]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[150]~193_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~53_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(150)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(150)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~53_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(150),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[150]~193_combout\);

-- Location: FF_X24_Y18_N1
\u_vga|data_a_roc[150]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[150]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(150));

-- Location: LCCOMB_X25_Y17_N26
\u_vga|tmp_read_data_roc[148]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[148]~196_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(148)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(148))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(148)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(148),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(148),
	combout => \u_vga|tmp_read_data_roc[148]~196_combout\);

-- Location: FF_X25_Y17_N27
\u_vga|tmp_read_data_roc[148]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[148]~196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(148));

-- Location: LCCOMB_X25_Y17_N2
\u_vga|first_data_roc[20]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[20]~2_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(148))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(148))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(148),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(148),
	combout => \u_vga|first_data_roc[20]~2_combout\);

-- Location: FF_X25_Y17_N3
\u_vga|first_data_roc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[20]~2_combout\,
	asdata => \u_vga|first_data_roc~54_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(20));

-- Location: LCCOMB_X25_Y17_N18
\u_vga|first_data_roc~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~54_combout\ = (\u_vga|first_data_roc\(20)) # ((\u_vga|first_data_roc~52_combout\ & (\u_vga|Decoder0~0_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~52_combout\,
	datab => \u_vga|first_data_roc\(20),
	datac => \u_vga|Decoder0~0_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~54_combout\);

-- Location: LCCOMB_X25_Y17_N10
\u_vga|data_a_roc[148]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[148]~194_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~54_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(148)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(148)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~54_combout\,
	datac => \u_vga|data_a_roc\(148),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[148]~194_combout\);

-- Location: FF_X25_Y17_N11
\u_vga|data_a_roc[148]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[148]~194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(148));

-- Location: LCCOMB_X21_Y17_N12
\u_vga|first_row_roc~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~64_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(222)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(94),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(222),
	combout => \u_vga|first_row_roc~64_combout\);

-- Location: FF_X21_Y17_N29
\u_vga|first_row_roc[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~61_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(90));

-- Location: LCCOMB_X21_Y17_N28
\u_vga|first_row_roc~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~61_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(218))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(90))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(218),
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(90),
	combout => \u_vga|first_row_roc~61_combout\);

-- Location: FF_X21_Y17_N15
\u_vga|first_row_roc[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~62_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(78));

-- Location: LCCOMB_X21_Y17_N14
\u_vga|first_row_roc~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~62_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(206))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(206),
	datac => \u_vga|first_row_roc\(78),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~62_combout\);

-- Location: FF_X21_Y17_N25
\u_vga|first_row_roc[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~63_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(74));

-- Location: LCCOMB_X21_Y17_N24
\u_vga|first_row_roc~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~63_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(202))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(74))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(202),
	datac => \u_vga|first_row_roc\(74),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~63_combout\);

-- Location: LCCOMB_X21_Y17_N2
\u_vga|Mux1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~35_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(7))) # (!\u_vga|first_row_roc~62_combout\))) # (!\u_vga|h_cnt\(5) & (((!\u_vga|h_cnt\(7) & !\u_vga|first_row_roc~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|first_row_roc~62_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|first_row_roc~63_combout\,
	combout => \u_vga|Mux1~35_combout\);

-- Location: LCCOMB_X21_Y17_N30
\u_vga|Mux1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~36_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux1~35_combout\ & (!\u_vga|first_row_roc~64_combout\)) # (!\u_vga|Mux1~35_combout\ & ((!\u_vga|first_row_roc~61_combout\))))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~64_combout\,
	datab => \u_vga|first_row_roc~61_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|Mux1~35_combout\,
	combout => \u_vga|Mux1~36_combout\);

-- Location: FF_X21_Y17_N27
\u_vga|first_row_roc[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~58_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(79));

-- Location: LCCOMB_X21_Y17_N26
\u_vga|first_row_roc~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~58_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(207))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(207),
	datac => \u_vga|first_row_roc\(79),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~58_combout\);

-- Location: FF_X21_Y17_N5
\u_vga|first_row_roc[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~59_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(75));

-- Location: LCCOMB_X21_Y17_N4
\u_vga|first_row_roc~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~59_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(203))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(203),
	datac => \u_vga|first_row_roc\(75),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~59_combout\);

-- Location: LCCOMB_X21_Y17_N22
\u_vga|Mux1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~33_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(7)) # ((!\u_vga|first_row_roc~58_combout\)))) # (!\u_vga|h_cnt\(5) & (!\u_vga|h_cnt\(7) & ((!\u_vga|first_row_roc~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|first_row_roc~58_combout\,
	datad => \u_vga|first_row_roc~59_combout\,
	combout => \u_vga|Mux1~33_combout\);

-- Location: FF_X21_Y17_N1
\u_vga|first_row_roc[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~60_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(95));

-- Location: LCCOMB_X21_Y17_N0
\u_vga|first_row_roc~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~60_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(223))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(95))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(223),
	datac => \u_vga|first_row_roc\(95),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~60_combout\);

-- Location: FF_X21_Y17_N17
\u_vga|first_row_roc[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~57_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(91));

-- Location: LCCOMB_X21_Y17_N16
\u_vga|first_row_roc~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~57_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(219)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(91),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(219),
	combout => \u_vga|first_row_roc~57_combout\);

-- Location: LCCOMB_X21_Y17_N18
\u_vga|Mux1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~34_combout\ = (\u_vga|Mux1~33_combout\ & (((!\u_vga|h_cnt\(7))) # (!\u_vga|first_row_roc~60_combout\))) # (!\u_vga|Mux1~33_combout\ & (((\u_vga|h_cnt\(7) & !\u_vga|first_row_roc~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~33_combout\,
	datab => \u_vga|first_row_roc~60_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|first_row_roc~57_combout\,
	combout => \u_vga|Mux1~34_combout\);

-- Location: LCCOMB_X21_Y17_N8
\u_vga|Mux1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~37_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(3) & ((\u_vga|Mux1~34_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~36_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux1~34_combout\,
	combout => \u_vga|Mux1~37_combout\);

-- Location: FF_X21_Y19_N11
\u_vga|first_row_roc[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~54_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(122));

-- Location: M9K_X22_Y23_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 192,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 192,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y23_N12
\u_vga|tmp_read_data_roc[254]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[254]~181_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(254))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(254)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(254)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(254),
	datac => \u_vga|tmp_read_data_roc\(254),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[254]~181_combout\);

-- Location: FF_X20_Y23_N13
\u_vga|tmp_read_data_roc[254]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[254]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(254));

-- Location: LCCOMB_X20_Y23_N14
\u_vga|first_data_roc[126]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[126]~204_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(254))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(254))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(254),
	datad => \u_vga|tmp_read_data_roc\(254),
	combout => \u_vga|first_data_roc[126]~204_combout\);

-- Location: LCCOMB_X20_Y23_N22
\u_vga|first_data_roc[126]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[126]~205_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(126))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[126]~204_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(126))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc[126]~204_combout\,
	datac => \u_vga|first_data_roc\(126),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[126]~205_combout\);

-- Location: FF_X20_Y23_N23
\u_vga|first_data_roc[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[126]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(126));

-- Location: LCCOMB_X20_Y23_N30
\u_vga|data_a_roc[254]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[254]~179_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(126)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(254))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(254)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(254),
	datad => \u_vga|first_data_roc\(126),
	combout => \u_vga|data_a_roc[254]~179_combout\);

-- Location: FF_X20_Y23_N31
\u_vga|data_a_roc[254]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[254]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(254));

-- Location: LCCOMB_X20_Y23_N4
\u_vga|tmp_read_data_roc[250]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[250]~179_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(250)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(250))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(250)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(250),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(250),
	combout => \u_vga|tmp_read_data_roc[250]~179_combout\);

-- Location: FF_X20_Y23_N5
\u_vga|tmp_read_data_roc[250]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[250]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(250));

-- Location: LCCOMB_X20_Y23_N6
\u_vga|first_data_roc[122]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[122]~200_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(250))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(250))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(250),
	datab => \u_vga|tmp_read_data_roc\(250),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[122]~200_combout\);

-- Location: LCCOMB_X20_Y23_N10
\u_vga|first_data_roc[122]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[122]~201_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(122))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[122]~200_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(122)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(122),
	datad => \u_vga|first_data_roc[122]~200_combout\,
	combout => \u_vga|first_data_roc[122]~201_combout\);

-- Location: FF_X20_Y23_N11
\u_vga|first_data_roc[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[122]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(122));

-- Location: LCCOMB_X20_Y23_N26
\u_vga|data_a_roc[250]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[250]~177_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(122))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(250)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(250)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(122),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(250),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[250]~177_combout\);

-- Location: FF_X20_Y23_N27
\u_vga|data_a_roc[250]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[250]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(250));

-- Location: LCCOMB_X24_Y23_N24
\u_vga|tmp_read_data_roc[245]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[245]~177_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(245)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(245))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(245)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(245),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(245),
	combout => \u_vga|tmp_read_data_roc[245]~177_combout\);

-- Location: FF_X24_Y23_N25
\u_vga|tmp_read_data_roc[245]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[245]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(245));

-- Location: LCCOMB_X24_Y23_N10
\u_vga|first_data_roc[117]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[117]~196_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(245))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(245))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(245),
	datad => \u_vga|tmp_read_data_roc\(245),
	combout => \u_vga|first_data_roc[117]~196_combout\);

-- Location: LCCOMB_X24_Y23_N20
\u_vga|first_data_roc[117]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[117]~197_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(117))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[117]~196_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(117)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(117),
	datad => \u_vga|first_data_roc[117]~196_combout\,
	combout => \u_vga|first_data_roc[117]~197_combout\);

-- Location: FF_X24_Y23_N21
\u_vga|first_data_roc[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[117]~197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(117));

-- Location: LCCOMB_X24_Y23_N28
\u_vga|data_a_roc[245]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[245]~175_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(117))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(245)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(245)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(117),
	datac => \u_vga|data_a_roc\(245),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[245]~175_combout\);

-- Location: FF_X24_Y23_N29
\u_vga|data_a_roc[245]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[245]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(245));

-- Location: LCCOMB_X24_Y23_N16
\u_vga|tmp_read_data_roc[244]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[244]~175_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(244))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(244)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(244)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(244),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(244),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[244]~175_combout\);

-- Location: FF_X24_Y23_N17
\u_vga|tmp_read_data_roc[244]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[244]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(244));

-- Location: LCCOMB_X24_Y23_N2
\u_vga|first_data_roc[116]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[116]~192_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(244))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(244))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(244),
	datab => \u_vga|tmp_read_data_roc\(244),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[116]~192_combout\);

-- Location: LCCOMB_X24_Y23_N0
\u_vga|first_data_roc[116]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[116]~193_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(116))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[116]~192_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(116),
	datad => \u_vga|first_data_roc[116]~192_combout\,
	combout => \u_vga|first_data_roc[116]~193_combout\);

-- Location: FF_X24_Y23_N1
\u_vga|first_data_roc[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[116]~193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(116));

-- Location: LCCOMB_X24_Y23_N8
\u_vga|data_a_roc[244]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[244]~173_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(116))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(244)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(244)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(116),
	datac => \u_vga|data_a_roc\(244),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[244]~173_combout\);

-- Location: FF_X24_Y23_N9
\u_vga|data_a_roc[244]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[244]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(244));

-- Location: LCCOMB_X21_Y23_N12
\u_vga|tmp_read_data_roc[241]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[241]~174_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(241)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(241))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(241)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(241),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(241),
	combout => \u_vga|tmp_read_data_roc[241]~174_combout\);

-- Location: FF_X21_Y23_N13
\u_vga|tmp_read_data_roc[241]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[241]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(241));

-- Location: LCCOMB_X21_Y23_N6
\u_vga|first_data_roc[113]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[113]~190_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(241))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(241))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(241),
	datad => \u_vga|tmp_read_data_roc\(241),
	combout => \u_vga|first_data_roc[113]~190_combout\);

-- Location: LCCOMB_X21_Y23_N14
\u_vga|first_data_roc[113]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[113]~191_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(113))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[113]~190_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(113)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(113),
	datad => \u_vga|first_data_roc[113]~190_combout\,
	combout => \u_vga|first_data_roc[113]~191_combout\);

-- Location: FF_X21_Y23_N15
\u_vga|first_data_roc[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[113]~191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(113));

-- Location: LCCOMB_X21_Y23_N30
\u_vga|data_a_roc[241]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[241]~172_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(113)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(241))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(241)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(241),
	datad => \u_vga|first_data_roc\(113),
	combout => \u_vga|data_a_roc[241]~172_combout\);

-- Location: FF_X21_Y23_N31
\u_vga|data_a_roc[241]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[241]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(241));

-- Location: LCCOMB_X24_Y23_N4
\u_vga|tmp_read_data_roc[240]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[240]~176_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(240))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(240)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(240)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(240),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(240),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[240]~176_combout\);

-- Location: FF_X24_Y23_N5
\u_vga|tmp_read_data_roc[240]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[240]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(240));

-- Location: LCCOMB_X24_Y23_N14
\u_vga|first_data_roc[112]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[112]~194_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(240))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(240))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(240),
	datac => \u_vga|tmp_read_data_roc\(240),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[112]~194_combout\);

-- Location: LCCOMB_X24_Y23_N26
\u_vga|first_data_roc[112]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[112]~195_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(112))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[112]~194_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(112),
	datad => \u_vga|first_data_roc[112]~194_combout\,
	combout => \u_vga|first_data_roc[112]~195_combout\);

-- Location: FF_X24_Y23_N27
\u_vga|first_data_roc[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[112]~195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(112));

-- Location: LCCOMB_X24_Y23_N18
\u_vga|data_a_roc[240]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[240]~174_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(112))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(240)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(240)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(112),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(240),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[240]~174_combout\);

-- Location: FF_X24_Y23_N19
\u_vga|data_a_roc[240]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[240]~174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(240));

-- Location: LCCOMB_X20_Y23_N24
\u_vga|tmp_read_data_roc[238]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[238]~178_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(238)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(238))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(238)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(238),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(238),
	combout => \u_vga|tmp_read_data_roc[238]~178_combout\);

-- Location: FF_X20_Y23_N25
\u_vga|tmp_read_data_roc[238]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[238]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(238));

-- Location: LCCOMB_X20_Y23_N18
\u_vga|first_data_roc[110]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[110]~198_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(238))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(238))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(238),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(238),
	combout => \u_vga|first_data_roc[110]~198_combout\);

-- Location: LCCOMB_X20_Y23_N0
\u_vga|first_data_roc[110]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[110]~199_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(110))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[110]~198_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(110)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(110),
	datad => \u_vga|first_data_roc[110]~198_combout\,
	combout => \u_vga|first_data_roc[110]~199_combout\);

-- Location: FF_X20_Y23_N1
\u_vga|first_data_roc[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[110]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(110));

-- Location: LCCOMB_X20_Y23_N8
\u_vga|data_a_roc[238]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[238]~176_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(110))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(238)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(238)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(110),
	datac => \u_vga|data_a_roc\(238),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[238]~176_combout\);

-- Location: FF_X20_Y23_N9
\u_vga|data_a_roc[238]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[238]~176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(238));

-- Location: LCCOMB_X20_Y23_N16
\u_vga|tmp_read_data_roc[234]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[234]~180_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(234))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(234)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(234)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(234),
	datac => \u_vga|tmp_read_data_roc\(234),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[234]~180_combout\);

-- Location: FF_X20_Y23_N17
\u_vga|tmp_read_data_roc[234]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[234]~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(234));

-- Location: LCCOMB_X20_Y23_N2
\u_vga|first_data_roc[106]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[106]~202_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(234))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(234))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(234),
	datad => \u_vga|tmp_read_data_roc\(234),
	combout => \u_vga|first_data_roc[106]~202_combout\);

-- Location: LCCOMB_X20_Y23_N28
\u_vga|first_data_roc[106]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[106]~203_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(106))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[106]~202_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(106)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(106),
	datad => \u_vga|first_data_roc[106]~202_combout\,
	combout => \u_vga|first_data_roc[106]~203_combout\);

-- Location: FF_X20_Y23_N29
\u_vga|first_data_roc[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[106]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(106));

-- Location: LCCOMB_X20_Y23_N20
\u_vga|data_a_roc[234]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[234]~178_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(106)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(234))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(234)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(234),
	datad => \u_vga|first_data_roc\(106),
	combout => \u_vga|data_a_roc[234]~178_combout\);

-- Location: FF_X20_Y23_N21
\u_vga|data_a_roc[234]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[234]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(234));

-- Location: LCCOMB_X20_Y13_N12
\u_vga|tmp_read_data_roc[229]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[229]~165_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(229)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(229))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(229)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(229),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(229),
	combout => \u_vga|tmp_read_data_roc[229]~165_combout\);

-- Location: FF_X20_Y13_N13
\u_vga|tmp_read_data_roc[229]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[229]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(229));

-- Location: LCCOMB_X20_Y13_N6
\u_vga|first_data_roc[101]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[101]~172_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(229))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(229))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(229),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(229),
	combout => \u_vga|first_data_roc[101]~172_combout\);

-- Location: LCCOMB_X20_Y13_N14
\u_vga|first_data_roc[101]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[101]~173_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(101))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[101]~172_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(101)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(101),
	datad => \u_vga|first_data_roc[101]~172_combout\,
	combout => \u_vga|first_data_roc[101]~173_combout\);

-- Location: FF_X20_Y13_N15
\u_vga|first_data_roc[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[101]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(101));

-- Location: LCCOMB_X20_Y13_N30
\u_vga|data_a_roc[229]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[229]~163_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(101)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(229))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(229)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(229),
	datad => \u_vga|first_data_roc\(101),
	combout => \u_vga|data_a_roc[229]~163_combout\);

-- Location: FF_X20_Y13_N31
\u_vga|data_a_roc[229]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[229]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(229));

-- Location: LCCOMB_X20_Y13_N8
\u_vga|tmp_read_data_roc[224]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[224]~164_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(224))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(224)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(224)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(224),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(224),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[224]~164_combout\);

-- Location: FF_X20_Y13_N9
\u_vga|tmp_read_data_roc[224]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[224]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(224));

-- Location: LCCOMB_X20_Y13_N10
\u_vga|first_data_roc[96]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[96]~170_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(224)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(224)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(224),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(224),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[96]~170_combout\);

-- Location: LCCOMB_X20_Y13_N28
\u_vga|first_data_roc[96]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[96]~171_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(96))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[96]~170_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(96),
	datad => \u_vga|first_data_roc[96]~170_combout\,
	combout => \u_vga|first_data_roc[96]~171_combout\);

-- Location: FF_X20_Y13_N29
\u_vga|first_data_roc[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[96]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(96));

-- Location: LCCOMB_X20_Y13_N20
\u_vga|data_a_roc[224]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[224]~162_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(96))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(224)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(224)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(96),
	datac => \u_vga|data_a_roc\(224),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[224]~162_combout\);

-- Location: FF_X20_Y13_N21
\u_vga|data_a_roc[224]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[224]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(224));

-- Location: LCCOMB_X35_Y21_N20
\u_vga|tmp_read_data_roc[213]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[213]~169_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(213)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(213))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(213)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(213),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(213),
	combout => \u_vga|tmp_read_data_roc[213]~169_combout\);

-- Location: FF_X35_Y21_N21
\u_vga|tmp_read_data_roc[213]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[213]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(213));

-- Location: LCCOMB_X35_Y21_N30
\u_vga|first_data_roc[85]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[85]~180_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(213))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(213))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(213),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(213),
	combout => \u_vga|first_data_roc[85]~180_combout\);

-- Location: LCCOMB_X35_Y21_N6
\u_vga|first_data_roc[85]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[85]~181_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(85)))) # (!\u_vga|first_part~q\ & (\u_vga|first_data_roc[85]~180_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[85]~180_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(85),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|first_data_roc[85]~181_combout\);

-- Location: FF_X35_Y21_N7
\u_vga|first_data_roc[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[85]~181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(85));

-- Location: LCCOMB_X35_Y21_N22
\u_vga|data_a_roc[213]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[213]~167_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(85))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(213)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(213)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(85),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(213),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[213]~167_combout\);

-- Location: FF_X35_Y21_N23
\u_vga|data_a_roc[213]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[213]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(213));

-- Location: LCCOMB_X23_Y23_N28
\u_vga|tmp_read_data_roc[212]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[212]~167_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(212)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(212))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(212)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(212),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(212),
	combout => \u_vga|tmp_read_data_roc[212]~167_combout\);

-- Location: FF_X23_Y23_N29
\u_vga|tmp_read_data_roc[212]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[212]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(212));

-- Location: LCCOMB_X23_Y23_N6
\u_vga|first_data_roc[84]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[84]~176_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(212))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(212))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(212),
	datad => \u_vga|tmp_read_data_roc\(212),
	combout => \u_vga|first_data_roc[84]~176_combout\);

-- Location: LCCOMB_X23_Y23_N2
\u_vga|first_data_roc[84]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[84]~177_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(84))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[84]~176_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(84),
	datad => \u_vga|first_data_roc[84]~176_combout\,
	combout => \u_vga|first_data_roc[84]~177_combout\);

-- Location: FF_X23_Y23_N3
\u_vga|first_data_roc[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[84]~177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(84));

-- Location: LCCOMB_X23_Y23_N26
\u_vga|data_a_roc[212]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[212]~165_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(84))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(212)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(212)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(84),
	datac => \u_vga|data_a_roc\(212),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[212]~165_combout\);

-- Location: FF_X23_Y23_N27
\u_vga|data_a_roc[212]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[212]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(212));

-- Location: LCCOMB_X23_Y23_N8
\u_vga|tmp_read_data_roc[209]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[209]~166_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(209)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(209))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(209)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(209),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(209),
	combout => \u_vga|tmp_read_data_roc[209]~166_combout\);

-- Location: FF_X23_Y23_N9
\u_vga|tmp_read_data_roc[209]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[209]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(209));

-- Location: LCCOMB_X23_Y23_N18
\u_vga|first_data_roc[81]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[81]~174_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(209))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(209))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(209),
	datac => \u_vga|tmp_read_data_roc\(209),
	combout => \u_vga|first_data_roc[81]~174_combout\);

-- Location: LCCOMB_X23_Y23_N24
\u_vga|first_data_roc[81]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[81]~175_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(81))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[81]~174_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(81),
	datad => \u_vga|first_data_roc[81]~174_combout\,
	combout => \u_vga|first_data_roc[81]~175_combout\);

-- Location: FF_X23_Y23_N25
\u_vga|first_data_roc[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[81]~175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(81));

-- Location: LCCOMB_X23_Y23_N0
\u_vga|data_a_roc[209]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[209]~164_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(81))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(209)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(209)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(81),
	datac => \u_vga|data_a_roc\(209),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[209]~164_combout\);

-- Location: FF_X23_Y23_N1
\u_vga|data_a_roc[209]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[209]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(209));

-- Location: LCCOMB_X23_Y23_N16
\u_vga|tmp_read_data_roc[208]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[208]~168_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(208))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(208)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(208)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(208),
	datac => \u_vga|tmp_read_data_roc\(208),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[208]~168_combout\);

-- Location: FF_X23_Y23_N17
\u_vga|tmp_read_data_roc[208]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[208]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(208));

-- Location: LCCOMB_X23_Y23_N10
\u_vga|first_data_roc[80]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[80]~178_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(208))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(208))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(208),
	datad => \u_vga|tmp_read_data_roc\(208),
	combout => \u_vga|first_data_roc[80]~178_combout\);

-- Location: LCCOMB_X23_Y23_N12
\u_vga|first_data_roc[80]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[80]~179_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(80))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[80]~178_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(80),
	datad => \u_vga|first_data_roc[80]~178_combout\,
	combout => \u_vga|first_data_roc[80]~179_combout\);

-- Location: FF_X23_Y23_N13
\u_vga|first_data_roc[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[80]~179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(80));

-- Location: LCCOMB_X23_Y23_N20
\u_vga|data_a_roc[208]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[208]~166_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(80))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(208)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(208)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(80),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(208),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[208]~166_combout\);

-- Location: FF_X23_Y23_N21
\u_vga|data_a_roc[208]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[208]~166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(208));

-- Location: LCCOMB_X21_Y23_N24
\u_vga|tmp_read_data_roc[197]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[197]~173_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(197)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(197))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(197)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(197),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(197),
	combout => \u_vga|tmp_read_data_roc[197]~173_combout\);

-- Location: FF_X21_Y23_N25
\u_vga|tmp_read_data_roc[197]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[197]~173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(197));

-- Location: LCCOMB_X21_Y23_N10
\u_vga|first_data_roc[69]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[69]~188_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(197)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(197)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(197),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(197),
	combout => \u_vga|first_data_roc[69]~188_combout\);

-- Location: LCCOMB_X21_Y23_N28
\u_vga|first_data_roc[69]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[69]~189_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(69))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[69]~188_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(69),
	datad => \u_vga|first_data_roc[69]~188_combout\,
	combout => \u_vga|first_data_roc[69]~189_combout\);

-- Location: FF_X21_Y23_N29
\u_vga|first_data_roc[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[69]~189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(69));

-- Location: LCCOMB_X21_Y23_N4
\u_vga|data_a_roc[197]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[197]~171_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(69)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(197))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(197)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(197),
	datad => \u_vga|first_data_roc\(69),
	combout => \u_vga|data_a_roc[197]~171_combout\);

-- Location: FF_X21_Y23_N5
\u_vga|data_a_roc[197]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[197]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(197));

-- Location: LCCOMB_X21_Y23_N8
\u_vga|tmp_read_data_roc[196]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[196]~171_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(196))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(196)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(196)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(196),
	datac => \u_vga|tmp_read_data_roc\(196),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[196]~171_combout\);

-- Location: FF_X21_Y23_N9
\u_vga|tmp_read_data_roc[196]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[196]~171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(196));

-- Location: LCCOMB_X21_Y23_N2
\u_vga|first_data_roc[68]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[68]~184_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(196)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(196)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(196),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(196),
	combout => \u_vga|first_data_roc[68]~184_combout\);

-- Location: LCCOMB_X21_Y23_N0
\u_vga|first_data_roc[68]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[68]~185_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(68))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[68]~184_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(68),
	datad => \u_vga|first_data_roc[68]~184_combout\,
	combout => \u_vga|first_data_roc[68]~185_combout\);

-- Location: FF_X21_Y23_N1
\u_vga|first_data_roc[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[68]~185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(68));

-- Location: LCCOMB_X21_Y23_N16
\u_vga|data_a_roc[196]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[196]~169_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(68))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(196)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(196)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(68),
	datac => \u_vga|data_a_roc\(196),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[196]~169_combout\);

-- Location: FF_X21_Y23_N17
\u_vga|data_a_roc[196]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[196]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(196));

-- Location: LCCOMB_X23_Y23_N4
\u_vga|tmp_read_data_roc[193]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[193]~170_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(193))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(193)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(193)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(193),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(193),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[193]~170_combout\);

-- Location: FF_X23_Y23_N5
\u_vga|tmp_read_data_roc[193]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[193]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(193));

-- Location: LCCOMB_X23_Y23_N30
\u_vga|first_data_roc[65]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[65]~182_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(193)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(193)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(193),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(193),
	combout => \u_vga|first_data_roc[65]~182_combout\);

-- Location: LCCOMB_X23_Y23_N14
\u_vga|first_data_roc[65]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[65]~183_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(65))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[65]~182_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(65))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[65]~182_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(65),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[65]~183_combout\);

-- Location: FF_X23_Y23_N15
\u_vga|first_data_roc[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[65]~183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(65));

-- Location: LCCOMB_X23_Y23_N22
\u_vga|data_a_roc[193]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[193]~168_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(65)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(193))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(193)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(193),
	datad => \u_vga|first_data_roc\(65),
	combout => \u_vga|data_a_roc[193]~168_combout\);

-- Location: FF_X23_Y23_N23
\u_vga|data_a_roc[193]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[193]~168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(193));

-- Location: LCCOMB_X21_Y23_N20
\u_vga|tmp_read_data_roc[192]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[192]~172_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(192)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(192))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(192)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(192),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(192),
	combout => \u_vga|tmp_read_data_roc[192]~172_combout\);

-- Location: FF_X21_Y23_N21
\u_vga|tmp_read_data_roc[192]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[192]~172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(192));

-- Location: LCCOMB_X21_Y23_N22
\u_vga|first_data_roc[64]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[64]~186_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(192)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(192)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(192),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(192),
	combout => \u_vga|first_data_roc[64]~186_combout\);

-- Location: LCCOMB_X21_Y23_N26
\u_vga|first_data_roc[64]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[64]~187_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(64))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[64]~186_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(64),
	datad => \u_vga|first_data_roc[64]~186_combout\,
	combout => \u_vga|first_data_roc[64]~187_combout\);

-- Location: FF_X21_Y23_N27
\u_vga|first_data_roc[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[64]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(64));

-- Location: LCCOMB_X21_Y23_N18
\u_vga|data_a_roc[192]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[192]~170_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(64))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(192)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(192)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(64),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(192),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[192]~170_combout\);

-- Location: FF_X21_Y23_N19
\u_vga|data_a_roc[192]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[192]~170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(192));

-- Location: LCCOMB_X21_Y19_N10
\u_vga|first_row_roc~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~54_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(250)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(122)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(122),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(250),
	combout => \u_vga|first_row_roc~54_combout\);

-- Location: FF_X21_Y21_N9
\u_vga|first_row_roc[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~55_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(106));

-- Location: LCCOMB_X21_Y21_N8
\u_vga|first_row_roc~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~55_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(234))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(106))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(234),
	datac => \u_vga|first_row_roc\(106),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~55_combout\);

-- Location: LCCOMB_X21_Y19_N20
\u_vga|Mux1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~31_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(7) & (!\u_vga|first_row_roc~54_combout\)) # (!\u_vga|h_cnt\(7) & ((!\u_vga|first_row_roc~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~54_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|first_row_roc~55_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux1~31_combout\);

-- Location: FF_X21_Y19_N15
\u_vga|first_row_roc[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~56_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(126));

-- Location: LCCOMB_X21_Y19_N14
\u_vga|first_row_roc~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~56_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(254)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(126)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(126),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(254),
	combout => \u_vga|first_row_roc~56_combout\);

-- Location: FF_X21_Y19_N17
\u_vga|first_row_roc[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~53_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(110));

-- Location: LCCOMB_X21_Y19_N16
\u_vga|first_row_roc~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~53_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(238)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(110)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(110),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(238),
	combout => \u_vga|first_row_roc~53_combout\);

-- Location: LCCOMB_X21_Y19_N8
\u_vga|Mux1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~32_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~31_combout\ & (!\u_vga|first_row_roc~56_combout\)) # (!\u_vga|Mux1~31_combout\ & ((!\u_vga|first_row_roc~53_combout\))))) # (!\u_vga|h_cnt\(5) & (\u_vga|Mux1~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|Mux1~31_combout\,
	datac => \u_vga|first_row_roc~56_combout\,
	datad => \u_vga|first_row_roc~53_combout\,
	combout => \u_vga|Mux1~32_combout\);

-- Location: FF_X21_Y19_N27
\u_vga|first_row_roc[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~68_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(127));

-- Location: LCCOMB_X21_Y19_N26
\u_vga|first_row_roc~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~68_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(255))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(127))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(255),
	datac => \u_vga|first_row_roc\(127),
	combout => \u_vga|first_row_roc~68_combout\);

-- Location: FF_X21_Y19_N19
\u_vga|first_row_roc[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~65_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(111));

-- Location: LCCOMB_X21_Y19_N18
\u_vga|first_row_roc~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~65_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(239))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(239),
	datac => \u_vga|first_row_roc\(111),
	combout => \u_vga|first_row_roc~65_combout\);

-- Location: FF_X21_Y19_N31
\u_vga|first_row_roc[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~67_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(107));

-- Location: LCCOMB_X21_Y19_N30
\u_vga|first_row_roc~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~67_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(235)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(107)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(107),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(235),
	combout => \u_vga|first_row_roc~67_combout\);

-- Location: FF_X21_Y19_N5
\u_vga|first_row_roc[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~66_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(123));

-- Location: LCCOMB_X21_Y19_N4
\u_vga|first_row_roc~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~66_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(251))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(123))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(251),
	datac => \u_vga|first_row_roc\(123),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~66_combout\);

-- Location: LCCOMB_X21_Y19_N24
\u_vga|Mux1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~38_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(7) & ((!\u_vga|first_row_roc~66_combout\))) # (!\u_vga|h_cnt\(7) & (!\u_vga|first_row_roc~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~67_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|first_row_roc~66_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux1~38_combout\);

-- Location: LCCOMB_X21_Y19_N28
\u_vga|Mux1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~39_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~38_combout\ & (!\u_vga|first_row_roc~68_combout\)) # (!\u_vga|Mux1~38_combout\ & ((!\u_vga|first_row_roc~65_combout\))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~68_combout\,
	datab => \u_vga|first_row_roc~65_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux1~38_combout\,
	combout => \u_vga|Mux1~39_combout\);

-- Location: LCCOMB_X21_Y19_N22
\u_vga|Mux1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~40_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux1~37_combout\ & ((\u_vga|Mux1~39_combout\))) # (!\u_vga|Mux1~37_combout\ & (\u_vga|Mux1~32_combout\)))) # (!\u_vga|h_cnt\(8) & (\u_vga|Mux1~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Mux1~37_combout\,
	datac => \u_vga|Mux1~32_combout\,
	datad => \u_vga|Mux1~39_combout\,
	combout => \u_vga|Mux1~40_combout\);

-- Location: FF_X21_Y21_N11
\u_vga|first_row_roc[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~1_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(105));

-- Location: LCCOMB_X21_Y21_N10
\u_vga|first_row_roc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~1_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(233))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(233),
	datac => \u_vga|first_row_roc\(105),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~1_combout\);

-- Location: FF_X21_Y21_N21
\u_vga|first_row_roc[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~2_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(104));

-- Location: LCCOMB_X21_Y21_N20
\u_vga|first_row_roc~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~2_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(232))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(232),
	datac => \u_vga|first_row_roc\(104),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~2_combout\);

-- Location: LCCOMB_X21_Y21_N22
\u_vga|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~0_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & (!\u_vga|first_row_roc~1_combout\)) # (!\u_vga|h_cnt\(3) & ((!\u_vga|first_row_roc~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~1_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|first_row_roc~2_combout\,
	combout => \u_vga|Mux1~0_combout\);

-- Location: FF_X21_Y21_N17
\u_vga|first_row_roc[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~3_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(109));

-- Location: LCCOMB_X21_Y21_N16
\u_vga|first_row_roc~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~3_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(237))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(237),
	datac => \u_vga|first_row_roc\(109),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~3_combout\);

-- Location: FF_X21_Y21_N1
\u_vga|first_row_roc[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~0_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(108));

-- Location: LCCOMB_X21_Y21_N0
\u_vga|first_row_roc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~0_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(236))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(236),
	datac => \u_vga|first_row_roc\(108),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~0_combout\);

-- Location: LCCOMB_X21_Y21_N26
\u_vga|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~1_combout\ = (\u_vga|Mux1~0_combout\ & (((!\u_vga|h_cnt\(5))) # (!\u_vga|first_row_roc~3_combout\))) # (!\u_vga|Mux1~0_combout\ & (((\u_vga|h_cnt\(5) & !\u_vga|first_row_roc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~0_combout\,
	datab => \u_vga|first_row_roc~3_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|first_row_roc~0_combout\,
	combout => \u_vga|Mux1~1_combout\);

-- Location: FF_X19_Y21_N13
\u_vga|first_row_roc[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~6_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(88));

-- Location: LCCOMB_X19_Y21_N12
\u_vga|first_row_roc~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~6_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(216)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(88),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(216),
	combout => \u_vga|first_row_roc~6_combout\);

-- Location: FF_X19_Y21_N11
\u_vga|first_row_roc[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~5_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(92));

-- Location: LCCOMB_X19_Y21_N10
\u_vga|first_row_roc~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~5_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(220)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(92),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(220),
	combout => \u_vga|first_row_roc~5_combout\);

-- Location: LCCOMB_X19_Y21_N30
\u_vga|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~2_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3)) # (!\u_vga|first_row_roc~5_combout\)))) # (!\u_vga|h_cnt\(5) & (!\u_vga|first_row_roc~6_combout\ & (!\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~6_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|first_row_roc~5_combout\,
	combout => \u_vga|Mux1~2_combout\);

-- Location: FF_X19_Y21_N17
\u_vga|first_row_roc[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~7_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(93));

-- Location: LCCOMB_X19_Y21_N16
\u_vga|first_row_roc~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~7_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(221)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(93),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(221),
	combout => \u_vga|first_row_roc~7_combout\);

-- Location: FF_X19_Y21_N25
\u_vga|first_row_roc[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~4_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(89));

-- Location: LCCOMB_X19_Y21_N24
\u_vga|first_row_roc~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~4_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(217)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(89),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(217),
	combout => \u_vga|first_row_roc~4_combout\);

-- Location: LCCOMB_X19_Y21_N18
\u_vga|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~3_combout\ = (\u_vga|Mux1~2_combout\ & (((!\u_vga|h_cnt\(3))) # (!\u_vga|first_row_roc~7_combout\))) # (!\u_vga|Mux1~2_combout\ & (((\u_vga|h_cnt\(3) & !\u_vga|first_row_roc~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~2_combout\,
	datab => \u_vga|first_row_roc~7_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|first_row_roc~4_combout\,
	combout => \u_vga|Mux1~3_combout\);

-- Location: FF_X21_Y21_N29
\u_vga|first_row_roc[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~11_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(77));

-- Location: LCCOMB_X21_Y21_N28
\u_vga|first_row_roc~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~11_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(205))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(205),
	datac => \u_vga|first_row_roc\(77),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~11_combout\);

-- Location: FF_X21_Y21_N5
\u_vga|first_row_roc[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~8_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(73));

-- Location: LCCOMB_X21_Y21_N4
\u_vga|first_row_roc~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~8_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(201))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(201),
	datac => \u_vga|first_row_roc\(73),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~8_combout\);

-- Location: FF_X21_Y21_N15
\u_vga|first_row_roc[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~9_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(76));

-- Location: LCCOMB_X21_Y21_N14
\u_vga|first_row_roc~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~9_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(204))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(204),
	datac => \u_vga|first_row_roc\(76),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~9_combout\);

-- Location: FF_X21_Y21_N25
\u_vga|first_row_roc[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~10_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(72));

-- Location: LCCOMB_X21_Y21_N24
\u_vga|first_row_roc~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~10_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(200))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(200),
	datac => \u_vga|first_row_roc\(72),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~10_combout\);

-- Location: LCCOMB_X21_Y21_N2
\u_vga|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~4_combout\ = (\u_vga|h_cnt\(3) & (\u_vga|h_cnt\(5))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(5) & (!\u_vga|first_row_roc~9_combout\)) # (!\u_vga|h_cnt\(5) & ((!\u_vga|first_row_roc~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|first_row_roc~9_combout\,
	datad => \u_vga|first_row_roc~10_combout\,
	combout => \u_vga|Mux1~4_combout\);

-- Location: LCCOMB_X21_Y21_N30
\u_vga|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~5_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux1~4_combout\ & (!\u_vga|first_row_roc~11_combout\)) # (!\u_vga|Mux1~4_combout\ & ((!\u_vga|first_row_roc~8_combout\))))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|first_row_roc~11_combout\,
	datac => \u_vga|first_row_roc~8_combout\,
	datad => \u_vga|Mux1~4_combout\,
	combout => \u_vga|Mux1~5_combout\);

-- Location: LCCOMB_X19_Y21_N28
\u_vga|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~6_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux1~3_combout\) # ((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & (((!\u_vga|h_cnt\(8) & \u_vga|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|Mux1~3_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Mux1~5_combout\,
	combout => \u_vga|Mux1~6_combout\);

-- Location: FF_X19_Y21_N9
\u_vga|first_row_roc[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~13_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(121));

-- Location: LCCOMB_X19_Y21_N8
\u_vga|first_row_roc~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~13_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(249))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(121))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(249),
	datac => \u_vga|first_row_roc\(121),
	combout => \u_vga|first_row_roc~13_combout\);

-- Location: FF_X19_Y21_N3
\u_vga|first_row_roc[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~14_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(120));

-- Location: LCCOMB_X19_Y21_N2
\u_vga|first_row_roc~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~14_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(248)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(120),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(248),
	combout => \u_vga|first_row_roc~14_combout\);

-- Location: LCCOMB_X19_Y21_N20
\u_vga|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~7_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & (!\u_vga|first_row_roc~13_combout\)) # (!\u_vga|h_cnt\(3) & ((!\u_vga|first_row_roc~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|first_row_roc~13_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|first_row_roc~14_combout\,
	combout => \u_vga|Mux1~7_combout\);

-- Location: FF_X19_Y21_N23
\u_vga|first_row_roc[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~15_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(125));

-- Location: LCCOMB_X19_Y21_N22
\u_vga|first_row_roc~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~15_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(253))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(125))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(253),
	datac => \u_vga|first_row_roc\(125),
	combout => \u_vga|first_row_roc~15_combout\);

-- Location: FF_X19_Y21_N7
\u_vga|first_row_roc[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~12_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(124));

-- Location: LCCOMB_X19_Y21_N6
\u_vga|first_row_roc~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~12_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(252)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(124)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(124),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(252),
	combout => \u_vga|first_row_roc~12_combout\);

-- Location: LCCOMB_X19_Y21_N0
\u_vga|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~8_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux1~7_combout\ & (!\u_vga|first_row_roc~15_combout\)) # (!\u_vga|Mux1~7_combout\ & ((!\u_vga|first_row_roc~12_combout\))))) # (!\u_vga|h_cnt\(5) & (\u_vga|Mux1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|Mux1~7_combout\,
	datac => \u_vga|first_row_roc~15_combout\,
	datad => \u_vga|first_row_roc~12_combout\,
	combout => \u_vga|Mux1~8_combout\);

-- Location: LCCOMB_X19_Y21_N26
\u_vga|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~9_combout\ = (\u_vga|Mux1~6_combout\ & (((\u_vga|Mux1~8_combout\) # (!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux1~6_combout\ & (\u_vga|Mux1~1_combout\ & (\u_vga|h_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~1_combout\,
	datab => \u_vga|Mux1~6_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Mux1~8_combout\,
	combout => \u_vga|Mux1~9_combout\);

-- Location: FF_X21_Y22_N11
\u_vga|first_row_roc[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~49_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(113));

-- Location: LCCOMB_X21_Y22_N10
\u_vga|first_row_roc~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~49_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(241)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(113),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(241),
	combout => \u_vga|first_row_roc~49_combout\);

-- Location: FF_X21_Y22_N15
\u_vga|first_row_roc[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~51_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(112));

-- Location: LCCOMB_X21_Y22_N14
\u_vga|first_row_roc~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~51_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(240)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(112),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(240),
	combout => \u_vga|first_row_roc~51_combout\);

-- Location: FF_X21_Y22_N13
\u_vga|first_row_roc[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~50_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(116));

-- Location: LCCOMB_X21_Y22_N12
\u_vga|first_row_roc~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~50_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(244)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(116),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(244),
	combout => \u_vga|first_row_roc~50_combout\);

-- Location: LCCOMB_X21_Y22_N24
\u_vga|Mux1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~27_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(5) & ((!\u_vga|first_row_roc~50_combout\))) # (!\u_vga|h_cnt\(5) & (!\u_vga|first_row_roc~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|first_row_roc~51_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|first_row_roc~50_combout\,
	combout => \u_vga|Mux1~27_combout\);

-- Location: FF_X21_Y22_N27
\u_vga|first_row_roc[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~52_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(117));

-- Location: LCCOMB_X21_Y22_N26
\u_vga|first_row_roc~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~52_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(245))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(117))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(245),
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(117),
	combout => \u_vga|first_row_roc~52_combout\);

-- Location: LCCOMB_X21_Y22_N28
\u_vga|Mux1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~28_combout\ = (\u_vga|Mux1~27_combout\ & (((!\u_vga|h_cnt\(3)) # (!\u_vga|first_row_roc~52_combout\)))) # (!\u_vga|Mux1~27_combout\ & (!\u_vga|first_row_roc~49_combout\ & ((\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~49_combout\,
	datab => \u_vga|Mux1~27_combout\,
	datac => \u_vga|first_row_roc~52_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux1~28_combout\);

-- Location: FF_X21_Y22_N3
\u_vga|first_row_roc[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~36_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(96));

-- Location: LCCOMB_X21_Y22_N2
\u_vga|first_row_roc~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~36_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(224)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(96),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(224),
	combout => \u_vga|first_row_roc~36_combout\);

-- Location: FF_X21_Y22_N17
\u_vga|first_row_roc[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~35_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(100));

-- Location: M9K_X22_Y13_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 194,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 194,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y13_N4
\u_vga|tmp_read_data_roc[247]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[247]~161_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(247))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(247)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(247)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(247),
	datac => \u_vga|tmp_read_data_roc\(247),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[247]~161_combout\);

-- Location: FF_X23_Y13_N5
\u_vga|tmp_read_data_roc[247]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[247]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(247));

-- Location: LCCOMB_X23_Y13_N6
\u_vga|first_data_roc[119]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[119]~164_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(247)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(247)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(247),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(247),
	combout => \u_vga|first_data_roc[119]~164_combout\);

-- Location: LCCOMB_X23_Y13_N14
\u_vga|first_data_roc[119]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[119]~165_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(119))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[119]~164_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(119)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(119),
	datad => \u_vga|first_data_roc[119]~164_combout\,
	combout => \u_vga|first_data_roc[119]~165_combout\);

-- Location: FF_X23_Y13_N15
\u_vga|first_data_roc[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[119]~165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(119));

-- Location: LCCOMB_X23_Y13_N22
\u_vga|data_a_roc[247]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[247]~159_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(119))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(247)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(247)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(119),
	datac => \u_vga|data_a_roc\(247),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[247]~159_combout\);

-- Location: FF_X23_Y13_N23
\u_vga|data_a_roc[247]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[247]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(247));

-- Location: LCCOMB_X23_Y13_N28
\u_vga|tmp_read_data_roc[246]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[246]~159_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(246)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(246))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(246)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(246),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(246),
	combout => \u_vga|tmp_read_data_roc[246]~159_combout\);

-- Location: FF_X23_Y13_N29
\u_vga|tmp_read_data_roc[246]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[246]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(246));

-- Location: LCCOMB_X23_Y13_N30
\u_vga|first_data_roc[118]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[118]~160_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(246))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(246))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(246),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(246),
	combout => \u_vga|first_data_roc[118]~160_combout\);

-- Location: LCCOMB_X23_Y13_N2
\u_vga|first_data_roc[118]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[118]~161_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(118))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[118]~160_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(118)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(118),
	datad => \u_vga|first_data_roc[118]~160_combout\,
	combout => \u_vga|first_data_roc[118]~161_combout\);

-- Location: FF_X23_Y13_N3
\u_vga|first_data_roc[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[118]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(118));

-- Location: LCCOMB_X23_Y13_N26
\u_vga|data_a_roc[246]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[246]~157_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(118))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(246)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(246)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(118),
	datac => \u_vga|data_a_roc\(246),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[246]~157_combout\);

-- Location: FF_X23_Y13_N27
\u_vga|data_a_roc[246]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[246]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(246));

-- Location: LCCOMB_X19_Y13_N16
\u_vga|tmp_read_data_roc[243]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[243]~149_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(243)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(243))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(243)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(243),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(243),
	combout => \u_vga|tmp_read_data_roc[243]~149_combout\);

-- Location: FF_X19_Y13_N17
\u_vga|tmp_read_data_roc[243]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[243]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(243));

-- Location: LCCOMB_X19_Y13_N18
\u_vga|first_data_roc[115]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[115]~140_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(243)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(243)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(243),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(243),
	combout => \u_vga|first_data_roc[115]~140_combout\);

-- Location: LCCOMB_X19_Y13_N28
\u_vga|first_data_roc[115]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[115]~141_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(115))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[115]~140_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(115),
	datad => \u_vga|first_data_roc[115]~140_combout\,
	combout => \u_vga|first_data_roc[115]~141_combout\);

-- Location: FF_X19_Y13_N29
\u_vga|first_data_roc[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[115]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(115));

-- Location: LCCOMB_X19_Y13_N4
\u_vga|data_a_roc[243]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[243]~147_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(115)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(243))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(243)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(243),
	datad => \u_vga|first_data_roc\(115),
	combout => \u_vga|data_a_roc[243]~147_combout\);

-- Location: FF_X19_Y13_N5
\u_vga|data_a_roc[243]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[243]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(243));

-- Location: LCCOMB_X19_Y13_N24
\u_vga|tmp_read_data_roc[242]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[242]~147_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(242)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(242))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(242)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(242),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(242),
	combout => \u_vga|tmp_read_data_roc[242]~147_combout\);

-- Location: FF_X19_Y13_N25
\u_vga|tmp_read_data_roc[242]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[242]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(242));

-- Location: LCCOMB_X19_Y13_N10
\u_vga|first_data_roc[114]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[114]~136_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(242)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(242)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(242),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(242),
	combout => \u_vga|first_data_roc[114]~136_combout\);

-- Location: LCCOMB_X19_Y13_N8
\u_vga|first_data_roc[114]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[114]~137_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(114))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[114]~136_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(114)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(114),
	datad => \u_vga|first_data_roc[114]~136_combout\,
	combout => \u_vga|first_data_roc[114]~137_combout\);

-- Location: FF_X19_Y13_N9
\u_vga|first_data_roc[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[114]~137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(114));

-- Location: LCCOMB_X19_Y13_N0
\u_vga|data_a_roc[242]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[242]~145_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(114)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(242))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(242)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(242),
	datad => \u_vga|first_data_roc\(114),
	combout => \u_vga|data_a_roc[242]~145_combout\);

-- Location: FF_X19_Y13_N1
\u_vga|data_a_roc[242]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[242]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(242));

-- Location: LCCOMB_X21_Y13_N24
\u_vga|tmp_read_data_roc[231]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[231]~153_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(231))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(231)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(231)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(231),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(231),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[231]~153_combout\);

-- Location: FF_X21_Y13_N25
\u_vga|tmp_read_data_roc[231]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[231]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(231));

-- Location: LCCOMB_X21_Y13_N10
\u_vga|first_data_roc[103]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[103]~148_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(231))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(231))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(231),
	datad => \u_vga|tmp_read_data_roc\(231),
	combout => \u_vga|first_data_roc[103]~148_combout\);

-- Location: LCCOMB_X21_Y13_N28
\u_vga|first_data_roc[103]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[103]~149_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(103))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[103]~148_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(103),
	datad => \u_vga|first_data_roc[103]~148_combout\,
	combout => \u_vga|first_data_roc[103]~149_combout\);

-- Location: FF_X21_Y13_N29
\u_vga|first_data_roc[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[103]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(103));

-- Location: LCCOMB_X21_Y13_N20
\u_vga|data_a_roc[231]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[231]~151_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(103)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(231))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(231)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(231),
	datad => \u_vga|first_data_roc\(103),
	combout => \u_vga|data_a_roc[231]~151_combout\);

-- Location: FF_X21_Y13_N21
\u_vga|data_a_roc[231]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[231]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(231));

-- Location: LCCOMB_X19_Y13_N20
\u_vga|tmp_read_data_roc[230]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[230]~150_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(230)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(230))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(230)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(230),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(230),
	combout => \u_vga|tmp_read_data_roc[230]~150_combout\);

-- Location: FF_X19_Y13_N21
\u_vga|tmp_read_data_roc[230]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[230]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(230));

-- Location: LCCOMB_X19_Y13_N30
\u_vga|first_data_roc[102]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[102]~142_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(230)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(230)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(230),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(230),
	combout => \u_vga|first_data_roc[102]~142_combout\);

-- Location: LCCOMB_X19_Y13_N14
\u_vga|first_data_roc[102]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[102]~143_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(102)))) # (!\u_vga|first_part~q\ & (\u_vga|first_data_roc[102]~142_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[102]~142_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(102),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|first_data_roc[102]~143_combout\);

-- Location: FF_X19_Y13_N15
\u_vga|first_data_roc[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[102]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(102));

-- Location: LCCOMB_X19_Y13_N22
\u_vga|data_a_roc[230]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[230]~148_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(102)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(230))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(230)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(230),
	datad => \u_vga|first_data_roc\(102),
	combout => \u_vga|data_a_roc[230]~148_combout\);

-- Location: FF_X19_Y13_N23
\u_vga|data_a_roc[230]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[230]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(230));

-- Location: LCCOMB_X20_Y13_N4
\u_vga|tmp_read_data_roc[228]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[228]~163_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(228))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(228)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(228)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(228),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(228),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[228]~163_combout\);

-- Location: FF_X20_Y13_N5
\u_vga|tmp_read_data_roc[228]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[228]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(228));

-- Location: LCCOMB_X20_Y13_N22
\u_vga|first_data_roc[100]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[100]~168_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(228)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(228)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(228),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(228),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[100]~168_combout\);

-- Location: LCCOMB_X20_Y13_N26
\u_vga|first_data_roc[100]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[100]~169_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(100))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[100]~168_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(100))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[100]~168_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(100),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[100]~169_combout\);

-- Location: FF_X20_Y13_N27
\u_vga|first_data_roc[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[100]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(100));

-- Location: LCCOMB_X20_Y13_N18
\u_vga|data_a_roc[228]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[228]~161_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(100))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(228)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(228)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(100),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(228),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[228]~161_combout\);

-- Location: FF_X20_Y13_N19
\u_vga|data_a_roc[228]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[228]~161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(228));

-- Location: LCCOMB_X24_Y13_N24
\u_vga|tmp_read_data_roc[227]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[227]~157_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(227))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(227)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(227)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(227),
	datac => \u_vga|tmp_read_data_roc\(227),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[227]~157_combout\);

-- Location: FF_X24_Y13_N25
\u_vga|tmp_read_data_roc[227]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[227]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(227));

-- Location: LCCOMB_X24_Y13_N10
\u_vga|first_data_roc[99]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[99]~156_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(227))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(227))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(227),
	datad => \u_vga|tmp_read_data_roc\(227),
	combout => \u_vga|first_data_roc[99]~156_combout\);

-- Location: LCCOMB_X24_Y13_N28
\u_vga|first_data_roc[99]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[99]~157_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(99))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[99]~156_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(99),
	datad => \u_vga|first_data_roc[99]~156_combout\,
	combout => \u_vga|first_data_roc[99]~157_combout\);

-- Location: FF_X24_Y13_N29
\u_vga|first_data_roc[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[99]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(99));

-- Location: LCCOMB_X24_Y13_N4
\u_vga|data_a_roc[227]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[227]~155_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(99))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(227)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(227)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(99),
	datac => \u_vga|data_a_roc\(227),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[227]~155_combout\);

-- Location: FF_X24_Y13_N5
\u_vga|data_a_roc[227]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[227]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(227));

-- Location: LCCOMB_X21_Y13_N4
\u_vga|tmp_read_data_roc[226]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[226]~154_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(226))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(226)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(226)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(226),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(226),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[226]~154_combout\);

-- Location: FF_X21_Y13_N5
\u_vga|tmp_read_data_roc[226]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[226]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(226));

-- Location: LCCOMB_X21_Y13_N30
\u_vga|first_data_roc[98]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[98]~150_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(226)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(226)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(226),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(226),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[98]~150_combout\);

-- Location: LCCOMB_X21_Y13_N14
\u_vga|first_data_roc[98]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[98]~151_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(98))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[98]~150_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(98))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[98]~150_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(98),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[98]~151_combout\);

-- Location: FF_X21_Y13_N15
\u_vga|first_data_roc[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[98]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(98));

-- Location: LCCOMB_X21_Y13_N22
\u_vga|data_a_roc[226]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[226]~152_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(98)))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(226))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(226)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(226),
	datad => \u_vga|first_data_roc\(98),
	combout => \u_vga|data_a_roc[226]~152_combout\);

-- Location: FF_X21_Y13_N23
\u_vga|data_a_roc[226]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[226]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(226));

-- Location: LCCOMB_X20_Y13_N24
\u_vga|tmp_read_data_roc[225]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[225]~162_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(225))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(225)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(225)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(225),
	datac => \u_vga|tmp_read_data_roc\(225),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[225]~162_combout\);

-- Location: FF_X20_Y13_N25
\u_vga|tmp_read_data_roc[225]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[225]~162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(225));

-- Location: LCCOMB_X20_Y13_N2
\u_vga|first_data_roc[97]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[97]~166_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(225))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(225))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(225),
	datad => \u_vga|tmp_read_data_roc\(225),
	combout => \u_vga|first_data_roc[97]~166_combout\);

-- Location: LCCOMB_X20_Y13_N0
\u_vga|first_data_roc[97]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[97]~167_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(97))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[97]~166_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(97),
	datad => \u_vga|first_data_roc[97]~166_combout\,
	combout => \u_vga|first_data_roc[97]~167_combout\);

-- Location: FF_X20_Y13_N1
\u_vga|first_data_roc[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[97]~167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(97));

-- Location: LCCOMB_X20_Y13_N16
\u_vga|data_a_roc[225]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[225]~160_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(97))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(225)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(225)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(97),
	datac => \u_vga|data_a_roc\(225),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[225]~160_combout\);

-- Location: FF_X20_Y13_N17
\u_vga|data_a_roc[225]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[225]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(225));

-- Location: LCCOMB_X23_Y13_N24
\u_vga|tmp_read_data_roc[215]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[215]~158_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(215))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(215)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(215)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(215),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(215),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[215]~158_combout\);

-- Location: FF_X23_Y13_N25
\u_vga|tmp_read_data_roc[215]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[215]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(215));

-- Location: LCCOMB_X23_Y13_N10
\u_vga|first_data_roc[87]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[87]~158_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(215))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(215))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(215),
	datad => \u_vga|tmp_read_data_roc\(215),
	combout => \u_vga|first_data_roc[87]~158_combout\);

-- Location: LCCOMB_X23_Y13_N8
\u_vga|first_data_roc[87]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[87]~159_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(87))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[87]~158_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(87),
	datad => \u_vga|first_data_roc[87]~158_combout\,
	combout => \u_vga|first_data_roc[87]~159_combout\);

-- Location: FF_X23_Y13_N9
\u_vga|first_data_roc[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[87]~159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(87));

-- Location: LCCOMB_X23_Y13_N0
\u_vga|data_a_roc[215]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[215]~156_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(87))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(215)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(215)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(87),
	datac => \u_vga|data_a_roc\(215),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[215]~156_combout\);

-- Location: FF_X23_Y13_N1
\u_vga|data_a_roc[215]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[215]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(215));

-- Location: LCCOMB_X23_Y13_N16
\u_vga|tmp_read_data_roc[214]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[214]~160_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(214))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(214)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(214)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(214),
	datac => \u_vga|tmp_read_data_roc\(214),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[214]~160_combout\);

-- Location: FF_X23_Y13_N17
\u_vga|tmp_read_data_roc[214]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[214]~160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(214));

-- Location: LCCOMB_X23_Y13_N18
\u_vga|first_data_roc[86]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[86]~162_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(214))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(214))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(214),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(214),
	combout => \u_vga|first_data_roc[86]~162_combout\);

-- Location: LCCOMB_X23_Y13_N20
\u_vga|first_data_roc[86]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[86]~163_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(86))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[86]~162_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(86),
	datad => \u_vga|first_data_roc[86]~162_combout\,
	combout => \u_vga|first_data_roc[86]~163_combout\);

-- Location: FF_X23_Y13_N21
\u_vga|first_data_roc[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[86]~163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(86));

-- Location: LCCOMB_X23_Y13_N12
\u_vga|data_a_roc[214]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[214]~158_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(86))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(214)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(214)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(86),
	datac => \u_vga|data_a_roc\(214),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[214]~158_combout\);

-- Location: FF_X23_Y13_N13
\u_vga|data_a_roc[214]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[214]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(214));

-- Location: LCCOMB_X24_Y21_N12
\u_vga|tmp_read_data_roc[211]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[211]~146_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(211)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(211))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(211)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(211),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(211),
	combout => \u_vga|tmp_read_data_roc[211]~146_combout\);

-- Location: FF_X24_Y21_N13
\u_vga|tmp_read_data_roc[211]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[211]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(211));

-- Location: LCCOMB_X24_Y21_N30
\u_vga|first_data_roc[83]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[83]~134_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(211))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(211))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(211),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(211),
	combout => \u_vga|first_data_roc[83]~134_combout\);

-- Location: LCCOMB_X24_Y21_N22
\u_vga|first_data_roc[83]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[83]~135_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(83))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[83]~134_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(83))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[83]~134_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(83),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[83]~135_combout\);

-- Location: FF_X24_Y21_N23
\u_vga|first_data_roc[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[83]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(83));

-- Location: LCCOMB_X24_Y21_N14
\u_vga|data_a_roc[211]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[211]~144_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(83))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(211)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(211)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(83),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(211),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[211]~144_combout\);

-- Location: FF_X24_Y21_N15
\u_vga|data_a_roc[211]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[211]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(211));

-- Location: LCCOMB_X19_Y13_N12
\u_vga|tmp_read_data_roc[210]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[210]~148_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(210)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(210))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(210)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(210),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(210),
	combout => \u_vga|tmp_read_data_roc[210]~148_combout\);

-- Location: FF_X19_Y13_N13
\u_vga|tmp_read_data_roc[210]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[210]~148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(210));

-- Location: LCCOMB_X19_Y13_N6
\u_vga|first_data_roc[82]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[82]~138_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(210)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(210)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(210),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(210),
	combout => \u_vga|first_data_roc[82]~138_combout\);

-- Location: LCCOMB_X19_Y13_N26
\u_vga|first_data_roc[82]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[82]~139_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(82))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[82]~138_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(82),
	datad => \u_vga|first_data_roc[82]~138_combout\,
	combout => \u_vga|first_data_roc[82]~139_combout\);

-- Location: FF_X19_Y13_N27
\u_vga|first_data_roc[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[82]~139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(82));

-- Location: LCCOMB_X19_Y13_N2
\u_vga|data_a_roc[210]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[210]~146_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(82))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(210)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(210)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(82),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(210),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[210]~146_combout\);

-- Location: FF_X19_Y13_N3
\u_vga|data_a_roc[210]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[210]~146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(210));

-- Location: LCCOMB_X21_Y13_N16
\u_vga|tmp_read_data_roc[199]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[199]~151_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(199)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(199))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(199)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(199),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(199),
	combout => \u_vga|tmp_read_data_roc[199]~151_combout\);

-- Location: FF_X21_Y13_N17
\u_vga|tmp_read_data_roc[199]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[199]~151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(199));

-- Location: LCCOMB_X21_Y13_N2
\u_vga|first_data_roc[71]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[71]~144_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(199)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(199)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(199),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(199),
	combout => \u_vga|first_data_roc[71]~144_combout\);

-- Location: LCCOMB_X21_Y13_N0
\u_vga|first_data_roc[71]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[71]~145_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(71))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[71]~144_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(71),
	datad => \u_vga|first_data_roc[71]~144_combout\,
	combout => \u_vga|first_data_roc[71]~145_combout\);

-- Location: FF_X21_Y13_N1
\u_vga|first_data_roc[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[71]~145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(71));

-- Location: LCCOMB_X21_Y13_N8
\u_vga|data_a_roc[199]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[199]~149_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(71))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(199)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(199)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(71),
	datac => \u_vga|data_a_roc\(199),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[199]~149_combout\);

-- Location: FF_X21_Y13_N9
\u_vga|data_a_roc[199]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[199]~149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(199));

-- Location: LCCOMB_X21_Y13_N12
\u_vga|tmp_read_data_roc[198]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[198]~152_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(198))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(198)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(198)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(198),
	datac => \u_vga|tmp_read_data_roc\(198),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[198]~152_combout\);

-- Location: FF_X21_Y13_N13
\u_vga|tmp_read_data_roc[198]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[198]~152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(198));

-- Location: LCCOMB_X21_Y13_N6
\u_vga|first_data_roc[70]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[70]~146_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(198))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(198))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(198),
	datad => \u_vga|tmp_read_data_roc\(198),
	combout => \u_vga|first_data_roc[70]~146_combout\);

-- Location: LCCOMB_X21_Y13_N26
\u_vga|first_data_roc[70]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[70]~147_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(70))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[70]~146_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(70),
	datad => \u_vga|first_data_roc[70]~146_combout\,
	combout => \u_vga|first_data_roc[70]~147_combout\);

-- Location: FF_X21_Y13_N27
\u_vga|first_data_roc[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[70]~147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(70));

-- Location: LCCOMB_X21_Y13_N18
\u_vga|data_a_roc[198]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[198]~150_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(70))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(198)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(198)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(70),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(198),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[198]~150_combout\);

-- Location: FF_X21_Y13_N19
\u_vga|data_a_roc[198]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[198]~150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(198));

-- Location: LCCOMB_X24_Y13_N8
\u_vga|tmp_read_data_roc[195]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[195]~155_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(195)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(195))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(195)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(195),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(195),
	combout => \u_vga|tmp_read_data_roc[195]~155_combout\);

-- Location: FF_X24_Y13_N9
\u_vga|tmp_read_data_roc[195]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[195]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(195));

-- Location: LCCOMB_X24_Y13_N26
\u_vga|first_data_roc[67]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[67]~152_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(195)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(195)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(195),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(195),
	combout => \u_vga|first_data_roc[67]~152_combout\);

-- Location: LCCOMB_X24_Y13_N0
\u_vga|first_data_roc[67]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[67]~153_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(67))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[67]~152_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(67),
	datad => \u_vga|first_data_roc[67]~152_combout\,
	combout => \u_vga|first_data_roc[67]~153_combout\);

-- Location: FF_X24_Y13_N1
\u_vga|first_data_roc[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[67]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(67));

-- Location: LCCOMB_X24_Y13_N16
\u_vga|data_a_roc[195]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[195]~153_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(67))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(195)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(195)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(67),
	datac => \u_vga|data_a_roc\(195),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[195]~153_combout\);

-- Location: FF_X24_Y13_N17
\u_vga|data_a_roc[195]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[195]~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(195));

-- Location: LCCOMB_X24_Y13_N12
\u_vga|tmp_read_data_roc[194]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[194]~156_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(194))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(194)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(194)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(194),
	datac => \u_vga|tmp_read_data_roc\(194),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[194]~156_combout\);

-- Location: FF_X24_Y13_N13
\u_vga|tmp_read_data_roc[194]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[194]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(194));

-- Location: LCCOMB_X24_Y13_N30
\u_vga|first_data_roc[66]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[66]~154_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(194))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(194))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(194),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(194),
	combout => \u_vga|first_data_roc[66]~154_combout\);

-- Location: LCCOMB_X24_Y13_N18
\u_vga|first_data_roc[66]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[66]~155_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(66))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[66]~154_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(66)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(66),
	datad => \u_vga|first_data_roc[66]~154_combout\,
	combout => \u_vga|first_data_roc[66]~155_combout\);

-- Location: FF_X24_Y13_N19
\u_vga|first_data_roc[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[66]~155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(66));

-- Location: LCCOMB_X24_Y13_N2
\u_vga|data_a_roc[194]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[194]~154_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(66))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(194)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(194)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(66),
	datac => \u_vga|data_a_roc\(194),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[194]~154_combout\);

-- Location: FF_X24_Y13_N3
\u_vga|data_a_roc[194]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[194]~154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(194));

-- Location: LCCOMB_X21_Y22_N16
\u_vga|first_row_roc~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~35_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(228)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(100),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(228),
	combout => \u_vga|first_row_roc~35_combout\);

-- Location: LCCOMB_X21_Y22_N4
\u_vga|Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~20_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(5) & ((!\u_vga|first_row_roc~35_combout\))) # (!\u_vga|h_cnt\(5) & (!\u_vga|first_row_roc~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|first_row_roc~36_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|first_row_roc~35_combout\,
	combout => \u_vga|Mux1~20_combout\);

-- Location: FF_X34_Y16_N31
\u_vga|first_row_roc[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~34_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(97));

-- Location: LCCOMB_X34_Y16_N30
\u_vga|first_row_roc~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~34_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(225))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(225),
	datac => \u_vga|first_row_roc\(97),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~34_combout\);

-- Location: FF_X19_Y21_N15
\u_vga|first_row_roc[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~37_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(101));

-- Location: LCCOMB_X19_Y21_N14
\u_vga|first_row_roc~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~37_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(229)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(101),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(229),
	combout => \u_vga|first_row_roc~37_combout\);

-- Location: LCCOMB_X21_Y22_N30
\u_vga|Mux1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~21_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux1~20_combout\ & ((!\u_vga|first_row_roc~37_combout\))) # (!\u_vga|Mux1~20_combout\ & (!\u_vga|first_row_roc~34_combout\)))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|Mux1~20_combout\,
	datac => \u_vga|first_row_roc~34_combout\,
	datad => \u_vga|first_row_roc~37_combout\,
	combout => \u_vga|Mux1~21_combout\);

-- Location: FF_X25_Y20_N5
\u_vga|first_row_roc[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~47_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(64));

-- Location: LCCOMB_X25_Y20_N4
\u_vga|first_row_roc~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~47_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(192))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(192),
	datac => \u_vga|first_row_roc\(64),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~47_combout\);

-- Location: FF_X25_Y20_N17
\u_vga|first_row_roc[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~46_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(68));

-- Location: LCCOMB_X25_Y20_N2
\u_vga|first_row_roc~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~45_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_roc\(68))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(196))) # 
-- (!\u_vga|vga_gen~13_combout\ & ((\u_vga|first_row_roc\(68))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(196),
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_vga|first_row_roc\(68),
	combout => \u_vga|first_row_roc~45_combout\);

-- Location: LCCOMB_X25_Y20_N16
\u_vga|first_row_roc~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~46_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|first_row_roc\(68))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|first_row_roc~45_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|first_row_roc\(68))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add27~12_combout\,
	datab => \u_vga|first_row_roc~45_combout\,
	datac => \u_vga|first_row_roc\(68),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|first_row_roc~46_combout\);

-- Location: LCCOMB_X25_Y20_N22
\u_vga|Mux1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~24_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3)) # ((!\u_vga|first_row_roc~46_combout\)))) # (!\u_vga|h_cnt\(5) & (!\u_vga|h_cnt\(3) & (!\u_vga|first_row_roc~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|first_row_roc~47_combout\,
	datad => \u_vga|first_row_roc~46_combout\,
	combout => \u_vga|Mux1~24_combout\);

-- Location: FF_X25_Y20_N9
\u_vga|first_row_roc[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~48_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(69));

-- Location: LCCOMB_X25_Y20_N8
\u_vga|first_row_roc~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~48_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(197))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(197),
	datac => \u_vga|first_row_roc\(69),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~48_combout\);

-- Location: FF_X25_Y20_N7
\u_vga|first_row_roc[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~44_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(65));

-- Location: LCCOMB_X25_Y20_N6
\u_vga|first_row_roc~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~44_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(193))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(193),
	datac => \u_vga|first_row_roc\(65),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~44_combout\);

-- Location: LCCOMB_X25_Y20_N10
\u_vga|Mux1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~25_combout\ = (\u_vga|Mux1~24_combout\ & (((!\u_vga|h_cnt\(3))) # (!\u_vga|first_row_roc~48_combout\))) # (!\u_vga|Mux1~24_combout\ & (((\u_vga|h_cnt\(3) & !\u_vga|first_row_roc~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~24_combout\,
	datab => \u_vga|first_row_roc~48_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|first_row_roc~44_combout\,
	combout => \u_vga|Mux1~25_combout\);

-- Location: FF_X25_Y20_N27
\u_vga|first_row_roc[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~43_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(85));

-- Location: LCCOMB_X25_Y20_N26
\u_vga|first_row_roc~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~43_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(213))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(85))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(213),
	datac => \u_vga|first_row_roc\(85),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~43_combout\);

-- Location: FF_X25_Y20_N1
\u_vga|first_row_roc[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~40_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(84));

-- Location: LCCOMB_X25_Y20_N18
\u_vga|first_row_roc~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~39_combout\ = (\u_vga|vga_gen~13_combout\ & ((\u_vga|LessThan18~0_combout\ & ((\u_vga|first_row_roc\(84)))) # (!\u_vga|LessThan18~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(212))))) # 
-- (!\u_vga|vga_gen~13_combout\ & (((\u_vga|first_row_roc\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~13_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(212),
	datac => \u_vga|LessThan18~0_combout\,
	datad => \u_vga|first_row_roc\(84),
	combout => \u_vga|first_row_roc~39_combout\);

-- Location: LCCOMB_X25_Y20_N0
\u_vga|first_row_roc~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~40_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|first_row_roc\(84))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|first_row_roc~39_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|first_row_roc\(84))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add27~12_combout\,
	datab => \u_vga|first_row_roc~39_combout\,
	datac => \u_vga|first_row_roc\(84),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|first_row_roc~40_combout\);

-- Location: FF_X25_Y20_N13
\u_vga|first_row_roc[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~42_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(80));

-- Location: LCCOMB_X25_Y20_N30
\u_vga|first_row_roc~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~41_combout\ = (\u_vga|LessThan18~0_combout\ & (\u_vga|first_row_roc\(80))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(208)))) # 
-- (!\u_vga|vga_gen~13_combout\ & (\u_vga|first_row_roc\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_vga|first_row_roc\(80),
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(208),
	combout => \u_vga|first_row_roc~41_combout\);

-- Location: LCCOMB_X25_Y20_N12
\u_vga|first_row_roc~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~42_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|first_row_roc\(80))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|first_row_roc~41_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|first_row_roc\(80))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~41_combout\,
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|first_row_roc\(80),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|first_row_roc~42_combout\);

-- Location: LCCOMB_X25_Y20_N24
\u_vga|Mux1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~22_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(5) & (!\u_vga|first_row_roc~40_combout\)) # (!\u_vga|h_cnt\(5) & ((!\u_vga|first_row_roc~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~40_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|first_row_roc~42_combout\,
	combout => \u_vga|Mux1~22_combout\);

-- Location: FF_X26_Y20_N17
\u_vga|first_row_roc[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~38_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(81));

-- Location: LCCOMB_X26_Y20_N16
\u_vga|first_row_roc~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~38_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(209))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(209),
	datac => \u_vga|first_row_roc\(81),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~38_combout\);

-- Location: LCCOMB_X25_Y20_N28
\u_vga|Mux1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~23_combout\ = (\u_vga|Mux1~22_combout\ & (((!\u_vga|h_cnt\(3))) # (!\u_vga|first_row_roc~43_combout\))) # (!\u_vga|Mux1~22_combout\ & (((\u_vga|h_cnt\(3) & !\u_vga|first_row_roc~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~43_combout\,
	datab => \u_vga|Mux1~22_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|first_row_roc~38_combout\,
	combout => \u_vga|Mux1~23_combout\);

-- Location: LCCOMB_X21_Y22_N0
\u_vga|Mux1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~26_combout\ = (\u_vga|h_cnt\(8) & (\u_vga|h_cnt\(7))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & ((\u_vga|Mux1~23_combout\))) # (!\u_vga|h_cnt\(7) & (\u_vga|Mux1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|Mux1~25_combout\,
	datad => \u_vga|Mux1~23_combout\,
	combout => \u_vga|Mux1~26_combout\);

-- Location: LCCOMB_X21_Y22_N6
\u_vga|Mux1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~29_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux1~26_combout\ & (\u_vga|Mux1~28_combout\)) # (!\u_vga|Mux1~26_combout\ & ((\u_vga|Mux1~21_combout\))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Mux1~28_combout\,
	datac => \u_vga|Mux1~21_combout\,
	datad => \u_vga|Mux1~26_combout\,
	combout => \u_vga|Mux1~29_combout\);

-- Location: FF_X26_Y13_N27
\u_vga|first_row_roc[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~20_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(102));

-- Location: LCCOMB_X26_Y13_N26
\u_vga|first_row_roc~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~20_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(230))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(230),
	datac => \u_vga|first_row_roc\(102),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~20_combout\);

-- Location: FF_X26_Y13_N5
\u_vga|first_row_roc[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~24_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(103));

-- Location: LCCOMB_X26_Y13_N4
\u_vga|first_row_roc~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~24_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(231))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(231),
	datac => \u_vga|first_row_roc\(103),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~24_combout\);

-- Location: FF_X26_Y13_N21
\u_vga|first_row_roc[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~22_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(71));

-- Location: LCCOMB_X26_Y13_N30
\u_vga|first_row_roc~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~21_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_roc\(71))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(199))) # 
-- (!\u_vga|vga_gen~13_combout\ & ((\u_vga|first_row_roc\(71))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(199),
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_vga|first_row_roc\(71),
	combout => \u_vga|first_row_roc~21_combout\);

-- Location: LCCOMB_X26_Y13_N20
\u_vga|first_row_roc~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~22_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|first_row_roc\(71))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|first_row_roc~21_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|first_row_roc\(71))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~21_combout\,
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|first_row_roc\(71),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|first_row_roc~22_combout\);

-- Location: FF_X26_Y13_N25
\u_vga|first_row_roc[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~23_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(70));

-- Location: LCCOMB_X26_Y13_N24
\u_vga|first_row_roc~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~23_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(198))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(198),
	datac => \u_vga|first_row_roc\(70),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~23_combout\);

-- Location: LCCOMB_X26_Y13_N10
\u_vga|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~12_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(3) & (!\u_vga|first_row_roc~22_combout\)) # (!\u_vga|h_cnt\(3) & ((!\u_vga|first_row_roc~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~22_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|first_row_roc~23_combout\,
	combout => \u_vga|Mux1~12_combout\);

-- Location: LCCOMB_X26_Y13_N14
\u_vga|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~13_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux1~12_combout\ & ((!\u_vga|first_row_roc~24_combout\))) # (!\u_vga|Mux1~12_combout\ & (!\u_vga|first_row_roc~20_combout\)))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~20_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|first_row_roc~24_combout\,
	datad => \u_vga|Mux1~12_combout\,
	combout => \u_vga|Mux1~13_combout\);

-- Location: FF_X26_Y13_N19
\u_vga|first_row_roc[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~27_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(67));

-- Location: LCCOMB_X26_Y13_N28
\u_vga|first_row_roc~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~26_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_roc\(67))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(195))) # 
-- (!\u_vga|vga_gen~13_combout\ & ((\u_vga|first_row_roc\(67))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(195),
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_vga|first_row_roc\(67),
	combout => \u_vga|first_row_roc~26_combout\);

-- Location: LCCOMB_X26_Y13_N18
\u_vga|first_row_roc~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~27_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_vga|Add27~12_combout\ & (\u_vga|first_row_roc\(67))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|first_row_roc~26_combout\))))) # (!\u_vga|vga_gen~16_combout\ & 
-- (((\u_vga|first_row_roc\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~16_combout\,
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|first_row_roc\(67),
	datad => \u_vga|first_row_roc~26_combout\,
	combout => \u_vga|first_row_roc~27_combout\);

-- Location: FF_X34_Y16_N21
\u_vga|first_row_roc[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~28_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(66));

-- Location: LCCOMB_X34_Y16_N20
\u_vga|first_row_roc~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~28_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(194))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(194),
	datac => \u_vga|first_row_roc\(66),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~28_combout\);

-- Location: LCCOMB_X26_Y13_N6
\u_vga|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~14_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(3) & (!\u_vga|first_row_roc~27_combout\)) # (!\u_vga|h_cnt\(3) & ((!\u_vga|first_row_roc~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~27_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|first_row_roc~28_combout\,
	combout => \u_vga|Mux1~14_combout\);

-- Location: FF_X19_Y21_N5
\u_vga|first_row_roc[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~29_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(99));

-- Location: LCCOMB_X19_Y21_N4
\u_vga|first_row_roc~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~29_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(227)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(99),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(227),
	combout => \u_vga|first_row_roc~29_combout\);

-- Location: FF_X26_Y13_N17
\u_vga|first_row_roc[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~25_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(98));

-- Location: LCCOMB_X26_Y13_N16
\u_vga|first_row_roc~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~25_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(226))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(226),
	datac => \u_vga|first_row_roc\(98),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~25_combout\);

-- Location: LCCOMB_X26_Y13_N0
\u_vga|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~15_combout\ = (\u_vga|Mux1~14_combout\ & (((!\u_vga|first_row_roc~29_combout\)) # (!\u_vga|h_cnt\(8)))) # (!\u_vga|Mux1~14_combout\ & (\u_vga|h_cnt\(8) & ((!\u_vga|first_row_roc~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~14_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|first_row_roc~29_combout\,
	datad => \u_vga|first_row_roc~25_combout\,
	combout => \u_vga|Mux1~15_combout\);

-- Location: LCCOMB_X26_Y13_N2
\u_vga|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~16_combout\ = (\u_vga|h_cnt\(7) & (\u_vga|h_cnt\(5))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(5) & (\u_vga|Mux1~13_combout\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|Mux1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|Mux1~13_combout\,
	datad => \u_vga|Mux1~15_combout\,
	combout => \u_vga|Mux1~16_combout\);

-- Location: FF_X25_Y13_N11
\u_vga|first_row_roc[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~30_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(87));

-- Location: LCCOMB_X25_Y13_N10
\u_vga|first_row_roc~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~30_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(215)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(87),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(215),
	combout => \u_vga|first_row_roc~30_combout\);

-- Location: FF_X25_Y13_N27
\u_vga|first_row_roc[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~33_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(119));

-- Location: LCCOMB_X25_Y13_N26
\u_vga|first_row_roc~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~33_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(247)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(119),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(247),
	combout => \u_vga|first_row_roc~33_combout\);

-- Location: FF_X25_Y13_N31
\u_vga|first_row_roc[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~32_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(86));

-- Location: LCCOMB_X25_Y13_N30
\u_vga|first_row_roc~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~32_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(214)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(86),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(214),
	combout => \u_vga|first_row_roc~32_combout\);

-- Location: FF_X25_Y13_N13
\u_vga|first_row_roc[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~31_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(118));

-- Location: LCCOMB_X25_Y13_N12
\u_vga|first_row_roc~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~31_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(246))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(246),
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(118),
	combout => \u_vga|first_row_roc~31_combout\);

-- Location: LCCOMB_X25_Y13_N0
\u_vga|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~17_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(8) & ((!\u_vga|first_row_roc~31_combout\))) # (!\u_vga|h_cnt\(8) & (!\u_vga|first_row_roc~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~32_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|first_row_roc~31_combout\,
	combout => \u_vga|Mux1~17_combout\);

-- Location: LCCOMB_X25_Y13_N20
\u_vga|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~18_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux1~17_combout\ & ((!\u_vga|first_row_roc~33_combout\))) # (!\u_vga|Mux1~17_combout\ & (!\u_vga|first_row_roc~30_combout\)))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~30_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|first_row_roc~33_combout\,
	datad => \u_vga|Mux1~17_combout\,
	combout => \u_vga|Mux1~18_combout\);

-- Location: FF_X25_Y13_N7
\u_vga|first_row_roc[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~16_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(83));

-- Location: LCCOMB_X25_Y13_N6
\u_vga|first_row_roc~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~16_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(211))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(211),
	datac => \u_vga|first_row_roc\(83),
	combout => \u_vga|first_row_roc~16_combout\);

-- Location: FF_X25_Y13_N15
\u_vga|first_row_roc[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~19_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(115));

-- Location: LCCOMB_X25_Y13_N14
\u_vga|first_row_roc~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~19_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(243)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(115)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(115),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(243),
	combout => \u_vga|first_row_roc~19_combout\);

-- Location: FF_X25_Y13_N3
\u_vga|first_row_roc[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~18_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(82));

-- Location: LCCOMB_X25_Y13_N2
\u_vga|first_row_roc~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~18_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(210)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(82),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(210),
	combout => \u_vga|first_row_roc~18_combout\);

-- Location: FF_X25_Y13_N17
\u_vga|first_row_roc[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~17_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(114));

-- Location: LCCOMB_X25_Y13_N16
\u_vga|first_row_roc~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~17_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(242))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(242),
	datac => \u_vga|first_row_roc\(114),
	combout => \u_vga|first_row_roc~17_combout\);

-- Location: LCCOMB_X25_Y13_N4
\u_vga|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~10_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(8) & ((!\u_vga|first_row_roc~17_combout\))) # (!\u_vga|h_cnt\(8) & (!\u_vga|first_row_roc~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|first_row_roc~18_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|first_row_roc~17_combout\,
	combout => \u_vga|Mux1~10_combout\);

-- Location: LCCOMB_X25_Y13_N24
\u_vga|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~11_combout\ = (\u_vga|Mux1~10_combout\ & (((!\u_vga|h_cnt\(3)) # (!\u_vga|first_row_roc~19_combout\)))) # (!\u_vga|Mux1~10_combout\ & (!\u_vga|first_row_roc~16_combout\ & ((\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~16_combout\,
	datab => \u_vga|first_row_roc~19_combout\,
	datac => \u_vga|Mux1~10_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux1~11_combout\);

-- Location: LCCOMB_X25_Y13_N22
\u_vga|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~19_combout\ = (\u_vga|Mux1~16_combout\ & ((\u_vga|Mux1~18_combout\) # ((!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux1~16_combout\ & (((\u_vga|h_cnt\(7) & \u_vga|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~16_combout\,
	datab => \u_vga|Mux1~18_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|Mux1~11_combout\,
	combout => \u_vga|Mux1~19_combout\);

-- Location: LCCOMB_X17_Y15_N6
\u_vga|Mux1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~30_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|Mux1~19_combout\) # (\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux1~29_combout\ & ((!\u_vga|h_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~29_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Mux1~19_combout\,
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux1~30_combout\);

-- Location: LCCOMB_X17_Y15_N8
\u_vga|Mux1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~41_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux1~30_combout\ & (\u_vga|Mux1~40_combout\)) # (!\u_vga|Mux1~30_combout\ & ((\u_vga|Mux1~9_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~40_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|Mux1~9_combout\,
	datad => \u_vga|Mux1~30_combout\,
	combout => \u_vga|Mux1~41_combout\);

-- Location: FF_X20_Y20_N27
\u_vga|first_row_roc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~72_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(30));

-- Location: LCCOMB_X20_Y20_N26
\u_vga|first_row_roc~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~72_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(158)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(30),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(158),
	combout => \u_vga|first_row_roc~72_combout\);

-- Location: FF_X20_Y20_N5
\u_vga|first_row_roc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~70_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(22));

-- Location: LCCOMB_X20_Y20_N4
\u_vga|first_row_roc~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~70_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(150)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(22),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(150),
	combout => \u_vga|first_row_roc~70_combout\);

-- Location: FF_X20_Y20_N15
\u_vga|first_row_roc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~71_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(20));

-- Location: LCCOMB_X20_Y20_N14
\u_vga|first_row_roc~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~71_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(148)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(20),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(148),
	combout => \u_vga|first_row_roc~71_combout\);

-- Location: LCCOMB_X20_Y20_N24
\u_vga|Mux1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~42_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & (!\u_vga|first_row_roc~70_combout\)) # (!\u_vga|h_cnt\(4) & ((!\u_vga|first_row_roc~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~70_combout\,
	datac => \u_vga|first_row_roc~71_combout\,
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|Mux1~42_combout\);

-- Location: FF_X20_Y20_N11
\u_vga|first_row_roc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~69_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(28));

-- Location: LCCOMB_X20_Y20_N10
\u_vga|first_row_roc~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~69_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(156)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(28),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(156),
	combout => \u_vga|first_row_roc~69_combout\);

-- Location: LCCOMB_X20_Y20_N12
\u_vga|Mux1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~43_combout\ = (\u_vga|Mux1~42_combout\ & (((!\u_vga|h_cnt\(6))) # (!\u_vga|first_row_roc~72_combout\))) # (!\u_vga|Mux1~42_combout\ & (((\u_vga|h_cnt\(6) & !\u_vga|first_row_roc~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~72_combout\,
	datab => \u_vga|Mux1~42_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|first_row_roc~69_combout\,
	combout => \u_vga|Mux1~43_combout\);

-- Location: M9K_X22_Y20_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 132,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 132,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y20_N20
\u_vga|tmp_read_data_roc[190]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[190]~209_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(190)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(190))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(190)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(190),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(190),
	combout => \u_vga|tmp_read_data_roc[190]~209_combout\);

-- Location: FF_X19_Y20_N21
\u_vga|tmp_read_data_roc[190]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[190]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(190));

-- Location: LCCOMB_X19_Y20_N14
\u_vga|first_data_roc[62]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[62]~236_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(190)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(190)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(190),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(190),
	combout => \u_vga|first_data_roc[62]~236_combout\);

-- Location: LCCOMB_X19_Y20_N6
\u_vga|first_data_roc[62]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[62]~237_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(62))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[62]~236_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(62))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc[62]~236_combout\,
	datac => \u_vga|first_data_roc\(62),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[62]~237_combout\);

-- Location: FF_X19_Y20_N7
\u_vga|first_data_roc[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[62]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(62));

-- Location: LCCOMB_X19_Y20_N30
\u_vga|data_a_roc[190]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[190]~207_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(62))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(190)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(190)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(62),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(190),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[190]~207_combout\);

-- Location: FF_X19_Y20_N31
\u_vga|data_a_roc[190]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[190]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(190));

-- Location: LCCOMB_X24_Y23_N12
\u_vga|tmp_read_data_roc[188]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[188]~206_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(188))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(188)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(188)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(188),
	datac => \u_vga|tmp_read_data_roc\(188),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[188]~206_combout\);

-- Location: FF_X24_Y23_N13
\u_vga|tmp_read_data_roc[188]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[188]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(188));

-- Location: LCCOMB_X24_Y23_N6
\u_vga|first_data_roc[60]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[60]~230_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(188))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(188))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(188),
	datad => \u_vga|tmp_read_data_roc\(188),
	combout => \u_vga|first_data_roc[60]~230_combout\);

-- Location: LCCOMB_X24_Y23_N22
\u_vga|first_data_roc[60]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[60]~231_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(60))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[60]~230_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(60)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(60),
	datad => \u_vga|first_data_roc[60]~230_combout\,
	combout => \u_vga|first_data_roc[60]~231_combout\);

-- Location: FF_X24_Y23_N23
\u_vga|first_data_roc[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[60]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(60));

-- Location: LCCOMB_X24_Y23_N30
\u_vga|data_a_roc[188]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[188]~204_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(60))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(188)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(188)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(60),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(188),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[188]~204_combout\);

-- Location: FF_X24_Y23_N31
\u_vga|data_a_roc[188]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[188]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(188));

-- Location: LCCOMB_X19_Y20_N28
\u_vga|tmp_read_data_roc[182]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[182]~207_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(182)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(182))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(182)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(182),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(182),
	combout => \u_vga|tmp_read_data_roc[182]~207_combout\);

-- Location: FF_X19_Y20_N29
\u_vga|tmp_read_data_roc[182]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[182]~207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(182));

-- Location: LCCOMB_X19_Y20_N22
\u_vga|first_data_roc[54]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[54]~232_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(182)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(182)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|tmp_read_data_roc\(182),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(182),
	combout => \u_vga|first_data_roc[54]~232_combout\);

-- Location: LCCOMB_X19_Y20_N26
\u_vga|first_data_roc[54]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[54]~233_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc\(54)))) # (!\u_vga|first_part~q\ & (\u_vga|first_data_roc[54]~232_combout\)))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc[54]~232_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(54),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|first_data_roc[54]~233_combout\);

-- Location: FF_X19_Y20_N27
\u_vga|first_data_roc[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[54]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(54));

-- Location: LCCOMB_X19_Y20_N2
\u_vga|data_a_roc[182]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[182]~205_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(54))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(182)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(182)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(54),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(182),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[182]~205_combout\);

-- Location: FF_X19_Y20_N3
\u_vga|data_a_roc[182]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[182]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(182));

-- Location: LCCOMB_X19_Y20_N24
\u_vga|tmp_read_data_roc[180]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[180]~208_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(180))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(180)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(180)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(180),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(180),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[180]~208_combout\);

-- Location: FF_X19_Y20_N25
\u_vga|tmp_read_data_roc[180]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[180]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(180));

-- Location: LCCOMB_X19_Y20_N18
\u_vga|first_data_roc[52]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[52]~234_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(180))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(180))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(180),
	datad => \u_vga|tmp_read_data_roc\(180),
	combout => \u_vga|first_data_roc[52]~234_combout\);

-- Location: LCCOMB_X19_Y20_N12
\u_vga|first_data_roc[52]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[52]~235_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(52))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[52]~234_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(52)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(52),
	datad => \u_vga|first_data_roc[52]~234_combout\,
	combout => \u_vga|first_data_roc[52]~235_combout\);

-- Location: FF_X19_Y20_N13
\u_vga|first_data_roc[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[52]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(52));

-- Location: LCCOMB_X19_Y20_N4
\u_vga|data_a_roc[180]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[180]~206_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(52))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(180)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(180)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(52),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(180),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[180]~206_combout\);

-- Location: FF_X19_Y20_N5
\u_vga|data_a_roc[180]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[180]~206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(180));

-- Location: LCCOMB_X25_Y19_N26
\u_vga|tmp_read_data_roc[174]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[174]~201_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(174)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(174))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(174)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(174),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(174),
	combout => \u_vga|tmp_read_data_roc[174]~201_combout\);

-- Location: FF_X25_Y19_N27
\u_vga|tmp_read_data_roc[174]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[174]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(174));

-- Location: LCCOMB_X25_Y19_N18
\u_vga|first_data_roc[46]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[46]~7_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(174))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(174))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(174),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(174),
	combout => \u_vga|first_data_roc[46]~7_combout\);

-- Location: FF_X25_Y19_N19
\u_vga|first_data_roc[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[46]~7_combout\,
	asdata => \u_vga|first_data_roc~59_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(46));

-- Location: LCCOMB_X25_Y19_N2
\u_vga|first_data_roc~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~59_combout\ = (\u_vga|first_data_roc\(46)) # ((\u_vga|first_data_roc~50_combout\ & (\u_vga|Decoder0~2_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~50_combout\,
	datab => \u_vga|first_data_roc\(46),
	datac => \u_vga|Decoder0~2_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~59_combout\);

-- Location: LCCOMB_X25_Y19_N10
\u_vga|data_a_roc[174]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[174]~199_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~59_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(174)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(174)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc~59_combout\,
	datac => \u_vga|data_a_roc\(174),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[174]~199_combout\);

-- Location: FF_X25_Y19_N11
\u_vga|data_a_roc[174]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[174]~199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(174));

-- Location: LCCOMB_X29_Y20_N4
\u_vga|tmp_read_data_roc[171]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[171]~217_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(171)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(171))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(171)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(171),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(171),
	combout => \u_vga|tmp_read_data_roc[171]~217_combout\);

-- Location: FF_X29_Y20_N5
\u_vga|tmp_read_data_roc[171]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[171]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(171));

-- Location: LCCOMB_X29_Y20_N10
\u_vga|first_data_roc[43]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[43]~19_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(171))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(171))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(171),
	datad => \u_vga|tmp_read_data_roc\(171),
	combout => \u_vga|first_data_roc[43]~19_combout\);

-- Location: FF_X29_Y20_N11
\u_vga|first_data_roc[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[43]~19_combout\,
	asdata => \u_vga|first_data_roc~71_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(43));

-- Location: LCCOMB_X29_Y20_N8
\u_vga|first_data_roc~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~71_combout\ = (\u_vga|first_data_roc\(43)) # ((\u_vga|Decoder0~8_combout\ & (\u_vga|first_data_roc~50_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~8_combout\,
	datab => \u_vga|first_data_roc~50_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(43),
	combout => \u_vga|first_data_roc~71_combout\);

-- Location: LCCOMB_X29_Y20_N0
\u_vga|data_a_roc[171]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[171]~215_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc~71_combout\))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(171))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(171)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(171),
	datad => \u_vga|first_data_roc~71_combout\,
	combout => \u_vga|data_a_roc[171]~215_combout\);

-- Location: FF_X29_Y20_N1
\u_vga|data_a_roc[171]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[171]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(171));

-- Location: LCCOMB_X28_Y20_N8
\u_vga|tmp_read_data_roc[169]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[169]~215_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(169)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(169))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(169)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(169),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(169),
	combout => \u_vga|tmp_read_data_roc[169]~215_combout\);

-- Location: FF_X28_Y20_N9
\u_vga|tmp_read_data_roc[169]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[169]~215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(169));

-- Location: LCCOMB_X28_Y20_N16
\u_vga|first_data_roc[41]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[41]~17_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(169))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(169))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(169),
	datad => \u_vga|tmp_read_data_roc\(169),
	combout => \u_vga|first_data_roc[41]~17_combout\);

-- Location: FF_X28_Y20_N17
\u_vga|first_data_roc[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[41]~17_combout\,
	asdata => \u_vga|first_data_roc~69_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(41));

-- Location: LCCOMB_X28_Y20_N6
\u_vga|first_data_roc~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~69_combout\ = (\u_vga|first_data_roc\(41)) # ((\u_vga|Decoder0~9_combout\ & (\u_vga|current_submarine\(0) & \u_vga|first_data_roc~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|first_data_roc~50_combout\,
	datad => \u_vga|first_data_roc\(41),
	combout => \u_vga|first_data_roc~69_combout\);

-- Location: LCCOMB_X28_Y20_N0
\u_vga|data_a_roc[169]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[169]~213_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~69_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(169)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(169)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~69_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(169),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[169]~213_combout\);

-- Location: FF_X28_Y20_N1
\u_vga|data_a_roc[169]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[169]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(169));

-- Location: LCCOMB_X26_Y17_N10
\u_vga|tmp_read_data_roc[164]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[164]~200_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(164))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(164)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(164)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(164),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(164),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[164]~200_combout\);

-- Location: FF_X26_Y17_N11
\u_vga|tmp_read_data_roc[164]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[164]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(164));

-- Location: LCCOMB_X26_Y17_N18
\u_vga|first_data_roc[36]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[36]~6_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(164)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(164)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(164),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(164),
	combout => \u_vga|first_data_roc[36]~6_combout\);

-- Location: FF_X26_Y17_N19
\u_vga|first_data_roc[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[36]~6_combout\,
	asdata => \u_vga|first_data_roc~58_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(36));

-- Location: LCCOMB_X26_Y17_N26
\u_vga|first_data_roc~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~58_combout\ = (\u_vga|first_data_roc\(36)) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~3_combout\ & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~3_combout\,
	datac => \u_vga|first_data_roc~52_combout\,
	datad => \u_vga|first_data_roc\(36),
	combout => \u_vga|first_data_roc~58_combout\);

-- Location: LCCOMB_X26_Y17_N2
\u_vga|data_a_roc[164]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[164]~198_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~58_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(164)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(164)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~58_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(164),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[164]~198_combout\);

-- Location: FF_X26_Y17_N3
\u_vga|data_a_roc[164]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[164]~198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(164));

-- Location: LCCOMB_X29_Y20_N26
\u_vga|tmp_read_data_roc[163]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[163]~214_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(163))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(163)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(163)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(163),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(163),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[163]~214_combout\);

-- Location: FF_X29_Y20_N27
\u_vga|tmp_read_data_roc[163]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[163]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(163));

-- Location: LCCOMB_X29_Y20_N24
\u_vga|first_data_roc[35]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[35]~16_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(163))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(163))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(163),
	datad => \u_vga|tmp_read_data_roc\(163),
	combout => \u_vga|first_data_roc[35]~16_combout\);

-- Location: FF_X29_Y20_N25
\u_vga|first_data_roc[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[35]~16_combout\,
	asdata => \u_vga|first_data_roc~68_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(35));

-- Location: LCCOMB_X29_Y20_N30
\u_vga|first_data_roc~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~68_combout\ = (\u_vga|first_data_roc\(35)) # ((\u_vga|Decoder0~8_combout\ & (\u_vga|first_data_roc~52_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~8_combout\,
	datab => \u_vga|first_data_roc~52_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(35),
	combout => \u_vga|first_data_roc~68_combout\);

-- Location: LCCOMB_X27_Y19_N4
\u_vga|data_a_roc[163]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[163]~212_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc~68_combout\))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(163))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(163)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(163),
	datad => \u_vga|first_data_roc~68_combout\,
	combout => \u_vga|data_a_roc[163]~212_combout\);

-- Location: FF_X27_Y19_N5
\u_vga|data_a_roc[163]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[163]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(163));

-- Location: LCCOMB_X28_Y20_N26
\u_vga|tmp_read_data_roc[161]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[161]~216_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(161)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(161))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(161)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(161),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(161),
	combout => \u_vga|tmp_read_data_roc[161]~216_combout\);

-- Location: FF_X28_Y20_N27
\u_vga|tmp_read_data_roc[161]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[161]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(161));

-- Location: LCCOMB_X28_Y20_N18
\u_vga|first_data_roc[33]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[33]~18_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(161))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(161))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(161),
	datad => \u_vga|tmp_read_data_roc\(161),
	combout => \u_vga|first_data_roc[33]~18_combout\);

-- Location: FF_X28_Y20_N19
\u_vga|first_data_roc[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[33]~18_combout\,
	asdata => \u_vga|first_data_roc~70_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(33));

-- Location: LCCOMB_X28_Y20_N24
\u_vga|first_data_roc~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~70_combout\ = (\u_vga|first_data_roc\(33)) # ((\u_vga|first_data_roc~52_combout\ & (\u_vga|current_submarine\(0) & \u_vga|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~52_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|Decoder0~9_combout\,
	datad => \u_vga|first_data_roc\(33),
	combout => \u_vga|first_data_roc~70_combout\);

-- Location: LCCOMB_X27_Y19_N22
\u_vga|data_a_roc[161]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[161]~214_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc~70_combout\))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(161))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(161)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(161),
	datad => \u_vga|first_data_roc~70_combout\,
	combout => \u_vga|data_a_roc[161]~214_combout\);

-- Location: FF_X27_Y19_N23
\u_vga|data_a_roc[161]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[161]~214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(161));

-- Location: LCCOMB_X24_Y20_N26
\u_vga|tmp_read_data_roc[155]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[155]~213_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(155))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(155)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(155)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(155),
	datac => \u_vga|tmp_read_data_roc\(155),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[155]~213_combout\);

-- Location: FF_X24_Y20_N27
\u_vga|tmp_read_data_roc[155]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[155]~213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(155));

-- Location: LCCOMB_X24_Y20_N10
\u_vga|first_data_roc[27]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[27]~15_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(155))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(155))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(155),
	datad => \u_vga|tmp_read_data_roc\(155),
	combout => \u_vga|first_data_roc[27]~15_combout\);

-- Location: FF_X24_Y20_N11
\u_vga|first_data_roc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[27]~15_combout\,
	asdata => \u_vga|first_data_roc~67_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(27));

-- Location: LCCOMB_X24_Y20_N2
\u_vga|first_data_roc~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~67_combout\ = (\u_vga|first_data_roc\(27)) # ((\u_vga|Decoder0~7_combout\ & (\u_vga|first_data_roc~50_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~7_combout\,
	datab => \u_vga|first_data_roc~50_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(27),
	combout => \u_vga|first_data_roc~67_combout\);

-- Location: LCCOMB_X24_Y20_N18
\u_vga|data_a_roc[155]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[155]~211_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~67_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(155)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(155)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~67_combout\,
	datac => \u_vga|data_a_roc\(155),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[155]~211_combout\);

-- Location: FF_X24_Y20_N19
\u_vga|data_a_roc[155]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[155]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(155));

-- Location: LCCOMB_X27_Y18_N8
\u_vga|tmp_read_data_roc[153]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[153]~210_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(153))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(153)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(153)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(153),
	datac => \u_vga|tmp_read_data_roc\(153),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[153]~210_combout\);

-- Location: FF_X27_Y18_N9
\u_vga|tmp_read_data_roc[153]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[153]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(153));

-- Location: LCCOMB_X27_Y18_N16
\u_vga|first_data_roc[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[25]~12_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(153))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(153))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(153),
	datad => \u_vga|tmp_read_data_roc\(153),
	combout => \u_vga|first_data_roc[25]~12_combout\);

-- Location: FF_X27_Y18_N17
\u_vga|first_data_roc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[25]~12_combout\,
	asdata => \u_vga|first_data_roc~64_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(25));

-- Location: LCCOMB_X27_Y18_N0
\u_vga|first_data_roc~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~64_combout\ = (\u_vga|first_data_roc\(25)) # ((\u_vga|first_data_roc~50_combout\ & (\u_vga|Decoder0~6_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~50_combout\,
	datab => \u_vga|Decoder0~6_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(25),
	combout => \u_vga|first_data_roc~64_combout\);

-- Location: LCCOMB_X27_Y18_N24
\u_vga|data_a_roc[153]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[153]~208_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~64_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(153)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(153)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc~64_combout\,
	datac => \u_vga|data_a_roc\(153),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[153]~208_combout\);

-- Location: FF_X27_Y18_N25
\u_vga|data_a_roc[153]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[153]~208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(153));

-- Location: LCCOMB_X28_Y17_N28
\u_vga|tmp_read_data_roc[147]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[147]~211_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(147))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(147)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(147)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(147),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(147),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[147]~211_combout\);

-- Location: FF_X28_Y17_N29
\u_vga|tmp_read_data_roc[147]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[147]~211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(147));

-- Location: LCCOMB_X28_Y17_N24
\u_vga|first_data_roc[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[19]~13_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(147))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(147))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(147),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(147),
	combout => \u_vga|first_data_roc[19]~13_combout\);

-- Location: FF_X28_Y17_N25
\u_vga|first_data_roc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[19]~13_combout\,
	asdata => \u_vga|first_data_roc~65_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(19));

-- Location: LCCOMB_X28_Y17_N0
\u_vga|first_data_roc~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~65_combout\ = (\u_vga|first_data_roc\(19)) # ((\u_vga|current_submarine\(0) & (\u_vga|Decoder0~7_combout\ & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~7_combout\,
	datac => \u_vga|first_data_roc~52_combout\,
	datad => \u_vga|first_data_roc\(19),
	combout => \u_vga|first_data_roc~65_combout\);

-- Location: LCCOMB_X28_Y17_N8
\u_vga|data_a_roc[147]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[147]~209_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~65_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(147)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(147)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc~65_combout\,
	datac => \u_vga|data_a_roc\(147),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[147]~209_combout\);

-- Location: FF_X28_Y17_N9
\u_vga|data_a_roc[147]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[147]~209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(147));

-- Location: LCCOMB_X27_Y18_N26
\u_vga|tmp_read_data_roc[145]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[145]~212_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(145))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(145)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(145)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(145),
	datac => \u_vga|tmp_read_data_roc\(145),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[145]~212_combout\);

-- Location: FF_X27_Y18_N27
\u_vga|tmp_read_data_roc[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[145]~212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(145));

-- Location: LCCOMB_X27_Y18_N18
\u_vga|first_data_roc[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[17]~14_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(145))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(145))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(145),
	datad => \u_vga|tmp_read_data_roc\(145),
	combout => \u_vga|first_data_roc[17]~14_combout\);

-- Location: FF_X27_Y18_N19
\u_vga|first_data_roc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[17]~14_combout\,
	asdata => \u_vga|first_data_roc~66_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(17));

-- Location: LCCOMB_X27_Y18_N2
\u_vga|first_data_roc~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~66_combout\ = (\u_vga|first_data_roc\(17)) # ((\u_vga|first_data_roc~52_combout\ & (\u_vga|Decoder0~6_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~52_combout\,
	datab => \u_vga|Decoder0~6_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(17),
	combout => \u_vga|first_data_roc~66_combout\);

-- Location: LCCOMB_X27_Y18_N10
\u_vga|data_a_roc[145]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[145]~210_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~66_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(145)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(145)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc~66_combout\,
	datac => \u_vga|data_a_roc\(145),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[145]~210_combout\);

-- Location: FF_X27_Y18_N11
\u_vga|data_a_roc[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[145]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(145));

-- Location: LCCOMB_X24_Y20_N8
\u_vga|tmp_read_data_roc[142]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[142]~205_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(142))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(142)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(142)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(142),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(142),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[142]~205_combout\);

-- Location: FF_X24_Y20_N9
\u_vga|tmp_read_data_roc[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[142]~205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(142));

-- Location: LCCOMB_X24_Y20_N24
\u_vga|first_data_roc[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[14]~11_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(142))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(142))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(142),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(142),
	combout => \u_vga|first_data_roc[14]~11_combout\);

-- Location: FF_X24_Y20_N25
\u_vga|first_data_roc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[14]~11_combout\,
	asdata => \u_vga|first_data_roc~63_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(14));

-- Location: LCCOMB_X24_Y20_N0
\u_vga|first_data_roc~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~63_combout\ = (\u_vga|first_data_roc\(14)) # ((\u_vga|Decoder0~4_combout\ & (\u_vga|first_data_roc~50_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~4_combout\,
	datab => \u_vga|first_data_roc~50_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(14),
	combout => \u_vga|first_data_roc~63_combout\);

-- Location: LCCOMB_X24_Y20_N16
\u_vga|data_a_roc[142]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[142]~203_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~63_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(142)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(142)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~63_combout\,
	datac => \u_vga|data_a_roc\(142),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[142]~203_combout\);

-- Location: FF_X24_Y20_N17
\u_vga|data_a_roc[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[142]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(142));

-- Location: LCCOMB_X23_Y20_N8
\u_vga|tmp_read_data_roc[140]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[140]~203_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(140)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(140))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(140)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(140),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(140),
	combout => \u_vga|tmp_read_data_roc[140]~203_combout\);

-- Location: FF_X23_Y20_N9
\u_vga|tmp_read_data_roc[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[140]~203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(140));

-- Location: LCCOMB_X23_Y20_N24
\u_vga|first_data_roc[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[12]~9_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(140))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(140))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(140),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(140),
	combout => \u_vga|first_data_roc[12]~9_combout\);

-- Location: FF_X23_Y20_N25
\u_vga|first_data_roc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[12]~9_combout\,
	asdata => \u_vga|first_data_roc~61_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(12));

-- Location: LCCOMB_X23_Y20_N0
\u_vga|first_data_roc~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~61_combout\ = (\u_vga|first_data_roc\(12)) # ((\u_vga|Decoder0~5_combout\ & (\u_vga|first_data_roc~50_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~5_combout\,
	datab => \u_vga|first_data_roc~50_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(12),
	combout => \u_vga|first_data_roc~61_combout\);

-- Location: LCCOMB_X23_Y20_N16
\u_vga|data_a_roc[140]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[140]~201_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc~61_combout\))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(140))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(140)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(140),
	datad => \u_vga|first_data_roc~61_combout\,
	combout => \u_vga|data_a_roc[140]~201_combout\);

-- Location: FF_X23_Y20_N17
\u_vga|data_a_roc[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[140]~201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(140));

-- Location: LCCOMB_X26_Y19_N4
\u_vga|tmp_read_data_roc[134]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[134]~202_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(134)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(134))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(134)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(134),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(134),
	combout => \u_vga|tmp_read_data_roc[134]~202_combout\);

-- Location: FF_X26_Y19_N5
\u_vga|tmp_read_data_roc[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[134]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(134));

-- Location: LCCOMB_X26_Y19_N24
\u_vga|first_data_roc[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[6]~8_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(134)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(134)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(134),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(134),
	combout => \u_vga|first_data_roc[6]~8_combout\);

-- Location: FF_X26_Y19_N25
\u_vga|first_data_roc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[6]~8_combout\,
	asdata => \u_vga|first_data_roc~60_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(6));

-- Location: LCCOMB_X26_Y19_N12
\u_vga|first_data_roc~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~60_combout\ = (\u_vga|first_data_roc\(6)) # ((!\u_vga|current_submarine\(0) & (\u_vga|first_data_roc~52_combout\ & \u_vga|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|first_data_roc~52_combout\,
	datac => \u_vga|first_data_roc\(6),
	datad => \u_vga|Decoder0~4_combout\,
	combout => \u_vga|first_data_roc~60_combout\);

-- Location: LCCOMB_X26_Y19_N6
\u_vga|data_a_roc[134]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[134]~200_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc~60_combout\))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(134))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(134)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(134),
	datad => \u_vga|first_data_roc~60_combout\,
	combout => \u_vga|data_a_roc[134]~200_combout\);

-- Location: FF_X26_Y19_N7
\u_vga|data_a_roc[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[134]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(134));

-- Location: LCCOMB_X23_Y20_N26
\u_vga|tmp_read_data_roc[132]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[132]~204_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(132)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(132))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(132)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(132),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(132),
	combout => \u_vga|tmp_read_data_roc[132]~204_combout\);

-- Location: FF_X23_Y20_N27
\u_vga|tmp_read_data_roc[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[132]~204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(132));

-- Location: LCCOMB_X23_Y20_N10
\u_vga|first_data_roc[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[4]~10_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(132))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(132))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(132),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(132),
	combout => \u_vga|first_data_roc[4]~10_combout\);

-- Location: FF_X23_Y20_N11
\u_vga|first_data_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[4]~10_combout\,
	asdata => \u_vga|first_data_roc~62_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(4));

-- Location: LCCOMB_X23_Y20_N2
\u_vga|first_data_roc~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~62_combout\ = (\u_vga|first_data_roc\(4)) # ((\u_vga|first_data_roc~52_combout\ & (\u_vga|Decoder0~5_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~52_combout\,
	datab => \u_vga|Decoder0~5_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(4),
	combout => \u_vga|first_data_roc~62_combout\);

-- Location: LCCOMB_X23_Y20_N18
\u_vga|data_a_roc[132]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[132]~202_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc~62_combout\))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(132))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(132)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(132),
	datad => \u_vga|first_data_roc~62_combout\,
	combout => \u_vga|data_a_roc[132]~202_combout\);

-- Location: FF_X23_Y20_N19
\u_vga|data_a_roc[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[132]~202_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(132));

-- Location: FF_X21_Y19_N1
\u_vga|first_row_roc[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~84_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(62));

-- Location: LCCOMB_X21_Y19_N0
\u_vga|first_row_roc~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~84_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(190))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(190),
	datac => \u_vga|first_row_roc\(62),
	combout => \u_vga|first_row_roc~84_combout\);

-- Location: FF_X21_Y20_N15
\u_vga|first_row_roc[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~82_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(54));

-- Location: LCCOMB_X21_Y20_N14
\u_vga|first_row_roc~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~82_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(182))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(182),
	datac => \u_vga|first_row_roc\(54),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~82_combout\);

-- Location: FF_X21_Y20_N17
\u_vga|first_row_roc[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~83_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(52));

-- Location: LCCOMB_X21_Y20_N16
\u_vga|first_row_roc~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~83_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(180))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(180),
	datac => \u_vga|first_row_roc\(52),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~83_combout\);

-- Location: LCCOMB_X21_Y20_N26
\u_vga|Mux1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~49_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(6)) # ((!\u_vga|first_row_roc~82_combout\)))) # (!\u_vga|h_cnt\(4) & (!\u_vga|h_cnt\(6) & ((!\u_vga|first_row_roc~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|first_row_roc~82_combout\,
	datad => \u_vga|first_row_roc~83_combout\,
	combout => \u_vga|Mux1~49_combout\);

-- Location: FF_X21_Y20_N13
\u_vga|first_row_roc[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~81_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(60));

-- Location: LCCOMB_X21_Y20_N12
\u_vga|first_row_roc~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~81_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(188))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(188),
	datac => \u_vga|first_row_roc\(60),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~81_combout\);

-- Location: LCCOMB_X21_Y20_N4
\u_vga|Mux1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~50_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux1~49_combout\ & (!\u_vga|first_row_roc~84_combout\)) # (!\u_vga|Mux1~49_combout\ & ((!\u_vga|first_row_roc~81_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~84_combout\,
	datac => \u_vga|Mux1~49_combout\,
	datad => \u_vga|first_row_roc~81_combout\,
	combout => \u_vga|Mux1~50_combout\);

-- Location: FF_X21_Y17_N11
\u_vga|first_row_roc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~77_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(6));

-- Location: LCCOMB_X21_Y17_N10
\u_vga|first_row_roc~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~77_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(134))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(134),
	datac => \u_vga|first_row_roc\(6),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~77_combout\);

-- Location: FF_X21_Y20_N7
\u_vga|first_row_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~79_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(4));

-- Location: LCCOMB_X21_Y20_N6
\u_vga|first_row_roc~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~79_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(132))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(132),
	datac => \u_vga|first_row_roc\(4),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~79_combout\);

-- Location: FF_X21_Y20_N29
\u_vga|first_row_roc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~78_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(12));

-- Location: LCCOMB_X21_Y20_N28
\u_vga|first_row_roc~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~78_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(140))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(140),
	datac => \u_vga|first_row_roc\(12),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~78_combout\);

-- Location: LCCOMB_X21_Y20_N24
\u_vga|Mux1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~46_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4)) # (!\u_vga|first_row_roc~78_combout\)))) # (!\u_vga|h_cnt\(6) & (!\u_vga|first_row_roc~79_combout\ & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~79_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|first_row_roc~78_combout\,
	combout => \u_vga|Mux1~46_combout\);

-- Location: FF_X21_Y17_N21
\u_vga|first_row_roc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~80_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(14));

-- Location: LCCOMB_X21_Y17_N20
\u_vga|first_row_roc~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~80_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(142))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(142),
	datac => \u_vga|first_row_roc\(14),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~80_combout\);

-- Location: LCCOMB_X21_Y17_N6
\u_vga|Mux1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~47_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~46_combout\ & ((!\u_vga|first_row_roc~80_combout\))) # (!\u_vga|Mux1~46_combout\ & (!\u_vga|first_row_roc~77_combout\)))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~77_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Mux1~46_combout\,
	datad => \u_vga|first_row_roc~80_combout\,
	combout => \u_vga|Mux1~47_combout\);

-- Location: FF_X21_Y20_N21
\u_vga|first_row_roc[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~75_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(36));

-- Location: LCCOMB_X21_Y20_N20
\u_vga|first_row_roc~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~75_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(164))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(164),
	datac => \u_vga|first_row_roc\(36),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~75_combout\);

-- Location: FF_X21_Y20_N3
\u_vga|first_row_roc[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~74_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(44));

-- Location: LCCOMB_X21_Y20_N2
\u_vga|first_row_roc~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~74_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(172))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(172),
	datac => \u_vga|first_row_roc\(44),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~74_combout\);

-- Location: LCCOMB_X21_Y20_N30
\u_vga|Mux1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~44_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4)) # (!\u_vga|first_row_roc~74_combout\)))) # (!\u_vga|h_cnt\(6) & (!\u_vga|first_row_roc~75_combout\ & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~75_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|first_row_roc~74_combout\,
	combout => \u_vga|Mux1~44_combout\);

-- Location: FF_X21_Y20_N9
\u_vga|first_row_roc[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~73_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(38));

-- Location: LCCOMB_X21_Y20_N8
\u_vga|first_row_roc~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~73_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(166))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(166),
	datac => \u_vga|first_row_roc\(38),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~73_combout\);

-- Location: FF_X21_Y20_N1
\u_vga|first_row_roc[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~76_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(46));

-- Location: LCCOMB_X21_Y20_N0
\u_vga|first_row_roc~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~76_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(174))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(174),
	datac => \u_vga|first_row_roc\(46),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~76_combout\);

-- Location: LCCOMB_X21_Y20_N18
\u_vga|Mux1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~45_combout\ = (\u_vga|Mux1~44_combout\ & (((!\u_vga|first_row_roc~76_combout\) # (!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux1~44_combout\ & (!\u_vga|first_row_roc~73_combout\ & (\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~44_combout\,
	datab => \u_vga|first_row_roc~73_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|first_row_roc~76_combout\,
	combout => \u_vga|Mux1~45_combout\);

-- Location: LCCOMB_X21_Y20_N10
\u_vga|Mux1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~48_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7)) # ((\u_vga|Mux1~45_combout\)))) # (!\u_vga|h_cnt\(8) & (!\u_vga|h_cnt\(7) & (\u_vga|Mux1~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|Mux1~47_combout\,
	datad => \u_vga|Mux1~45_combout\,
	combout => \u_vga|Mux1~48_combout\);

-- Location: LCCOMB_X21_Y20_N22
\u_vga|Mux1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~51_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux1~48_combout\ & ((\u_vga|Mux1~50_combout\))) # (!\u_vga|Mux1~48_combout\ & (\u_vga|Mux1~43_combout\)))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~43_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|Mux1~50_combout\,
	datad => \u_vga|Mux1~48_combout\,
	combout => \u_vga|Mux1~51_combout\);

-- Location: FF_X21_Y18_N21
\u_vga|first_row_roc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~104_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(24));

-- Location: M9K_X33_Y18_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 129,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 129,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y18_N28
\u_vga|tmp_read_data_roc[187]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[187]~225_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(187))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(187)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(187)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(187),
	datac => \u_vga|tmp_read_data_roc\(187),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[187]~225_combout\);

-- Location: FF_X34_Y18_N29
\u_vga|tmp_read_data_roc[187]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[187]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(187));

-- Location: LCCOMB_X34_Y18_N14
\u_vga|first_data_roc[59]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[59]~242_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(187))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(187))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(187),
	datad => \u_vga|tmp_read_data_roc\(187),
	combout => \u_vga|first_data_roc[59]~242_combout\);

-- Location: LCCOMB_X34_Y18_N30
\u_vga|first_data_roc[59]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[59]~243_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(59))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc[59]~242_combout\)) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(59))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc[59]~242_combout\,
	datac => \u_vga|first_data_roc\(59),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|first_data_roc[59]~243_combout\);

-- Location: FF_X34_Y18_N31
\u_vga|first_data_roc[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[59]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(59));

-- Location: LCCOMB_X34_Y18_N22
\u_vga|data_a_roc[187]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[187]~223_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(59))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(187)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(187)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(59),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(187),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[187]~223_combout\);

-- Location: FF_X34_Y18_N23
\u_vga|data_a_roc[187]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[187]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(187));

-- Location: LCCOMB_X34_Y18_N12
\u_vga|tmp_read_data_roc[185]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[185]~222_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(185))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(185)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(185)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(185),
	datac => \u_vga|tmp_read_data_roc\(185),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[185]~222_combout\);

-- Location: FF_X34_Y18_N13
\u_vga|tmp_read_data_roc[185]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[185]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(185));

-- Location: LCCOMB_X34_Y18_N6
\u_vga|first_data_roc[57]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[57]~238_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(185))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(185))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(185),
	datad => \u_vga|tmp_read_data_roc\(185),
	combout => \u_vga|first_data_roc[57]~238_combout\);

-- Location: LCCOMB_X34_Y18_N26
\u_vga|first_data_roc[57]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[57]~239_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(57))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[57]~238_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(57),
	datad => \u_vga|first_data_roc[57]~238_combout\,
	combout => \u_vga|first_data_roc[57]~239_combout\);

-- Location: FF_X34_Y18_N27
\u_vga|first_data_roc[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[57]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(57));

-- Location: LCCOMB_X34_Y18_N18
\u_vga|data_a_roc[185]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[185]~220_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(57))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(185)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(185)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(57),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(185),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[185]~220_combout\);

-- Location: FF_X34_Y18_N19
\u_vga|data_a_roc[185]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[185]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(185));

-- Location: LCCOMB_X34_Y18_N16
\u_vga|tmp_read_data_roc[179]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[179]~223_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(179))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(179)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(179)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(179),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(179),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[179]~223_combout\);

-- Location: FF_X34_Y18_N17
\u_vga|tmp_read_data_roc[179]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[179]~223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(179));

-- Location: LCCOMB_X34_Y18_N2
\u_vga|first_data_roc[51]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[51]~240_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(179))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(179))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(179),
	datad => \u_vga|tmp_read_data_roc\(179),
	combout => \u_vga|first_data_roc[51]~240_combout\);

-- Location: LCCOMB_X34_Y18_N20
\u_vga|first_data_roc[51]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[51]~241_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(51))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[51]~240_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(51),
	datad => \u_vga|first_data_roc[51]~240_combout\,
	combout => \u_vga|first_data_roc[51]~241_combout\);

-- Location: FF_X34_Y18_N21
\u_vga|first_data_roc[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[51]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(51));

-- Location: LCCOMB_X34_Y18_N4
\u_vga|data_a_roc[179]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[179]~221_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(51))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(179)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(179)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(51),
	datac => \u_vga|data_a_roc\(179),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[179]~221_combout\);

-- Location: FF_X34_Y18_N5
\u_vga|data_a_roc[179]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[179]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(179));

-- Location: LCCOMB_X30_Y18_N4
\u_vga|tmp_read_data_roc[177]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[177]~224_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(177)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(177))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(177)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(177),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(177),
	combout => \u_vga|tmp_read_data_roc[177]~224_combout\);

-- Location: FF_X30_Y18_N5
\u_vga|tmp_read_data_roc[177]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[177]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(177));

-- Location: LCCOMB_X30_Y18_N24
\u_vga|first_data_roc[49]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[49]~24_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(177))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(177))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(177),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(177),
	combout => \u_vga|first_data_roc[49]~24_combout\);

-- Location: FF_X30_Y18_N25
\u_vga|first_data_roc[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[49]~24_combout\,
	asdata => \u_vga|first_data_roc~76_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(49));

-- Location: LCCOMB_X30_Y18_N8
\u_vga|first_data_roc~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~76_combout\ = (\u_vga|first_data_roc\(49)) # ((\u_vga|current_submarine\(0) & (\u_vga|Decoder0~12_combout\ & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~12_combout\,
	datac => \u_vga|first_data_roc~52_combout\,
	datad => \u_vga|first_data_roc\(49),
	combout => \u_vga|first_data_roc~76_combout\);

-- Location: LCCOMB_X30_Y18_N0
\u_vga|data_a_roc[177]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[177]~222_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~76_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(177)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(177)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~76_combout\,
	datac => \u_vga|data_a_roc\(177),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[177]~222_combout\);

-- Location: FF_X30_Y18_N1
\u_vga|data_a_roc[177]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[177]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(177));

-- Location: LCCOMB_X32_Y18_N14
\u_vga|tmp_read_data_roc[170]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[170]~233_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(170))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(170)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(170)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(170),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(170),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[170]~233_combout\);

-- Location: FF_X32_Y18_N15
\u_vga|tmp_read_data_roc[170]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[170]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(170));

-- Location: LCCOMB_X32_Y18_N8
\u_vga|first_data_roc[42]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[42]~32_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(170))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(170))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(170),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(170),
	combout => \u_vga|first_data_roc[42]~32_combout\);

-- Location: FF_X32_Y18_N9
\u_vga|first_data_roc[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[42]~32_combout\,
	asdata => \u_vga|first_data_roc~84_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(42));

-- Location: LCCOMB_X32_Y18_N4
\u_vga|first_data_roc~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~84_combout\ = (\u_vga|first_data_roc\(42)) # ((!\u_vga|current_submarine\(0) & (\u_vga|first_data_roc~50_combout\ & \u_vga|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|first_data_roc~50_combout\,
	datac => \u_vga|first_data_roc\(42),
	datad => \u_vga|Decoder0~8_combout\,
	combout => \u_vga|first_data_roc~84_combout\);

-- Location: LCCOMB_X32_Y18_N22
\u_vga|data_a_roc[170]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[170]~231_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_vga|first_data_roc~84_combout\))) # (!\u_vga|first_part~q\ & (\u_vga|data_a_roc\(170))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(170)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(170),
	datad => \u_vga|first_data_roc~84_combout\,
	combout => \u_vga|data_a_roc[170]~231_combout\);

-- Location: FF_X32_Y18_N23
\u_vga|data_a_roc[170]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[170]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(170));

-- Location: LCCOMB_X28_Y20_N4
\u_vga|tmp_read_data_roc[168]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[168]~231_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(168))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(168)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(168)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(168),
	datac => \u_vga|tmp_read_data_roc\(168),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[168]~231_combout\);

-- Location: FF_X28_Y20_N5
\u_vga|tmp_read_data_roc[168]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[168]~231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(168));

-- Location: LCCOMB_X28_Y20_N28
\u_vga|first_data_roc[40]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[40]~30_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(168))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(168))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(168),
	datad => \u_vga|tmp_read_data_roc\(168),
	combout => \u_vga|first_data_roc[40]~30_combout\);

-- Location: FF_X28_Y20_N29
\u_vga|first_data_roc[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[40]~30_combout\,
	asdata => \u_vga|first_data_roc~82_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(40));

-- Location: LCCOMB_X28_Y20_N2
\u_vga|first_data_roc~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~82_combout\ = (\u_vga|first_data_roc\(40)) # ((\u_vga|Decoder0~9_combout\ & (!\u_vga|current_submarine\(0) & \u_vga|first_data_roc~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|first_data_roc~50_combout\,
	datad => \u_vga|first_data_roc\(40),
	combout => \u_vga|first_data_roc~82_combout\);

-- Location: LCCOMB_X28_Y20_N10
\u_vga|data_a_roc[168]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[168]~229_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc~82_combout\))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(168))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(168)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(168),
	datad => \u_vga|first_data_roc~82_combout\,
	combout => \u_vga|data_a_roc[168]~229_combout\);

-- Location: FF_X28_Y20_N11
\u_vga|data_a_roc[168]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[168]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(168));

-- Location: LCCOMB_X29_Y20_N22
\u_vga|tmp_read_data_roc[162]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[162]~230_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(162))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(162)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(162)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(162),
	datac => \u_vga|tmp_read_data_roc\(162),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[162]~230_combout\);

-- Location: FF_X29_Y20_N23
\u_vga|tmp_read_data_roc[162]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[162]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(162));

-- Location: LCCOMB_X29_Y20_N20
\u_vga|first_data_roc[34]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[34]~29_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(162))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(162))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(162),
	datad => \u_vga|tmp_read_data_roc\(162),
	combout => \u_vga|first_data_roc[34]~29_combout\);

-- Location: FF_X29_Y20_N21
\u_vga|first_data_roc[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[34]~29_combout\,
	asdata => \u_vga|first_data_roc~81_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(34));

-- Location: LCCOMB_X29_Y20_N2
\u_vga|first_data_roc~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~81_combout\ = (\u_vga|first_data_roc\(34)) # ((\u_vga|Decoder0~8_combout\ & (\u_vga|first_data_roc~52_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~8_combout\,
	datab => \u_vga|first_data_roc~52_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(34),
	combout => \u_vga|first_data_roc~81_combout\);

-- Location: LCCOMB_X29_Y20_N18
\u_vga|data_a_roc[162]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[162]~228_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc~81_combout\))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(162))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(162)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(162),
	datad => \u_vga|first_data_roc~81_combout\,
	combout => \u_vga|data_a_roc[162]~228_combout\);

-- Location: FF_X29_Y20_N19
\u_vga|data_a_roc[162]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[162]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(162));

-- Location: LCCOMB_X28_Y20_N30
\u_vga|tmp_read_data_roc[160]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[160]~232_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(160))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(160)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(160)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(160),
	datac => \u_vga|tmp_read_data_roc\(160),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[160]~232_combout\);

-- Location: FF_X28_Y20_N31
\u_vga|tmp_read_data_roc[160]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[160]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(160));

-- Location: LCCOMB_X28_Y20_N14
\u_vga|first_data_roc[32]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[32]~31_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(160))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(160))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(160),
	datad => \u_vga|tmp_read_data_roc\(160),
	combout => \u_vga|first_data_roc[32]~31_combout\);

-- Location: FF_X28_Y20_N15
\u_vga|first_data_roc[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[32]~31_combout\,
	asdata => \u_vga|first_data_roc~83_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(32));

-- Location: LCCOMB_X28_Y20_N12
\u_vga|first_data_roc~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~83_combout\ = (\u_vga|first_data_roc\(32)) # ((\u_vga|Decoder0~9_combout\ & (!\u_vga|current_submarine\(0) & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~9_combout\,
	datab => \u_vga|first_data_roc\(32),
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc~52_combout\,
	combout => \u_vga|first_data_roc~83_combout\);

-- Location: LCCOMB_X28_Y20_N20
\u_vga|data_a_roc[160]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[160]~230_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~83_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(160)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(160)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~83_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(160),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[160]~230_combout\);

-- Location: FF_X28_Y20_N21
\u_vga|data_a_roc[160]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[160]~230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(160));

-- Location: LCCOMB_X24_Y20_N4
\u_vga|tmp_read_data_roc[154]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[154]~229_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(154))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(154)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(154)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(154),
	datac => \u_vga|tmp_read_data_roc\(154),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[154]~229_combout\);

-- Location: FF_X24_Y20_N5
\u_vga|tmp_read_data_roc[154]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[154]~229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(154));

-- Location: LCCOMB_X24_Y20_N28
\u_vga|first_data_roc[26]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[26]~28_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(154))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(154))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(154),
	datad => \u_vga|tmp_read_data_roc\(154),
	combout => \u_vga|first_data_roc[26]~28_combout\);

-- Location: FF_X24_Y20_N29
\u_vga|first_data_roc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[26]~28_combout\,
	asdata => \u_vga|first_data_roc~80_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(26));

-- Location: LCCOMB_X24_Y20_N12
\u_vga|first_data_roc~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~80_combout\ = (\u_vga|first_data_roc\(26)) # ((\u_vga|Decoder0~7_combout\ & (\u_vga|first_data_roc~50_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder0~7_combout\,
	datab => \u_vga|first_data_roc~50_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(26),
	combout => \u_vga|first_data_roc~80_combout\);

-- Location: LCCOMB_X24_Y20_N20
\u_vga|data_a_roc[154]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[154]~227_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~80_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(154)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(154)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~80_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(154),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[154]~227_combout\);

-- Location: FF_X24_Y20_N21
\u_vga|data_a_roc[154]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[154]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(154));

-- Location: LCCOMB_X27_Y18_N4
\u_vga|tmp_read_data_roc[152]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[152]~226_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(152))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(152)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(152)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(152),
	datac => \u_vga|tmp_read_data_roc\(152),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[152]~226_combout\);

-- Location: FF_X27_Y18_N5
\u_vga|tmp_read_data_roc[152]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[152]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(152));

-- Location: LCCOMB_X27_Y18_N20
\u_vga|first_data_roc[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[24]~25_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(152))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(152))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(152),
	datad => \u_vga|tmp_read_data_roc\(152),
	combout => \u_vga|first_data_roc[24]~25_combout\);

-- Location: FF_X27_Y18_N21
\u_vga|first_data_roc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[24]~25_combout\,
	asdata => \u_vga|first_data_roc~77_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(24));

-- Location: LCCOMB_X27_Y18_N28
\u_vga|first_data_roc~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~77_combout\ = (\u_vga|first_data_roc\(24)) # ((\u_vga|first_data_roc~50_combout\ & (\u_vga|Decoder0~6_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~50_combout\,
	datab => \u_vga|Decoder0~6_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc\(24),
	combout => \u_vga|first_data_roc~77_combout\);

-- Location: LCCOMB_X27_Y18_N12
\u_vga|data_a_roc[152]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[152]~224_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~77_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(152)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(152)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc~77_combout\,
	datac => \u_vga|data_a_roc\(152),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[152]~224_combout\);

-- Location: FF_X27_Y18_N13
\u_vga|data_a_roc[152]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[152]~224_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(152));

-- Location: LCCOMB_X28_Y17_N14
\u_vga|tmp_read_data_roc[146]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[146]~227_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(146))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(146)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(146)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(146),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(146),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[146]~227_combout\);

-- Location: FF_X28_Y17_N15
\u_vga|tmp_read_data_roc[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[146]~227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(146));

-- Location: LCCOMB_X28_Y17_N10
\u_vga|first_data_roc[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[18]~26_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(146))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(146))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(146),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(146),
	combout => \u_vga|first_data_roc[18]~26_combout\);

-- Location: FF_X28_Y17_N11
\u_vga|first_data_roc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[18]~26_combout\,
	asdata => \u_vga|first_data_roc~78_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(18));

-- Location: LCCOMB_X28_Y17_N26
\u_vga|first_data_roc~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~78_combout\ = (\u_vga|first_data_roc\(18)) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~7_combout\ & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~7_combout\,
	datac => \u_vga|first_data_roc~52_combout\,
	datad => \u_vga|first_data_roc\(18),
	combout => \u_vga|first_data_roc~78_combout\);

-- Location: LCCOMB_X28_Y17_N2
\u_vga|data_a_roc[146]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[146]~225_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~78_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(146)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(146)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~78_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(146),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[146]~225_combout\);

-- Location: FF_X28_Y17_N3
\u_vga|data_a_roc[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[146]~225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(146));

-- Location: LCCOMB_X27_Y18_N14
\u_vga|tmp_read_data_roc[144]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[144]~228_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(144)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(144))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(144)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(144),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(144),
	combout => \u_vga|tmp_read_data_roc[144]~228_combout\);

-- Location: FF_X27_Y18_N15
\u_vga|tmp_read_data_roc[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[144]~228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(144));

-- Location: LCCOMB_X27_Y18_N22
\u_vga|first_data_roc[16]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[16]~27_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(144)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(144)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(144),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(144),
	combout => \u_vga|first_data_roc[16]~27_combout\);

-- Location: FF_X27_Y18_N23
\u_vga|first_data_roc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[16]~27_combout\,
	asdata => \u_vga|first_data_roc~79_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(16));

-- Location: LCCOMB_X27_Y18_N30
\u_vga|first_data_roc~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~79_combout\ = (\u_vga|first_data_roc\(16)) # ((\u_vga|first_data_roc~52_combout\ & (!\u_vga|current_submarine\(0) & \u_vga|Decoder0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~52_combout\,
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|first_data_roc\(16),
	datad => \u_vga|Decoder0~6_combout\,
	combout => \u_vga|first_data_roc~79_combout\);

-- Location: LCCOMB_X27_Y18_N6
\u_vga|data_a_roc[144]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[144]~226_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~79_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(144)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(144)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~79_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(144),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[144]~226_combout\);

-- Location: FF_X27_Y18_N7
\u_vga|data_a_roc[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[144]~226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(144));

-- Location: LCCOMB_X29_Y18_N26
\u_vga|tmp_read_data_roc[139]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[139]~221_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(139)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(139))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(139)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(139),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(139),
	combout => \u_vga|tmp_read_data_roc[139]~221_combout\);

-- Location: FF_X29_Y18_N27
\u_vga|tmp_read_data_roc[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[139]~221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(139));

-- Location: LCCOMB_X29_Y18_N18
\u_vga|first_data_roc[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[11]~23_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(139))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(139))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(139),
	datad => \u_vga|tmp_read_data_roc\(139),
	combout => \u_vga|first_data_roc[11]~23_combout\);

-- Location: FF_X29_Y18_N19
\u_vga|first_data_roc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[11]~23_combout\,
	asdata => \u_vga|first_data_roc~75_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(11));

-- Location: LCCOMB_X29_Y18_N10
\u_vga|first_data_roc~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~75_combout\ = (\u_vga|first_data_roc\(11)) # ((\u_vga|current_submarine\(0) & (\u_vga|first_data_roc~50_combout\ & \u_vga|Decoder0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|first_data_roc~50_combout\,
	datac => \u_vga|Decoder0~10_combout\,
	datad => \u_vga|first_data_roc\(11),
	combout => \u_vga|first_data_roc~75_combout\);

-- Location: LCCOMB_X29_Y18_N2
\u_vga|data_a_roc[139]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[139]~219_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc~75_combout\))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(139))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(139)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(139),
	datad => \u_vga|first_data_roc~75_combout\,
	combout => \u_vga|data_a_roc[139]~219_combout\);

-- Location: FF_X29_Y18_N3
\u_vga|data_a_roc[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[139]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(139));

-- Location: LCCOMB_X31_Y18_N8
\u_vga|tmp_read_data_roc[137]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[137]~219_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(137))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(137)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(137)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(137),
	datac => \u_vga|tmp_read_data_roc\(137),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[137]~219_combout\);

-- Location: FF_X31_Y18_N9
\u_vga|tmp_read_data_roc[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[137]~219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(137));

-- Location: LCCOMB_X31_Y18_N24
\u_vga|first_data_roc[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[9]~21_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(137))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(137))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(137),
	datad => \u_vga|tmp_read_data_roc\(137),
	combout => \u_vga|first_data_roc[9]~21_combout\);

-- Location: FF_X31_Y18_N25
\u_vga|first_data_roc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[9]~21_combout\,
	asdata => \u_vga|first_data_roc~73_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(9));

-- Location: LCCOMB_X31_Y18_N0
\u_vga|first_data_roc~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~73_combout\ = (\u_vga|first_data_roc\(9)) # ((\u_vga|current_submarine\(0) & (\u_vga|Decoder0~11_combout\ & \u_vga|first_data_roc~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|first_data_roc~50_combout\,
	datad => \u_vga|first_data_roc\(9),
	combout => \u_vga|first_data_roc~73_combout\);

-- Location: LCCOMB_X31_Y18_N16
\u_vga|data_a_roc[137]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[137]~217_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc~73_combout\))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(137))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(137)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(137),
	datad => \u_vga|first_data_roc~73_combout\,
	combout => \u_vga|data_a_roc[137]~217_combout\);

-- Location: FF_X31_Y18_N17
\u_vga|data_a_roc[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[137]~217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(137));

-- Location: LCCOMB_X31_Y18_N4
\u_vga|tmp_read_data_roc[136]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[136]~235_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(136))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(136)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(136)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(136),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(136),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[136]~235_combout\);

-- Location: FF_X31_Y18_N5
\u_vga|tmp_read_data_roc[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[136]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(136));

-- Location: LCCOMB_X31_Y18_N28
\u_vga|first_data_roc[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[8]~34_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(136))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(136))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(136),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(136),
	combout => \u_vga|first_data_roc[8]~34_combout\);

-- Location: FF_X31_Y18_N29
\u_vga|first_data_roc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[8]~34_combout\,
	asdata => \u_vga|first_data_roc~86_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(8));

-- Location: LCCOMB_X31_Y18_N12
\u_vga|first_data_roc~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~86_combout\ = (\u_vga|first_data_roc\(8)) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~11_combout\ & \u_vga|first_data_roc~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|first_data_roc~50_combout\,
	datad => \u_vga|first_data_roc\(8),
	combout => \u_vga|first_data_roc~86_combout\);

-- Location: LCCOMB_X31_Y18_N20
\u_vga|data_a_roc[136]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[136]~233_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~86_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(136)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(136)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~86_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(136),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[136]~233_combout\);

-- Location: FF_X31_Y18_N21
\u_vga|data_a_roc[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[136]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(136));

-- Location: LCCOMB_X29_Y18_N8
\u_vga|tmp_read_data_roc[131]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[131]~218_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(131)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(131))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(131)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(131),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(131),
	combout => \u_vga|tmp_read_data_roc[131]~218_combout\);

-- Location: FF_X29_Y18_N9
\u_vga|tmp_read_data_roc[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[131]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(131));

-- Location: LCCOMB_X29_Y18_N16
\u_vga|first_data_roc[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[3]~20_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(131))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(131))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(131),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(131),
	combout => \u_vga|first_data_roc[3]~20_combout\);

-- Location: FF_X29_Y18_N17
\u_vga|first_data_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[3]~20_combout\,
	asdata => \u_vga|first_data_roc~72_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(3));

-- Location: LCCOMB_X29_Y18_N0
\u_vga|first_data_roc~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~72_combout\ = (\u_vga|first_data_roc\(3)) # ((\u_vga|first_data_roc~52_combout\ & (\u_vga|Decoder0~10_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~52_combout\,
	datab => \u_vga|first_data_roc\(3),
	datac => \u_vga|Decoder0~10_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~72_combout\);

-- Location: LCCOMB_X29_Y18_N24
\u_vga|data_a_roc[131]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[131]~216_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~72_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(131)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(131)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~72_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(131),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[131]~216_combout\);

-- Location: FF_X29_Y18_N25
\u_vga|data_a_roc[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[131]~216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(131));

-- Location: LCCOMB_X29_Y18_N20
\u_vga|tmp_read_data_roc[130]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[130]~234_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(130))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(130)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(130)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(130),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(130),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[130]~234_combout\);

-- Location: FF_X29_Y18_N21
\u_vga|tmp_read_data_roc[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[130]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(130));

-- Location: LCCOMB_X29_Y18_N28
\u_vga|first_data_roc[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[2]~33_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(130))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(130))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(130),
	datab => \u_vga|tmp_read_data_roc\(130),
	datad => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[2]~33_combout\);

-- Location: FF_X29_Y18_N29
\u_vga|first_data_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[2]~33_combout\,
	asdata => \u_vga|first_data_roc~85_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(2));

-- Location: LCCOMB_X29_Y18_N4
\u_vga|first_data_roc~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~85_combout\ = (\u_vga|first_data_roc\(2)) # ((\u_vga|first_data_roc~52_combout\ & (\u_vga|Decoder0~10_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~52_combout\,
	datab => \u_vga|first_data_roc\(2),
	datac => \u_vga|Decoder0~10_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~85_combout\);

-- Location: LCCOMB_X29_Y18_N12
\u_vga|data_a_roc[130]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[130]~232_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~85_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(130)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(130)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc~85_combout\,
	datac => \u_vga|data_a_roc\(130),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[130]~232_combout\);

-- Location: FF_X29_Y18_N13
\u_vga|data_a_roc[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[130]~232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(130));

-- Location: LCCOMB_X31_Y18_N26
\u_vga|tmp_read_data_roc[129]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[129]~220_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(129)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(129))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(129)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(129),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(129),
	combout => \u_vga|tmp_read_data_roc[129]~220_combout\);

-- Location: FF_X31_Y18_N27
\u_vga|tmp_read_data_roc[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[129]~220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(129));

-- Location: LCCOMB_X31_Y18_N10
\u_vga|first_data_roc[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[1]~22_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(129)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(129)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(129),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(129),
	combout => \u_vga|first_data_roc[1]~22_combout\);

-- Location: FF_X31_Y18_N11
\u_vga|first_data_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[1]~22_combout\,
	asdata => \u_vga|first_data_roc~74_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(1));

-- Location: LCCOMB_X31_Y18_N2
\u_vga|first_data_roc~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~74_combout\ = (\u_vga|first_data_roc\(1)) # ((\u_vga|current_submarine\(0) & (\u_vga|Decoder0~11_combout\ & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|first_data_roc~52_combout\,
	datad => \u_vga|first_data_roc\(1),
	combout => \u_vga|first_data_roc~74_combout\);

-- Location: LCCOMB_X31_Y18_N18
\u_vga|data_a_roc[129]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[129]~218_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc~74_combout\))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(129))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(129)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(129),
	datad => \u_vga|first_data_roc~74_combout\,
	combout => \u_vga|data_a_roc[129]~218_combout\);

-- Location: FF_X31_Y18_N19
\u_vga|data_a_roc[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[129]~218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(129));

-- Location: LCCOMB_X21_Y18_N20
\u_vga|first_row_roc~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~104_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(152)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(24),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(152),
	combout => \u_vga|first_row_roc~104_combout\);

-- Location: FF_X21_Y18_N23
\u_vga|first_row_roc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~107_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(26));

-- Location: LCCOMB_X21_Y18_N22
\u_vga|first_row_roc~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~107_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(154)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(26),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(154),
	combout => \u_vga|first_row_roc~107_combout\);

-- Location: FF_X21_Y21_N19
\u_vga|first_row_roc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~105_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(18));

-- Location: LCCOMB_X21_Y21_N18
\u_vga|first_row_roc~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~105_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(146))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(146),
	datac => \u_vga|first_row_roc\(18),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~105_combout\);

-- Location: FF_X21_Y21_N13
\u_vga|first_row_roc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~106_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(16));

-- Location: LCCOMB_X21_Y21_N12
\u_vga|first_row_roc~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~106_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(144))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(144),
	datac => \u_vga|first_row_roc\(16),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~106_combout\);

-- Location: LCCOMB_X21_Y21_N6
\u_vga|Mux1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~62_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & (!\u_vga|first_row_roc~105_combout\)) # (!\u_vga|h_cnt\(4) & ((!\u_vga|first_row_roc~106_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~105_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|first_row_roc~106_combout\,
	combout => \u_vga|Mux1~62_combout\);

-- Location: LCCOMB_X21_Y18_N16
\u_vga|Mux1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~63_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux1~62_combout\ & ((!\u_vga|first_row_roc~107_combout\))) # (!\u_vga|Mux1~62_combout\ & (!\u_vga|first_row_roc~104_combout\)))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~104_combout\,
	datac => \u_vga|first_row_roc~107_combout\,
	datad => \u_vga|Mux1~62_combout\,
	combout => \u_vga|Mux1~63_combout\);

-- Location: M9K_X22_Y18_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 128,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 128,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y18_N20
\u_vga|tmp_read_data_roc[189]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[189]~249_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(189))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(189)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(189)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(189),
	datac => \u_vga|tmp_read_data_roc\(189),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[189]~249_combout\);

-- Location: FF_X23_Y18_N21
\u_vga|tmp_read_data_roc[189]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[189]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(189));

-- Location: LCCOMB_X23_Y18_N6
\u_vga|first_data_roc[61]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[61]~252_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(189))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(189))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(189),
	datad => \u_vga|tmp_read_data_roc\(189),
	combout => \u_vga|first_data_roc[61]~252_combout\);

-- Location: LCCOMB_X23_Y18_N30
\u_vga|first_data_roc[61]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[61]~253_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(61))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[61]~252_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(61),
	datad => \u_vga|first_data_roc[61]~252_combout\,
	combout => \u_vga|first_data_roc[61]~253_combout\);

-- Location: FF_X23_Y18_N31
\u_vga|first_data_roc[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[61]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(61));

-- Location: LCCOMB_X23_Y18_N14
\u_vga|data_a_roc[189]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[189]~247_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(61))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(189)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(189)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(61),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(189),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[189]~247_combout\);

-- Location: FF_X23_Y18_N15
\u_vga|data_a_roc[189]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[189]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(189));

-- Location: LCCOMB_X23_Y18_N4
\u_vga|tmp_read_data_roc[186]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[186]~241_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(186)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(186))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(186)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(186),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(186),
	combout => \u_vga|tmp_read_data_roc[186]~241_combout\);

-- Location: FF_X23_Y18_N5
\u_vga|tmp_read_data_roc[186]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[186]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(186));

-- Location: LCCOMB_X23_Y18_N22
\u_vga|first_data_roc[58]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[58]~248_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(186))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(186))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(186),
	datab => \u_vga|tmp_read_data_roc\(186),
	datac => \u_vga|Equal2~1_combout\,
	combout => \u_vga|first_data_roc[58]~248_combout\);

-- Location: LCCOMB_X23_Y18_N10
\u_vga|first_data_roc[58]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[58]~249_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(58))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[58]~248_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(58),
	datad => \u_vga|first_data_roc[58]~248_combout\,
	combout => \u_vga|first_data_roc[58]~249_combout\);

-- Location: FF_X23_Y18_N11
\u_vga|first_data_roc[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[58]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(58));

-- Location: LCCOMB_X23_Y18_N18
\u_vga|data_a_roc[186]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[186]~239_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(58))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(186)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(186)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(58),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(186),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[186]~239_combout\);

-- Location: FF_X23_Y18_N19
\u_vga|data_a_roc[186]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[186]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(186));

-- Location: LCCOMB_X23_Y18_N16
\u_vga|tmp_read_data_roc[184]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[184]~238_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(184))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(184)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(184)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(184),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(184),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[184]~238_combout\);

-- Location: FF_X23_Y18_N17
\u_vga|tmp_read_data_roc[184]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[184]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(184));

-- Location: LCCOMB_X23_Y18_N2
\u_vga|first_data_roc[56]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[56]~244_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(184))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(184))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(184),
	datad => \u_vga|tmp_read_data_roc\(184),
	combout => \u_vga|first_data_roc[56]~244_combout\);

-- Location: LCCOMB_X23_Y18_N0
\u_vga|first_data_roc[56]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[56]~245_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(56))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[56]~244_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(56),
	datad => \u_vga|first_data_roc[56]~244_combout\,
	combout => \u_vga|first_data_roc[56]~245_combout\);

-- Location: FF_X23_Y18_N1
\u_vga|first_data_roc[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[56]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(56));

-- Location: LCCOMB_X23_Y18_N8
\u_vga|data_a_roc[184]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[184]~236_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(56))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(184)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(184)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc\(56),
	datac => \u_vga|data_a_roc\(184),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[184]~236_combout\);

-- Location: FF_X23_Y18_N9
\u_vga|data_a_roc[184]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[184]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(184));

-- Location: LCCOMB_X23_Y18_N24
\u_vga|tmp_read_data_roc[181]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[181]~247_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(181))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(181)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(181)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(181),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(181),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[181]~247_combout\);

-- Location: FF_X23_Y18_N25
\u_vga|tmp_read_data_roc[181]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[181]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(181));

-- Location: LCCOMB_X23_Y18_N26
\u_vga|first_data_roc[53]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[53]~250_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(181))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(181))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(181),
	datad => \u_vga|tmp_read_data_roc\(181),
	combout => \u_vga|first_data_roc[53]~250_combout\);

-- Location: LCCOMB_X23_Y18_N12
\u_vga|first_data_roc[53]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[53]~251_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(53))) # (!\u_vga|first_part~q\ & ((\u_vga|first_data_roc[53]~250_combout\))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|first_data_roc\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|first_data_roc\(53),
	datad => \u_vga|first_data_roc[53]~250_combout\,
	combout => \u_vga|first_data_roc[53]~251_combout\);

-- Location: FF_X23_Y18_N13
\u_vga|first_data_roc[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[53]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(53));

-- Location: LCCOMB_X23_Y18_N28
\u_vga|data_a_roc[181]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[181]~245_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(53))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(181)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(181)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(53),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(181),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[181]~245_combout\);

-- Location: FF_X23_Y18_N29
\u_vga|data_a_roc[181]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[181]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(181));

-- Location: LCCOMB_X29_Y17_N20
\u_vga|tmp_read_data_roc[178]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[178]~239_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(178))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(178)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(178)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(178),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(178),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[178]~239_combout\);

-- Location: FF_X29_Y17_N21
\u_vga|tmp_read_data_roc[178]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[178]~239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(178));

-- Location: LCCOMB_X29_Y17_N6
\u_vga|first_data_roc[50]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[50]~246_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(178))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(178))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(178),
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(178),
	combout => \u_vga|first_data_roc[50]~246_combout\);

-- Location: LCCOMB_X29_Y17_N14
\u_vga|first_data_roc[50]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[50]~247_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(50))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[50]~246_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(50),
	datad => \u_vga|first_data_roc[50]~246_combout\,
	combout => \u_vga|first_data_roc[50]~247_combout\);

-- Location: FF_X29_Y17_N15
\u_vga|first_data_roc[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[50]~247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(50));

-- Location: LCCOMB_X29_Y17_N22
\u_vga|data_a_roc[178]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[178]~237_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc\(50)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(178))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(178)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(178),
	datad => \u_vga|first_data_roc\(50),
	combout => \u_vga|data_a_roc[178]~237_combout\);

-- Location: FF_X29_Y17_N23
\u_vga|data_a_roc[178]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[178]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(178));

-- Location: LCCOMB_X30_Y18_N22
\u_vga|tmp_read_data_roc[176]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[176]~240_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(176)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(176))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(176)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(176),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(176),
	combout => \u_vga|tmp_read_data_roc[176]~240_combout\);

-- Location: FF_X30_Y18_N23
\u_vga|tmp_read_data_roc[176]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[176]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(176));

-- Location: LCCOMB_X30_Y18_N10
\u_vga|first_data_roc[48]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[48]~37_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(176))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(176))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(176),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(176),
	combout => \u_vga|first_data_roc[48]~37_combout\);

-- Location: FF_X30_Y18_N11
\u_vga|first_data_roc[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[48]~37_combout\,
	asdata => \u_vga|first_data_roc~89_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(48));

-- Location: LCCOMB_X30_Y18_N2
\u_vga|first_data_roc~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~89_combout\ = (\u_vga|first_data_roc\(48)) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~12_combout\ & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~12_combout\,
	datac => \u_vga|first_data_roc~52_combout\,
	datad => \u_vga|first_data_roc\(48),
	combout => \u_vga|first_data_roc~89_combout\);

-- Location: LCCOMB_X30_Y18_N26
\u_vga|data_a_roc[176]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[176]~238_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc~89_combout\))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(176))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(176)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(176),
	datad => \u_vga|first_data_roc~89_combout\,
	combout => \u_vga|data_a_roc[176]~238_combout\);

-- Location: FF_X30_Y18_N27
\u_vga|data_a_roc[176]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[176]~238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(176));

-- Location: LCCOMB_X26_Y17_N28
\u_vga|tmp_read_data_roc[173]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[173]~246_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(173))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(173)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(173)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(173),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(173),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[173]~246_combout\);

-- Location: FF_X26_Y17_N29
\u_vga|tmp_read_data_roc[173]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[173]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(173));

-- Location: LCCOMB_X26_Y17_N12
\u_vga|first_data_roc[45]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[45]~42_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(173))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(173))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(173),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(173),
	combout => \u_vga|first_data_roc[45]~42_combout\);

-- Location: FF_X26_Y17_N13
\u_vga|first_data_roc[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[45]~42_combout\,
	asdata => \u_vga|first_data_roc~94_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(45));

-- Location: LCCOMB_X26_Y17_N20
\u_vga|first_data_roc~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~94_combout\ = (\u_vga|first_data_roc\(45)) # ((\u_vga|current_submarine\(0) & (\u_vga|first_data_roc~50_combout\ & \u_vga|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|first_data_roc~50_combout\,
	datac => \u_vga|Decoder0~3_combout\,
	datad => \u_vga|first_data_roc\(45),
	combout => \u_vga|first_data_roc~94_combout\);

-- Location: LCCOMB_X26_Y17_N4
\u_vga|data_a_roc[173]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[173]~244_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~94_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(173)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(173)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~94_combout\,
	datac => \u_vga|data_a_roc\(173),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[173]~244_combout\);

-- Location: FF_X26_Y17_N5
\u_vga|data_a_roc[173]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[173]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(173));

-- Location: LCCOMB_X26_Y17_N22
\u_vga|tmp_read_data_roc[165]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[165]~248_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(165))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(165)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(165)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(165),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(165),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[165]~248_combout\);

-- Location: FF_X26_Y17_N23
\u_vga|tmp_read_data_roc[165]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[165]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(165));

-- Location: LCCOMB_X26_Y17_N14
\u_vga|first_data_roc[37]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[37]~43_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(165))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(165))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(165),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(165),
	combout => \u_vga|first_data_roc[37]~43_combout\);

-- Location: FF_X26_Y17_N15
\u_vga|first_data_roc[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[37]~43_combout\,
	asdata => \u_vga|first_data_roc~95_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(37));

-- Location: LCCOMB_X26_Y17_N30
\u_vga|first_data_roc~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~95_combout\ = (\u_vga|first_data_roc\(37)) # ((\u_vga|first_data_roc~52_combout\ & (\u_vga|Decoder0~3_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~52_combout\,
	datab => \u_vga|Decoder0~3_combout\,
	datac => \u_vga|first_data_roc\(37),
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~95_combout\);

-- Location: LCCOMB_X26_Y17_N6
\u_vga|data_a_roc[165]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[165]~246_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~95_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(165)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(165)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~95_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(165),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[165]~246_combout\);

-- Location: FF_X26_Y17_N7
\u_vga|data_a_roc[165]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[165]~246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(165));

-- Location: LCCOMB_X24_Y18_N30
\u_vga|tmp_read_data_roc[159]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[159]~245_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(159))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(159)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(159)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(159),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(159),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[159]~245_combout\);

-- Location: FF_X24_Y18_N31
\u_vga|tmp_read_data_roc[159]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[159]~245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(159));

-- Location: LCCOMB_X24_Y18_N14
\u_vga|first_data_roc[31]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[31]~41_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(159))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(159))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(159),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(159),
	combout => \u_vga|first_data_roc[31]~41_combout\);

-- Location: FF_X24_Y18_N15
\u_vga|first_data_roc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[31]~41_combout\,
	asdata => \u_vga|first_data_roc~93_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(31));

-- Location: LCCOMB_X24_Y18_N6
\u_vga|first_data_roc~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~93_combout\ = (\u_vga|first_data_roc\(31)) # ((\u_vga|current_submarine\(0) & (\u_vga|Decoder0~1_combout\ & \u_vga|first_data_roc~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~1_combout\,
	datac => \u_vga|first_data_roc\(31),
	datad => \u_vga|first_data_roc~50_combout\,
	combout => \u_vga|first_data_roc~93_combout\);

-- Location: LCCOMB_X24_Y18_N22
\u_vga|data_a_roc[159]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[159]~243_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~93_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(159)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(159)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~93_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(159),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[159]~243_combout\);

-- Location: FF_X24_Y18_N23
\u_vga|data_a_roc[159]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[159]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(159));

-- Location: LCCOMB_X25_Y17_N22
\u_vga|tmp_read_data_roc[157]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[157]~253_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(157))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(157)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(157)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(157),
	datac => \u_vga|tmp_read_data_roc\(157),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[157]~253_combout\);

-- Location: FF_X25_Y17_N23
\u_vga|tmp_read_data_roc[157]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[157]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(157));

-- Location: LCCOMB_X25_Y17_N30
\u_vga|first_data_roc[29]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[29]~47_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(157)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(157)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc\(157),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(157),
	combout => \u_vga|first_data_roc[29]~47_combout\);

-- Location: FF_X25_Y17_N31
\u_vga|first_data_roc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[29]~47_combout\,
	asdata => \u_vga|first_data_roc~99_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(29));

-- Location: LCCOMB_X25_Y17_N14
\u_vga|first_data_roc~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~99_combout\ = (\u_vga|first_data_roc\(29)) # ((\u_vga|first_data_roc~50_combout\ & (\u_vga|Decoder0~0_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~50_combout\,
	datab => \u_vga|Decoder0~0_combout\,
	datac => \u_vga|first_data_roc\(29),
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~99_combout\);

-- Location: LCCOMB_X25_Y17_N6
\u_vga|data_a_roc[157]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[157]~251_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~99_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(157)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(157)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~99_combout\,
	datac => \u_vga|data_a_roc\(157),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[157]~251_combout\);

-- Location: FF_X25_Y17_N7
\u_vga|data_a_roc[157]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[157]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(157));

-- Location: LCCOMB_X24_Y18_N4
\u_vga|tmp_read_data_roc[151]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[151]~243_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(151))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(151)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(151)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(151),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(151),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[151]~243_combout\);

-- Location: FF_X24_Y18_N5
\u_vga|tmp_read_data_roc[151]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[151]~243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(151));

-- Location: LCCOMB_X24_Y18_N20
\u_vga|first_data_roc[23]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[23]~39_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(151))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(151))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(151),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(151),
	combout => \u_vga|first_data_roc[23]~39_combout\);

-- Location: FF_X24_Y18_N21
\u_vga|first_data_roc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[23]~39_combout\,
	asdata => \u_vga|first_data_roc~91_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(23));

-- Location: LCCOMB_X24_Y18_N12
\u_vga|first_data_roc~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~91_combout\ = (\u_vga|first_data_roc\(23)) # ((\u_vga|current_submarine\(0) & (\u_vga|Decoder0~1_combout\ & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~1_combout\,
	datac => \u_vga|first_data_roc~52_combout\,
	datad => \u_vga|first_data_roc\(23),
	combout => \u_vga|first_data_roc~91_combout\);

-- Location: LCCOMB_X24_Y18_N28
\u_vga|data_a_roc[151]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[151]~241_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~91_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(151)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(151)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~91_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(151),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[151]~241_combout\);

-- Location: FF_X24_Y18_N29
\u_vga|data_a_roc[151]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[151]~241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(151));

-- Location: LCCOMB_X25_Y17_N28
\u_vga|tmp_read_data_roc[149]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[149]~251_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(149))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(149)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(149)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(149),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(149),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[149]~251_combout\);

-- Location: FF_X25_Y17_N29
\u_vga|tmp_read_data_roc[149]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[149]~251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(149));

-- Location: LCCOMB_X25_Y17_N20
\u_vga|first_data_roc[21]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[21]~45_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(149))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(149))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(149),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(149),
	combout => \u_vga|first_data_roc[21]~45_combout\);

-- Location: FF_X25_Y17_N21
\u_vga|first_data_roc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[21]~45_combout\,
	asdata => \u_vga|first_data_roc~97_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(21));

-- Location: LCCOMB_X25_Y17_N4
\u_vga|first_data_roc~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~97_combout\ = (\u_vga|first_data_roc\(21)) # ((\u_vga|first_data_roc~52_combout\ & (\u_vga|Decoder0~0_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~52_combout\,
	datab => \u_vga|first_data_roc\(21),
	datac => \u_vga|Decoder0~0_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~97_combout\);

-- Location: LCCOMB_X25_Y17_N12
\u_vga|data_a_roc[149]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[149]~249_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~97_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(149)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(149)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~97_combout\,
	datac => \u_vga|data_a_roc\(149),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[149]~249_combout\);

-- Location: FF_X25_Y17_N13
\u_vga|data_a_roc[149]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[149]~249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(149));

-- Location: LCCOMB_X24_Y20_N30
\u_vga|tmp_read_data_roc[143]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[143]~242_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(143))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(143)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(143)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(143),
	datac => \u_vga|tmp_read_data_roc\(143),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[143]~242_combout\);

-- Location: FF_X24_Y20_N31
\u_vga|tmp_read_data_roc[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[143]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(143));

-- Location: LCCOMB_X24_Y20_N22
\u_vga|first_data_roc[15]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[15]~38_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(143))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(143))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(143),
	datad => \u_vga|tmp_read_data_roc\(143),
	combout => \u_vga|first_data_roc[15]~38_combout\);

-- Location: FF_X24_Y20_N23
\u_vga|first_data_roc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[15]~38_combout\,
	asdata => \u_vga|first_data_roc~90_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(15));

-- Location: LCCOMB_X24_Y20_N14
\u_vga|first_data_roc~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~90_combout\ = (\u_vga|first_data_roc\(15)) # ((\u_vga|first_data_roc~50_combout\ & (\u_vga|current_submarine\(0) & \u_vga|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(15),
	datab => \u_vga|first_data_roc~50_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|Decoder0~4_combout\,
	combout => \u_vga|first_data_roc~90_combout\);

-- Location: LCCOMB_X24_Y20_N6
\u_vga|data_a_roc[143]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[143]~240_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~90_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(143)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(143)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~90_combout\,
	datac => \u_vga|data_a_roc\(143),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[143]~240_combout\);

-- Location: FF_X24_Y20_N7
\u_vga|data_a_roc[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[143]~240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(143));

-- Location: LCCOMB_X23_Y20_N28
\u_vga|tmp_read_data_roc[141]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[141]~250_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(141))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(141)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(141)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(141),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(141),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[141]~250_combout\);

-- Location: FF_X23_Y20_N29
\u_vga|tmp_read_data_roc[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[141]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(141));

-- Location: LCCOMB_X23_Y20_N12
\u_vga|first_data_roc[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[13]~44_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(141))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(141))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(141),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(141),
	combout => \u_vga|first_data_roc[13]~44_combout\);

-- Location: FF_X23_Y20_N13
\u_vga|first_data_roc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[13]~44_combout\,
	asdata => \u_vga|first_data_roc~96_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(13));

-- Location: LCCOMB_X23_Y20_N4
\u_vga|first_data_roc~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~96_combout\ = (\u_vga|first_data_roc\(13)) # ((\u_vga|Decoder0~5_combout\ & (\u_vga|current_submarine\(0) & \u_vga|first_data_roc~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(13),
	datab => \u_vga|Decoder0~5_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc~50_combout\,
	combout => \u_vga|first_data_roc~96_combout\);

-- Location: LCCOMB_X23_Y20_N20
\u_vga|data_a_roc[141]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[141]~248_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~96_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(141)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(141)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc~96_combout\,
	datac => \u_vga|data_a_roc\(141),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[141]~248_combout\);

-- Location: FF_X23_Y20_N21
\u_vga|data_a_roc[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[141]~248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(141));

-- Location: LCCOMB_X29_Y18_N30
\u_vga|tmp_read_data_roc[138]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[138]~237_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(138)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(138))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(138)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(138),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(138),
	combout => \u_vga|tmp_read_data_roc[138]~237_combout\);

-- Location: FF_X29_Y18_N31
\u_vga|tmp_read_data_roc[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[138]~237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(138));

-- Location: LCCOMB_X29_Y18_N14
\u_vga|first_data_roc[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[10]~36_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(138))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(138))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(138),
	datad => \u_vga|tmp_read_data_roc\(138),
	combout => \u_vga|first_data_roc[10]~36_combout\);

-- Location: FF_X29_Y18_N15
\u_vga|first_data_roc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[10]~36_combout\,
	asdata => \u_vga|first_data_roc~88_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(10));

-- Location: LCCOMB_X29_Y18_N6
\u_vga|first_data_roc~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~88_combout\ = (\u_vga|first_data_roc\(10)) # ((!\u_vga|current_submarine\(0) & (\u_vga|Decoder0~10_combout\ & \u_vga|first_data_roc~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|Decoder0~10_combout\,
	datac => \u_vga|first_data_roc\(10),
	datad => \u_vga|first_data_roc~50_combout\,
	combout => \u_vga|first_data_roc~88_combout\);

-- Location: LCCOMB_X29_Y18_N22
\u_vga|data_a_roc[138]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[138]~235_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc~88_combout\))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|data_a_roc\(138))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(138)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(138),
	datad => \u_vga|first_data_roc~88_combout\,
	combout => \u_vga|data_a_roc[138]~235_combout\);

-- Location: FF_X29_Y18_N23
\u_vga|data_a_roc[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[138]~235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(138));

-- Location: LCCOMB_X26_Y19_N14
\u_vga|tmp_read_data_roc[135]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[135]~244_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(135)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(135))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(135)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(135),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(135),
	combout => \u_vga|tmp_read_data_roc[135]~244_combout\);

-- Location: FF_X26_Y19_N15
\u_vga|tmp_read_data_roc[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[135]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(135));

-- Location: LCCOMB_X26_Y19_N18
\u_vga|first_data_roc[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[7]~40_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(135))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(135))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(135),
	datad => \u_vga|tmp_read_data_roc\(135),
	combout => \u_vga|first_data_roc[7]~40_combout\);

-- Location: FF_X26_Y19_N19
\u_vga|first_data_roc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[7]~40_combout\,
	asdata => \u_vga|first_data_roc~92_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(7));

-- Location: LCCOMB_X26_Y19_N30
\u_vga|first_data_roc~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~92_combout\ = (\u_vga|first_data_roc\(7)) # ((\u_vga|current_submarine\(0) & (\u_vga|first_data_roc~52_combout\ & \u_vga|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|first_data_roc~52_combout\,
	datac => \u_vga|first_data_roc\(7),
	datad => \u_vga|Decoder0~4_combout\,
	combout => \u_vga|first_data_roc~92_combout\);

-- Location: LCCOMB_X26_Y19_N0
\u_vga|data_a_roc[135]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[135]~242_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc~92_combout\)) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(135)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(135)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~92_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|data_a_roc\(135),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[135]~242_combout\);

-- Location: FF_X26_Y19_N1
\u_vga|data_a_roc[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[135]~242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(135));

-- Location: LCCOMB_X23_Y20_N14
\u_vga|tmp_read_data_roc[133]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[133]~252_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(133)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(133))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(133)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(133),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(133),
	combout => \u_vga|tmp_read_data_roc[133]~252_combout\);

-- Location: FF_X23_Y20_N15
\u_vga|tmp_read_data_roc[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[133]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(133));

-- Location: LCCOMB_X23_Y20_N22
\u_vga|first_data_roc[5]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[5]~46_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(133))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(133))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(133),
	datad => \u_vga|tmp_read_data_roc\(133),
	combout => \u_vga|first_data_roc[5]~46_combout\);

-- Location: FF_X23_Y20_N23
\u_vga|first_data_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[5]~46_combout\,
	asdata => \u_vga|first_data_roc~98_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(5));

-- Location: LCCOMB_X23_Y20_N30
\u_vga|first_data_roc~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~98_combout\ = (\u_vga|first_data_roc\(5)) # ((\u_vga|Decoder0~5_combout\ & (\u_vga|current_submarine\(0) & \u_vga|first_data_roc~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(5),
	datab => \u_vga|Decoder0~5_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|first_data_roc~52_combout\,
	combout => \u_vga|first_data_roc~98_combout\);

-- Location: LCCOMB_X23_Y20_N6
\u_vga|data_a_roc[133]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[133]~250_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~98_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(133)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(133)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~98_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(133),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[133]~250_combout\);

-- Location: FF_X23_Y20_N7
\u_vga|data_a_roc[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[133]~250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(133));

-- Location: LCCOMB_X31_Y18_N30
\u_vga|tmp_read_data_roc[128]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[128]~236_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(128))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc\(128)))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(128)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(128),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(128),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|tmp_read_data_roc[128]~236_combout\);

-- Location: FF_X31_Y18_N31
\u_vga|tmp_read_data_roc[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[128]~236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(128));

-- Location: LCCOMB_X31_Y18_N22
\u_vga|first_data_roc[0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[0]~35_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(128))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(128))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(128),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(128),
	combout => \u_vga|first_data_roc[0]~35_combout\);

-- Location: FF_X31_Y18_N23
\u_vga|first_data_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[0]~35_combout\,
	asdata => \u_vga|first_data_roc~87_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(0));

-- Location: LCCOMB_X31_Y18_N14
\u_vga|first_data_roc~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~87_combout\ = (\u_vga|first_data_roc\(0)) # ((\u_vga|Decoder0~11_combout\ & (\u_vga|first_data_roc~52_combout\ & !\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(0),
	datab => \u_vga|Decoder0~11_combout\,
	datac => \u_vga|first_data_roc~52_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~87_combout\);

-- Location: LCCOMB_X31_Y18_N6
\u_vga|data_a_roc[128]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[128]~234_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~87_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(128)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(128)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~87_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(128),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[128]~234_combout\);

-- Location: FF_X31_Y18_N7
\u_vga|data_a_roc[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[128]~234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(128));

-- Location: FF_X26_Y18_N27
\u_vga|first_row_roc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~118_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(10));

-- Location: LCCOMB_X26_Y18_N26
\u_vga|first_row_roc~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~118_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(138))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(138),
	datac => \u_vga|first_row_roc\(10),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~118_combout\);

-- Location: FF_X26_Y18_N9
\u_vga|first_row_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~114_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(2));

-- Location: LCCOMB_X26_Y18_N8
\u_vga|first_row_roc~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~114_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(130))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(130),
	datac => \u_vga|first_row_roc\(2),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~114_combout\);

-- Location: FF_X26_Y18_N31
\u_vga|first_row_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~117_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(0));

-- Location: LCCOMB_X26_Y18_N30
\u_vga|first_row_roc~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~117_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(128))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(128),
	datac => \u_vga|first_row_roc\(0),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~117_combout\);

-- Location: FF_X26_Y18_N3
\u_vga|first_row_roc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~116_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(8));

-- Location: LCCOMB_X26_Y18_N12
\u_vga|first_row_roc~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~115_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_roc\(8))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(136)))) # 
-- (!\u_vga|vga_gen~13_combout\ & (\u_vga|first_row_roc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_vga|vga_gen~13_combout\,
	datac => \u_vga|first_row_roc\(8),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(136),
	combout => \u_vga|first_row_roc~115_combout\);

-- Location: LCCOMB_X26_Y18_N2
\u_vga|first_row_roc~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~116_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|first_row_roc\(8))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|first_row_roc~115_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|first_row_roc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~115_combout\,
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|first_row_roc\(8),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|first_row_roc~116_combout\);

-- Location: LCCOMB_X26_Y18_N0
\u_vga|Mux1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~66_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4)) # (!\u_vga|first_row_roc~116_combout\)))) # (!\u_vga|h_cnt\(6) & (!\u_vga|first_row_roc~117_combout\ & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~117_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|first_row_roc~116_combout\,
	combout => \u_vga|Mux1~66_combout\);

-- Location: LCCOMB_X26_Y18_N20
\u_vga|Mux1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~67_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~66_combout\ & (!\u_vga|first_row_roc~118_combout\)) # (!\u_vga|Mux1~66_combout\ & ((!\u_vga|first_row_roc~114_combout\))))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~118_combout\,
	datab => \u_vga|first_row_roc~114_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux1~66_combout\,
	combout => \u_vga|Mux1~67_combout\);

-- Location: FF_X26_Y13_N13
\u_vga|first_row_roc[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~112_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(32));

-- Location: LCCOMB_X26_Y13_N22
\u_vga|first_row_roc~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~111_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_roc\(32))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(160))) # 
-- (!\u_vga|vga_gen~13_combout\ & ((\u_vga|first_row_roc\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(160),
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_vga|first_row_roc\(32),
	combout => \u_vga|first_row_roc~111_combout\);

-- Location: LCCOMB_X26_Y13_N12
\u_vga|first_row_roc~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~112_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|first_row_roc\(32))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|first_row_roc~111_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|first_row_roc\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~111_combout\,
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|first_row_roc\(32),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|first_row_roc~112_combout\);

-- Location: FF_X25_Y20_N21
\u_vga|first_row_roc[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~110_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(40));

-- Location: LCCOMB_X25_Y20_N14
\u_vga|first_row_roc~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~109_combout\ = (\u_vga|LessThan18~0_combout\ & (\u_vga|first_row_roc\(40))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(168)))) # 
-- (!\u_vga|vga_gen~13_combout\ & (\u_vga|first_row_roc\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_vga|first_row_roc\(40),
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(168),
	combout => \u_vga|first_row_roc~109_combout\);

-- Location: LCCOMB_X25_Y20_N20
\u_vga|first_row_roc~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~110_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|first_row_roc\(40))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|first_row_roc~109_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|first_row_roc\(40))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add27~12_combout\,
	datab => \u_vga|first_row_roc~109_combout\,
	datac => \u_vga|first_row_roc\(40),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|first_row_roc~110_combout\);

-- Location: LCCOMB_X26_Y18_N18
\u_vga|Mux1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~64_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4)) # (!\u_vga|first_row_roc~110_combout\)))) # (!\u_vga|h_cnt\(6) & (!\u_vga|first_row_roc~112_combout\ & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~112_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|first_row_roc~110_combout\,
	combout => \u_vga|Mux1~64_combout\);

-- Location: FF_X26_Y18_N5
\u_vga|first_row_roc[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~113_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(42));

-- Location: LCCOMB_X26_Y18_N4
\u_vga|first_row_roc~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~113_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(170))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(170),
	datac => \u_vga|first_row_roc\(42),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~113_combout\);

-- Location: FF_X26_Y18_N25
\u_vga|first_row_roc[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~108_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(34));

-- Location: LCCOMB_X26_Y18_N24
\u_vga|first_row_roc~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~108_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(162))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(162),
	datac => \u_vga|first_row_roc\(34),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~108_combout\);

-- Location: LCCOMB_X26_Y18_N22
\u_vga|Mux1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~65_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~64_combout\ & (!\u_vga|first_row_roc~113_combout\)) # (!\u_vga|Mux1~64_combout\ & ((!\u_vga|first_row_roc~108_combout\))))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux1~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Mux1~64_combout\,
	datac => \u_vga|first_row_roc~113_combout\,
	datad => \u_vga|first_row_roc~108_combout\,
	combout => \u_vga|Mux1~65_combout\);

-- Location: LCCOMB_X26_Y18_N14
\u_vga|Mux1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~68_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & ((\u_vga|Mux1~65_combout\))) # (!\u_vga|h_cnt\(8) & (\u_vga|Mux1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|Mux1~67_combout\,
	datac => \u_vga|Mux1~65_combout\,
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux1~68_combout\);

-- Location: FF_X26_Y18_N11
\u_vga|first_row_roc[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~122_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(58));

-- Location: LCCOMB_X26_Y18_N10
\u_vga|first_row_roc~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~122_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(186))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(186),
	datac => \u_vga|first_row_roc\(58),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~122_combout\);

-- Location: FF_X20_Y20_N29
\u_vga|first_row_roc[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~121_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(48));

-- Location: LCCOMB_X20_Y20_N28
\u_vga|first_row_roc~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~121_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(176)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(48),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(176),
	combout => \u_vga|first_row_roc~121_combout\);

-- Location: FF_X20_Y20_N19
\u_vga|first_row_roc[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~120_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(50));

-- Location: LCCOMB_X20_Y20_N18
\u_vga|first_row_roc~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~120_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(178)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(50),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(178),
	combout => \u_vga|first_row_roc~120_combout\);

-- Location: LCCOMB_X20_Y20_N30
\u_vga|Mux1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~69_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & ((!\u_vga|first_row_roc~120_combout\))) # (!\u_vga|h_cnt\(4) & (!\u_vga|first_row_roc~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~121_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|first_row_roc~120_combout\,
	combout => \u_vga|Mux1~69_combout\);

-- Location: FF_X26_Y18_N17
\u_vga|first_row_roc[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~119_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(56));

-- Location: LCCOMB_X26_Y18_N16
\u_vga|first_row_roc~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~119_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(184))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(184),
	datac => \u_vga|first_row_roc\(56),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~119_combout\);

-- Location: LCCOMB_X26_Y18_N28
\u_vga|Mux1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~70_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux1~69_combout\ & (!\u_vga|first_row_roc~122_combout\)) # (!\u_vga|Mux1~69_combout\ & ((!\u_vga|first_row_roc~119_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~122_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|Mux1~69_combout\,
	datad => \u_vga|first_row_roc~119_combout\,
	combout => \u_vga|Mux1~70_combout\);

-- Location: LCCOMB_X26_Y18_N6
\u_vga|Mux1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~71_combout\ = (\u_vga|Mux1~68_combout\ & (((\u_vga|Mux1~70_combout\) # (!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux1~68_combout\ & (\u_vga|Mux1~63_combout\ & (\u_vga|h_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~63_combout\,
	datab => \u_vga|Mux1~68_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|Mux1~70_combout\,
	combout => \u_vga|Mux1~71_combout\);

-- Location: FF_X21_Y18_N9
\u_vga|first_row_roc[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~103_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(59));

-- Location: LCCOMB_X21_Y18_N8
\u_vga|first_row_roc~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~103_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(187)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(59),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(187),
	combout => \u_vga|first_row_roc~103_combout\);

-- Location: FF_X21_Y18_N19
\u_vga|first_row_roc[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~101_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(51));

-- Location: LCCOMB_X21_Y18_N18
\u_vga|first_row_roc~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~101_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(179)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(51),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(179),
	combout => \u_vga|first_row_roc~101_combout\);

-- Location: FF_X21_Y18_N29
\u_vga|first_row_roc[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~102_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(49));

-- Location: LCCOMB_X21_Y18_N28
\u_vga|first_row_roc~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~102_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(177)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(49),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(177),
	combout => \u_vga|first_row_roc~102_combout\);

-- Location: LCCOMB_X21_Y18_N14
\u_vga|Mux1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~59_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & (!\u_vga|first_row_roc~101_combout\)) # (!\u_vga|h_cnt\(4) & ((!\u_vga|first_row_roc~102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~101_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|first_row_roc~102_combout\,
	combout => \u_vga|Mux1~59_combout\);

-- Location: FF_X21_Y18_N1
\u_vga|first_row_roc[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~100_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(57));

-- Location: LCCOMB_X21_Y18_N0
\u_vga|first_row_roc~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~100_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(185)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(57),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(185),
	combout => \u_vga|first_row_roc~100_combout\);

-- Location: LCCOMB_X21_Y18_N10
\u_vga|Mux1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~60_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux1~59_combout\ & (!\u_vga|first_row_roc~103_combout\)) # (!\u_vga|Mux1~59_combout\ & ((!\u_vga|first_row_roc~100_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~103_combout\,
	datac => \u_vga|Mux1~59_combout\,
	datad => \u_vga|first_row_roc~100_combout\,
	combout => \u_vga|Mux1~60_combout\);

-- Location: FF_X26_Y20_N7
\u_vga|first_row_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~98_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(1));

-- Location: LCCOMB_X26_Y20_N0
\u_vga|first_row_roc~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~97_combout\ = (\u_vga|LessThan18~0_combout\ & (\u_vga|first_row_roc\(1))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(129)))) # 
-- (!\u_vga|vga_gen~13_combout\ & (\u_vga|first_row_roc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc\(1),
	datab => \u_vga|LessThan18~0_combout\,
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(129),
	combout => \u_vga|first_row_roc~97_combout\);

-- Location: LCCOMB_X26_Y20_N6
\u_vga|first_row_roc~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~98_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_vga|Add27~12_combout\ & (\u_vga|first_row_roc\(1))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|first_row_roc~97_combout\))))) # (!\u_vga|vga_gen~16_combout\ & 
-- (((\u_vga|first_row_roc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~16_combout\,
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|first_row_roc\(1),
	datad => \u_vga|first_row_roc~97_combout\,
	combout => \u_vga|first_row_roc~98_combout\);

-- Location: FF_X26_Y20_N5
\u_vga|first_row_roc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~96_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(9));

-- Location: LCCOMB_X26_Y20_N4
\u_vga|first_row_roc~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~96_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(137))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(137),
	datac => \u_vga|first_row_roc\(9),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~96_combout\);

-- Location: LCCOMB_X26_Y20_N2
\u_vga|Mux1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~56_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(6) & ((!\u_vga|first_row_roc~96_combout\))) # (!\u_vga|h_cnt\(6) & (!\u_vga|first_row_roc~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~98_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|first_row_roc~96_combout\,
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux1~56_combout\);

-- Location: FF_X26_Y20_N13
\u_vga|first_row_roc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~99_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(11));

-- Location: LCCOMB_X26_Y20_N12
\u_vga|first_row_roc~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~99_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(139))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(139),
	datac => \u_vga|first_row_roc\(11),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~99_combout\);

-- Location: FF_X26_Y20_N19
\u_vga|first_row_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~95_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(3));

-- Location: LCCOMB_X26_Y20_N18
\u_vga|first_row_roc~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~95_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(131))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(131),
	datac => \u_vga|first_row_roc\(3),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~95_combout\);

-- Location: LCCOMB_X26_Y20_N30
\u_vga|Mux1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~57_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~56_combout\ & (!\u_vga|first_row_roc~99_combout\)) # (!\u_vga|Mux1~56_combout\ & ((!\u_vga|first_row_roc~95_combout\))))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux1~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Mux1~56_combout\,
	datac => \u_vga|first_row_roc~99_combout\,
	datad => \u_vga|first_row_roc~95_combout\,
	combout => \u_vga|Mux1~57_combout\);

-- Location: FF_X26_Y20_N11
\u_vga|first_row_roc[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~89_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(35));

-- Location: LCCOMB_X26_Y20_N10
\u_vga|first_row_roc~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~89_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(163))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(163),
	datac => \u_vga|first_row_roc\(35),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~89_combout\);

-- Location: FF_X26_Y20_N15
\u_vga|first_row_roc[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~94_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(43));

-- Location: LCCOMB_X26_Y20_N14
\u_vga|first_row_roc~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~94_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(171))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(171),
	datac => \u_vga|first_row_roc\(43),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~94_combout\);

-- Location: FF_X26_Y20_N21
\u_vga|first_row_roc[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~91_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(41));

-- Location: LCCOMB_X26_Y20_N22
\u_vga|first_row_roc~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~90_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_roc\(41))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~13_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(169))) # 
-- (!\u_vga|vga_gen~13_combout\ & ((\u_vga|first_row_roc\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(169),
	datab => \u_vga|LessThan18~0_combout\,
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_vga|first_row_roc\(41),
	combout => \u_vga|first_row_roc~90_combout\);

-- Location: LCCOMB_X26_Y20_N20
\u_vga|first_row_roc~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~91_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|first_row_roc\(41))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|first_row_roc~90_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|first_row_roc\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~90_combout\,
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|first_row_roc\(41),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|first_row_roc~91_combout\);

-- Location: FF_X26_Y20_N25
\u_vga|first_row_roc[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~93_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(33));

-- Location: LCCOMB_X26_Y20_N26
\u_vga|first_row_roc~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~92_combout\ = (\u_vga|vga_gen~13_combout\ & ((\u_vga|LessThan18~0_combout\ & (\u_vga|first_row_roc\(33))) # (!\u_vga|LessThan18~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(161)))))) # 
-- (!\u_vga|vga_gen~13_combout\ & (\u_vga|first_row_roc\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc\(33),
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(161),
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_vga|LessThan18~0_combout\,
	combout => \u_vga|first_row_roc~92_combout\);

-- Location: LCCOMB_X26_Y20_N24
\u_vga|first_row_roc~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~93_combout\ = (\u_vga|Add27~12_combout\ & (((\u_vga|first_row_roc\(33))))) # (!\u_vga|Add27~12_combout\ & ((\u_vga|vga_gen~16_combout\ & (\u_vga|first_row_roc~92_combout\)) # (!\u_vga|vga_gen~16_combout\ & 
-- ((\u_vga|first_row_roc\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~92_combout\,
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|first_row_roc\(33),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|first_row_roc~93_combout\);

-- Location: LCCOMB_X26_Y20_N28
\u_vga|Mux1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~54_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))) # (!\u_vga|first_row_roc~91_combout\))) # (!\u_vga|h_cnt\(6) & (((!\u_vga|h_cnt\(4) & !\u_vga|first_row_roc~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~91_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|first_row_roc~93_combout\,
	combout => \u_vga|Mux1~54_combout\);

-- Location: LCCOMB_X26_Y20_N8
\u_vga|Mux1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~55_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~54_combout\ & ((!\u_vga|first_row_roc~94_combout\))) # (!\u_vga|Mux1~54_combout\ & (!\u_vga|first_row_roc~89_combout\)))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~89_combout\,
	datab => \u_vga|first_row_roc~94_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux1~54_combout\,
	combout => \u_vga|Mux1~55_combout\);

-- Location: LCCOMB_X21_Y22_N8
\u_vga|Mux1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~58_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & ((\u_vga|Mux1~55_combout\))) # (!\u_vga|h_cnt\(8) & (\u_vga|Mux1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~57_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|Mux1~55_combout\,
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux1~58_combout\);

-- Location: FF_X20_Y20_N23
\u_vga|first_row_roc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~88_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(27));

-- Location: LCCOMB_X20_Y20_N22
\u_vga|first_row_roc~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~88_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(155))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(155),
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(27),
	combout => \u_vga|first_row_roc~88_combout\);

-- Location: FF_X20_Y20_N9
\u_vga|first_row_roc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~86_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(19));

-- Location: LCCOMB_X20_Y20_N8
\u_vga|first_row_roc~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~86_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(147))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(147),
	datac => \u_vga|first_row_roc\(19),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~86_combout\);

-- Location: FF_X20_Y20_N3
\u_vga|first_row_roc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~87_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(17));

-- Location: LCCOMB_X20_Y20_N2
\u_vga|first_row_roc~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~87_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(145)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(17),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(145),
	combout => \u_vga|first_row_roc~87_combout\);

-- Location: LCCOMB_X20_Y20_N20
\u_vga|Mux1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~52_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & (!\u_vga|first_row_roc~86_combout\)) # (!\u_vga|h_cnt\(4) & ((!\u_vga|first_row_roc~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~86_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|first_row_roc~87_combout\,
	combout => \u_vga|Mux1~52_combout\);

-- Location: FF_X20_Y20_N7
\u_vga|first_row_roc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~85_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(25));

-- Location: LCCOMB_X20_Y20_N6
\u_vga|first_row_roc~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~85_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(153)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(25),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(153),
	combout => \u_vga|first_row_roc~85_combout\);

-- Location: LCCOMB_X20_Y20_N16
\u_vga|Mux1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~53_combout\ = (\u_vga|Mux1~52_combout\ & (((!\u_vga|h_cnt\(6))) # (!\u_vga|first_row_roc~88_combout\))) # (!\u_vga|Mux1~52_combout\ & (((\u_vga|h_cnt\(6) & !\u_vga|first_row_roc~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~88_combout\,
	datab => \u_vga|Mux1~52_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|first_row_roc~85_combout\,
	combout => \u_vga|Mux1~53_combout\);

-- Location: LCCOMB_X21_Y22_N18
\u_vga|Mux1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~61_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux1~58_combout\ & (\u_vga|Mux1~60_combout\)) # (!\u_vga|Mux1~58_combout\ & ((\u_vga|Mux1~53_combout\))))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~60_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|Mux1~58_combout\,
	datad => \u_vga|Mux1~53_combout\,
	combout => \u_vga|Mux1~61_combout\);

-- Location: LCCOMB_X21_Y22_N20
\u_vga|Mux1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~72_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(5)) # ((\u_vga|Mux1~61_combout\)))) # (!\u_vga|h_cnt\(3) & (!\u_vga|h_cnt\(5) & (\u_vga|Mux1~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|Mux1~71_combout\,
	datad => \u_vga|Mux1~61_combout\,
	combout => \u_vga|Mux1~72_combout\);

-- Location: FF_X23_Y19_N19
\u_vga|first_row_roc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~124_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(23));

-- Location: LCCOMB_X23_Y19_N18
\u_vga|first_row_roc~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~124_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(151))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(151),
	datac => \u_vga|first_row_roc\(23),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~124_combout\);

-- Location: FF_X23_Y19_N13
\u_vga|first_row_roc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~125_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(7));

-- Location: LCCOMB_X23_Y19_N12
\u_vga|first_row_roc~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~125_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(135))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(135),
	datac => \u_vga|first_row_roc\(7),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~125_combout\);

-- Location: LCCOMB_X23_Y19_N6
\u_vga|Mux1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~73_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(6))) # (!\u_vga|first_row_roc~124_combout\))) # (!\u_vga|h_cnt\(7) & (((!\u_vga|h_cnt\(6) & !\u_vga|first_row_roc~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|first_row_roc~124_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|first_row_roc~125_combout\,
	combout => \u_vga|Mux1~73_combout\);

-- Location: FF_X23_Y19_N1
\u_vga|first_row_roc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~126_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(31));

-- Location: LCCOMB_X23_Y19_N0
\u_vga|first_row_roc~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~126_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(159))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(159),
	datac => \u_vga|first_row_roc\(31),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~126_combout\);

-- Location: FF_X23_Y19_N25
\u_vga|first_row_roc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~123_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(15));

-- Location: LCCOMB_X23_Y19_N24
\u_vga|first_row_roc~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~123_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(143))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(143),
	datac => \u_vga|first_row_roc\(15),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~123_combout\);

-- Location: LCCOMB_X23_Y19_N26
\u_vga|Mux1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~74_combout\ = (\u_vga|Mux1~73_combout\ & (((!\u_vga|h_cnt\(6))) # (!\u_vga|first_row_roc~126_combout\))) # (!\u_vga|Mux1~73_combout\ & (((\u_vga|h_cnt\(6) & !\u_vga|first_row_roc~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~73_combout\,
	datab => \u_vga|first_row_roc~126_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|first_row_roc~123_combout\,
	combout => \u_vga|Mux1~74_combout\);

-- Location: FF_X29_Y19_N23
\u_vga|first_row_roc[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~135_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(47));

-- Location: M9K_X22_Y19_N0
\u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 167,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 256,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 167,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 256,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => \u_vga|rd_en_a_roc~q\,
	portbwe => GND,
	portbre => \u_vga|rd_en_b_roc~q\,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portbdatain => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAIN_bus\,
	portaaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\,
	portbaddr => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\,
	portbdataout => \u_ram2_rockets|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y19_N28
\u_vga|tmp_read_data_roc[191]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[191]~257_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(191)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(191))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(191)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(191),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(191),
	combout => \u_vga|tmp_read_data_roc[191]~257_combout\);

-- Location: FF_X30_Y19_N29
\u_vga|tmp_read_data_roc[191]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[191]~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(191));

-- Location: LCCOMB_X30_Y19_N22
\u_vga|first_data_roc[63]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[63]~256_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(191))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(191))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(191),
	datad => \u_vga|tmp_read_data_roc\(191),
	combout => \u_vga|first_data_roc[63]~256_combout\);

-- Location: LCCOMB_X30_Y19_N26
\u_vga|first_data_roc[63]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[63]~257_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(63))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[63]~256_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(63),
	datad => \u_vga|first_data_roc[63]~256_combout\,
	combout => \u_vga|first_data_roc[63]~257_combout\);

-- Location: FF_X30_Y19_N27
\u_vga|first_data_roc[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[63]~257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(63));

-- Location: LCCOMB_X30_Y19_N16
\u_vga|data_a_roc[191]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[191]~255_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc\(63))) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(191)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(191)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(63),
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(191),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[191]~255_combout\);

-- Location: FF_X30_Y19_N17
\u_vga|data_a_roc[191]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[191]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(191));

-- Location: LCCOMB_X30_Y19_N8
\u_vga|tmp_read_data_roc[183]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[183]~255_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(183)))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (\u_vga|tmp_read_data_roc\(183))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(183)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|tmp_read_data_roc\(183),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(183),
	combout => \u_vga|tmp_read_data_roc[183]~255_combout\);

-- Location: FF_X30_Y19_N9
\u_vga|tmp_read_data_roc[183]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[183]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(183));

-- Location: LCCOMB_X30_Y19_N18
\u_vga|first_data_roc[55]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[55]~254_combout\ = (\u_vga|Equal2~1_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(183)))) # (!\u_vga|Equal2~1_combout\ & (\u_vga|tmp_read_data_roc\(183)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal2~1_combout\,
	datab => \u_vga|tmp_read_data_roc\(183),
	datac => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(183),
	combout => \u_vga|first_data_roc[55]~254_combout\);

-- Location: LCCOMB_X30_Y19_N24
\u_vga|first_data_roc[55]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[55]~255_combout\ = (\u_vga|first_part~q\ & (((\u_vga|first_data_roc\(55))))) # (!\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_data_roc[55]~254_combout\))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|first_data_roc\(55),
	datad => \u_vga|first_data_roc[55]~254_combout\,
	combout => \u_vga|first_data_roc[55]~255_combout\);

-- Location: FF_X30_Y19_N25
\u_vga|first_data_roc[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[55]~255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(55));

-- Location: LCCOMB_X30_Y19_N14
\u_vga|data_a_roc[183]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[183]~253_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_vga|first_data_roc\(55))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|data_a_roc\(183)))))) # (!\u_vga|first_part~q\ & 
-- (((\u_vga|data_a_roc\(183)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_part~q\,
	datab => \u_vga|first_data_roc\(55),
	datac => \u_vga|data_a_roc\(183),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|data_a_roc[183]~253_combout\);

-- Location: FF_X30_Y19_N15
\u_vga|data_a_roc[183]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[183]~253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(183));

-- Location: LCCOMB_X25_Y19_N28
\u_vga|tmp_read_data_roc[175]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[175]~254_combout\ = (\u_vga|first_part~q\ & ((\u_vga|tmp_read_data_roc[214]~0_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(175))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- ((\u_vga|tmp_read_data_roc\(175)))))) # (!\u_vga|first_part~q\ & (((\u_vga|tmp_read_data_roc\(175)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(175),
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(175),
	datad => \u_vga|tmp_read_data_roc[214]~0_combout\,
	combout => \u_vga|tmp_read_data_roc[175]~254_combout\);

-- Location: FF_X25_Y19_N29
\u_vga|tmp_read_data_roc[175]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[175]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(175));

-- Location: LCCOMB_X25_Y19_N4
\u_vga|first_data_roc[47]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[47]~48_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(175))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(175))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(175),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(175),
	combout => \u_vga|first_data_roc[47]~48_combout\);

-- Location: FF_X25_Y19_N5
\u_vga|first_data_roc[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[47]~48_combout\,
	asdata => \u_vga|first_data_roc~100_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(47));

-- Location: LCCOMB_X25_Y19_N20
\u_vga|first_data_roc~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~100_combout\ = (\u_vga|first_data_roc\(47)) # ((\u_vga|first_data_roc~50_combout\ & (\u_vga|Decoder0~2_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~50_combout\,
	datab => \u_vga|first_data_roc\(47),
	datac => \u_vga|Decoder0~2_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~100_combout\);

-- Location: LCCOMB_X25_Y19_N12
\u_vga|data_a_roc[175]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[175]~252_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~100_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(175)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(175)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_data_roc~100_combout\,
	datac => \u_vga|data_a_roc\(175),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[175]~252_combout\);

-- Location: FF_X25_Y19_N13
\u_vga|data_a_roc[175]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[175]~252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(175));

-- Location: LCCOMB_X25_Y19_N14
\u_vga|tmp_read_data_roc[167]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|tmp_read_data_roc[167]~256_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(167)))) # (!\u_vga|first_part~q\ & (\u_vga|tmp_read_data_roc\(167))))) # 
-- (!\u_vga|tmp_read_data_roc[214]~0_combout\ & (((\u_vga|tmp_read_data_roc\(167)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datab => \u_vga|first_part~q\,
	datac => \u_vga|tmp_read_data_roc\(167),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(167),
	combout => \u_vga|tmp_read_data_roc[167]~256_combout\);

-- Location: FF_X25_Y19_N15
\u_vga|tmp_read_data_roc[167]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|tmp_read_data_roc[167]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|tmp_read_data_roc\(167));

-- Location: LCCOMB_X25_Y19_N22
\u_vga|first_data_roc[39]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc[39]~49_combout\ = (\u_vga|Equal2~1_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_a\(167))) # (!\u_vga|Equal2~1_combout\ & ((\u_vga|tmp_read_data_roc\(167))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_a\(167),
	datab => \u_vga|Equal2~1_combout\,
	datad => \u_vga|tmp_read_data_roc\(167),
	combout => \u_vga|first_data_roc[39]~49_combout\);

-- Location: FF_X25_Y19_N23
\u_vga|first_data_roc[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_data_roc[39]~49_combout\,
	asdata => \u_vga|first_data_roc~101_combout\,
	sload => \u_vga|first_part~q\,
	ena => \u_vga|tmp_read_data_roc[214]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_data_roc\(39));

-- Location: LCCOMB_X25_Y19_N30
\u_vga|first_data_roc~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_data_roc~101_combout\ = (\u_vga|first_data_roc\(39)) # ((\u_vga|first_data_roc~52_combout\ & (\u_vga|Decoder0~2_combout\ & \u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc\(39),
	datab => \u_vga|first_data_roc~52_combout\,
	datac => \u_vga|Decoder0~2_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|first_data_roc~101_combout\);

-- Location: LCCOMB_X25_Y19_N6
\u_vga|data_a_roc[167]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[167]~254_combout\ = (\u_vga|tmp_read_data_roc[214]~0_combout\ & ((\u_vga|first_part~q\ & (\u_vga|first_data_roc~101_combout\)) # (!\u_vga|first_part~q\ & ((\u_vga|data_a_roc\(167)))))) # (!\u_vga|tmp_read_data_roc[214]~0_combout\ & 
-- (((\u_vga|data_a_roc\(167)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_data_roc~101_combout\,
	datab => \u_vga|tmp_read_data_roc[214]~0_combout\,
	datac => \u_vga|data_a_roc\(167),
	datad => \u_vga|first_part~q\,
	combout => \u_vga|data_a_roc[167]~254_combout\);

-- Location: FF_X25_Y19_N7
\u_vga|data_a_roc[167]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[167]~254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(167));

-- Location: LCCOMB_X29_Y19_N22
\u_vga|first_row_roc~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~135_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(175)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(47),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(175),
	combout => \u_vga|first_row_roc~135_combout\);

-- Location: FF_X23_Y19_N21
\u_vga|first_row_roc[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~136_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(55));

-- Location: LCCOMB_X23_Y19_N20
\u_vga|first_row_roc~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~136_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(183))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(183),
	datac => \u_vga|first_row_roc\(55),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~136_combout\);

-- Location: FF_X23_Y19_N31
\u_vga|first_row_roc[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~137_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(39));

-- Location: LCCOMB_X23_Y19_N30
\u_vga|first_row_roc~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~137_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(167))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(167),
	datac => \u_vga|first_row_roc\(39),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~137_combout\);

-- Location: LCCOMB_X23_Y19_N16
\u_vga|Mux1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~80_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(7) & (!\u_vga|first_row_roc~136_combout\)) # (!\u_vga|h_cnt\(7) & ((!\u_vga|first_row_roc~137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~136_combout\,
	datac => \u_vga|first_row_roc~137_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux1~80_combout\);

-- Location: FF_X23_Y19_N11
\u_vga|first_row_roc[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~138_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(63));

-- Location: LCCOMB_X23_Y19_N10
\u_vga|first_row_roc~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~138_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(191))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(191),
	datac => \u_vga|first_row_roc\(63),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~138_combout\);

-- Location: LCCOMB_X23_Y19_N4
\u_vga|Mux1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~81_combout\ = (\u_vga|Mux1~80_combout\ & (((!\u_vga|first_row_roc~138_combout\) # (!\u_vga|h_cnt\(6))))) # (!\u_vga|Mux1~80_combout\ & (!\u_vga|first_row_roc~135_combout\ & (\u_vga|h_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~135_combout\,
	datab => \u_vga|Mux1~80_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|first_row_roc~138_combout\,
	combout => \u_vga|Mux1~81_combout\);

-- Location: FF_X23_Y19_N23
\u_vga|first_row_roc[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~130_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(61));

-- Location: LCCOMB_X23_Y19_N22
\u_vga|first_row_roc~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~130_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(189))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(189),
	datac => \u_vga|first_row_roc\(61),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~130_combout\);

-- Location: FF_X21_Y19_N3
\u_vga|first_row_roc[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~128_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(53));

-- Location: LCCOMB_X21_Y19_N2
\u_vga|first_row_roc~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~128_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(181)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(53),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(181),
	combout => \u_vga|first_row_roc~128_combout\);

-- Location: FF_X21_Y19_N13
\u_vga|first_row_roc[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~129_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(37));

-- Location: LCCOMB_X21_Y19_N12
\u_vga|first_row_roc~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~129_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(165)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(37),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(165),
	combout => \u_vga|first_row_roc~129_combout\);

-- Location: LCCOMB_X21_Y19_N6
\u_vga|Mux1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~75_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(7) & (!\u_vga|first_row_roc~128_combout\)) # (!\u_vga|h_cnt\(7) & ((!\u_vga|first_row_roc~129_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~128_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|first_row_roc~129_combout\,
	combout => \u_vga|Mux1~75_combout\);

-- Location: FF_X23_Y19_N29
\u_vga|first_row_roc[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~127_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(45));

-- Location: LCCOMB_X23_Y19_N28
\u_vga|first_row_roc~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~127_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(173))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(173),
	datac => \u_vga|first_row_roc\(45),
	datad => \u_vga|vga_gen~15_combout\,
	combout => \u_vga|first_row_roc~127_combout\);

-- Location: LCCOMB_X23_Y19_N8
\u_vga|Mux1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~76_combout\ = (\u_vga|Mux1~75_combout\ & (((!\u_vga|h_cnt\(6))) # (!\u_vga|first_row_roc~130_combout\))) # (!\u_vga|Mux1~75_combout\ & (((\u_vga|h_cnt\(6) & !\u_vga|first_row_roc~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~130_combout\,
	datab => \u_vga|Mux1~75_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|first_row_roc~127_combout\,
	combout => \u_vga|Mux1~76_combout\);

-- Location: FF_X21_Y18_N3
\u_vga|first_row_roc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~134_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(29));

-- Location: LCCOMB_X21_Y18_N2
\u_vga|first_row_roc~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~134_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(157)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(29),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(157),
	combout => \u_vga|first_row_roc~134_combout\);

-- Location: FF_X21_Y18_N27
\u_vga|first_row_roc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~131_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(13));

-- Location: LCCOMB_X21_Y18_N26
\u_vga|first_row_roc~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~131_combout\ = (\u_vga|vga_gen~15_combout\ & (\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(141))) # (!\u_vga|vga_gen~15_combout\ & ((\u_vga|first_row_roc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(141),
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(13),
	combout => \u_vga|first_row_roc~131_combout\);

-- Location: FF_X21_Y18_N7
\u_vga|first_row_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~133_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(5));

-- Location: LCCOMB_X21_Y18_N6
\u_vga|first_row_roc~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~133_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(133)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(5),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(133),
	combout => \u_vga|first_row_roc~133_combout\);

-- Location: FF_X21_Y18_N13
\u_vga|first_row_roc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_roc~132_combout\,
	ena => \u_vga|second_row_roc[127]~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_roc\(21));

-- Location: LCCOMB_X21_Y18_N12
\u_vga|first_row_roc~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_roc~132_combout\ = (\u_vga|vga_gen~15_combout\ & ((\u_ram2_rockets|altsyncram_component|auto_generated|q_b\(149)))) # (!\u_vga|vga_gen~15_combout\ & (\u_vga|first_row_roc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~15_combout\,
	datac => \u_vga|first_row_roc\(21),
	datad => \u_ram2_rockets|altsyncram_component|auto_generated|q_b\(149),
	combout => \u_vga|first_row_roc~132_combout\);

-- Location: LCCOMB_X21_Y18_N24
\u_vga|Mux1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~77_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(7) & ((!\u_vga|first_row_roc~132_combout\))) # (!\u_vga|h_cnt\(7) & (!\u_vga|first_row_roc~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_roc~133_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|first_row_roc~132_combout\,
	combout => \u_vga|Mux1~77_combout\);

-- Location: LCCOMB_X21_Y18_N4
\u_vga|Mux1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~78_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux1~77_combout\ & (!\u_vga|first_row_roc~134_combout\)) # (!\u_vga|Mux1~77_combout\ & ((!\u_vga|first_row_roc~131_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|first_row_roc~134_combout\,
	datac => \u_vga|first_row_roc~131_combout\,
	datad => \u_vga|Mux1~77_combout\,
	combout => \u_vga|Mux1~78_combout\);

-- Location: LCCOMB_X23_Y19_N2
\u_vga|Mux1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~79_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(8) & (\u_vga|Mux1~76_combout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|Mux1~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Mux1~76_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Mux1~78_combout\,
	combout => \u_vga|Mux1~79_combout\);

-- Location: LCCOMB_X23_Y19_N14
\u_vga|Mux1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~82_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux1~79_combout\ & ((\u_vga|Mux1~81_combout\))) # (!\u_vga|Mux1~79_combout\ & (\u_vga|Mux1~74_combout\)))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux1~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~74_combout\,
	datab => \u_vga|Mux1~81_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux1~79_combout\,
	combout => \u_vga|Mux1~82_combout\);

-- Location: LCCOMB_X21_Y22_N22
\u_vga|Mux1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~83_combout\ = (\u_vga|Mux1~72_combout\ & (((\u_vga|Mux1~82_combout\) # (!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux1~72_combout\ & (\u_vga|Mux1~51_combout\ & (\u_vga|h_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~51_combout\,
	datab => \u_vga|Mux1~72_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux1~82_combout\,
	combout => \u_vga|Mux1~83_combout\);

-- Location: LCCOMB_X17_Y15_N18
\u_vga|Mux1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~84_combout\ = (\u_vga|h_cnt\(9) & (\u_vga|Mux1~41_combout\)) # (!\u_vga|h_cnt\(9) & ((\u_vga|Mux1~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datac => \u_vga|Mux1~41_combout\,
	datad => \u_vga|Mux1~83_combout\,
	combout => \u_vga|Mux1~84_combout\);

-- Location: LCCOMB_X16_Y15_N12
\u_vga|red_signal~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~4_combout\ = (\u_vga|red_signal~2_combout\ & ((\u_vga|vga_gen~16_combout\ & ((!\u_vga|Mux1~84_combout\))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|red_signal~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~2_combout\,
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|red_signal~3_combout\,
	datad => \u_vga|Mux1~84_combout\,
	combout => \u_vga|red_signal~4_combout\);

-- Location: LCCOMB_X26_Y11_N0
\u_vga|Mult0|mult_core|romout[1][12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][12]~0_combout\ = (\u_vga|Add18~18_combout\ & ((\u_vga|Add18~16_combout\) # ((\u_vga|Add18~14_combout\ & \u_vga|Add18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~14_combout\,
	datab => \u_vga|Add18~16_combout\,
	datac => \u_vga|Add18~18_combout\,
	datad => \u_vga|Add18~12_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][12]~0_combout\);

-- Location: LCCOMB_X27_Y11_N0
\u_vga|Mult0|mult_core|romout[1][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][11]~combout\ = (\u_vga|Add18~16_combout\ & (((!\u_vga|Add18~18_combout\ & \u_vga|Add18~14_combout\)))) # (!\u_vga|Add18~16_combout\ & (\u_vga|Add18~18_combout\ & ((!\u_vga|Add18~14_combout\) # 
-- (!\u_vga|Add18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~12_combout\,
	datab => \u_vga|Add18~16_combout\,
	datac => \u_vga|Add18~18_combout\,
	datad => \u_vga|Add18~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X26_Y11_N2
\u_vga|Mult0|mult_core|romout[1][10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][10]~combout\ = (\u_vga|Add18~14_combout\ & (\u_vga|Add18~18_combout\ $ (((!\u_vga|Add18~16_combout\ & \u_vga|Add18~12_combout\))))) # (!\u_vga|Add18~14_combout\ & ((\u_vga|Add18~16_combout\ & (!\u_vga|Add18~18_combout\)) # 
-- (!\u_vga|Add18~16_combout\ & (\u_vga|Add18~18_combout\ & \u_vga|Add18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~14_combout\,
	datab => \u_vga|Add18~16_combout\,
	datac => \u_vga|Add18~18_combout\,
	datad => \u_vga|Add18~12_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][10]~combout\);

-- Location: LCCOMB_X26_Y11_N4
\u_vga|Mult0|mult_core|romout[1][9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][9]~combout\ = (\u_vga|Add18~16_combout\ & (((\u_vga|Add18~12_combout\)))) # (!\u_vga|Add18~16_combout\ & (!\u_vga|Add18~12_combout\ & ((\u_vga|Add18~14_combout\) # (\u_vga|Add18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~14_combout\,
	datab => \u_vga|Add18~16_combout\,
	datac => \u_vga|Add18~18_combout\,
	datad => \u_vga|Add18~12_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][9]~combout\);

-- Location: LCCOMB_X27_Y11_N26
\u_vga|Mult0|mult_core|romout[1][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][8]~1_combout\ = (!\u_vga|Add18~14_combout\ & ((\u_vga|Add18~12_combout\) # ((\u_vga|Add18~16_combout\) # (\u_vga|Add18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~12_combout\,
	datab => \u_vga|Add18~16_combout\,
	datac => \u_vga|Add18~18_combout\,
	datad => \u_vga|Add18~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][8]~1_combout\);

-- Location: LCCOMB_X28_Y11_N24
\u_vga|Mult0|mult_core|romout[0][12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][12]~2_combout\ = (\u_vga|Add18~10_combout\ & ((\u_vga|Add18~8_combout\) # ((\u_vga|Add18~4_combout\ & \u_vga|Add18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~4_combout\,
	datab => \u_vga|Add18~10_combout\,
	datac => \u_vga|Add18~8_combout\,
	datad => \u_vga|Add18~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][12]~2_combout\);

-- Location: LCCOMB_X28_Y11_N10
\u_vga|Mult0|mult_core|romout[0][11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][11]~4_combout\ = (\u_vga|Add18~10_combout\ & (!\u_vga|Add18~8_combout\ & ((!\u_vga|Add18~6_combout\) # (!\u_vga|Add18~4_combout\)))) # (!\u_vga|Add18~10_combout\ & (((\u_vga|Add18~8_combout\ & \u_vga|Add18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~4_combout\,
	datab => \u_vga|Add18~10_combout\,
	datac => \u_vga|Add18~8_combout\,
	datad => \u_vga|Add18~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][11]~4_combout\);

-- Location: LCCOMB_X26_Y11_N6
\u_vga|Mult0|mult_core|romout[1][7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][7]~3_combout\ = (!\u_vga|Add18~12_combout\ & ((\u_vga|Add18~14_combout\) # ((\u_vga|Add18~16_combout\) # (\u_vga|Add18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~14_combout\,
	datab => \u_vga|Add18~16_combout\,
	datac => \u_vga|Add18~18_combout\,
	datad => \u_vga|Add18~12_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][7]~3_combout\);

-- Location: LCCOMB_X28_Y11_N12
\u_vga|Mult0|mult_core|romout[0][10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][10]~6_combout\ = (\u_vga|Add18~4_combout\ & (\u_vga|Add18~10_combout\ $ (\u_vga|Add18~8_combout\ $ (\u_vga|Add18~6_combout\)))) # (!\u_vga|Add18~4_combout\ & ((\u_vga|Add18~10_combout\ & ((\u_vga|Add18~6_combout\))) # 
-- (!\u_vga|Add18~10_combout\ & (\u_vga|Add18~8_combout\ & !\u_vga|Add18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~4_combout\,
	datab => \u_vga|Add18~10_combout\,
	datac => \u_vga|Add18~8_combout\,
	datad => \u_vga|Add18~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][10]~6_combout\);

-- Location: LCCOMB_X27_Y11_N2
\u_vga|Mult0|mult_core|romout[1][6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][6]~5_combout\ = (\u_vga|Add18~12_combout\) # ((\u_vga|Add18~16_combout\) # ((\u_vga|Add18~18_combout\) # (\u_vga|Add18~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~12_combout\,
	datab => \u_vga|Add18~16_combout\,
	datac => \u_vga|Add18~18_combout\,
	datad => \u_vga|Add18~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][6]~5_combout\);

-- Location: LCCOMB_X28_Y11_N6
\u_vga|Mult0|mult_core|romout[0][9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][9]~7_combout\ = (\u_vga|Add18~4_combout\ & (((\u_vga|Add18~8_combout\)))) # (!\u_vga|Add18~4_combout\ & (!\u_vga|Add18~8_combout\ & ((\u_vga|Add18~10_combout\) # (\u_vga|Add18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~4_combout\,
	datab => \u_vga|Add18~10_combout\,
	datac => \u_vga|Add18~8_combout\,
	datad => \u_vga|Add18~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][9]~7_combout\);

-- Location: LCCOMB_X26_Y11_N30
\u_vga|Mult0|mult_core|romout[1][5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][5]~combout\ = \u_vga|Add18~18_combout\ $ (((\u_vga|Add18~14_combout\) # ((\u_vga|Add18~16_combout\) # (\u_vga|Add18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~14_combout\,
	datab => \u_vga|Add18~16_combout\,
	datac => \u_vga|Add18~18_combout\,
	datad => \u_vga|Add18~12_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][5]~combout\);

-- Location: LCCOMB_X27_Y11_N28
\u_vga|Mult0|mult_core|romout[1][4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][4]~combout\ = \u_vga|Add18~16_combout\ $ (((\u_vga|Add18~12_combout\) # (\u_vga|Add18~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~12_combout\,
	datab => \u_vga|Add18~16_combout\,
	datad => \u_vga|Add18~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][4]~combout\);

-- Location: LCCOMB_X28_Y11_N0
\u_vga|Mult0|mult_core|romout[0][8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][8]~8_combout\ = (!\u_vga|Add18~6_combout\ & ((\u_vga|Add18~4_combout\) # ((\u_vga|Add18~10_combout\) # (\u_vga|Add18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~4_combout\,
	datab => \u_vga|Add18~10_combout\,
	datac => \u_vga|Add18~8_combout\,
	datad => \u_vga|Add18~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][8]~8_combout\);

-- Location: LCCOMB_X28_Y11_N2
\u_vga|Mult0|mult_core|romout[0][7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][7]~10_combout\ = (!\u_vga|Add18~4_combout\ & ((\u_vga|Add18~10_combout\) # ((\u_vga|Add18~8_combout\) # (\u_vga|Add18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~4_combout\,
	datab => \u_vga|Add18~10_combout\,
	datac => \u_vga|Add18~8_combout\,
	datad => \u_vga|Add18~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][7]~10_combout\);

-- Location: LCCOMB_X27_Y11_N30
\u_vga|Mult0|mult_core|romout[1][3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][3]~9_combout\ = \u_vga|Add18~12_combout\ $ (\u_vga|Add18~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add18~12_combout\,
	datad => \u_vga|Add18~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][3]~9_combout\);

-- Location: LCCOMB_X28_Y11_N20
\u_vga|Mult0|mult_core|romout[0][6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][6]~11_combout\ = (\u_vga|Add18~4_combout\) # ((\u_vga|Add18~10_combout\) # ((\u_vga|Add18~8_combout\) # (\u_vga|Add18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~4_combout\,
	datab => \u_vga|Add18~10_combout\,
	datac => \u_vga|Add18~8_combout\,
	datad => \u_vga|Add18~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][6]~11_combout\);

-- Location: LCCOMB_X27_Y11_N4
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u_vga|Mult0|mult_core|romout[0][6]~11_combout\ & \u_vga|Add18~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[0][6]~11_combout\,
	datab => \u_vga|Add18~12_combout\,
	datad => VCC,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X27_Y11_N6
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u_vga|Mult0|mult_core|romout[0][7]~10_combout\ & (!\u_vga|Mult0|mult_core|romout[1][3]~9_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u_vga|Mult0|mult_core|romout[0][7]~10_combout\ & ((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u_vga|Mult0|mult_core|romout[1][3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[0][7]~10_combout\,
	datab => \u_vga|Mult0|mult_core|romout[1][3]~9_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X27_Y11_N8
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\u_vga|Mult0|mult_core|romout[1][4]~combout\ $ (\u_vga|Mult0|mult_core|romout[0][8]~8_combout\ $ (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\u_vga|Mult0|mult_core|romout[1][4]~combout\ & ((\u_vga|Mult0|mult_core|romout[0][8]~8_combout\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u_vga|Mult0|mult_core|romout[1][4]~combout\ & (\u_vga|Mult0|mult_core|romout[0][8]~8_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][4]~combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][8]~8_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X27_Y11_N10
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\u_vga|Mult0|mult_core|romout[0][9]~7_combout\ & ((\u_vga|Mult0|mult_core|romout[1][5]~combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u_vga|Mult0|mult_core|romout[1][5]~combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\u_vga|Mult0|mult_core|romout[0][9]~7_combout\ & ((\u_vga|Mult0|mult_core|romout[1][5]~combout\ & 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\u_vga|Mult0|mult_core|romout[1][5]~combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\u_vga|Mult0|mult_core|romout[0][9]~7_combout\ & (!\u_vga|Mult0|mult_core|romout[1][5]~combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\u_vga|Mult0|mult_core|romout[0][9]~7_combout\ & ((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\u_vga|Mult0|mult_core|romout[1][5]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[0][9]~7_combout\,
	datab => \u_vga|Mult0|mult_core|romout[1][5]~combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X27_Y11_N12
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u_vga|Mult0|mult_core|romout[0][10]~6_combout\ $ (\u_vga|Mult0|mult_core|romout[1][6]~5_combout\ $ (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u_vga|Mult0|mult_core|romout[0][10]~6_combout\ & ((\u_vga|Mult0|mult_core|romout[1][6]~5_combout\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\u_vga|Mult0|mult_core|romout[0][10]~6_combout\ & (\u_vga|Mult0|mult_core|romout[1][6]~5_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[0][10]~6_combout\,
	datab => \u_vga|Mult0|mult_core|romout[1][6]~5_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X27_Y11_N14
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u_vga|Mult0|mult_core|romout[0][11]~4_combout\ & ((\u_vga|Mult0|mult_core|romout[1][7]~3_combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u_vga|Mult0|mult_core|romout[1][7]~3_combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u_vga|Mult0|mult_core|romout[0][11]~4_combout\ & ((\u_vga|Mult0|mult_core|romout[1][7]~3_combout\ & 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u_vga|Mult0|mult_core|romout[1][7]~3_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u_vga|Mult0|mult_core|romout[0][11]~4_combout\ & (!\u_vga|Mult0|mult_core|romout[1][7]~3_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u_vga|Mult0|mult_core|romout[0][11]~4_combout\ & ((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u_vga|Mult0|mult_core|romout[1][7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[0][11]~4_combout\,
	datab => \u_vga|Mult0|mult_core|romout[1][7]~3_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X27_Y11_N16
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u_vga|Mult0|mult_core|romout[1][8]~1_combout\ $ (\u_vga|Mult0|mult_core|romout[0][12]~2_combout\ $ (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u_vga|Mult0|mult_core|romout[1][8]~1_combout\ & ((\u_vga|Mult0|mult_core|romout[0][12]~2_combout\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u_vga|Mult0|mult_core|romout[1][8]~1_combout\ & (\u_vga|Mult0|mult_core|romout[0][12]~2_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][8]~1_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][12]~2_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X27_Y11_N18
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u_vga|Mult0|mult_core|romout[1][9]~combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u_vga|Mult0|mult_core|romout[1][9]~combout\ & 
-- ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u_vga|Mult0|mult_core|romout[1][9]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|romout[1][9]~combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X27_Y11_N20
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\u_vga|Mult0|mult_core|romout[1][10]~combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\u_vga|Mult0|mult_core|romout[1][10]~combout\ & 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u_vga|Mult0|mult_core|romout[1][10]~combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][10]~combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X27_Y11_N22
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u_vga|Mult0|mult_core|romout[1][11]~combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u_vga|Mult0|mult_core|romout[1][11]~combout\ & 
-- ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u_vga|Mult0|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X27_Y11_N24
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = \u_vga|Mult0|mult_core|romout[1][12]~0_combout\ $ (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][12]~0_combout\,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\);

-- Location: LCCOMB_X25_Y11_N16
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\u_vga|Add18~20_combout\ $ (VCC))) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\u_vga|Add18~20_combout\ & VCC))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \u_vga|Add18~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u_vga|Add18~20_combout\,
	datad => VCC,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X25_Y11_N18
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|Add18~20_combout\ & 
-- (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\u_vga|Add18~20_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|Add18~20_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\u_vga|Add18~20_combout\ & 
-- ((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u_vga|Add18~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\u_vga|Add18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u_vga|Add18~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X25_Y11_N20
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\u_vga|Add18~20_combout\ $ 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u_vga|Add18~20_combout\) # 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u_vga|Add18~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u_vga|Add18~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X25_Y11_N22
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u_vga|Add18~20_combout\ & 
-- (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\u_vga|Add18~20_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u_vga|Add18~20_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u_vga|Add18~20_combout\ & 
-- ((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u_vga|Add18~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\u_vga|Add18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u_vga|Add18~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X25_Y11_N24
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u_vga|Add18~20_combout\ $ 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u_vga|Add18~20_combout\) # 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u_vga|Add18~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u_vga|Add18~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X25_Y11_N26
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X25_Y11_N28
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u_vga|Add18~20_combout\ $ 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u_vga|Add18~20_combout\) # 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u_vga|Add18~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u_vga|Add18~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X25_Y11_N30
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X24_Y11_N8
\u_vga|left_boat[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[0]~10_combout\ = \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (GND)
-- \u_vga|left_boat[0]~11\ = CARRY(!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	combout => \u_vga|left_boat[0]~10_combout\,
	cout => \u_vga|left_boat[0]~11\);

-- Location: LCCOMB_X24_Y11_N10
\u_vga|left_boat[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[1]~12_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\u_vga|left_boat[0]~11\) # (GND))) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\u_vga|left_boat[0]~11\))
-- \u_vga|left_boat[1]~13\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\) # (!\u_vga|left_boat[0]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[0]~11\,
	combout => \u_vga|left_boat[1]~12_combout\,
	cout => \u_vga|left_boat[1]~13\);

-- Location: LCCOMB_X24_Y11_N12
\u_vga|left_boat[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[2]~14_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\u_vga|left_boat[1]~13\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & ((GND) # 
-- (!\u_vga|left_boat[1]~13\)))
-- \u_vga|left_boat[2]~15\ = CARRY((!\u_vga|left_boat[1]~13\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[1]~13\,
	combout => \u_vga|left_boat[2]~14_combout\,
	cout => \u_vga|left_boat[2]~15\);

-- Location: LCCOMB_X24_Y11_N14
\u_vga|left_boat[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[3]~16_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u_vga|left_boat[2]~15\)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\u_vga|left_boat[2]~15\ & VCC))
-- \u_vga|left_boat[3]~17\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\u_vga|left_boat[2]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[2]~15\,
	combout => \u_vga|left_boat[3]~16_combout\,
	cout => \u_vga|left_boat[3]~17\);

-- Location: LCCOMB_X24_Y11_N16
\u_vga|left_boat[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[4]~18_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\u_vga|left_boat[3]~17\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((GND) # 
-- (!\u_vga|left_boat[3]~17\)))
-- \u_vga|left_boat[4]~19\ = CARRY((!\u_vga|left_boat[3]~17\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[3]~17\,
	combout => \u_vga|left_boat[4]~18_combout\,
	cout => \u_vga|left_boat[4]~19\);

-- Location: LCCOMB_X24_Y11_N18
\u_vga|left_boat[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[5]~20_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u_vga|left_boat[4]~19\)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (\u_vga|left_boat[4]~19\ & VCC))
-- \u_vga|left_boat[5]~21\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u_vga|left_boat[4]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[4]~19\,
	combout => \u_vga|left_boat[5]~20_combout\,
	cout => \u_vga|left_boat[5]~21\);

-- Location: LCCOMB_X24_Y11_N20
\u_vga|left_boat[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[6]~22_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u_vga|left_boat[5]~21\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((GND) # 
-- (!\u_vga|left_boat[5]~21\)))
-- \u_vga|left_boat[6]~23\ = CARRY((!\u_vga|left_boat[5]~21\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[5]~21\,
	combout => \u_vga|left_boat[6]~22_combout\,
	cout => \u_vga|left_boat[6]~23\);

-- Location: LCCOMB_X24_Y11_N22
\u_vga|left_boat[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[7]~24_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|left_boat[6]~23\) # (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\u_vga|left_boat[6]~23\))
-- \u_vga|left_boat[7]~25\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\u_vga|left_boat[6]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[6]~23\,
	combout => \u_vga|left_boat[7]~24_combout\,
	cout => \u_vga|left_boat[7]~25\);

-- Location: LCCOMB_X24_Y11_N24
\u_vga|left_boat[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[8]~26_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u_vga|left_boat[7]~25\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((GND) # 
-- (!\u_vga|left_boat[7]~25\)))
-- \u_vga|left_boat[8]~27\ = CARRY((!\u_vga|left_boat[7]~25\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[7]~25\,
	combout => \u_vga|left_boat[8]~26_combout\,
	cout => \u_vga|left_boat[8]~27\);

-- Location: LCCOMB_X24_Y11_N26
\u_vga|left_boat[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[9]~28_combout\ = \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (!\u_vga|left_boat[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \u_vga|left_boat[8]~27\,
	combout => \u_vga|left_boat[9]~28_combout\);

-- Location: LCCOMB_X25_Y11_N0
\u_vga|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~0_combout\ = \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (VCC)
-- \u_vga|Add20~1\ = CARRY(\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	combout => \u_vga|Add20~0_combout\,
	cout => \u_vga|Add20~1\);

-- Location: LCCOMB_X25_Y11_N2
\u_vga|Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~2_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (\u_vga|Add20~1\ & VCC)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u_vga|Add20~1\))
-- \u_vga|Add20~3\ = CARRY((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\u_vga|Add20~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u_vga|Add20~1\,
	combout => \u_vga|Add20~2_combout\,
	cout => \u_vga|Add20~3\);

-- Location: LCCOMB_X25_Y11_N4
\u_vga|Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~4_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((GND) # (!\u_vga|Add20~3\))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\u_vga|Add20~3\ $ (GND)))
-- \u_vga|Add20~5\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # (!\u_vga|Add20~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u_vga|Add20~3\,
	combout => \u_vga|Add20~4_combout\,
	cout => \u_vga|Add20~5\);

-- Location: LCCOMB_X25_Y11_N6
\u_vga|Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~6_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\u_vga|Add20~5\ & VCC)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u_vga|Add20~5\))
-- \u_vga|Add20~7\ = CARRY((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u_vga|Add20~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u_vga|Add20~5\,
	combout => \u_vga|Add20~6_combout\,
	cout => \u_vga|Add20~7\);

-- Location: LCCOMB_X25_Y11_N8
\u_vga|Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~8_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((GND) # (!\u_vga|Add20~7\))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u_vga|Add20~7\ $ (GND)))
-- \u_vga|Add20~9\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\u_vga|Add20~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u_vga|Add20~7\,
	combout => \u_vga|Add20~8_combout\,
	cout => \u_vga|Add20~9\);

-- Location: LCCOMB_X25_Y11_N10
\u_vga|Add20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~10_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u_vga|Add20~9\)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|Add20~9\) # (GND)))
-- \u_vga|Add20~11\ = CARRY((!\u_vga|Add20~9\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u_vga|Add20~9\,
	combout => \u_vga|Add20~10_combout\,
	cout => \u_vga|Add20~11\);

-- Location: LCCOMB_X25_Y11_N12
\u_vga|Add20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~12_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((GND) # (!\u_vga|Add20~11\))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u_vga|Add20~11\ $ 
-- (GND)))
-- \u_vga|Add20~13\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\u_vga|Add20~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u_vga|Add20~11\,
	combout => \u_vga|Add20~12_combout\,
	cout => \u_vga|Add20~13\);

-- Location: LCCOMB_X25_Y11_N14
\u_vga|Add20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add20~14_combout\ = \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\u_vga|Add20~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \u_vga|Add20~13\,
	combout => \u_vga|Add20~14_combout\);

-- Location: FF_X24_Y11_N27
\u_vga|left_boat[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[9]~28_combout\,
	asdata => \u_vga|Add20~14_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(9));

-- Location: FF_X24_Y11_N25
\u_vga|left_boat[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[8]~26_combout\,
	asdata => \u_vga|Add20~12_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(8));

-- Location: FF_X24_Y11_N23
\u_vga|left_boat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[7]~24_combout\,
	asdata => \u_vga|Add20~10_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(7));

-- Location: FF_X24_Y11_N21
\u_vga|left_boat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[6]~22_combout\,
	asdata => \u_vga|Add20~8_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(6));

-- Location: FF_X24_Y11_N19
\u_vga|left_boat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[5]~20_combout\,
	asdata => \u_vga|Add20~6_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(5));

-- Location: FF_X24_Y11_N17
\u_vga|left_boat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[4]~18_combout\,
	asdata => \u_vga|Add20~4_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(4));

-- Location: FF_X24_Y11_N15
\u_vga|left_boat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[3]~16_combout\,
	asdata => \u_vga|Add20~2_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(3));

-- Location: FF_X24_Y11_N13
\u_vga|left_boat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[2]~14_combout\,
	asdata => \u_vga|Add20~0_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(2));

-- Location: FF_X24_Y11_N11
\u_vga|left_boat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[1]~12_combout\,
	asdata => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(1));

-- Location: FF_X24_Y11_N9
\u_vga|left_boat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[0]~10_combout\,
	asdata => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(0));

-- Location: LCCOMB_X20_Y11_N2
\u_vga|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~1_cout\ = CARRY((!\u_vga|h_cnt\(0) & \u_vga|left_boat\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|left_boat\(0),
	datad => VCC,
	cout => \u_vga|LessThan6~1_cout\);

-- Location: LCCOMB_X20_Y11_N4
\u_vga|LessThan6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~3_cout\ = CARRY((\u_vga|left_boat\(1) & (\u_vga|h_cnt\(1) & !\u_vga|LessThan6~1_cout\)) # (!\u_vga|left_boat\(1) & ((\u_vga|h_cnt\(1)) # (!\u_vga|LessThan6~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(1),
	datab => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|LessThan6~1_cout\,
	cout => \u_vga|LessThan6~3_cout\);

-- Location: LCCOMB_X20_Y11_N6
\u_vga|LessThan6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~5_cout\ = CARRY((\u_vga|h_cnt\(2) & (\u_vga|left_boat\(2) & !\u_vga|LessThan6~3_cout\)) # (!\u_vga|h_cnt\(2) & ((\u_vga|left_boat\(2)) # (!\u_vga|LessThan6~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|left_boat\(2),
	datad => VCC,
	cin => \u_vga|LessThan6~3_cout\,
	cout => \u_vga|LessThan6~5_cout\);

-- Location: LCCOMB_X20_Y11_N8
\u_vga|LessThan6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~7_cout\ = CARRY((\u_vga|left_boat\(3) & (\u_vga|h_cnt\(3) & !\u_vga|LessThan6~5_cout\)) # (!\u_vga|left_boat\(3) & ((\u_vga|h_cnt\(3)) # (!\u_vga|LessThan6~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|LessThan6~5_cout\,
	cout => \u_vga|LessThan6~7_cout\);

-- Location: LCCOMB_X20_Y11_N10
\u_vga|LessThan6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~9_cout\ = CARRY((\u_vga|h_cnt\(4) & (\u_vga|left_boat\(4) & !\u_vga|LessThan6~7_cout\)) # (!\u_vga|h_cnt\(4) & ((\u_vga|left_boat\(4)) # (!\u_vga|LessThan6~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|left_boat\(4),
	datad => VCC,
	cin => \u_vga|LessThan6~7_cout\,
	cout => \u_vga|LessThan6~9_cout\);

-- Location: LCCOMB_X20_Y11_N12
\u_vga|LessThan6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~11_cout\ = CARRY((\u_vga|h_cnt\(5) & ((!\u_vga|LessThan6~9_cout\) # (!\u_vga|left_boat\(5)))) # (!\u_vga|h_cnt\(5) & (!\u_vga|left_boat\(5) & !\u_vga|LessThan6~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|left_boat\(5),
	datad => VCC,
	cin => \u_vga|LessThan6~9_cout\,
	cout => \u_vga|LessThan6~11_cout\);

-- Location: LCCOMB_X20_Y11_N14
\u_vga|LessThan6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~13_cout\ = CARRY((\u_vga|h_cnt\(6) & (\u_vga|left_boat\(6) & !\u_vga|LessThan6~11_cout\)) # (!\u_vga|h_cnt\(6) & ((\u_vga|left_boat\(6)) # (!\u_vga|LessThan6~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|left_boat\(6),
	datad => VCC,
	cin => \u_vga|LessThan6~11_cout\,
	cout => \u_vga|LessThan6~13_cout\);

-- Location: LCCOMB_X20_Y11_N16
\u_vga|LessThan6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~15_cout\ = CARRY((\u_vga|h_cnt\(7) & ((!\u_vga|LessThan6~13_cout\) # (!\u_vga|left_boat\(7)))) # (!\u_vga|h_cnt\(7) & (!\u_vga|left_boat\(7) & !\u_vga|LessThan6~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|left_boat\(7),
	datad => VCC,
	cin => \u_vga|LessThan6~13_cout\,
	cout => \u_vga|LessThan6~15_cout\);

-- Location: LCCOMB_X20_Y11_N18
\u_vga|LessThan6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~17_cout\ = CARRY((\u_vga|left_boat\(8) & ((!\u_vga|LessThan6~15_cout\) # (!\u_vga|h_cnt\(8)))) # (!\u_vga|left_boat\(8) & (!\u_vga|h_cnt\(8) & !\u_vga|LessThan6~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(8),
	datab => \u_vga|h_cnt\(8),
	datad => VCC,
	cin => \u_vga|LessThan6~15_cout\,
	cout => \u_vga|LessThan6~17_cout\);

-- Location: LCCOMB_X20_Y11_N20
\u_vga|LessThan6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~18_combout\ = (\u_vga|h_cnt\(9) & (\u_vga|LessThan6~17_cout\ & \u_vga|left_boat\(9))) # (!\u_vga|h_cnt\(9) & ((\u_vga|LessThan6~17_cout\) # (\u_vga|left_boat\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datad => \u_vga|left_boat\(9),
	cin => \u_vga|LessThan6~17_cout\,
	combout => \u_vga|LessThan6~18_combout\);

-- Location: LCCOMB_X21_Y11_N20
\u_vga|right_boat[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[4]~6_combout\ = (\u_vga|left_boat\(4) & (\u_vga|left_boat\(3) $ (VCC))) # (!\u_vga|left_boat\(4) & (\u_vga|left_boat\(3) & VCC))
-- \u_vga|right_boat[4]~7\ = CARRY((\u_vga|left_boat\(4) & \u_vga|left_boat\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(3),
	datad => VCC,
	combout => \u_vga|right_boat[4]~6_combout\,
	cout => \u_vga|right_boat[4]~7\);

-- Location: LCCOMB_X21_Y11_N22
\u_vga|right_boat[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[5]~8_combout\ = (\u_vga|left_boat\(5) & (\u_vga|right_boat[4]~7\ & VCC)) # (!\u_vga|left_boat\(5) & (!\u_vga|right_boat[4]~7\))
-- \u_vga|right_boat[5]~9\ = CARRY((!\u_vga|left_boat\(5) & !\u_vga|right_boat[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datad => VCC,
	cin => \u_vga|right_boat[4]~7\,
	combout => \u_vga|right_boat[5]~8_combout\,
	cout => \u_vga|right_boat[5]~9\);

-- Location: LCCOMB_X21_Y11_N24
\u_vga|right_boat[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[6]~10_combout\ = (\u_vga|left_boat\(6) & (\u_vga|right_boat[5]~9\ $ (GND))) # (!\u_vga|left_boat\(6) & (!\u_vga|right_boat[5]~9\ & VCC))
-- \u_vga|right_boat[6]~11\ = CARRY((\u_vga|left_boat\(6) & !\u_vga|right_boat[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|left_boat\(6),
	datad => VCC,
	cin => \u_vga|right_boat[5]~9\,
	combout => \u_vga|right_boat[6]~10_combout\,
	cout => \u_vga|right_boat[6]~11\);

-- Location: LCCOMB_X21_Y11_N26
\u_vga|right_boat[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[7]~12_combout\ = (\u_vga|left_boat\(7) & (!\u_vga|right_boat[6]~11\)) # (!\u_vga|left_boat\(7) & ((\u_vga|right_boat[6]~11\) # (GND)))
-- \u_vga|right_boat[7]~13\ = CARRY((!\u_vga|right_boat[6]~11\) # (!\u_vga|left_boat\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datad => VCC,
	cin => \u_vga|right_boat[6]~11\,
	combout => \u_vga|right_boat[7]~12_combout\,
	cout => \u_vga|right_boat[7]~13\);

-- Location: LCCOMB_X21_Y11_N28
\u_vga|right_boat[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[8]~14_combout\ = (\u_vga|left_boat\(8) & (\u_vga|right_boat[7]~13\ $ (GND))) # (!\u_vga|left_boat\(8) & (!\u_vga|right_boat[7]~13\ & VCC))
-- \u_vga|right_boat[8]~15\ = CARRY((\u_vga|left_boat\(8) & !\u_vga|right_boat[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(8),
	datad => VCC,
	cin => \u_vga|right_boat[7]~13\,
	combout => \u_vga|right_boat[8]~14_combout\,
	cout => \u_vga|right_boat[8]~15\);

-- Location: LCCOMB_X21_Y11_N30
\u_vga|right_boat[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[9]~16_combout\ = \u_vga|right_boat[8]~15\ $ (\u_vga|left_boat\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|left_boat\(9),
	cin => \u_vga|right_boat[8]~15\,
	combout => \u_vga|right_boat[9]~16_combout\);

-- Location: FF_X21_Y11_N31
\u_vga|right_boat[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(9));

-- Location: FF_X21_Y11_N29
\u_vga|right_boat[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(8));

-- Location: FF_X21_Y11_N27
\u_vga|right_boat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(7));

-- Location: FF_X21_Y11_N25
\u_vga|right_boat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(6));

-- Location: FF_X21_Y11_N23
\u_vga|right_boat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(5));

-- Location: FF_X21_Y11_N21
\u_vga|right_boat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(4));

-- Location: LCCOMB_X24_Y11_N0
\u_vga|right_boat[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[3]~18_combout\ = !\u_vga|left_boat\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|left_boat\(3),
	combout => \u_vga|right_boat[3]~18_combout\);

-- Location: FF_X24_Y11_N1
\u_vga|right_boat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(3));

-- Location: FF_X21_Y11_N5
\u_vga|right_boat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	asdata => \u_vga|left_boat\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(2));

-- Location: FF_X21_Y11_N3
\u_vga|right_boat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	asdata => \u_vga|left_boat\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(1));

-- Location: FF_X21_Y11_N1
\u_vga|right_boat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	asdata => \u_vga|left_boat\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(0));

-- Location: LCCOMB_X21_Y11_N0
\u_vga|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~1_cout\ = CARRY((\u_vga|h_cnt\(0) & !\u_vga|right_boat\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|right_boat\(0),
	datad => VCC,
	cout => \u_vga|LessThan7~1_cout\);

-- Location: LCCOMB_X21_Y11_N2
\u_vga|LessThan7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~3_cout\ = CARRY((\u_vga|h_cnt\(1) & (\u_vga|right_boat\(1) & !\u_vga|LessThan7~1_cout\)) # (!\u_vga|h_cnt\(1) & ((\u_vga|right_boat\(1)) # (!\u_vga|LessThan7~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|right_boat\(1),
	datad => VCC,
	cin => \u_vga|LessThan7~1_cout\,
	cout => \u_vga|LessThan7~3_cout\);

-- Location: LCCOMB_X21_Y11_N4
\u_vga|LessThan7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~5_cout\ = CARRY((\u_vga|h_cnt\(2) & ((!\u_vga|LessThan7~3_cout\) # (!\u_vga|right_boat\(2)))) # (!\u_vga|h_cnt\(2) & (!\u_vga|right_boat\(2) & !\u_vga|LessThan7~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|right_boat\(2),
	datad => VCC,
	cin => \u_vga|LessThan7~3_cout\,
	cout => \u_vga|LessThan7~5_cout\);

-- Location: LCCOMB_X21_Y11_N6
\u_vga|LessThan7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~7_cout\ = CARRY((\u_vga|right_boat\(3) & ((!\u_vga|LessThan7~5_cout\) # (!\u_vga|h_cnt\(3)))) # (!\u_vga|right_boat\(3) & (!\u_vga|h_cnt\(3) & !\u_vga|LessThan7~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|right_boat\(3),
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|LessThan7~5_cout\,
	cout => \u_vga|LessThan7~7_cout\);

-- Location: LCCOMB_X21_Y11_N8
\u_vga|LessThan7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~9_cout\ = CARRY((\u_vga|h_cnt\(4) & ((!\u_vga|LessThan7~7_cout\) # (!\u_vga|right_boat\(4)))) # (!\u_vga|h_cnt\(4) & (!\u_vga|right_boat\(4) & !\u_vga|LessThan7~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|right_boat\(4),
	datad => VCC,
	cin => \u_vga|LessThan7~7_cout\,
	cout => \u_vga|LessThan7~9_cout\);

-- Location: LCCOMB_X21_Y11_N10
\u_vga|LessThan7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~11_cout\ = CARRY((\u_vga|right_boat\(5) & ((!\u_vga|LessThan7~9_cout\) # (!\u_vga|h_cnt\(5)))) # (!\u_vga|right_boat\(5) & (!\u_vga|h_cnt\(5) & !\u_vga|LessThan7~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|right_boat\(5),
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan7~9_cout\,
	cout => \u_vga|LessThan7~11_cout\);

-- Location: LCCOMB_X21_Y11_N12
\u_vga|LessThan7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~13_cout\ = CARRY((\u_vga|h_cnt\(6) & ((!\u_vga|LessThan7~11_cout\) # (!\u_vga|right_boat\(6)))) # (!\u_vga|h_cnt\(6) & (!\u_vga|right_boat\(6) & !\u_vga|LessThan7~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|right_boat\(6),
	datad => VCC,
	cin => \u_vga|LessThan7~11_cout\,
	cout => \u_vga|LessThan7~13_cout\);

-- Location: LCCOMB_X21_Y11_N14
\u_vga|LessThan7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~15_cout\ = CARRY((\u_vga|right_boat\(7) & ((!\u_vga|LessThan7~13_cout\) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|right_boat\(7) & (!\u_vga|h_cnt\(7) & !\u_vga|LessThan7~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|right_boat\(7),
	datab => \u_vga|h_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan7~13_cout\,
	cout => \u_vga|LessThan7~15_cout\);

-- Location: LCCOMB_X21_Y11_N16
\u_vga|LessThan7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~17_cout\ = CARRY((\u_vga|h_cnt\(8) & ((!\u_vga|LessThan7~15_cout\) # (!\u_vga|right_boat\(8)))) # (!\u_vga|h_cnt\(8) & (!\u_vga|right_boat\(8) & !\u_vga|LessThan7~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|right_boat\(8),
	datad => VCC,
	cin => \u_vga|LessThan7~15_cout\,
	cout => \u_vga|LessThan7~17_cout\);

-- Location: LCCOMB_X21_Y11_N18
\u_vga|LessThan7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~18_combout\ = (\u_vga|right_boat\(9) & (\u_vga|h_cnt\(9) & \u_vga|LessThan7~17_cout\)) # (!\u_vga|right_boat\(9) & ((\u_vga|h_cnt\(9)) # (\u_vga|LessThan7~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|right_boat\(9),
	datab => \u_vga|h_cnt\(9),
	cin => \u_vga|LessThan7~17_cout\,
	combout => \u_vga|LessThan7~18_combout\);

-- Location: LCCOMB_X20_Y11_N28
\u_vga|vga_gen~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~17_combout\ = (!\u_vga|h_cnt\(10) & (\u_vga|v_cnt\(7) & (!\u_vga|LessThan6~18_combout\ & !\u_vga|LessThan7~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(10),
	datab => \u_vga|v_cnt\(7),
	datac => \u_vga|LessThan6~18_combout\,
	datad => \u_vga|LessThan7~18_combout\,
	combout => \u_vga|vga_gen~17_combout\);

-- Location: LCCOMB_X14_Y16_N22
\u_vga|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan4~0_combout\ = (\u_vga|v_cnt\(5) & ((\u_vga|v_cnt\(3)) # ((\u_vga|v_cnt\(4)) # (!\u_vga|vga_gen~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|vga_gen~13_combout\,
	datad => \u_vga|v_cnt\(4),
	combout => \u_vga|LessThan4~0_combout\);

-- Location: LCCOMB_X14_Y16_N20
\u_vga|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan4~1_combout\ = ((\u_vga|v_cnt\(7) & ((\u_vga|LessThan4~0_combout\) # (\u_vga|v_cnt\(6))))) # (!\u_vga|Equal13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan4~0_combout\,
	datab => \u_vga|Equal13~0_combout\,
	datac => \u_vga|v_cnt\(6),
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|LessThan4~1_combout\);

-- Location: LCCOMB_X14_Y16_N12
\u_vga|vga_gen~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~18_combout\ = (\u_vga|v_cnt\(4) & ((\u_vga|v_cnt\(3)) # ((\u_vga|v_cnt\(2) & \u_vga|v_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datab => \u_vga|v_cnt\(4),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(1),
	combout => \u_vga|vga_gen~18_combout\);

-- Location: LCCOMB_X15_Y15_N10
\u_vga|vga_gen~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~20_combout\ = (\u_vga|vga_gen~17_combout\ & (!\u_vga|LessThan4~1_combout\ & ((\u_vga|vga_gen~18_combout\) # (!\u_vga|vga_gen~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~17_combout\,
	datab => \u_vga|LessThan4~1_combout\,
	datac => \u_vga|vga_gen~19_combout\,
	datad => \u_vga|vga_gen~18_combout\,
	combout => \u_vga|vga_gen~20_combout\);

-- Location: LCCOMB_X15_Y15_N4
\u_vga|green_signal~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~1_combout\ = (\u_vga|LessThan11~1_combout\ & !\u_vga|LessThan4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|LessThan11~1_combout\,
	datac => \u_vga|LessThan4~1_combout\,
	combout => \u_vga|green_signal~1_combout\);

-- Location: LCCOMB_X15_Y15_N6
\u_vga|red_signal~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~6_combout\ = (!\u_vga|vga_gen~8_combout\ & ((\u_vga|vga_gen~20_combout\) # ((\u_vga|red_signal~q\ & !\u_vga|green_signal~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~20_combout\,
	datab => \u_vga|red_signal~q\,
	datac => \u_vga|green_signal~1_combout\,
	datad => \u_vga|vga_gen~8_combout\,
	combout => \u_vga|red_signal~6_combout\);

-- Location: LCCOMB_X14_Y15_N12
\u_vga|red_signal~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~12_combout\ = ((\u_vga|Add24~8_combout\ & ((\u_vga|Add24~6_combout\) # (!\u_vga|LessThan12~0_combout\)))) # (!\u_vga|vga_gen~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan12~0_combout\,
	datab => \u_vga|vga_gen~24_combout\,
	datac => \u_vga|Add24~8_combout\,
	datad => \u_vga|Add24~6_combout\,
	combout => \u_vga|red_signal~12_combout\);

-- Location: LCCOMB_X15_Y16_N22
\u_vga|vga_gen~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~21_combout\ = ((!\u_vga|v_cnt\(5) & !\u_vga|v_cnt\(6))) # (!\u_vga|v_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(5),
	datac => \u_vga|v_cnt\(7),
	datad => \u_vga|v_cnt\(6),
	combout => \u_vga|vga_gen~21_combout\);

-- Location: LCCOMB_X15_Y16_N8
\u_vga|vga_gen~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~22_combout\ = ((!\u_vga|v_cnt\(9) & (\u_vga|vga_gen~21_combout\ & !\u_vga|v_cnt\(8)))) # (!\u_vga|LessThan3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|LessThan3~2_combout\,
	datac => \u_vga|vga_gen~21_combout\,
	datad => \u_vga|v_cnt\(8),
	combout => \u_vga|vga_gen~22_combout\);

-- Location: LCCOMB_X15_Y15_N16
\u_vga|red_signal~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~11_combout\ = (\u_vga|LessThan11~1_combout\ & ((\u_vga|Equal13~3_combout\) # (!\u_vga|vga_gen~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal13~3_combout\,
	datac => \u_vga|LessThan11~1_combout\,
	datad => \u_vga|vga_gen~22_combout\,
	combout => \u_vga|red_signal~11_combout\);

-- Location: LCCOMB_X15_Y15_N18
\u_vga|red_signal~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~13_combout\ = ((\u_vga|LessThan9~0_combout\) # ((\u_vga|red_signal~12_combout\ & !\u_vga|red_signal~11_combout\))) # (!\u_vga|LessThan11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~12_combout\,
	datab => \u_vga|LessThan11~1_combout\,
	datac => \u_vga|LessThan9~0_combout\,
	datad => \u_vga|red_signal~11_combout\,
	combout => \u_vga|red_signal~13_combout\);

-- Location: LCCOMB_X14_Y15_N28
\u_vga|second_row_sub[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub[9]~11_combout\ = (\u_vga|LessThan3~2_combout\ & (!\u_vga|LessThan9~0_combout\ & \u_vga|LessThan11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|LessThan3~2_combout\,
	datac => \u_vga|LessThan9~0_combout\,
	datad => \u_vga|LessThan11~1_combout\,
	combout => \u_vga|second_row_sub[9]~11_combout\);

-- Location: FF_X18_Y14_N21
\u_vga|first_row_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~0_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(11));

-- Location: LCCOMB_X18_Y14_N20
\u_vga|first_row_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~0_combout\ = (\u_vga|vga_gen~27_combout\ & ((\u_vga|LessThan18~0_combout\ & ((\u_vga|first_row_sub\(11)))) # (!\u_vga|LessThan18~0_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(27))))) # 
-- (!\u_vga|vga_gen~27_combout\ & (((\u_vga|first_row_sub\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(27),
	datab => \u_vga|vga_gen~27_combout\,
	datac => \u_vga|first_row_sub\(11),
	datad => \u_vga|LessThan18~0_combout\,
	combout => \u_vga|first_row_sub~0_combout\);

-- Location: FF_X26_Y14_N23
\u_vga|first_row_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~1_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(9));

-- Location: LCCOMB_X26_Y14_N22
\u_vga|first_row_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~1_combout\ = (\u_vga|vga_gen~27_combout\ & ((\u_vga|LessThan18~0_combout\ & (\u_vga|first_row_sub\(9))) # (!\u_vga|LessThan18~0_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(25)))))) # 
-- (!\u_vga|vga_gen~27_combout\ & (((\u_vga|first_row_sub\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~27_combout\,
	datab => \u_vga|LessThan18~0_combout\,
	datac => \u_vga|first_row_sub\(9),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(25),
	combout => \u_vga|first_row_sub~1_combout\);

-- Location: FF_X18_Y14_N7
\u_vga|first_row_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~2_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(8));

-- Location: LCCOMB_X18_Y14_N6
\u_vga|first_row_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~2_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_sub\(8))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(24))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|first_row_sub\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(24),
	datac => \u_vga|first_row_sub\(8),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|first_row_sub~2_combout\);

-- Location: FF_X18_Y14_N1
\u_vga|first_row_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~3_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(7));

-- Location: LCCOMB_X18_Y14_N0
\u_vga|first_row_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~3_combout\ = (\u_vga|vga_gen~27_combout\ & ((\u_vga|LessThan18~0_combout\ & ((\u_vga|first_row_sub\(7)))) # (!\u_vga|LessThan18~0_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(23))))) # 
-- (!\u_vga|vga_gen~27_combout\ & (((\u_vga|first_row_sub\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(23),
	datab => \u_vga|vga_gen~27_combout\,
	datac => \u_vga|first_row_sub\(7),
	datad => \u_vga|LessThan18~0_combout\,
	combout => \u_vga|first_row_sub~3_combout\);

-- Location: FF_X18_Y14_N19
\u_vga|first_row_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~4_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(6));

-- Location: LCCOMB_X18_Y14_N18
\u_vga|first_row_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~4_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_sub\(6))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(22))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|first_row_sub\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(22),
	datac => \u_vga|first_row_sub\(6),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|first_row_sub~4_combout\);

-- Location: FF_X18_Y14_N5
\u_vga|first_row_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~5_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(5));

-- Location: LCCOMB_X18_Y14_N4
\u_vga|first_row_sub~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~5_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_sub\(5))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(21))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|first_row_sub\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(21),
	datac => \u_vga|first_row_sub\(5),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|first_row_sub~5_combout\);

-- Location: FF_X18_Y14_N23
\u_vga|first_row_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~6_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(4));

-- Location: LCCOMB_X18_Y14_N22
\u_vga|first_row_sub~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~6_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_sub\(4))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(20))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|first_row_sub\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(20),
	datac => \u_vga|first_row_sub\(4),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|first_row_sub~6_combout\);

-- Location: FF_X18_Y14_N25
\u_vga|first_row_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~7_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(3));

-- Location: LCCOMB_X18_Y14_N24
\u_vga|first_row_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~7_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_sub\(3))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(19))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|first_row_sub\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(19),
	datac => \u_vga|first_row_sub\(3),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|first_row_sub~7_combout\);

-- Location: FF_X18_Y14_N27
\u_vga|first_row_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~8_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(2));

-- Location: LCCOMB_X18_Y14_N26
\u_vga|first_row_sub~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~8_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_sub\(2))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(18))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|first_row_sub\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(18),
	datac => \u_vga|first_row_sub\(2),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|first_row_sub~8_combout\);

-- Location: FF_X18_Y14_N29
\u_vga|first_row_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~9_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(1));

-- Location: LCCOMB_X18_Y14_N28
\u_vga|first_row_sub~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~9_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_sub\(1))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(17))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|first_row_sub\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(17),
	datac => \u_vga|first_row_sub\(1),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|first_row_sub~9_combout\);

-- Location: FF_X18_Y14_N15
\u_vga|first_row_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|first_row_sub~10_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|first_row_sub\(0));

-- Location: LCCOMB_X18_Y14_N14
\u_vga|first_row_sub~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|first_row_sub~10_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|first_row_sub\(0))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(16))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|first_row_sub\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(16),
	datac => \u_vga|first_row_sub\(0),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|first_row_sub~10_combout\);

-- Location: LCCOMB_X16_Y14_N0
\u_vga|LessThan13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~1_cout\ = CARRY((!\u_vga|h_cnt\(0) & \u_vga|first_row_sub~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|first_row_sub~10_combout\,
	datad => VCC,
	cout => \u_vga|LessThan13~1_cout\);

-- Location: LCCOMB_X16_Y14_N2
\u_vga|LessThan13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~3_cout\ = CARRY((\u_vga|first_row_sub~9_combout\ & (\u_vga|h_cnt\(1) & !\u_vga|LessThan13~1_cout\)) # (!\u_vga|first_row_sub~9_combout\ & ((\u_vga|h_cnt\(1)) # (!\u_vga|LessThan13~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~9_combout\,
	datab => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|LessThan13~1_cout\,
	cout => \u_vga|LessThan13~3_cout\);

-- Location: LCCOMB_X16_Y14_N4
\u_vga|LessThan13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~5_cout\ = CARRY((\u_vga|h_cnt\(2) & (\u_vga|first_row_sub~8_combout\ & !\u_vga|LessThan13~3_cout\)) # (!\u_vga|h_cnt\(2) & ((\u_vga|first_row_sub~8_combout\) # (!\u_vga|LessThan13~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|first_row_sub~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~3_cout\,
	cout => \u_vga|LessThan13~5_cout\);

-- Location: LCCOMB_X16_Y14_N6
\u_vga|LessThan13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~7_cout\ = CARRY((\u_vga|first_row_sub~7_combout\ & (\u_vga|h_cnt\(3) & !\u_vga|LessThan13~5_cout\)) # (!\u_vga|first_row_sub~7_combout\ & ((\u_vga|h_cnt\(3)) # (!\u_vga|LessThan13~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~7_combout\,
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|LessThan13~5_cout\,
	cout => \u_vga|LessThan13~7_cout\);

-- Location: LCCOMB_X16_Y14_N8
\u_vga|LessThan13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~9_cout\ = CARRY((\u_vga|first_row_sub~6_combout\ & ((!\u_vga|LessThan13~7_cout\) # (!\u_vga|h_cnt\(4)))) # (!\u_vga|first_row_sub~6_combout\ & (!\u_vga|h_cnt\(4) & !\u_vga|LessThan13~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~6_combout\,
	datab => \u_vga|h_cnt\(4),
	datad => VCC,
	cin => \u_vga|LessThan13~7_cout\,
	cout => \u_vga|LessThan13~9_cout\);

-- Location: LCCOMB_X16_Y14_N10
\u_vga|LessThan13~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~11_cout\ = CARRY((\u_vga|h_cnt\(5) & ((!\u_vga|LessThan13~9_cout\) # (!\u_vga|first_row_sub~5_combout\))) # (!\u_vga|h_cnt\(5) & (!\u_vga|first_row_sub~5_combout\ & !\u_vga|LessThan13~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|first_row_sub~5_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~9_cout\,
	cout => \u_vga|LessThan13~11_cout\);

-- Location: LCCOMB_X16_Y14_N12
\u_vga|LessThan13~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~13_cout\ = CARRY((\u_vga|first_row_sub~4_combout\ & ((!\u_vga|LessThan13~11_cout\) # (!\u_vga|h_cnt\(6)))) # (!\u_vga|first_row_sub~4_combout\ & (!\u_vga|h_cnt\(6) & !\u_vga|LessThan13~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~4_combout\,
	datab => \u_vga|h_cnt\(6),
	datad => VCC,
	cin => \u_vga|LessThan13~11_cout\,
	cout => \u_vga|LessThan13~13_cout\);

-- Location: LCCOMB_X16_Y14_N14
\u_vga|LessThan13~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~15_cout\ = CARRY((\u_vga|h_cnt\(7) & ((!\u_vga|LessThan13~13_cout\) # (!\u_vga|first_row_sub~3_combout\))) # (!\u_vga|h_cnt\(7) & (!\u_vga|first_row_sub~3_combout\ & !\u_vga|LessThan13~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|first_row_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~13_cout\,
	cout => \u_vga|LessThan13~15_cout\);

-- Location: LCCOMB_X16_Y14_N16
\u_vga|LessThan13~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~17_cout\ = CARRY((\u_vga|h_cnt\(8) & (\u_vga|first_row_sub~2_combout\ & !\u_vga|LessThan13~15_cout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|first_row_sub~2_combout\) # (!\u_vga|LessThan13~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|first_row_sub~2_combout\,
	datad => VCC,
	cin => \u_vga|LessThan13~15_cout\,
	cout => \u_vga|LessThan13~17_cout\);

-- Location: LCCOMB_X16_Y14_N18
\u_vga|LessThan13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan13~18_combout\ = (\u_vga|h_cnt\(9) & (\u_vga|LessThan13~17_cout\ & \u_vga|first_row_sub~1_combout\)) # (!\u_vga|h_cnt\(9) & ((\u_vga|LessThan13~17_cout\) # (\u_vga|first_row_sub~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(9),
	datad => \u_vga|first_row_sub~1_combout\,
	cin => \u_vga|LessThan13~17_cout\,
	combout => \u_vga|LessThan13~18_combout\);

-- Location: LCCOMB_X17_Y14_N20
\u_vga|Add22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add22~0_combout\ = (\u_vga|first_row_sub~7_combout\ & (\u_vga|first_row_sub~6_combout\ $ (VCC))) # (!\u_vga|first_row_sub~7_combout\ & (\u_vga|first_row_sub~6_combout\ & VCC))
-- \u_vga|Add22~1\ = CARRY((\u_vga|first_row_sub~7_combout\ & \u_vga|first_row_sub~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~7_combout\,
	datab => \u_vga|first_row_sub~6_combout\,
	datad => VCC,
	combout => \u_vga|Add22~0_combout\,
	cout => \u_vga|Add22~1\);

-- Location: LCCOMB_X17_Y14_N22
\u_vga|Add22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add22~2_combout\ = (\u_vga|first_row_sub~5_combout\ & (\u_vga|Add22~1\ & VCC)) # (!\u_vga|first_row_sub~5_combout\ & (!\u_vga|Add22~1\))
-- \u_vga|Add22~3\ = CARRY((!\u_vga|first_row_sub~5_combout\ & !\u_vga|Add22~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~5_combout\,
	datad => VCC,
	cin => \u_vga|Add22~1\,
	combout => \u_vga|Add22~2_combout\,
	cout => \u_vga|Add22~3\);

-- Location: LCCOMB_X17_Y14_N24
\u_vga|Add22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add22~4_combout\ = (\u_vga|first_row_sub~4_combout\ & (\u_vga|Add22~3\ $ (GND))) # (!\u_vga|first_row_sub~4_combout\ & (!\u_vga|Add22~3\ & VCC))
-- \u_vga|Add22~5\ = CARRY((\u_vga|first_row_sub~4_combout\ & !\u_vga|Add22~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_row_sub~4_combout\,
	datad => VCC,
	cin => \u_vga|Add22~3\,
	combout => \u_vga|Add22~4_combout\,
	cout => \u_vga|Add22~5\);

-- Location: LCCOMB_X17_Y14_N26
\u_vga|Add22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add22~6_combout\ = (\u_vga|first_row_sub~3_combout\ & (!\u_vga|Add22~5\)) # (!\u_vga|first_row_sub~3_combout\ & ((\u_vga|Add22~5\) # (GND)))
-- \u_vga|Add22~7\ = CARRY((!\u_vga|Add22~5\) # (!\u_vga|first_row_sub~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_row_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|Add22~5\,
	combout => \u_vga|Add22~6_combout\,
	cout => \u_vga|Add22~7\);

-- Location: LCCOMB_X17_Y14_N28
\u_vga|Add22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add22~8_combout\ = (\u_vga|first_row_sub~2_combout\ & (\u_vga|Add22~7\ $ (GND))) # (!\u_vga|first_row_sub~2_combout\ & (!\u_vga|Add22~7\ & VCC))
-- \u_vga|Add22~9\ = CARRY((\u_vga|first_row_sub~2_combout\ & !\u_vga|Add22~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~2_combout\,
	datad => VCC,
	cin => \u_vga|Add22~7\,
	combout => \u_vga|Add22~8_combout\,
	cout => \u_vga|Add22~9\);

-- Location: LCCOMB_X17_Y14_N30
\u_vga|Add22~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add22~10_combout\ = \u_vga|first_row_sub~1_combout\ $ (\u_vga|Add22~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|first_row_sub~1_combout\,
	cin => \u_vga|Add22~9\,
	combout => \u_vga|Add22~10_combout\);

-- Location: LCCOMB_X17_Y14_N0
\u_vga|LessThan14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~1_cout\ = CARRY((\u_vga|h_cnt\(0) & !\u_vga|first_row_sub~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|first_row_sub~10_combout\,
	datad => VCC,
	cout => \u_vga|LessThan14~1_cout\);

-- Location: LCCOMB_X17_Y14_N2
\u_vga|LessThan14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~3_cout\ = CARRY((\u_vga|first_row_sub~9_combout\ & ((!\u_vga|LessThan14~1_cout\) # (!\u_vga|h_cnt\(1)))) # (!\u_vga|first_row_sub~9_combout\ & (!\u_vga|h_cnt\(1) & !\u_vga|LessThan14~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~9_combout\,
	datab => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|LessThan14~1_cout\,
	cout => \u_vga|LessThan14~3_cout\);

-- Location: LCCOMB_X17_Y14_N4
\u_vga|LessThan14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~5_cout\ = CARRY((\u_vga|h_cnt\(2) & ((!\u_vga|LessThan14~3_cout\) # (!\u_vga|first_row_sub~8_combout\))) # (!\u_vga|h_cnt\(2) & (!\u_vga|first_row_sub~8_combout\ & !\u_vga|LessThan14~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|first_row_sub~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~3_cout\,
	cout => \u_vga|LessThan14~5_cout\);

-- Location: LCCOMB_X17_Y14_N6
\u_vga|LessThan14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~7_cout\ = CARRY((\u_vga|first_row_sub~7_combout\ & (!\u_vga|h_cnt\(3) & !\u_vga|LessThan14~5_cout\)) # (!\u_vga|first_row_sub~7_combout\ & ((!\u_vga|LessThan14~5_cout\) # (!\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~7_combout\,
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|LessThan14~5_cout\,
	cout => \u_vga|LessThan14~7_cout\);

-- Location: LCCOMB_X17_Y14_N8
\u_vga|LessThan14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~9_cout\ = CARRY((\u_vga|h_cnt\(4) & ((!\u_vga|LessThan14~7_cout\) # (!\u_vga|Add22~0_combout\))) # (!\u_vga|h_cnt\(4) & (!\u_vga|Add22~0_combout\ & !\u_vga|LessThan14~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Add22~0_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~7_cout\,
	cout => \u_vga|LessThan14~9_cout\);

-- Location: LCCOMB_X17_Y14_N10
\u_vga|LessThan14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~11_cout\ = CARRY((\u_vga|Add22~2_combout\ & ((!\u_vga|LessThan14~9_cout\) # (!\u_vga|h_cnt\(5)))) # (!\u_vga|Add22~2_combout\ & (!\u_vga|h_cnt\(5) & !\u_vga|LessThan14~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add22~2_combout\,
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan14~9_cout\,
	cout => \u_vga|LessThan14~11_cout\);

-- Location: LCCOMB_X17_Y14_N12
\u_vga|LessThan14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~13_cout\ = CARRY((\u_vga|h_cnt\(6) & ((!\u_vga|LessThan14~11_cout\) # (!\u_vga|Add22~4_combout\))) # (!\u_vga|h_cnt\(6) & (!\u_vga|Add22~4_combout\ & !\u_vga|LessThan14~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Add22~4_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~11_cout\,
	cout => \u_vga|LessThan14~13_cout\);

-- Location: LCCOMB_X17_Y14_N14
\u_vga|LessThan14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~15_cout\ = CARRY((\u_vga|Add22~6_combout\ & ((!\u_vga|LessThan14~13_cout\) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|Add22~6_combout\ & (!\u_vga|h_cnt\(7) & !\u_vga|LessThan14~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add22~6_combout\,
	datab => \u_vga|h_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan14~13_cout\,
	cout => \u_vga|LessThan14~15_cout\);

-- Location: LCCOMB_X17_Y14_N16
\u_vga|LessThan14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~17_cout\ = CARRY((\u_vga|h_cnt\(8) & ((!\u_vga|LessThan14~15_cout\) # (!\u_vga|Add22~8_combout\))) # (!\u_vga|h_cnt\(8) & (!\u_vga|Add22~8_combout\ & !\u_vga|LessThan14~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Add22~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~15_cout\,
	cout => \u_vga|LessThan14~17_cout\);

-- Location: LCCOMB_X17_Y14_N18
\u_vga|LessThan14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~18_combout\ = (\u_vga|Add22~10_combout\ & (\u_vga|h_cnt\(9) & \u_vga|LessThan14~17_cout\)) # (!\u_vga|Add22~10_combout\ & ((\u_vga|h_cnt\(9)) # (\u_vga|LessThan14~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add22~10_combout\,
	datab => \u_vga|h_cnt\(9),
	cin => \u_vga|LessThan14~17_cout\,
	combout => \u_vga|LessThan14~18_combout\);

-- Location: LCCOMB_X14_Y15_N2
\u_vga|LessThan12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~1_combout\ = ((\u_vga|Add24~8_combout\) # ((!\u_vga|LessThan12~0_combout\ & \u_vga|Add24~6_combout\))) # (!\u_vga|vga_gen~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan12~0_combout\,
	datab => \u_vga|vga_gen~24_combout\,
	datac => \u_vga|Add24~8_combout\,
	datad => \u_vga|Add24~6_combout\,
	combout => \u_vga|LessThan12~1_combout\);

-- Location: LCCOMB_X15_Y15_N28
\u_vga|red_signal~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~9_combout\ = (!\u_vga|LessThan12~1_combout\ & (\u_vga|vga_gen~22_combout\ & ((!\u_vga|LessThan11~1_combout\) # (!\u_vga|Equal13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan12~1_combout\,
	datab => \u_vga|Equal13~3_combout\,
	datac => \u_vga|LessThan11~1_combout\,
	datad => \u_vga|vga_gen~22_combout\,
	combout => \u_vga|red_signal~9_combout\);

-- Location: LCCOMB_X15_Y15_N22
\u_vga|red_signal~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~10_combout\ = (\u_vga|red_signal~9_combout\ & (((\u_vga|LessThan13~18_combout\) # (\u_vga|LessThan14~18_combout\)) # (!\u_vga|first_row_sub~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~0_combout\,
	datab => \u_vga|LessThan13~18_combout\,
	datac => \u_vga|LessThan14~18_combout\,
	datad => \u_vga|red_signal~9_combout\,
	combout => \u_vga|red_signal~10_combout\);

-- Location: FF_X18_Y14_N11
\u_vga|second_row_sub[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~10_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(11));

-- Location: LCCOMB_X18_Y14_N10
\u_vga|second_row_sub~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~10_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|second_row_sub\(11))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(11)))) # 
-- (!\u_vga|vga_gen~27_combout\ & (\u_vga|second_row_sub\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_vga|vga_gen~27_combout\,
	datac => \u_vga|second_row_sub\(11),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(11),
	combout => \u_vga|second_row_sub~10_combout\);

-- Location: LCCOMB_X14_Y15_N0
\u_vga|green_signal~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~2_combout\ = (\u_vga|vga_gen~24_combout\ & ((\u_vga|LessThan12~0_combout\ & (\u_vga|Add24~8_combout\ & !\u_vga|Add24~6_combout\)) # (!\u_vga|LessThan12~0_combout\ & (!\u_vga|Add24~8_combout\ & \u_vga|Add24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan12~0_combout\,
	datab => \u_vga|vga_gen~24_combout\,
	datac => \u_vga|Add24~8_combout\,
	datad => \u_vga|Add24~6_combout\,
	combout => \u_vga|green_signal~2_combout\);

-- Location: LCCOMB_X15_Y15_N8
\u_vga|red_signal~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~7_combout\ = (\u_vga|green_signal~2_combout\ & (\u_vga|vga_gen~22_combout\ & ((!\u_vga|LessThan11~1_combout\) # (!\u_vga|Equal13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|green_signal~2_combout\,
	datab => \u_vga|Equal13~3_combout\,
	datac => \u_vga|LessThan11~1_combout\,
	datad => \u_vga|vga_gen~22_combout\,
	combout => \u_vga|red_signal~7_combout\);

-- Location: FF_X18_Y13_N1
\u_vga|second_row_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~0_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(9));

-- Location: LCCOMB_X18_Y13_N0
\u_vga|second_row_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~0_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|second_row_sub\(9))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(9))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|second_row_sub\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(9),
	datab => \u_vga|LessThan18~0_combout\,
	datac => \u_vga|second_row_sub\(9),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|second_row_sub~0_combout\);

-- Location: FF_X18_Y13_N3
\u_vga|second_row_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~1_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(8));

-- Location: LCCOMB_X18_Y13_N2
\u_vga|second_row_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~1_combout\ = (\u_vga|vga_gen~27_combout\ & ((\u_vga|LessThan18~0_combout\ & ((\u_vga|second_row_sub\(8)))) # (!\u_vga|LessThan18~0_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(8))))) # 
-- (!\u_vga|vga_gen~27_combout\ & (((\u_vga|second_row_sub\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~27_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(8),
	datac => \u_vga|second_row_sub\(8),
	datad => \u_vga|LessThan18~0_combout\,
	combout => \u_vga|second_row_sub~1_combout\);

-- Location: FF_X18_Y13_N5
\u_vga|second_row_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~2_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(7));

-- Location: LCCOMB_X18_Y13_N4
\u_vga|second_row_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~2_combout\ = (\u_vga|vga_gen~27_combout\ & ((\u_vga|LessThan18~0_combout\ & (\u_vga|second_row_sub\(7))) # (!\u_vga|LessThan18~0_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(7)))))) # 
-- (!\u_vga|vga_gen~27_combout\ & (((\u_vga|second_row_sub\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~27_combout\,
	datab => \u_vga|LessThan18~0_combout\,
	datac => \u_vga|second_row_sub\(7),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(7),
	combout => \u_vga|second_row_sub~2_combout\);

-- Location: FF_X18_Y14_N3
\u_vga|second_row_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~3_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(6));

-- Location: LCCOMB_X18_Y14_N2
\u_vga|second_row_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~3_combout\ = (\u_vga|vga_gen~27_combout\ & ((\u_vga|LessThan18~0_combout\ & ((\u_vga|second_row_sub\(6)))) # (!\u_vga|LessThan18~0_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(6))))) # 
-- (!\u_vga|vga_gen~27_combout\ & (((\u_vga|second_row_sub\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(6),
	datab => \u_vga|vga_gen~27_combout\,
	datac => \u_vga|second_row_sub\(6),
	datad => \u_vga|LessThan18~0_combout\,
	combout => \u_vga|second_row_sub~3_combout\);

-- Location: FF_X18_Y14_N13
\u_vga|second_row_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~4_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(5));

-- Location: LCCOMB_X18_Y14_N12
\u_vga|second_row_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~4_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|second_row_sub\(5))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(5))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|second_row_sub\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(5),
	datac => \u_vga|second_row_sub\(5),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|second_row_sub~4_combout\);

-- Location: FF_X18_Y14_N31
\u_vga|second_row_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~5_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(4));

-- Location: LCCOMB_X18_Y14_N30
\u_vga|second_row_sub~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~5_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|second_row_sub\(4))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(4))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|second_row_sub\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(4),
	datac => \u_vga|second_row_sub\(4),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|second_row_sub~5_combout\);

-- Location: FF_X18_Y14_N9
\u_vga|second_row_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~6_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(3));

-- Location: LCCOMB_X18_Y14_N8
\u_vga|second_row_sub~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~6_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|second_row_sub\(3))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(3))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|second_row_sub\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan18~0_combout\,
	datab => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(3),
	datac => \u_vga|second_row_sub\(3),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|second_row_sub~6_combout\);

-- Location: LCCOMB_X17_Y13_N0
\u_vga|Add23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add23~0_combout\ = (\u_vga|second_row_sub~5_combout\ & (\u_vga|second_row_sub~6_combout\ $ (VCC))) # (!\u_vga|second_row_sub~5_combout\ & (\u_vga|second_row_sub~6_combout\ & VCC))
-- \u_vga|Add23~1\ = CARRY((\u_vga|second_row_sub~5_combout\ & \u_vga|second_row_sub~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~5_combout\,
	datab => \u_vga|second_row_sub~6_combout\,
	datad => VCC,
	combout => \u_vga|Add23~0_combout\,
	cout => \u_vga|Add23~1\);

-- Location: LCCOMB_X17_Y13_N2
\u_vga|Add23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add23~2_combout\ = (\u_vga|second_row_sub~4_combout\ & (\u_vga|Add23~1\ & VCC)) # (!\u_vga|second_row_sub~4_combout\ & (!\u_vga|Add23~1\))
-- \u_vga|Add23~3\ = CARRY((!\u_vga|second_row_sub~4_combout\ & !\u_vga|Add23~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_row_sub~4_combout\,
	datad => VCC,
	cin => \u_vga|Add23~1\,
	combout => \u_vga|Add23~2_combout\,
	cout => \u_vga|Add23~3\);

-- Location: LCCOMB_X17_Y13_N4
\u_vga|Add23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add23~4_combout\ = (\u_vga|second_row_sub~3_combout\ & (\u_vga|Add23~3\ $ (GND))) # (!\u_vga|second_row_sub~3_combout\ & (!\u_vga|Add23~3\ & VCC))
-- \u_vga|Add23~5\ = CARRY((\u_vga|second_row_sub~3_combout\ & !\u_vga|Add23~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|Add23~3\,
	combout => \u_vga|Add23~4_combout\,
	cout => \u_vga|Add23~5\);

-- Location: LCCOMB_X17_Y13_N6
\u_vga|Add23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add23~6_combout\ = (\u_vga|second_row_sub~2_combout\ & (!\u_vga|Add23~5\)) # (!\u_vga|second_row_sub~2_combout\ & ((\u_vga|Add23~5\) # (GND)))
-- \u_vga|Add23~7\ = CARRY((!\u_vga|Add23~5\) # (!\u_vga|second_row_sub~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~2_combout\,
	datad => VCC,
	cin => \u_vga|Add23~5\,
	combout => \u_vga|Add23~6_combout\,
	cout => \u_vga|Add23~7\);

-- Location: LCCOMB_X17_Y13_N8
\u_vga|Add23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add23~8_combout\ = (\u_vga|second_row_sub~1_combout\ & (\u_vga|Add23~7\ $ (GND))) # (!\u_vga|second_row_sub~1_combout\ & (!\u_vga|Add23~7\ & VCC))
-- \u_vga|Add23~9\ = CARRY((\u_vga|second_row_sub~1_combout\ & !\u_vga|Add23~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~1_combout\,
	datad => VCC,
	cin => \u_vga|Add23~7\,
	combout => \u_vga|Add23~8_combout\,
	cout => \u_vga|Add23~9\);

-- Location: LCCOMB_X17_Y13_N10
\u_vga|Add23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add23~10_combout\ = \u_vga|second_row_sub~0_combout\ $ (\u_vga|Add23~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|second_row_sub~0_combout\,
	cin => \u_vga|Add23~9\,
	combout => \u_vga|Add23~10_combout\);

-- Location: FF_X18_Y13_N31
\u_vga|second_row_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~7_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(2));

-- Location: LCCOMB_X18_Y13_N30
\u_vga|second_row_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~7_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|second_row_sub\(2))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(2))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|second_row_sub\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(2),
	datab => \u_vga|LessThan18~0_combout\,
	datac => \u_vga|second_row_sub\(2),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|second_row_sub~7_combout\);

-- Location: FF_X18_Y13_N29
\u_vga|second_row_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~8_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(1));

-- Location: LCCOMB_X18_Y13_N28
\u_vga|second_row_sub~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~8_combout\ = (\u_vga|vga_gen~27_combout\ & ((\u_vga|LessThan18~0_combout\ & (\u_vga|second_row_sub\(1))) # (!\u_vga|LessThan18~0_combout\ & ((\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(1)))))) # 
-- (!\u_vga|vga_gen~27_combout\ & (((\u_vga|second_row_sub\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~27_combout\,
	datab => \u_vga|LessThan18~0_combout\,
	datac => \u_vga|second_row_sub\(1),
	datad => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(1),
	combout => \u_vga|second_row_sub~8_combout\);

-- Location: FF_X18_Y13_N7
\u_vga|second_row_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|second_row_sub~9_combout\,
	ena => \u_vga|second_row_sub[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|second_row_sub\(0));

-- Location: LCCOMB_X18_Y13_N6
\u_vga|second_row_sub~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|second_row_sub~9_combout\ = (\u_vga|LessThan18~0_combout\ & (((\u_vga|second_row_sub\(0))))) # (!\u_vga|LessThan18~0_combout\ & ((\u_vga|vga_gen~27_combout\ & (\u_ram1_submarine|altsyncram_component|auto_generated|q_b\(0))) # 
-- (!\u_vga|vga_gen~27_combout\ & ((\u_vga|second_row_sub\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram1_submarine|altsyncram_component|auto_generated|q_b\(0),
	datab => \u_vga|LessThan18~0_combout\,
	datac => \u_vga|second_row_sub\(0),
	datad => \u_vga|vga_gen~27_combout\,
	combout => \u_vga|second_row_sub~9_combout\);

-- Location: LCCOMB_X17_Y13_N12
\u_vga|LessThan17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~1_cout\ = CARRY((!\u_vga|second_row_sub~9_combout\ & \u_vga|h_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~9_combout\,
	datab => \u_vga|h_cnt\(0),
	datad => VCC,
	cout => \u_vga|LessThan17~1_cout\);

-- Location: LCCOMB_X17_Y13_N14
\u_vga|LessThan17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~3_cout\ = CARRY((\u_vga|h_cnt\(1) & (\u_vga|second_row_sub~8_combout\ & !\u_vga|LessThan17~1_cout\)) # (!\u_vga|h_cnt\(1) & ((\u_vga|second_row_sub~8_combout\) # (!\u_vga|LessThan17~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|second_row_sub~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~1_cout\,
	cout => \u_vga|LessThan17~3_cout\);

-- Location: LCCOMB_X17_Y13_N16
\u_vga|LessThan17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~5_cout\ = CARRY((\u_vga|h_cnt\(2) & ((!\u_vga|LessThan17~3_cout\) # (!\u_vga|second_row_sub~7_combout\))) # (!\u_vga|h_cnt\(2) & (!\u_vga|second_row_sub~7_combout\ & !\u_vga|LessThan17~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|second_row_sub~7_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~3_cout\,
	cout => \u_vga|LessThan17~5_cout\);

-- Location: LCCOMB_X17_Y13_N18
\u_vga|LessThan17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~7_cout\ = CARRY((\u_vga|h_cnt\(3) & (!\u_vga|second_row_sub~6_combout\ & !\u_vga|LessThan17~5_cout\)) # (!\u_vga|h_cnt\(3) & ((!\u_vga|LessThan17~5_cout\) # (!\u_vga|second_row_sub~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|second_row_sub~6_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~5_cout\,
	cout => \u_vga|LessThan17~7_cout\);

-- Location: LCCOMB_X17_Y13_N20
\u_vga|LessThan17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~9_cout\ = CARRY((\u_vga|h_cnt\(4) & ((!\u_vga|LessThan17~7_cout\) # (!\u_vga|Add23~0_combout\))) # (!\u_vga|h_cnt\(4) & (!\u_vga|Add23~0_combout\ & !\u_vga|LessThan17~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Add23~0_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~7_cout\,
	cout => \u_vga|LessThan17~9_cout\);

-- Location: LCCOMB_X17_Y13_N22
\u_vga|LessThan17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~11_cout\ = CARRY((\u_vga|h_cnt\(5) & (\u_vga|Add23~2_combout\ & !\u_vga|LessThan17~9_cout\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|Add23~2_combout\) # (!\u_vga|LessThan17~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|Add23~2_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~9_cout\,
	cout => \u_vga|LessThan17~11_cout\);

-- Location: LCCOMB_X17_Y13_N24
\u_vga|LessThan17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~13_cout\ = CARRY((\u_vga|h_cnt\(6) & ((!\u_vga|LessThan17~11_cout\) # (!\u_vga|Add23~4_combout\))) # (!\u_vga|h_cnt\(6) & (!\u_vga|Add23~4_combout\ & !\u_vga|LessThan17~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Add23~4_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~11_cout\,
	cout => \u_vga|LessThan17~13_cout\);

-- Location: LCCOMB_X17_Y13_N26
\u_vga|LessThan17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~15_cout\ = CARRY((\u_vga|Add23~6_combout\ & ((!\u_vga|LessThan17~13_cout\) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|Add23~6_combout\ & (!\u_vga|h_cnt\(7) & !\u_vga|LessThan17~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add23~6_combout\,
	datab => \u_vga|h_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan17~13_cout\,
	cout => \u_vga|LessThan17~15_cout\);

-- Location: LCCOMB_X17_Y13_N28
\u_vga|LessThan17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~17_cout\ = CARRY((\u_vga|h_cnt\(8) & ((!\u_vga|LessThan17~15_cout\) # (!\u_vga|Add23~8_combout\))) # (!\u_vga|h_cnt\(8) & (!\u_vga|Add23~8_combout\ & !\u_vga|LessThan17~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Add23~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~15_cout\,
	cout => \u_vga|LessThan17~17_cout\);

-- Location: LCCOMB_X17_Y13_N30
\u_vga|LessThan17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~18_combout\ = (\u_vga|h_cnt\(9) & ((\u_vga|LessThan17~17_cout\) # (!\u_vga|Add23~10_combout\))) # (!\u_vga|h_cnt\(9) & (\u_vga|LessThan17~17_cout\ & !\u_vga|Add23~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datad => \u_vga|Add23~10_combout\,
	cin => \u_vga|LessThan17~17_cout\,
	combout => \u_vga|LessThan17~18_combout\);

-- Location: LCCOMB_X18_Y13_N8
\u_vga|LessThan16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~1_cout\ = CARRY((\u_vga|second_row_sub~9_combout\ & !\u_vga|h_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~9_combout\,
	datab => \u_vga|h_cnt\(0),
	datad => VCC,
	cout => \u_vga|LessThan16~1_cout\);

-- Location: LCCOMB_X18_Y13_N10
\u_vga|LessThan16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~3_cout\ = CARRY((\u_vga|h_cnt\(1) & ((!\u_vga|LessThan16~1_cout\) # (!\u_vga|second_row_sub~8_combout\))) # (!\u_vga|h_cnt\(1) & (!\u_vga|second_row_sub~8_combout\ & !\u_vga|LessThan16~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|second_row_sub~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~1_cout\,
	cout => \u_vga|LessThan16~3_cout\);

-- Location: LCCOMB_X18_Y13_N12
\u_vga|LessThan16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~5_cout\ = CARRY((\u_vga|second_row_sub~7_combout\ & ((!\u_vga|LessThan16~3_cout\) # (!\u_vga|h_cnt\(2)))) # (!\u_vga|second_row_sub~7_combout\ & (!\u_vga|h_cnt\(2) & !\u_vga|LessThan16~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~7_combout\,
	datab => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|LessThan16~3_cout\,
	cout => \u_vga|LessThan16~5_cout\);

-- Location: LCCOMB_X18_Y13_N14
\u_vga|LessThan16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~7_cout\ = CARRY((\u_vga|h_cnt\(3) & ((!\u_vga|LessThan16~5_cout\) # (!\u_vga|second_row_sub~6_combout\))) # (!\u_vga|h_cnt\(3) & (!\u_vga|second_row_sub~6_combout\ & !\u_vga|LessThan16~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|second_row_sub~6_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~5_cout\,
	cout => \u_vga|LessThan16~7_cout\);

-- Location: LCCOMB_X18_Y13_N16
\u_vga|LessThan16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~9_cout\ = CARRY((\u_vga|h_cnt\(4) & (\u_vga|second_row_sub~5_combout\ & !\u_vga|LessThan16~7_cout\)) # (!\u_vga|h_cnt\(4) & ((\u_vga|second_row_sub~5_combout\) # (!\u_vga|LessThan16~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|second_row_sub~5_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~7_cout\,
	cout => \u_vga|LessThan16~9_cout\);

-- Location: LCCOMB_X18_Y13_N18
\u_vga|LessThan16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~11_cout\ = CARRY((\u_vga|second_row_sub~4_combout\ & (\u_vga|h_cnt\(5) & !\u_vga|LessThan16~9_cout\)) # (!\u_vga|second_row_sub~4_combout\ & ((\u_vga|h_cnt\(5)) # (!\u_vga|LessThan16~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~4_combout\,
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan16~9_cout\,
	cout => \u_vga|LessThan16~11_cout\);

-- Location: LCCOMB_X18_Y13_N20
\u_vga|LessThan16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~13_cout\ = CARRY((\u_vga|h_cnt\(6) & (\u_vga|second_row_sub~3_combout\ & !\u_vga|LessThan16~11_cout\)) # (!\u_vga|h_cnt\(6) & ((\u_vga|second_row_sub~3_combout\) # (!\u_vga|LessThan16~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|second_row_sub~3_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~11_cout\,
	cout => \u_vga|LessThan16~13_cout\);

-- Location: LCCOMB_X18_Y13_N22
\u_vga|LessThan16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~15_cout\ = CARRY((\u_vga|h_cnt\(7) & ((!\u_vga|LessThan16~13_cout\) # (!\u_vga|second_row_sub~2_combout\))) # (!\u_vga|h_cnt\(7) & (!\u_vga|second_row_sub~2_combout\ & !\u_vga|LessThan16~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|second_row_sub~2_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~13_cout\,
	cout => \u_vga|LessThan16~15_cout\);

-- Location: LCCOMB_X18_Y13_N24
\u_vga|LessThan16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~17_cout\ = CARRY((\u_vga|h_cnt\(8) & (\u_vga|second_row_sub~1_combout\ & !\u_vga|LessThan16~15_cout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|second_row_sub~1_combout\) # (!\u_vga|LessThan16~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|second_row_sub~1_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~15_cout\,
	cout => \u_vga|LessThan16~17_cout\);

-- Location: LCCOMB_X18_Y13_N26
\u_vga|LessThan16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~18_combout\ = (\u_vga|h_cnt\(9) & (\u_vga|LessThan16~17_cout\ & \u_vga|second_row_sub~0_combout\)) # (!\u_vga|h_cnt\(9) & ((\u_vga|LessThan16~17_cout\) # (\u_vga|second_row_sub~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datad => \u_vga|second_row_sub~0_combout\,
	cin => \u_vga|LessThan16~17_cout\,
	combout => \u_vga|LessThan16~18_combout\);

-- Location: LCCOMB_X15_Y15_N2
\u_vga|red_signal~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~8_combout\ = (\u_vga|red_signal~7_combout\ & (((\u_vga|LessThan17~18_combout\) # (\u_vga|LessThan16~18_combout\)) # (!\u_vga|second_row_sub~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~10_combout\,
	datab => \u_vga|red_signal~7_combout\,
	datac => \u_vga|LessThan17~18_combout\,
	datad => \u_vga|LessThan16~18_combout\,
	combout => \u_vga|red_signal~8_combout\);

-- Location: LCCOMB_X15_Y15_N20
\u_vga|red_signal~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~14_combout\ = (\u_vga|red_signal~13_combout\ & (!\u_vga|red_signal~11_combout\)) # (!\u_vga|red_signal~13_combout\ & (((\u_vga|red_signal~10_combout\) # (\u_vga|red_signal~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~13_combout\,
	datab => \u_vga|red_signal~11_combout\,
	datac => \u_vga|red_signal~10_combout\,
	datad => \u_vga|red_signal~8_combout\,
	combout => \u_vga|red_signal~14_combout\);

-- Location: LCCOMB_X19_Y17_N22
\u_vga|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~0_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(6) & ((\u_vga|submarines\(25)))) # (!\u_vga|h_cnt\(6) & (\u_vga|submarines\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(17),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|submarines\(25),
	combout => \u_vga|Mux3~0_combout\);

-- Location: LCCOMB_X19_Y17_N26
\u_vga|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~1_combout\ = (\u_vga|Mux3~0_combout\ & (((\u_vga|submarines\(27)) # (!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux3~0_combout\ & (\u_vga|submarines\(19) & (\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~0_combout\,
	datab => \u_vga|submarines\(19),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|submarines\(27),
	combout => \u_vga|Mux3~1_combout\);

-- Location: LCCOMB_X20_Y17_N10
\u_vga|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~4_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|h_cnt\(6))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(6) & (\u_vga|submarines\(24))) # (!\u_vga|h_cnt\(6) & ((\u_vga|submarines\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|submarines\(24),
	datad => \u_vga|submarines\(16),
	combout => \u_vga|Mux3~4_combout\);

-- Location: LCCOMB_X20_Y17_N30
\u_vga|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~5_combout\ = (\u_vga|Mux3~4_combout\ & (((\u_vga|submarines\(26)) # (!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux3~4_combout\ & (\u_vga|submarines\(18) & (\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~4_combout\,
	datab => \u_vga|submarines\(18),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|submarines\(26),
	combout => \u_vga|Mux3~5_combout\);

-- Location: LCCOMB_X20_Y17_N22
\u_vga|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~2_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & (\u_vga|submarines\(22))) # (!\u_vga|h_cnt\(4) & ((\u_vga|submarines\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|submarines\(22),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|submarines\(20),
	combout => \u_vga|Mux3~2_combout\);

-- Location: LCCOMB_X20_Y17_N26
\u_vga|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~3_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux3~2_combout\ & (\u_vga|submarines\(30))) # (!\u_vga|Mux3~2_combout\ & ((\u_vga|submarines\(28)))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|submarines\(30),
	datac => \u_vga|Mux3~2_combout\,
	datad => \u_vga|submarines\(28),
	combout => \u_vga|Mux3~3_combout\);

-- Location: LCCOMB_X19_Y17_N28
\u_vga|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~6_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3)) # ((\u_vga|Mux3~3_combout\)))) # (!\u_vga|h_cnt\(5) & (!\u_vga|h_cnt\(3) & (\u_vga|Mux3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|Mux3~5_combout\,
	datad => \u_vga|Mux3~3_combout\,
	combout => \u_vga|Mux3~6_combout\);

-- Location: LCCOMB_X19_Y17_N0
\u_vga|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~7_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|submarines\(23)) # (\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & (\u_vga|submarines\(21) & ((!\u_vga|h_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(21),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|submarines\(23),
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux3~7_combout\);

-- Location: LCCOMB_X19_Y17_N20
\u_vga|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~8_combout\ = (\u_vga|Mux3~7_combout\ & (((\u_vga|submarines\(31)) # (!\u_vga|h_cnt\(6))))) # (!\u_vga|Mux3~7_combout\ & (\u_vga|submarines\(29) & (\u_vga|h_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(29),
	datab => \u_vga|Mux3~7_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|submarines\(31),
	combout => \u_vga|Mux3~8_combout\);

-- Location: LCCOMB_X19_Y17_N6
\u_vga|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~9_combout\ = (\u_vga|Mux3~6_combout\ & (((\u_vga|Mux3~8_combout\) # (!\u_vga|h_cnt\(3))))) # (!\u_vga|Mux3~6_combout\ & (\u_vga|Mux3~1_combout\ & (\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~1_combout\,
	datab => \u_vga|Mux3~6_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux3~8_combout\,
	combout => \u_vga|Mux3~9_combout\);

-- Location: LCCOMB_X20_Y19_N26
\u_vga|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~17_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_vga|submarines\(11)))) # (!\u_vga|h_cnt\(3) & (\u_vga|submarines\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|submarines\(10),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|submarines\(11),
	combout => \u_vga|Mux3~17_combout\);

-- Location: LCCOMB_X19_Y16_N2
\u_vga|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~18_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux3~17_combout\ & ((\u_vga|submarines\(15)))) # (!\u_vga|Mux3~17_combout\ & (\u_vga|submarines\(14))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(14),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|submarines\(15),
	datad => \u_vga|Mux3~17_combout\,
	combout => \u_vga|Mux3~18_combout\);

-- Location: LCCOMB_X20_Y19_N28
\u_vga|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~10_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & (\u_vga|submarines\(9))) # (!\u_vga|h_cnt\(3) & ((\u_vga|submarines\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|submarines\(9),
	datac => \u_vga|submarines\(8),
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux3~10_combout\);

-- Location: LCCOMB_X19_Y16_N20
\u_vga|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~11_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux3~10_combout\ & (\u_vga|submarines\(13))) # (!\u_vga|Mux3~10_combout\ & ((\u_vga|submarines\(12)))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(13),
	datab => \u_vga|submarines\(12),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux3~10_combout\,
	combout => \u_vga|Mux3~11_combout\);

-- Location: LCCOMB_X19_Y19_N10
\u_vga|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~12_combout\ = (\u_vga|h_cnt\(3) & (\u_vga|h_cnt\(5))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(5) & ((\u_vga|submarines\(6)))) # (!\u_vga|h_cnt\(5) & (\u_vga|submarines\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|submarines\(2),
	datad => \u_vga|submarines\(6),
	combout => \u_vga|Mux3~12_combout\);

-- Location: LCCOMB_X19_Y19_N30
\u_vga|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~13_combout\ = (\u_vga|Mux3~12_combout\ & ((\u_vga|submarines\(7)) # ((!\u_vga|h_cnt\(3))))) # (!\u_vga|Mux3~12_combout\ & (((\u_vga|h_cnt\(3) & \u_vga|submarines\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~12_combout\,
	datab => \u_vga|submarines\(7),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|submarines\(3),
	combout => \u_vga|Mux3~13_combout\);

-- Location: LCCOMB_X19_Y19_N18
\u_vga|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~14_combout\ = (\u_vga|h_cnt\(3) & (\u_vga|h_cnt\(5))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(5) & (\u_vga|submarines\(4))) # (!\u_vga|h_cnt\(5) & ((\u_vga|submarines\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|submarines\(4),
	datad => \u_vga|submarines\(0),
	combout => \u_vga|Mux3~14_combout\);

-- Location: LCCOMB_X19_Y19_N6
\u_vga|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~15_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux3~14_combout\ & ((\u_vga|submarines\(5)))) # (!\u_vga|Mux3~14_combout\ & (\u_vga|submarines\(1))))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux3~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|Mux3~14_combout\,
	datac => \u_vga|submarines\(1),
	datad => \u_vga|submarines\(5),
	combout => \u_vga|Mux3~15_combout\);

-- Location: LCCOMB_X19_Y19_N16
\u_vga|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~16_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux3~13_combout\) # ((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & (((!\u_vga|h_cnt\(6) & \u_vga|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~13_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|Mux3~15_combout\,
	combout => \u_vga|Mux3~16_combout\);

-- Location: LCCOMB_X19_Y19_N2
\u_vga|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~19_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux3~16_combout\ & (\u_vga|Mux3~18_combout\)) # (!\u_vga|Mux3~16_combout\ & ((\u_vga|Mux3~11_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~18_combout\,
	datab => \u_vga|Mux3~11_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|Mux3~16_combout\,
	combout => \u_vga|Mux3~19_combout\);

-- Location: LCCOMB_X18_Y19_N6
\u_vga|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~20_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & (\u_vga|submarines\(35))) # (!\u_vga|h_cnt\(3) & ((\u_vga|submarines\(34))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|submarines\(35),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|submarines\(34),
	combout => \u_vga|Mux3~20_combout\);

-- Location: LCCOMB_X18_Y19_N26
\u_vga|Mux3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~21_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux3~20_combout\ & (\u_vga|submarines\(39))) # (!\u_vga|Mux3~20_combout\ & ((\u_vga|submarines\(38)))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|submarines\(39),
	datac => \u_vga|submarines\(38),
	datad => \u_vga|Mux3~20_combout\,
	combout => \u_vga|Mux3~21_combout\);

-- Location: LCCOMB_X17_Y19_N28
\u_vga|Mux3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~22_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|submarines\(44)) # ((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & (((!\u_vga|h_cnt\(3) & \u_vga|submarines\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|submarines\(44),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|submarines\(40),
	combout => \u_vga|Mux3~22_combout\);

-- Location: LCCOMB_X17_Y19_N8
\u_vga|Mux3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~23_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux3~22_combout\ & (\u_vga|submarines\(45))) # (!\u_vga|Mux3~22_combout\ & ((\u_vga|submarines\(41)))))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(45),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|Mux3~22_combout\,
	datad => \u_vga|submarines\(41),
	combout => \u_vga|Mux3~23_combout\);

-- Location: LCCOMB_X18_Y19_N28
\u_vga|Mux3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~24_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|submarines\(33)) # ((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & (((!\u_vga|h_cnt\(5) & \u_vga|submarines\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|submarines\(33),
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|submarines\(32),
	combout => \u_vga|Mux3~24_combout\);

-- Location: LCCOMB_X19_Y19_N12
\u_vga|Mux3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~25_combout\ = (\u_vga|Mux3~24_combout\ & ((\u_vga|submarines\(37)) # ((!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux3~24_combout\ & (((\u_vga|h_cnt\(5) & \u_vga|submarines\(36)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(37),
	datab => \u_vga|Mux3~24_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|submarines\(36),
	combout => \u_vga|Mux3~25_combout\);

-- Location: LCCOMB_X19_Y19_N22
\u_vga|Mux3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~26_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(6) & (\u_vga|Mux3~23_combout\)) # (!\u_vga|h_cnt\(6) & ((\u_vga|Mux3~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~23_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|Mux3~25_combout\,
	combout => \u_vga|Mux3~26_combout\);

-- Location: LCCOMB_X17_Y19_N22
\u_vga|Mux3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~27_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3)) # (\u_vga|submarines\(46))))) # (!\u_vga|h_cnt\(5) & (\u_vga|submarines\(42) & (!\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|submarines\(42),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|submarines\(46),
	combout => \u_vga|Mux3~27_combout\);

-- Location: LCCOMB_X17_Y19_N26
\u_vga|Mux3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~28_combout\ = (\u_vga|Mux3~27_combout\ & ((\u_vga|submarines\(47)) # ((!\u_vga|h_cnt\(3))))) # (!\u_vga|Mux3~27_combout\ & (((\u_vga|h_cnt\(3) & \u_vga|submarines\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~27_combout\,
	datab => \u_vga|submarines\(47),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|submarines\(43),
	combout => \u_vga|Mux3~28_combout\);

-- Location: LCCOMB_X19_Y19_N24
\u_vga|Mux3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~29_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux3~26_combout\ & ((\u_vga|Mux3~28_combout\))) # (!\u_vga|Mux3~26_combout\ & (\u_vga|Mux3~21_combout\)))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~21_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Mux3~26_combout\,
	datad => \u_vga|Mux3~28_combout\,
	combout => \u_vga|Mux3~29_combout\);

-- Location: LCCOMB_X19_Y19_N26
\u_vga|red_signal~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~15_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7)) # (\u_vga|Mux3~29_combout\)))) # (!\u_vga|h_cnt\(8) & (\u_vga|Mux3~19_combout\ & (!\u_vga|h_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Mux3~19_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|Mux3~29_combout\,
	combout => \u_vga|red_signal~15_combout\);

-- Location: LCCOMB_X15_Y15_N14
\u_vga|red_signal~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~16_combout\ = (\u_vga|green_signal~0_combout\) # ((\u_vga|h_cnt\(7) & (\u_vga|Mux3~9_combout\ & !\u_vga|red_signal~15_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|red_signal~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|green_signal~0_combout\,
	datac => \u_vga|Mux3~9_combout\,
	datad => \u_vga|red_signal~15_combout\,
	combout => \u_vga|red_signal~16_combout\);

-- Location: LCCOMB_X15_Y15_N24
\u_vga|red_signal~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~17_combout\ = (\u_vga|red_signal~6_combout\ & ((\u_vga|red_signal~14_combout\) # ((\u_vga|red_signal~16_combout\ & \u_vga|vga_gen~8_combout\)))) # (!\u_vga|red_signal~6_combout\ & (((\u_vga|red_signal~16_combout\ & 
-- \u_vga|vga_gen~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~6_combout\,
	datab => \u_vga|red_signal~14_combout\,
	datac => \u_vga|red_signal~16_combout\,
	datad => \u_vga|vga_gen~8_combout\,
	combout => \u_vga|red_signal~17_combout\);

-- Location: LCCOMB_X16_Y15_N4
\u_vga|vga_gen~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~3_combout\ = (\u_vga|v_cnt\(1) & (!\u_vga|v_cnt\(5) & (\u_vga|v_cnt\(2) & \u_vga|vga_gen~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|v_cnt\(2),
	datad => \u_vga|vga_gen~2_combout\,
	combout => \u_vga|vga_gen~3_combout\);

-- Location: LCCOMB_X14_Y16_N30
\u_vga|vga_gen~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~4_combout\ = (\u_vga|v_cnt\(5) & (((!\u_vga|v_cnt\(2) & !\u_vga|v_cnt\(1))) # (!\u_vga|v_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datab => \u_vga|v_cnt\(3),
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|vga_gen~4_combout\);

-- Location: LCCOMB_X16_Y15_N14
\u_vga|vga_gen~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~5_combout\ = (\u_vga|vga_gen~1_combout\ & ((\u_vga|vga_gen~3_combout\) # ((!\u_vga|v_cnt\(4) & \u_vga|vga_gen~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~1_combout\,
	datab => \u_vga|v_cnt\(4),
	datac => \u_vga|vga_gen~3_combout\,
	datad => \u_vga|vga_gen~4_combout\,
	combout => \u_vga|vga_gen~5_combout\);

-- Location: FF_X15_Y17_N3
\u_vga|debug2[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~66_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(49));

-- Location: LCCOMB_X15_Y17_N0
\u_vga|Decoder2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~10_combout\ = (!\u_vga|Add28~14_combout\ & (!\u_vga|Add28~12_combout\ & (\u_vga|Add28~18_combout\ & !\u_vga|Add28~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|Add28~18_combout\,
	datad => \u_vga|Add28~10_combout\,
	combout => \u_vga|Decoder2~10_combout\);

-- Location: LCCOMB_X15_Y17_N2
\u_vga|debug2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~66_combout\ = (\u_vga|debug2\(49)) # ((\u_vga|Add28~8_combout\ & (\u_vga|address_b_roc~0_combout\ & \u_vga|Decoder2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~8_combout\,
	datab => \u_vga|address_b_roc~0_combout\,
	datac => \u_vga|debug2\(49),
	datad => \u_vga|Decoder2~10_combout\,
	combout => \u_vga|debug2~66_combout\);

-- Location: FF_X15_Y17_N29
\u_vga|debug2[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~67_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(48));

-- Location: LCCOMB_X15_Y17_N28
\u_vga|debug2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~67_combout\ = (\u_vga|debug2\(48)) # ((!\u_vga|Add28~8_combout\ & (\u_vga|address_b_roc~0_combout\ & \u_vga|Decoder2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~8_combout\,
	datab => \u_vga|address_b_roc~0_combout\,
	datac => \u_vga|debug2\(48),
	datad => \u_vga|Decoder2~10_combout\,
	combout => \u_vga|debug2~67_combout\);

-- Location: LCCOMB_X15_Y17_N4
\u_vga|Mux4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~32_combout\ = (\u_vga|Mux4~0_combout\ & ((\u_vga|h_cnt\(3) & (\u_vga|debug2~66_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|debug2~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux4~0_combout\,
	datab => \u_vga|debug2~66_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|debug2~67_combout\,
	combout => \u_vga|Mux4~32_combout\);

-- Location: LCCOMB_X14_Y18_N10
\u_vga|Decoder2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~8_combout\ = (\u_vga|Add28~10_combout\ & (\u_vga|current_rocket_line[4]~17_combout\ & (!\u_vga|Add28~16_combout\ & \u_vga|Add28~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~10_combout\,
	datab => \u_vga|current_rocket_line[4]~17_combout\,
	datac => \u_vga|Add28~16_combout\,
	datad => \u_vga|Add28~18_combout\,
	combout => \u_vga|Decoder2~8_combout\);

-- Location: FF_X16_Y18_N3
\u_vga|debug2[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~41_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(39));

-- Location: LCCOMB_X16_Y18_N0
\u_vga|Decoder2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~3_combout\ = (\u_vga|Add28~12_combout\ & !\u_vga|Add28~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~12_combout\,
	datac => \u_vga|Add28~14_combout\,
	combout => \u_vga|Decoder2~3_combout\);

-- Location: LCCOMB_X16_Y18_N2
\u_vga|debug2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~41_combout\ = (\u_vga|debug2\(39)) # ((\u_vga|Decoder2~8_combout\ & (\u_vga|Add28~8_combout\ & \u_vga|Decoder2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~8_combout\,
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|debug2\(39),
	datad => \u_vga|Decoder2~3_combout\,
	combout => \u_vga|debug2~41_combout\);

-- Location: FF_X16_Y18_N7
\u_vga|debug2[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~76_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(37));

-- Location: LCCOMB_X14_Y18_N14
\u_vga|Decoder2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~6_combout\ = (\u_vga|Add28~8_combout\ & (\u_vga|current_rocket_line[4]~17_combout\ & !\u_vga|Add28~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~8_combout\,
	datab => \u_vga|current_rocket_line[4]~17_combout\,
	datac => \u_vga|Add28~16_combout\,
	combout => \u_vga|Decoder2~6_combout\);

-- Location: LCCOMB_X14_Y18_N0
\u_vga|Decoder2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~7_combout\ = (\u_vga|Add28~18_combout\ & (!\u_vga|Add28~10_combout\ & \u_vga|Decoder2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~18_combout\,
	datac => \u_vga|Add28~10_combout\,
	datad => \u_vga|Decoder2~6_combout\,
	combout => \u_vga|Decoder2~7_combout\);

-- Location: LCCOMB_X16_Y18_N6
\u_vga|debug2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~76_combout\ = (\u_vga|debug2\(37)) # ((\u_vga|Add28~12_combout\ & (!\u_vga|Add28~14_combout\ & \u_vga|Decoder2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~12_combout\,
	datab => \u_vga|Add28~14_combout\,
	datac => \u_vga|debug2\(37),
	datad => \u_vga|Decoder2~7_combout\,
	combout => \u_vga|debug2~76_combout\);

-- Location: FF_X16_Y18_N13
\u_vga|debug2[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~75_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(45));

-- Location: LCCOMB_X16_Y18_N12
\u_vga|debug2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~75_combout\ = (\u_vga|debug2\(45)) # ((\u_vga|Add28~12_combout\ & (\u_vga|Add28~14_combout\ & \u_vga|Decoder2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~12_combout\,
	datab => \u_vga|Add28~14_combout\,
	datac => \u_vga|debug2\(45),
	datad => \u_vga|Decoder2~7_combout\,
	combout => \u_vga|debug2~75_combout\);

-- Location: LCCOMB_X16_Y18_N16
\u_vga|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~8_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(6) & ((\u_vga|debug2~75_combout\))) # (!\u_vga|h_cnt\(6) & (\u_vga|debug2~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|debug2~76_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|debug2~75_combout\,
	combout => \u_vga|Mux4~8_combout\);

-- Location: LCCOMB_X14_Y17_N24
\u_vga|Decoder2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~2_combout\ = (\u_vga|Add28~14_combout\ & \u_vga|Add28~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add28~14_combout\,
	datad => \u_vga|Add28~12_combout\,
	combout => \u_vga|Decoder2~2_combout\);

-- Location: FF_X16_Y18_N27
\u_vga|debug2[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~42_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(47));

-- Location: LCCOMB_X16_Y18_N26
\u_vga|debug2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~42_combout\ = (\u_vga|debug2\(47)) # ((\u_vga|Decoder2~2_combout\ & (\u_vga|Add28~8_combout\ & \u_vga|Decoder2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|debug2\(47),
	datad => \u_vga|Decoder2~8_combout\,
	combout => \u_vga|debug2~42_combout\);

-- Location: LCCOMB_X16_Y18_N4
\u_vga|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~9_combout\ = (\u_vga|Mux4~8_combout\ & (((\u_vga|debug2~42_combout\) # (!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux4~8_combout\ & (\u_vga|debug2~41_combout\ & ((\u_vga|h_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|debug2~41_combout\,
	datab => \u_vga|Mux4~8_combout\,
	datac => \u_vga|debug2~42_combout\,
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|Mux4~9_combout\);

-- Location: LCCOMB_X21_Y18_N30
\u_vga|Decoder2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~9_combout\ = (\u_vga|Add28~8_combout\ & (!\u_vga|Add28~14_combout\ & !\u_vga|Add28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~8_combout\,
	datab => \u_vga|Add28~14_combout\,
	datad => \u_vga|Add28~12_combout\,
	combout => \u_vga|Decoder2~9_combout\);

-- Location: FF_X15_Y18_N19
\u_vga|debug2[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~36_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(35));

-- Location: LCCOMB_X15_Y18_N18
\u_vga|debug2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~36_combout\ = (\u_vga|debug2\(35)) # ((\u_vga|Decoder2~9_combout\ & \u_vga|Decoder2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~9_combout\,
	datac => \u_vga|debug2\(35),
	datad => \u_vga|Decoder2~8_combout\,
	combout => \u_vga|debug2~36_combout\);

-- Location: FF_X15_Y18_N13
\u_vga|debug2[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~37_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(33));

-- Location: LCCOMB_X15_Y18_N12
\u_vga|debug2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~37_combout\ = (\u_vga|debug2\(33)) # ((\u_vga|Decoder2~6_combout\ & \u_vga|Decoder2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~6_combout\,
	datac => \u_vga|debug2\(33),
	datad => \u_vga|Decoder2~10_combout\,
	combout => \u_vga|debug2~37_combout\);

-- Location: LCCOMB_X15_Y18_N22
\u_vga|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~3_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|debug2~36_combout\) # ((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & (((!\u_vga|h_cnt\(6) & \u_vga|debug2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|debug2~36_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|debug2~37_combout\,
	combout => \u_vga|Mux4~3_combout\);

-- Location: FF_X15_Y18_N9
\u_vga|debug2[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~72_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(41));

-- Location: LCCOMB_X15_Y18_N8
\u_vga|debug2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~72_combout\ = (\u_vga|debug2\(41)) # ((\u_vga|Add28~14_combout\ & (!\u_vga|Add28~12_combout\ & \u_vga|Decoder2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(41),
	datad => \u_vga|Decoder2~7_combout\,
	combout => \u_vga|debug2~72_combout\);

-- Location: LCCOMB_X14_Y17_N20
\u_vga|Decoder2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~11_combout\ = (\u_vga|Add28~8_combout\ & (\u_vga|Add28~14_combout\ & !\u_vga|Add28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|Add28~14_combout\,
	datad => \u_vga|Add28~12_combout\,
	combout => \u_vga|Decoder2~11_combout\);

-- Location: FF_X15_Y18_N1
\u_vga|debug2[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~38_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(43));

-- Location: LCCOMB_X15_Y18_N0
\u_vga|debug2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~38_combout\ = (\u_vga|debug2\(43)) # ((\u_vga|Decoder2~11_combout\ & \u_vga|Decoder2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~11_combout\,
	datac => \u_vga|debug2\(43),
	datad => \u_vga|Decoder2~8_combout\,
	combout => \u_vga|debug2~38_combout\);

-- Location: LCCOMB_X15_Y18_N2
\u_vga|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~4_combout\ = (\u_vga|Mux4~3_combout\ & (((\u_vga|debug2~38_combout\)) # (!\u_vga|h_cnt\(6)))) # (!\u_vga|Mux4~3_combout\ & (\u_vga|h_cnt\(6) & (\u_vga|debug2~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux4~3_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|debug2~72_combout\,
	datad => \u_vga|debug2~38_combout\,
	combout => \u_vga|Mux4~4_combout\);

-- Location: FF_X15_Y18_N11
\u_vga|debug2[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~74_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(42));

-- Location: LCCOMB_X14_Y18_N24
\u_vga|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~0_combout\ = (!\u_vga|Add28~8_combout\ & (!\u_vga|Add28~16_combout\ & \u_vga|current_rocket_line[4]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~8_combout\,
	datab => \u_vga|Add28~16_combout\,
	datac => \u_vga|current_rocket_line[4]~17_combout\,
	combout => \u_vga|Decoder2~0_combout\);

-- Location: LCCOMB_X14_Y18_N12
\u_vga|Decoder2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~4_combout\ = (\u_vga|Add28~18_combout\ & (\u_vga|Add28~10_combout\ & \u_vga|Decoder2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~18_combout\,
	datac => \u_vga|Add28~10_combout\,
	datad => \u_vga|Decoder2~0_combout\,
	combout => \u_vga|Decoder2~4_combout\);

-- Location: LCCOMB_X15_Y18_N10
\u_vga|debug2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~74_combout\ = (\u_vga|debug2\(42)) # ((\u_vga|Add28~14_combout\ & (!\u_vga|Add28~12_combout\ & \u_vga|Decoder2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(42),
	datad => \u_vga|Decoder2~4_combout\,
	combout => \u_vga|debug2~74_combout\);

-- Location: FF_X14_Y17_N31
\u_vga|debug2[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~73_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(40));

-- Location: LCCOMB_X14_Y18_N18
\u_vga|Decoder2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~1_combout\ = (\u_vga|Add28~18_combout\ & (!\u_vga|Add28~10_combout\ & \u_vga|Decoder2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~18_combout\,
	datac => \u_vga|Add28~10_combout\,
	datad => \u_vga|Decoder2~0_combout\,
	combout => \u_vga|Decoder2~1_combout\);

-- Location: LCCOMB_X14_Y17_N30
\u_vga|debug2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~73_combout\ = (\u_vga|debug2\(40)) # ((\u_vga|Add28~14_combout\ & (!\u_vga|Add28~12_combout\ & \u_vga|Decoder2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(40),
	datad => \u_vga|Decoder2~1_combout\,
	combout => \u_vga|debug2~73_combout\);

-- Location: FF_X15_Y18_N29
\u_vga|debug2[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~39_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(34));

-- Location: LCCOMB_X15_Y18_N28
\u_vga|debug2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~39_combout\ = (\u_vga|debug2\(34)) # ((!\u_vga|Add28~14_combout\ & (!\u_vga|Add28~12_combout\ & \u_vga|Decoder2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(34),
	datad => \u_vga|Decoder2~4_combout\,
	combout => \u_vga|debug2~39_combout\);

-- Location: FF_X15_Y18_N7
\u_vga|debug2[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~40_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(32));

-- Location: LCCOMB_X15_Y18_N6
\u_vga|debug2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~40_combout\ = (\u_vga|debug2\(32)) # ((\u_vga|Decoder2~0_combout\ & \u_vga|Decoder2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~0_combout\,
	datac => \u_vga|debug2\(32),
	datad => \u_vga|Decoder2~10_combout\,
	combout => \u_vga|debug2~40_combout\);

-- Location: LCCOMB_X15_Y18_N16
\u_vga|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~5_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|debug2~39_combout\) # ((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & (((!\u_vga|h_cnt\(6) & \u_vga|debug2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|debug2~39_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|debug2~40_combout\,
	combout => \u_vga|Mux4~5_combout\);

-- Location: LCCOMB_X15_Y18_N20
\u_vga|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~6_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux4~5_combout\ & (\u_vga|debug2~74_combout\)) # (!\u_vga|Mux4~5_combout\ & ((\u_vga|debug2~73_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|debug2~74_combout\,
	datab => \u_vga|debug2~73_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|Mux4~5_combout\,
	combout => \u_vga|Mux4~6_combout\);

-- Location: LCCOMB_X15_Y18_N30
\u_vga|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~7_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux4~4_combout\) # ((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & (((!\u_vga|h_cnt\(5) & \u_vga|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|Mux4~4_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux4~6_combout\,
	combout => \u_vga|Mux4~7_combout\);

-- Location: FF_X14_Y17_N23
\u_vga|debug2[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~68_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(44));

-- Location: LCCOMB_X14_Y17_N22
\u_vga|debug2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~68_combout\ = (\u_vga|debug2\(44)) # ((\u_vga|Add28~14_combout\ & (\u_vga|Add28~12_combout\ & \u_vga|Decoder2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(44),
	datad => \u_vga|Decoder2~1_combout\,
	combout => \u_vga|debug2~68_combout\);

-- Location: FF_X15_Y18_N5
\u_vga|debug2[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~71_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(46));

-- Location: LCCOMB_X15_Y18_N4
\u_vga|debug2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~71_combout\ = (\u_vga|debug2\(46)) # ((\u_vga|Add28~14_combout\ & (\u_vga|Add28~12_combout\ & \u_vga|Decoder2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(46),
	datad => \u_vga|Decoder2~4_combout\,
	combout => \u_vga|debug2~71_combout\);

-- Location: FF_X15_Y18_N25
\u_vga|debug2[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~69_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(38));

-- Location: LCCOMB_X15_Y18_N24
\u_vga|debug2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~69_combout\ = (\u_vga|debug2\(38)) # ((!\u_vga|Add28~14_combout\ & (\u_vga|Add28~12_combout\ & \u_vga|Decoder2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(38),
	datad => \u_vga|Decoder2~4_combout\,
	combout => \u_vga|debug2~69_combout\);

-- Location: FF_X14_Y17_N11
\u_vga|debug2[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~70_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(36));

-- Location: LCCOMB_X14_Y17_N10
\u_vga|debug2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~70_combout\ = (\u_vga|debug2\(36)) # ((!\u_vga|Add28~14_combout\ & (\u_vga|Add28~12_combout\ & \u_vga|Decoder2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(36),
	datad => \u_vga|Decoder2~1_combout\,
	combout => \u_vga|debug2~70_combout\);

-- Location: LCCOMB_X15_Y18_N26
\u_vga|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~1_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|debug2~69_combout\) # ((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & (((!\u_vga|h_cnt\(6) & \u_vga|debug2~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|debug2~69_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|debug2~70_combout\,
	combout => \u_vga|Mux4~1_combout\);

-- Location: LCCOMB_X15_Y18_N14
\u_vga|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~2_combout\ = (\u_vga|Mux4~1_combout\ & (((\u_vga|debug2~71_combout\) # (!\u_vga|h_cnt\(6))))) # (!\u_vga|Mux4~1_combout\ & (\u_vga|debug2~68_combout\ & ((\u_vga|h_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|debug2~68_combout\,
	datab => \u_vga|debug2~71_combout\,
	datac => \u_vga|Mux4~1_combout\,
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux4~2_combout\);

-- Location: LCCOMB_X16_Y14_N22
\u_vga|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~10_combout\ = (\u_vga|Mux4~7_combout\ & ((\u_vga|Mux4~9_combout\) # ((!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux4~7_combout\ & (((\u_vga|h_cnt\(5) & \u_vga|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux4~9_combout\,
	datab => \u_vga|Mux4~7_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux4~2_combout\,
	combout => \u_vga|Mux4~10_combout\);

-- Location: FF_X16_Y18_N11
\u_vga|debug2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~52_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(31));

-- Location: LCCOMB_X16_Y17_N28
\u_vga|Decoder2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~16_combout\ = (\u_vga|address_b_roc~0_combout\ & (\u_vga|Add28~10_combout\ & !\u_vga|Add28~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|address_b_roc~0_combout\,
	datac => \u_vga|Add28~10_combout\,
	datad => \u_vga|Add28~18_combout\,
	combout => \u_vga|Decoder2~16_combout\);

-- Location: LCCOMB_X16_Y18_N10
\u_vga|debug2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~52_combout\ = (\u_vga|debug2\(31)) # ((\u_vga|Decoder2~2_combout\ & (\u_vga|Add28~8_combout\ & \u_vga|Decoder2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|debug2\(31),
	datad => \u_vga|Decoder2~16_combout\,
	combout => \u_vga|debug2~52_combout\);

-- Location: FF_X16_Y18_N9
\u_vga|debug2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~51_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(27));

-- Location: LCCOMB_X16_Y18_N8
\u_vga|debug2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~51_combout\ = (\u_vga|debug2\(27)) # ((\u_vga|Decoder2~11_combout\ & \u_vga|Decoder2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~11_combout\,
	datac => \u_vga|debug2\(27),
	datad => \u_vga|Decoder2~16_combout\,
	combout => \u_vga|debug2~51_combout\);

-- Location: FF_X17_Y18_N13
\u_vga|debug2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~82_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(26));

-- Location: LCCOMB_X17_Y18_N18
\u_vga|Decoder2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~14_combout\ = (\u_vga|Add28~10_combout\ & (!\u_vga|Add28~8_combout\ & (!\u_vga|Add28~18_combout\ & \u_vga|address_b_roc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~10_combout\,
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|Add28~18_combout\,
	datad => \u_vga|address_b_roc~0_combout\,
	combout => \u_vga|Decoder2~14_combout\);

-- Location: LCCOMB_X17_Y18_N12
\u_vga|debug2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~82_combout\ = (\u_vga|debug2\(26)) # ((\u_vga|Add28~14_combout\ & (!\u_vga|Add28~12_combout\ & \u_vga|Decoder2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(26),
	datad => \u_vga|Decoder2~14_combout\,
	combout => \u_vga|debug2~82_combout\);

-- Location: FF_X17_Y18_N11
\u_vga|debug2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~81_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(30));

-- Location: LCCOMB_X17_Y18_N10
\u_vga|debug2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~81_combout\ = (\u_vga|debug2\(30)) # ((\u_vga|Add28~14_combout\ & (\u_vga|Add28~12_combout\ & \u_vga|Decoder2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(30),
	datad => \u_vga|Decoder2~14_combout\,
	combout => \u_vga|debug2~81_combout\);

-- Location: LCCOMB_X17_Y18_N22
\u_vga|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~18_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3)) # (\u_vga|debug2~81_combout\)))) # (!\u_vga|h_cnt\(5) & (\u_vga|debug2~82_combout\ & (!\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|debug2~82_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|debug2~81_combout\,
	combout => \u_vga|Mux4~18_combout\);

-- Location: LCCOMB_X16_Y18_N20
\u_vga|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~19_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux4~18_combout\ & (\u_vga|debug2~52_combout\)) # (!\u_vga|Mux4~18_combout\ & ((\u_vga|debug2~51_combout\))))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|debug2~52_combout\,
	datab => \u_vga|debug2~51_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux4~18_combout\,
	combout => \u_vga|Mux4~19_combout\);

-- Location: FF_X17_Y18_N21
\u_vga|debug2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~47_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(23));

-- Location: LCCOMB_X17_Y18_N20
\u_vga|debug2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~47_combout\ = (\u_vga|debug2\(23)) # ((\u_vga|Decoder2~16_combout\ & (\u_vga|Add28~8_combout\ & \u_vga|Decoder2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~16_combout\,
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|debug2\(23),
	datad => \u_vga|Decoder2~3_combout\,
	combout => \u_vga|debug2~47_combout\);

-- Location: FF_X17_Y18_N5
\u_vga|debug2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~45_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(19));

-- Location: LCCOMB_X17_Y18_N30
\u_vga|Decoder2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~15_combout\ = (!\u_vga|Add28~18_combout\ & \u_vga|address_b_roc~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add28~18_combout\,
	datad => \u_vga|address_b_roc~0_combout\,
	combout => \u_vga|Decoder2~15_combout\);

-- Location: LCCOMB_X17_Y18_N4
\u_vga|debug2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~45_combout\ = (\u_vga|debug2\(19)) # ((\u_vga|Add28~10_combout\ & (\u_vga|Decoder2~9_combout\ & \u_vga|Decoder2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~10_combout\,
	datab => \u_vga|Decoder2~9_combout\,
	datac => \u_vga|debug2\(19),
	datad => \u_vga|Decoder2~15_combout\,
	combout => \u_vga|debug2~45_combout\);

-- Location: FF_X17_Y18_N25
\u_vga|debug2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~46_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(18));

-- Location: LCCOMB_X17_Y18_N24
\u_vga|debug2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~46_combout\ = (\u_vga|debug2\(18)) # ((!\u_vga|Add28~14_combout\ & (!\u_vga|Add28~12_combout\ & \u_vga|Decoder2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(18),
	datad => \u_vga|Decoder2~14_combout\,
	combout => \u_vga|debug2~46_combout\);

-- Location: LCCOMB_X17_Y18_N26
\u_vga|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~13_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(5)) # ((\u_vga|debug2~45_combout\)))) # (!\u_vga|h_cnt\(3) & (!\u_vga|h_cnt\(5) & ((\u_vga|debug2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|debug2~45_combout\,
	datad => \u_vga|debug2~46_combout\,
	combout => \u_vga|Mux4~13_combout\);

-- Location: FF_X17_Y18_N17
\u_vga|debug2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~79_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(22));

-- Location: LCCOMB_X17_Y18_N16
\u_vga|debug2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~79_combout\ = (\u_vga|debug2\(22)) # ((!\u_vga|Add28~14_combout\ & (\u_vga|Add28~12_combout\ & \u_vga|Decoder2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(22),
	datad => \u_vga|Decoder2~14_combout\,
	combout => \u_vga|debug2~79_combout\);

-- Location: LCCOMB_X17_Y18_N14
\u_vga|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~14_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux4~13_combout\ & (\u_vga|debug2~47_combout\)) # (!\u_vga|Mux4~13_combout\ & ((\u_vga|debug2~79_combout\))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux4~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|debug2~47_combout\,
	datac => \u_vga|Mux4~13_combout\,
	datad => \u_vga|debug2~79_combout\,
	combout => \u_vga|Mux4~14_combout\);

-- Location: LCCOMB_X16_Y18_N24
\u_vga|Decoder2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~12_combout\ = (!\u_vga|Add28~18_combout\ & (\u_vga|address_b_roc~0_combout\ & !\u_vga|Add28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~18_combout\,
	datab => \u_vga|address_b_roc~0_combout\,
	datad => \u_vga|Add28~10_combout\,
	combout => \u_vga|Decoder2~12_combout\);

-- Location: FF_X16_Y18_N15
\u_vga|debug2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~50_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(21));

-- Location: LCCOMB_X16_Y18_N14
\u_vga|debug2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~50_combout\ = (\u_vga|debug2\(21)) # ((\u_vga|Add28~8_combout\ & (\u_vga|Decoder2~12_combout\ & \u_vga|Decoder2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~8_combout\,
	datab => \u_vga|Decoder2~12_combout\,
	datac => \u_vga|debug2\(21),
	datad => \u_vga|Decoder2~3_combout\,
	combout => \u_vga|debug2~50_combout\);

-- Location: FF_X17_Y15_N11
\u_vga|debug2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~80_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(20));

-- Location: LCCOMB_X16_Y17_N10
\u_vga|Decoder2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~13_combout\ = (!\u_vga|Add28~8_combout\ & (!\u_vga|Add28~18_combout\ & (!\u_vga|Add28~10_combout\ & \u_vga|address_b_roc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~8_combout\,
	datab => \u_vga|Add28~18_combout\,
	datac => \u_vga|Add28~10_combout\,
	datad => \u_vga|address_b_roc~0_combout\,
	combout => \u_vga|Decoder2~13_combout\);

-- Location: LCCOMB_X17_Y15_N10
\u_vga|debug2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~80_combout\ = (\u_vga|debug2\(20)) # ((\u_vga|Add28~12_combout\ & (!\u_vga|Add28~14_combout\ & \u_vga|Decoder2~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~12_combout\,
	datab => \u_vga|Add28~14_combout\,
	datac => \u_vga|debug2\(20),
	datad => \u_vga|Decoder2~13_combout\,
	combout => \u_vga|debug2~80_combout\);

-- Location: LCCOMB_X17_Y15_N12
\u_vga|Decoder2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~17_combout\ = (!\u_vga|Add28~12_combout\ & (!\u_vga|Add28~14_combout\ & !\u_vga|Add28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~12_combout\,
	datac => \u_vga|Add28~14_combout\,
	datad => \u_vga|Add28~10_combout\,
	combout => \u_vga|Decoder2~17_combout\);

-- Location: FF_X17_Y18_N1
\u_vga|debug2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~48_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(17));

-- Location: LCCOMB_X17_Y18_N0
\u_vga|debug2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~48_combout\ = (\u_vga|debug2\(17)) # ((\u_vga|Decoder2~17_combout\ & (\u_vga|Add28~8_combout\ & \u_vga|Decoder2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~17_combout\,
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|debug2\(17),
	datad => \u_vga|Decoder2~15_combout\,
	combout => \u_vga|debug2~48_combout\);

-- Location: FF_X17_Y18_N3
\u_vga|debug2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~49_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(16));

-- Location: LCCOMB_X17_Y18_N2
\u_vga|debug2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~49_combout\ = (\u_vga|debug2\(16)) # ((\u_vga|Decoder2~17_combout\ & (!\u_vga|Add28~8_combout\ & \u_vga|Decoder2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~17_combout\,
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|debug2\(16),
	datad => \u_vga|Decoder2~15_combout\,
	combout => \u_vga|debug2~49_combout\);

-- Location: LCCOMB_X17_Y18_N28
\u_vga|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~15_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & (\u_vga|debug2~48_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|debug2~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|debug2~48_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|debug2~49_combout\,
	combout => \u_vga|Mux4~15_combout\);

-- Location: LCCOMB_X17_Y18_N6
\u_vga|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~16_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux4~15_combout\ & (\u_vga|debug2~50_combout\)) # (!\u_vga|Mux4~15_combout\ & ((\u_vga|debug2~80_combout\))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|debug2~50_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|debug2~80_combout\,
	datad => \u_vga|Mux4~15_combout\,
	combout => \u_vga|Mux4~16_combout\);

-- Location: LCCOMB_X17_Y18_N8
\u_vga|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~17_combout\ = (\u_vga|h_cnt\(6) & (\u_vga|h_cnt\(4))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & (\u_vga|Mux4~14_combout\)) # (!\u_vga|h_cnt\(4) & ((\u_vga|Mux4~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Mux4~14_combout\,
	datad => \u_vga|Mux4~16_combout\,
	combout => \u_vga|Mux4~17_combout\);

-- Location: FF_X16_Y18_N31
\u_vga|debug2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~43_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(25));

-- Location: LCCOMB_X16_Y18_N30
\u_vga|debug2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~43_combout\ = (\u_vga|debug2\(25)) # ((\u_vga|Decoder2~11_combout\ & \u_vga|Decoder2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~11_combout\,
	datac => \u_vga|debug2\(25),
	datad => \u_vga|Decoder2~12_combout\,
	combout => \u_vga|debug2~43_combout\);

-- Location: FF_X16_Y18_N19
\u_vga|debug2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~44_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(29));

-- Location: LCCOMB_X16_Y18_N18
\u_vga|debug2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~44_combout\ = (\u_vga|debug2\(29)) # ((\u_vga|Decoder2~2_combout\ & (\u_vga|Add28~8_combout\ & \u_vga|Decoder2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|debug2\(29),
	datad => \u_vga|Decoder2~12_combout\,
	combout => \u_vga|debug2~44_combout\);

-- Location: FF_X17_Y15_N5
\u_vga|debug2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~77_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(28));

-- Location: LCCOMB_X17_Y15_N4
\u_vga|debug2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~77_combout\ = (\u_vga|debug2\(28)) # ((\u_vga|Add28~12_combout\ & (\u_vga|Add28~14_combout\ & \u_vga|Decoder2~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~12_combout\,
	datab => \u_vga|Add28~14_combout\,
	datac => \u_vga|debug2\(28),
	datad => \u_vga|Decoder2~13_combout\,
	combout => \u_vga|debug2~77_combout\);

-- Location: FF_X17_Y15_N31
\u_vga|debug2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~78_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(24));

-- Location: LCCOMB_X17_Y15_N30
\u_vga|debug2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~78_combout\ = (\u_vga|debug2\(24)) # ((!\u_vga|Add28~12_combout\ & (\u_vga|Add28~14_combout\ & \u_vga|Decoder2~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~12_combout\,
	datab => \u_vga|Add28~14_combout\,
	datac => \u_vga|debug2\(24),
	datad => \u_vga|Decoder2~13_combout\,
	combout => \u_vga|debug2~78_combout\);

-- Location: LCCOMB_X17_Y15_N0
\u_vga|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~11_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|debug2~77_combout\) # ((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|debug2~78_combout\ & !\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|debug2~77_combout\,
	datac => \u_vga|debug2~78_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux4~11_combout\);

-- Location: LCCOMB_X16_Y18_N28
\u_vga|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~12_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux4~11_combout\ & ((\u_vga|debug2~44_combout\))) # (!\u_vga|Mux4~11_combout\ & (\u_vga|debug2~43_combout\)))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|debug2~43_combout\,
	datab => \u_vga|debug2~44_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux4~11_combout\,
	combout => \u_vga|Mux4~12_combout\);

-- Location: LCCOMB_X16_Y18_N22
\u_vga|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~20_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux4~17_combout\ & (\u_vga|Mux4~19_combout\)) # (!\u_vga|Mux4~17_combout\ & ((\u_vga|Mux4~12_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Mux4~19_combout\,
	datac => \u_vga|Mux4~17_combout\,
	datad => \u_vga|Mux4~12_combout\,
	combout => \u_vga|Mux4~20_combout\);

-- Location: FF_X14_Y17_N17
\u_vga|debug2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~55_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(11));

-- Location: LCCOMB_X14_Y18_N8
\u_vga|Decoder2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~20_combout\ = (\u_vga|Add28~10_combout\ & (\u_vga|current_rocket_line[4]~17_combout\ & (!\u_vga|Add28~16_combout\ & !\u_vga|Add28~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~10_combout\,
	datab => \u_vga|current_rocket_line[4]~17_combout\,
	datac => \u_vga|Add28~16_combout\,
	datad => \u_vga|Add28~18_combout\,
	combout => \u_vga|Decoder2~20_combout\);

-- Location: LCCOMB_X14_Y17_N16
\u_vga|debug2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~55_combout\ = (\u_vga|debug2\(11)) # ((\u_vga|Decoder2~11_combout\ & \u_vga|Decoder2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~11_combout\,
	datac => \u_vga|debug2\(11),
	datad => \u_vga|Decoder2~20_combout\,
	combout => \u_vga|debug2~55_combout\);

-- Location: LCCOMB_X14_Y18_N6
\u_vga|Decoder2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~19_combout\ = (!\u_vga|Add28~18_combout\ & !\u_vga|Add28~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~18_combout\,
	datac => \u_vga|Add28~10_combout\,
	combout => \u_vga|Decoder2~19_combout\);

-- Location: FF_X17_Y17_N31
\u_vga|debug2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~54_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(8));

-- Location: LCCOMB_X17_Y17_N16
\u_vga|Decoder2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~5_combout\ = (\u_vga|Add28~14_combout\ & !\u_vga|Add28~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add28~14_combout\,
	datad => \u_vga|Add28~12_combout\,
	combout => \u_vga|Decoder2~5_combout\);

-- Location: LCCOMB_X17_Y17_N30
\u_vga|debug2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~54_combout\ = (\u_vga|debug2\(8)) # ((\u_vga|Decoder2~0_combout\ & (\u_vga|Decoder2~19_combout\ & \u_vga|Decoder2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~0_combout\,
	datab => \u_vga|Decoder2~19_combout\,
	datac => \u_vga|debug2\(8),
	datad => \u_vga|Decoder2~5_combout\,
	combout => \u_vga|debug2~54_combout\);

-- Location: FF_X17_Y17_N13
\u_vga|debug2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~53_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(9));

-- Location: LCCOMB_X17_Y17_N12
\u_vga|debug2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~53_combout\ = (\u_vga|debug2\(9)) # ((\u_vga|Decoder2~6_combout\ & (\u_vga|Decoder2~19_combout\ & \u_vga|Decoder2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~6_combout\,
	datab => \u_vga|Decoder2~19_combout\,
	datac => \u_vga|debug2\(9),
	datad => \u_vga|Decoder2~5_combout\,
	combout => \u_vga|debug2~53_combout\);

-- Location: LCCOMB_X17_Y17_N8
\u_vga|Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~21_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|h_cnt\(3))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(3) & ((\u_vga|debug2~53_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|debug2~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|debug2~54_combout\,
	datad => \u_vga|debug2~53_combout\,
	combout => \u_vga|Mux4~21_combout\);

-- Location: FF_X17_Y17_N3
\u_vga|debug2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~83_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(10));

-- Location: LCCOMB_X14_Y18_N4
\u_vga|Decoder2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~18_combout\ = (!\u_vga|Add28~18_combout\ & (\u_vga|Add28~10_combout\ & \u_vga|Decoder2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~18_combout\,
	datac => \u_vga|Add28~10_combout\,
	datad => \u_vga|Decoder2~0_combout\,
	combout => \u_vga|Decoder2~18_combout\);

-- Location: LCCOMB_X17_Y17_N2
\u_vga|debug2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~83_combout\ = (\u_vga|debug2\(10)) # ((\u_vga|Add28~14_combout\ & (!\u_vga|Add28~12_combout\ & \u_vga|Decoder2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(10),
	datad => \u_vga|Decoder2~18_combout\,
	combout => \u_vga|debug2~83_combout\);

-- Location: LCCOMB_X17_Y17_N26
\u_vga|Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~22_combout\ = (\u_vga|Mux4~21_combout\ & ((\u_vga|debug2~55_combout\) # ((!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux4~21_combout\ & (((\u_vga|h_cnt\(4) & \u_vga|debug2~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|debug2~55_combout\,
	datab => \u_vga|Mux4~21_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|debug2~83_combout\,
	combout => \u_vga|Mux4~22_combout\);

-- Location: FF_X14_Y17_N7
\u_vga|debug2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~65_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(15));

-- Location: LCCOMB_X14_Y17_N6
\u_vga|debug2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~65_combout\ = (\u_vga|debug2\(15)) # ((\u_vga|Decoder2~2_combout\ & (\u_vga|Add28~8_combout\ & \u_vga|Decoder2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|debug2\(15),
	datad => \u_vga|Decoder2~20_combout\,
	combout => \u_vga|debug2~65_combout\);

-- Location: FF_X17_Y17_N5
\u_vga|debug2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~85_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(14));

-- Location: LCCOMB_X17_Y17_N4
\u_vga|debug2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~85_combout\ = (\u_vga|debug2\(14)) # ((\u_vga|Add28~14_combout\ & (\u_vga|Add28~12_combout\ & \u_vga|Decoder2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(14),
	datad => \u_vga|Decoder2~18_combout\,
	combout => \u_vga|debug2~85_combout\);

-- Location: FF_X17_Y17_N15
\u_vga|debug2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~63_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(13));

-- Location: LCCOMB_X17_Y17_N14
\u_vga|debug2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~63_combout\ = (\u_vga|debug2\(13)) # ((\u_vga|Decoder2~6_combout\ & (\u_vga|Decoder2~2_combout\ & \u_vga|Decoder2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~6_combout\,
	datab => \u_vga|Decoder2~2_combout\,
	datac => \u_vga|debug2\(13),
	datad => \u_vga|Decoder2~19_combout\,
	combout => \u_vga|debug2~63_combout\);

-- Location: FF_X17_Y17_N1
\u_vga|debug2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~64_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(12));

-- Location: LCCOMB_X17_Y17_N0
\u_vga|debug2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~64_combout\ = (\u_vga|debug2\(12)) # ((\u_vga|Decoder2~0_combout\ & (\u_vga|Decoder2~2_combout\ & \u_vga|Decoder2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~0_combout\,
	datab => \u_vga|Decoder2~2_combout\,
	datac => \u_vga|debug2\(12),
	datad => \u_vga|Decoder2~19_combout\,
	combout => \u_vga|debug2~64_combout\);

-- Location: LCCOMB_X17_Y17_N10
\u_vga|Mux4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~28_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(3) & (\u_vga|debug2~63_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|debug2~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|debug2~63_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|debug2~64_combout\,
	combout => \u_vga|Mux4~28_combout\);

-- Location: LCCOMB_X17_Y17_N28
\u_vga|Mux4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~29_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux4~28_combout\ & (\u_vga|debug2~65_combout\)) # (!\u_vga|Mux4~28_combout\ & ((\u_vga|debug2~85_combout\))))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|debug2~65_combout\,
	datac => \u_vga|debug2~85_combout\,
	datad => \u_vga|Mux4~28_combout\,
	combout => \u_vga|Mux4~29_combout\);

-- Location: FF_X14_Y18_N17
\u_vga|debug2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~58_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(7));

-- Location: LCCOMB_X14_Y18_N16
\u_vga|debug2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~58_combout\ = (\u_vga|debug2\(7)) # ((\u_vga|Add28~8_combout\ & (\u_vga|Decoder2~20_combout\ & \u_vga|Decoder2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~8_combout\,
	datab => \u_vga|Decoder2~20_combout\,
	datac => \u_vga|debug2\(7),
	datad => \u_vga|Decoder2~3_combout\,
	combout => \u_vga|debug2~58_combout\);

-- Location: FF_X17_Y17_N21
\u_vga|debug2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~84_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(6));

-- Location: LCCOMB_X17_Y17_N20
\u_vga|debug2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~84_combout\ = (\u_vga|debug2\(6)) # ((!\u_vga|Add28~14_combout\ & (\u_vga|Add28~12_combout\ & \u_vga|Decoder2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(6),
	datad => \u_vga|Decoder2~18_combout\,
	combout => \u_vga|debug2~84_combout\);

-- Location: FF_X14_Y18_N3
\u_vga|debug2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~56_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(5));

-- Location: LCCOMB_X14_Y18_N2
\u_vga|debug2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~56_combout\ = (\u_vga|debug2\(5)) # ((\u_vga|Decoder2~19_combout\ & (\u_vga|Decoder2~6_combout\ & \u_vga|Decoder2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~19_combout\,
	datab => \u_vga|Decoder2~6_combout\,
	datac => \u_vga|debug2\(5),
	datad => \u_vga|Decoder2~3_combout\,
	combout => \u_vga|debug2~56_combout\);

-- Location: FF_X14_Y18_N29
\u_vga|debug2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~57_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(4));

-- Location: LCCOMB_X14_Y18_N28
\u_vga|debug2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~57_combout\ = (\u_vga|debug2\(4)) # ((\u_vga|Decoder2~19_combout\ & (\u_vga|Decoder2~0_combout\ & \u_vga|Decoder2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~19_combout\,
	datab => \u_vga|Decoder2~0_combout\,
	datac => \u_vga|debug2\(4),
	datad => \u_vga|Decoder2~3_combout\,
	combout => \u_vga|debug2~57_combout\);

-- Location: LCCOMB_X14_Y18_N22
\u_vga|Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~23_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(3) & (\u_vga|debug2~56_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|debug2~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|debug2~56_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|debug2~57_combout\,
	combout => \u_vga|Mux4~23_combout\);

-- Location: LCCOMB_X17_Y17_N22
\u_vga|Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~24_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux4~23_combout\ & (\u_vga|debug2~58_combout\)) # (!\u_vga|Mux4~23_combout\ & ((\u_vga|debug2~84_combout\))))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux4~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|debug2~58_combout\,
	datab => \u_vga|debug2~84_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux4~23_combout\,
	combout => \u_vga|Mux4~24_combout\);

-- Location: FF_X14_Y18_N27
\u_vga|debug2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~60_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(1));

-- Location: LCCOMB_X14_Y18_N26
\u_vga|debug2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~60_combout\ = (\u_vga|debug2\(1)) # ((\u_vga|Decoder2~17_combout\ & (!\u_vga|Add28~18_combout\ & \u_vga|Decoder2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~17_combout\,
	datab => \u_vga|Add28~18_combout\,
	datac => \u_vga|debug2\(1),
	datad => \u_vga|Decoder2~6_combout\,
	combout => \u_vga|debug2~60_combout\);

-- Location: FF_X14_Y18_N21
\u_vga|debug2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~61_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(0));

-- Location: LCCOMB_X14_Y18_N20
\u_vga|debug2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~61_combout\ = (\u_vga|debug2\(0)) # ((\u_vga|Decoder2~17_combout\ & (!\u_vga|Add28~18_combout\ & \u_vga|Decoder2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~17_combout\,
	datab => \u_vga|Add28~18_combout\,
	datac => \u_vga|debug2\(0),
	datad => \u_vga|Decoder2~0_combout\,
	combout => \u_vga|debug2~61_combout\);

-- Location: LCCOMB_X14_Y18_N30
\u_vga|Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~25_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|h_cnt\(3))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(3) & (\u_vga|debug2~60_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|debug2~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|debug2~60_combout\,
	datad => \u_vga|debug2~61_combout\,
	combout => \u_vga|Mux4~25_combout\);

-- Location: FF_X14_Y17_N27
\u_vga|debug2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~62_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(3));

-- Location: LCCOMB_X14_Y17_N26
\u_vga|debug2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~62_combout\ = (\u_vga|debug2\(3)) # ((\u_vga|Decoder2~9_combout\ & \u_vga|Decoder2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~9_combout\,
	datac => \u_vga|debug2\(3),
	datad => \u_vga|Decoder2~20_combout\,
	combout => \u_vga|debug2~62_combout\);

-- Location: FF_X17_Y17_N25
\u_vga|debug2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|debug2~59_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|debug2\(2));

-- Location: LCCOMB_X17_Y17_N24
\u_vga|debug2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|debug2~59_combout\ = (\u_vga|debug2\(2)) # ((!\u_vga|Add28~14_combout\ & (!\u_vga|Add28~12_combout\ & \u_vga|Decoder2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~14_combout\,
	datab => \u_vga|Add28~12_combout\,
	datac => \u_vga|debug2\(2),
	datad => \u_vga|Decoder2~18_combout\,
	combout => \u_vga|debug2~59_combout\);

-- Location: LCCOMB_X14_Y17_N12
\u_vga|Mux4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~26_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux4~25_combout\ & (\u_vga|debug2~62_combout\)) # (!\u_vga|Mux4~25_combout\ & ((\u_vga|debug2~59_combout\))))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux4~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Mux4~25_combout\,
	datac => \u_vga|debug2~62_combout\,
	datad => \u_vga|debug2~59_combout\,
	combout => \u_vga|Mux4~26_combout\);

-- Location: LCCOMB_X17_Y17_N18
\u_vga|Mux4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~27_combout\ = (\u_vga|h_cnt\(6) & (\u_vga|h_cnt\(5))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(5) & (\u_vga|Mux4~24_combout\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|Mux4~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|Mux4~24_combout\,
	datad => \u_vga|Mux4~26_combout\,
	combout => \u_vga|Mux4~27_combout\);

-- Location: LCCOMB_X17_Y17_N6
\u_vga|Mux4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~30_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux4~27_combout\ & ((\u_vga|Mux4~29_combout\))) # (!\u_vga|Mux4~27_combout\ & (\u_vga|Mux4~22_combout\)))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux4~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux4~22_combout\,
	datab => \u_vga|Mux4~29_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|Mux4~27_combout\,
	combout => \u_vga|Mux4~30_combout\);

-- Location: LCCOMB_X16_Y14_N24
\u_vga|Mux4~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~31_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & (\u_vga|Mux4~20_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|Mux4~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Mux4~20_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|Mux4~30_combout\,
	combout => \u_vga|Mux4~31_combout\);

-- Location: LCCOMB_X16_Y14_N26
\u_vga|Mux4~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~33_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux4~31_combout\ & (\u_vga|Mux4~32_combout\)) # (!\u_vga|Mux4~31_combout\ & ((\u_vga|Mux4~10_combout\))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux4~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Mux4~32_combout\,
	datac => \u_vga|Mux4~10_combout\,
	datad => \u_vga|Mux4~31_combout\,
	combout => \u_vga|Mux4~33_combout\);

-- Location: LCCOMB_X16_Y14_N30
\u_vga|red_signal~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~19_combout\ = (\u_vga|Mux4~33_combout\) # ((!\u_vga|h_cnt\(2) & (!\u_vga|h_cnt\(1) & !\u_vga|h_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|Mux4~33_combout\,
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|red_signal~19_combout\);

-- Location: LCCOMB_X16_Y15_N8
\u_vga|red_signal~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~18_combout\ = (\u_vga|vga_gen~5_combout\ & (((\u_vga|red_signal~19_combout\)))) # (!\u_vga|vga_gen~5_combout\ & ((\u_vga|red_signal~4_combout\) # ((\u_vga|red_signal~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~4_combout\,
	datab => \u_vga|red_signal~17_combout\,
	datac => \u_vga|vga_gen~5_combout\,
	datad => \u_vga|red_signal~19_combout\,
	combout => \u_vga|red_signal~18_combout\);

-- Location: FF_X16_Y15_N9
\u_vga|red_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|red_signal~18_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|red_signal~q\);

-- Location: FF_X15_Y12_N13
\u_vga|horizontal_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|LessThan11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|horizontal_en~q\);

-- Location: FF_X15_Y16_N25
\u_vga|vertical_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|vertical_en~q\);

-- Location: LCCOMB_X15_Y12_N8
\u_vga|video_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|video_en~0_combout\ = (\u_vga|horizontal_en~q\ & \u_vga|vertical_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|horizontal_en~q\,
	datac => \u_vga|vertical_en~q\,
	combout => \u_vga|video_en~0_combout\);

-- Location: FF_X15_Y12_N9
\u_vga|video_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|video_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|video_en~q\);

-- Location: LCCOMB_X15_Y12_N16
\u_vga|out_red~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|out_red~0_combout\ = (\u_vga|red_signal~q\ & \u_vga|video_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|red_signal~q\,
	datad => \u_vga|video_en~q\,
	combout => \u_vga|out_red~0_combout\);

-- Location: FF_X15_Y12_N17
\u_vga|out_red\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|out_red~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_red~q\);

-- Location: LCCOMB_X15_Y15_N26
\u_vga|green_signal~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~5_combout\ = (\u_vga|LessThan11~1_combout\ & (\u_vga|vga_gen~22_combout\ & ((\u_vga|green_signal~q\) # (!\u_vga|LessThan4~1_combout\)))) # (!\u_vga|LessThan11~1_combout\ & (\u_vga|green_signal~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|green_signal~q\,
	datab => \u_vga|LessThan11~1_combout\,
	datac => \u_vga|LessThan4~1_combout\,
	datad => \u_vga|vga_gen~22_combout\,
	combout => \u_vga|green_signal~5_combout\);

-- Location: LCCOMB_X15_Y15_N12
\u_vga|green_signal~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~6_combout\ = (\u_vga|green_signal~5_combout\ & (((\u_vga|Equal13~3_combout\ & \u_vga|LessThan11~1_combout\)) # (!\u_vga|vga_gen~20_combout\))) # (!\u_vga|green_signal~5_combout\ & (\u_vga|Equal13~3_combout\ & 
-- (\u_vga|LessThan11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|green_signal~5_combout\,
	datab => \u_vga|Equal13~3_combout\,
	datac => \u_vga|LessThan11~1_combout\,
	datad => \u_vga|vga_gen~20_combout\,
	combout => \u_vga|green_signal~6_combout\);

-- Location: LCCOMB_X14_Y15_N26
\u_vga|blue_signal~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~1_combout\ = (\u_vga|first_row_sub~0_combout\ & (!\u_vga|LessThan12~1_combout\ & (!\u_vga|LessThan13~18_combout\ & !\u_vga|LessThan14~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|first_row_sub~0_combout\,
	datab => \u_vga|LessThan12~1_combout\,
	datac => \u_vga|LessThan13~18_combout\,
	datad => \u_vga|LessThan14~18_combout\,
	combout => \u_vga|blue_signal~1_combout\);

-- Location: LCCOMB_X14_Y15_N20
\u_vga|blue_signal~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~2_combout\ = (\u_vga|vga_gen~28_combout\ & ((\u_vga|blue_signal~1_combout\) # ((\u_vga|second_row_sub~10_combout\ & \u_vga|green_signal~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|second_row_sub~10_combout\,
	datab => \u_vga|vga_gen~28_combout\,
	datac => \u_vga|blue_signal~1_combout\,
	datad => \u_vga|green_signal~2_combout\,
	combout => \u_vga|blue_signal~2_combout\);

-- Location: LCCOMB_X14_Y15_N6
\u_vga|blue_signal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~0_combout\ = (\u_vga|LessThan12~1_combout\ & ((\u_vga|LessThan17~18_combout\) # (\u_vga|LessThan16~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|LessThan12~1_combout\,
	datac => \u_vga|LessThan17~18_combout\,
	datad => \u_vga|LessThan16~18_combout\,
	combout => \u_vga|blue_signal~0_combout\);

-- Location: LCCOMB_X16_Y15_N0
\u_vga|green_signal~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~3_combout\ = (\u_vga|vga_gen~5_combout\) # ((\u_vga|vga_gen~1_combout\ & (\u_vga|vga_gen~7_combout\ & !\u_vga|v_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~1_combout\,
	datab => \u_vga|vga_gen~7_combout\,
	datac => \u_vga|vga_gen~5_combout\,
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|green_signal~3_combout\);

-- Location: LCCOMB_X16_Y15_N18
\u_vga|green_signal~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~4_combout\ = (\u_vga|green_signal~3_combout\ & (((\u_vga|green_signal~0_combout\)))) # (!\u_vga|green_signal~3_combout\ & (((\u_vga|blue_signal~0_combout\)) # (!\u_vga|blue_signal~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|blue_signal~2_combout\,
	datab => \u_vga|green_signal~0_combout\,
	datac => \u_vga|blue_signal~0_combout\,
	datad => \u_vga|green_signal~3_combout\,
	combout => \u_vga|green_signal~4_combout\);

-- Location: LCCOMB_X16_Y15_N28
\u_vga|green_signal~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~7_combout\ = (((\u_vga|Add27~12_combout\) # (!\u_vga|vga_gen~12_combout\)) # (!\u_vga|vga_gen~6_combout\)) # (!\u_vga|LessThan11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan11~1_combout\,
	datab => \u_vga|vga_gen~6_combout\,
	datac => \u_vga|Add27~12_combout\,
	datad => \u_vga|vga_gen~12_combout\,
	combout => \u_vga|green_signal~7_combout\);

-- Location: LCCOMB_X17_Y15_N14
\u_vga|green_signal~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~8_combout\ = (\u_vga|Add27~12_combout\) # ((\u_vga|h_cnt\(9) & (!\u_vga|Mux2~41_combout\)) # (!\u_vga|h_cnt\(9) & ((!\u_vga|Mux2~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datab => \u_vga|Add27~12_combout\,
	datac => \u_vga|Mux2~41_combout\,
	datad => \u_vga|Mux2~83_combout\,
	combout => \u_vga|green_signal~8_combout\);

-- Location: LCCOMB_X16_Y15_N30
\u_vga|green_signal~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~9_combout\ = (\u_vga|green_signal~7_combout\) # ((\u_vga|vga_gen~16_combout\ & ((\u_vga|Mux1~84_combout\))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|green_signal~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~16_combout\,
	datab => \u_vga|green_signal~7_combout\,
	datac => \u_vga|green_signal~8_combout\,
	datad => \u_vga|Mux1~84_combout\,
	combout => \u_vga|green_signal~9_combout\);

-- Location: LCCOMB_X16_Y15_N2
\u_vga|green_signal~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~10_combout\ = (\u_vga|green_signal~4_combout\ & ((\u_vga|green_signal~3_combout\) # ((\u_vga|green_signal~6_combout\ & \u_vga|green_signal~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|green_signal~6_combout\,
	datab => \u_vga|green_signal~4_combout\,
	datac => \u_vga|green_signal~9_combout\,
	datad => \u_vga|green_signal~3_combout\,
	combout => \u_vga|green_signal~10_combout\);

-- Location: FF_X16_Y15_N3
\u_vga|green_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|green_signal~10_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|green_signal~q\);

-- Location: LCCOMB_X15_Y12_N18
\u_vga|out_green~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|out_green~0_combout\ = (\u_vga|green_signal~q\ & \u_vga|video_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|green_signal~q\,
	datad => \u_vga|video_en~q\,
	combout => \u_vga|out_green~0_combout\);

-- Location: FF_X15_Y12_N19
\u_vga|out_green\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|out_green~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_green~q\);

-- Location: LCCOMB_X14_Y15_N22
\u_vga|blue_signal~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~6_combout\ = (!\u_vga|green_signal~3_combout\ & (((\u_vga|LessThan9~0_combout\ & !\u_vga|vga_gen~6_combout\)) # (!\u_vga|LessThan11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan11~1_combout\,
	datab => \u_vga|LessThan9~0_combout\,
	datac => \u_vga|green_signal~3_combout\,
	datad => \u_vga|vga_gen~6_combout\,
	combout => \u_vga|blue_signal~6_combout\);

-- Location: LCCOMB_X14_Y15_N8
\u_vga|blue_signal~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~9_combout\ = (\u_vga|blue_signal~1_combout\) # ((\u_vga|green_signal~2_combout\ & \u_vga|second_row_sub~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|green_signal~2_combout\,
	datac => \u_vga|blue_signal~1_combout\,
	datad => \u_vga|second_row_sub~10_combout\,
	combout => \u_vga|blue_signal~9_combout\);

-- Location: LCCOMB_X14_Y15_N10
\u_vga|blue_signal~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~10_combout\ = ((\u_vga|LessThan9~0_combout\ & !\u_vga|vga_gen~6_combout\)) # (!\u_vga|LessThan11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan11~1_combout\,
	datac => \u_vga|LessThan9~0_combout\,
	datad => \u_vga|vga_gen~6_combout\,
	combout => \u_vga|blue_signal~10_combout\);

-- Location: LCCOMB_X14_Y15_N4
\u_vga|blue_signal~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~11_combout\ = (\u_vga|green_signal~3_combout\) # ((\u_vga|blue_signal~10_combout\ & (\u_vga|blue_signal~9_combout\)) # (!\u_vga|blue_signal~10_combout\ & ((\u_vga|vga_gen~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|blue_signal~10_combout\,
	datab => \u_vga|green_signal~3_combout\,
	datac => \u_vga|blue_signal~9_combout\,
	datad => \u_vga|vga_gen~6_combout\,
	combout => \u_vga|blue_signal~11_combout\);

-- Location: LCCOMB_X14_Y15_N14
\u_vga|blue_signal~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~12_combout\ = (\u_vga|blue_signal~9_combout\ & ((\u_vga|blue_signal~0_combout\ & ((!\u_vga|blue_signal~11_combout\))) # (!\u_vga|blue_signal~0_combout\ & (\u_vga|blue_signal~6_combout\)))) # (!\u_vga|blue_signal~9_combout\ & 
-- (((!\u_vga|blue_signal~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|blue_signal~6_combout\,
	datab => \u_vga|blue_signal~9_combout\,
	datac => \u_vga|blue_signal~11_combout\,
	datad => \u_vga|blue_signal~0_combout\,
	combout => \u_vga|blue_signal~12_combout\);

-- Location: LCCOMB_X15_Y15_N30
\u_vga|blue_signal~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~3_combout\ = (\u_vga|red_signal~11_combout\) # ((!\u_vga|vga_gen~20_combout\ & ((\u_vga|green_signal~1_combout\) # (\u_vga|blue_signal~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~20_combout\,
	datab => \u_vga|red_signal~11_combout\,
	datac => \u_vga|green_signal~1_combout\,
	datad => \u_vga|blue_signal~q\,
	combout => \u_vga|blue_signal~3_combout\);

-- Location: LCCOMB_X16_Y15_N26
\u_vga|blue_signal~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~5_combout\ = (\u_vga|Add27~12_combout\) # ((\u_vga|vga_gen~16_combout\ & ((\u_vga|Mux1~84_combout\))) # (!\u_vga|vga_gen~16_combout\ & (!\u_vga|red_signal~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|red_signal~3_combout\,
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|Add27~12_combout\,
	datad => \u_vga|Mux1~84_combout\,
	combout => \u_vga|blue_signal~5_combout\);

-- Location: LCCOMB_X16_Y15_N24
\u_vga|blue_signal~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~4_combout\ = (\u_vga|LessThan11~1_combout\ & (!\u_vga|vga_gen~8_combout\ & (!\u_vga|vga_gen~5_combout\ & \u_vga|vga_gen~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan11~1_combout\,
	datab => \u_vga|vga_gen~8_combout\,
	datac => \u_vga|vga_gen~5_combout\,
	datad => \u_vga|vga_gen~6_combout\,
	combout => \u_vga|blue_signal~4_combout\);

-- Location: LCCOMB_X16_Y15_N20
\u_vga|blue_signal~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~7_combout\ = (\u_vga|blue_signal~6_combout\) # ((\u_vga|blue_signal~5_combout\ & \u_vga|blue_signal~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|blue_signal~5_combout\,
	datac => \u_vga|blue_signal~6_combout\,
	datad => \u_vga|blue_signal~4_combout\,
	combout => \u_vga|blue_signal~7_combout\);

-- Location: LCCOMB_X16_Y15_N6
\u_vga|blue_signal~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~8_combout\ = (\u_vga|blue_signal~7_combout\ & ((\u_vga|blue_signal~0_combout\) # (!\u_vga|blue_signal~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|blue_signal~2_combout\,
	datac => \u_vga|blue_signal~0_combout\,
	datad => \u_vga|blue_signal~7_combout\,
	combout => \u_vga|blue_signal~8_combout\);

-- Location: LCCOMB_X15_Y15_N0
\u_vga|blue_signal~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~13_combout\ = (\u_vga|blue_signal~3_combout\ & ((\u_vga|blue_signal~12_combout\) # (\u_vga|blue_signal~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|blue_signal~12_combout\,
	datac => \u_vga|blue_signal~3_combout\,
	datad => \u_vga|blue_signal~8_combout\,
	combout => \u_vga|blue_signal~13_combout\);

-- Location: FF_X15_Y15_N1
\u_vga|blue_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|blue_signal~13_combout\,
	ena => \u_vga|LessThan3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|blue_signal~q\);

-- Location: LCCOMB_X15_Y12_N20
\u_vga|out_blue~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|out_blue~0_combout\ = (\u_vga|blue_signal~q\ & \u_vga|video_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|blue_signal~q\,
	datad => \u_vga|video_en~q\,
	combout => \u_vga|out_blue~0_combout\);

-- Location: FF_X15_Y12_N21
\u_vga|out_blue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|out_blue~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_blue~q\);

-- Location: LCCOMB_X16_Y14_N20
\u_vga|vga_gen~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~29_combout\ = (!\u_vga|h_cnt\(3) & (((!\u_vga|h_cnt\(1)) # (!\u_vga|h_cnt\(2))) # (!\u_vga|h_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|h_cnt\(0),
	datac => \u_vga|h_cnt\(2),
	datad => \u_vga|h_cnt\(1),
	combout => \u_vga|vga_gen~29_combout\);

-- Location: LCCOMB_X15_Y12_N24
\u_vga|vga_gen~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~30_combout\ = (\u_vga|h_cnt\(5)) # ((\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(7)) # (!\u_vga|vga_gen~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|vga_gen~29_combout\,
	combout => \u_vga|vga_gen~30_combout\);

-- Location: LCCOMB_X15_Y12_N10
\u_vga|vga_gen~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~31_combout\ = (\u_vga|h_cnt\(7) $ (((!\u_vga|vga_gen~30_combout\) # (!\u_vga|h_cnt\(6))))) # (!\u_vga|Equal14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal14~0_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|vga_gen~30_combout\,
	combout => \u_vga|vga_gen~31_combout\);

-- Location: FF_X15_Y12_N11
\u_vga|h_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|vga_gen~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_sync~q\);

-- Location: LCCOMB_X15_Y12_N30
\u_vga|out_h_sync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|out_h_sync~feeder_combout\ = \u_vga|h_sync~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|h_sync~q\,
	combout => \u_vga|out_h_sync~feeder_combout\);

-- Location: FF_X15_Y12_N31
\u_vga|out_h_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|out_h_sync~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_h_sync~q\);

-- Location: FF_X20_Y16_N9
\u_vga|out_v_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|v_sync~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_v_sync~q\);

-- Location: IOIBUF_X0_Y16_N8
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);
END structure;


