{
    "name": "simodense",
    "folder": "simodense",
    "sim_files": [
        "Benchmarks/simple_vector_add/custom.v",
        "RTL_and_simulation/caches.v",
        "RTL_and_simulation/cpu.v",
        "RTL_and_simulation/custom.v",
        "RTL_and_simulation/system.v",
        "RTL_and_simulation/testbench.v"
    ],
    "files": [
        "FPGA_Implementation_AXI_peripheral/MAXI_ip.v",
        "FPGA_Implementation_AXI_peripheral/MAXI_ip_doublewidth.v",
        "FPGA_Implementation_AXI_peripheral/SAXI_ip.v",
        "FPGA_Implementation_AXI_peripheral/caches.v",
        "FPGA_Implementation_AXI_peripheral/cpu.v",
        "FPGA_Implementation_AXI_peripheral/custom.v",
        "FPGA_Implementation_AXI_peripheral/system.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/pphilippos/simodense.git",
    "top_module": "Core",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}