# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RV32I_WSC.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Instruction_Fetch.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Controller.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Imm_Gen.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Register_File.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Instruction_Decode.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/IFID_reg.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/IDEX_reg.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/ALU.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/ALU_Control.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Execution.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/EXMEM_reg.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Data_Memory.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Memory.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/MEMWB_reg.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Write_back.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Hazard_Processing.v" \
"../../../../RV32I_WSC.srcs/sources_1/new/Fowarding_Unit.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Fetch_0_0/sim/RV32I_WSC_Instruction_Fetch_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Decode_0_0/sim/RV32I_WSC_Instruction_Decode_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IFID_0_0/sim/RV32I_WSC_reg_IFID_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IDEX_0_0/sim/RV32I_WSC_reg_IDEX_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Execution_0_0/sim/RV32I_WSC_Execution_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_EXMEM_0_0/sim/RV32I_WSC_reg_EXMEM_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Memory_0_0/sim/RV32I_WSC_Memory_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_MEMWB_0_1/sim/RV32I_WSC_reg_MEMWB_0_1.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Write_back_0_0/sim/RV32I_WSC_Write_back_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Hazard_Processing_0_1/sim/RV32I_WSC_Hazard_Processing_0_1.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Fowarding_Unit_0_0/sim/RV32I_WSC_Fowarding_Unit_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/sim/RV32I_WSC.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/hdl/RV32I_WSC_wrapper.v" \
"../../../../RV32I_WSC.srcs/sim_1/new/WSC_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
