/*
 * Copyright (c) 2025, Advanced Micro Devices, Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <arm/xilinx/versalnet_r52.dtsi>

/ {
	chosen {
		zephyr,sram = &sram0;
		zephyr,console = &uart0;
		zephyr,shell-uart = &uart0;
		zephyr,ocm = &ocm;
	};

	sdhci_ref_clk: sdhci-ref-clk {
		compatible = "fixed-clock";
		clock-frequency = <200000000>;
		#clock-cells = <0>;
	};
};

&cpu0 {
	clock-frequency = <100000000>;
};

&soc {
	sram0: memory@30000 {
		compatible = "mmio-sram";
		reg = <0x30000 DT_SIZE_M(2047)>;
	};

	ttc0_timer0: counter0@f1dc0000 {
		compatible = "xlnx,ttc-counter";
		status = "okay";
		reg = <0xf1dc0000 0x10000>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
		timer-id = <0>;
		clock-frequency = <149998505>;
		timer-width = <32>;
	};

	ttc0_timer1: counter1@f1dc0000 {
		compatible = "xlnx,ttc-counter";
		status = "okay";
		reg = <0xf1dc0000 0x10000>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
		timer-id = <1>;
		clock-frequency = <149998505>;
		timer-width = <32>;
	};

	ttc0_timer2: counter2@f1dc0000 {
		compatible = "xlnx,ttc-counter";
		status = "okay";
		reg = <0xf1dc0000 0x10000>;
		interrupt-parent = <&gic>;
		interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
		timer-id = <2>;
		clock-frequency = <149998505>;
		timer-width = <32>;
	};

	tcm: memory@0 {
		compatible = "mmio-sram";
		reg = <0x0 DT_SIZE_K(64)>;
	};
};

&ocm {
	status = "okay";
};

&uart1 {
	status = "okay";
	current-speed = <115200>;
	clock-frequency = <100000000>;
};

&uart0 {
	status = "okay";
	current-speed = <115200>;
	clock-frequency = <100000000>;
};

&sdhci0 {
	status = "okay";
	power-delay-ms = <10>;
	clocks = <&sdhci_ref_clk>;
};

&sdhci1 {
	status = "okay";
	clocks = <&sdhci_ref_clk>;
};
