Loading test/2-binary/1-Dependent/srl5.hex.txt into RAM
VCD info: dumpfile mips_cpu_bus_tb.vcd opened for output.
TB : INFO : RAM_ACCESS: Read from 0xbfc00000, data: 0x2610ffb0
TB : INFO : RAM_ACCESS: Read from 0xbfc00004, data: 0x00108842
TB : INFO : RAM_ACCESS: Read from 0xbfc00008, data: 0x00511021
TB : INFO : RAM_ACCESS: Read from 0xbfc0000c, data: 0x03e0f808
TB : INFO : RAM_ACCESS: Read from 0xbfc00010, data: 0x00000000
TB : INFO : RAM_ACCESS: Read from 0x00000000, data: 0x00000000
TB : INFO : register_v0=7fffffd8
TB : Finished : active=0
