#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Jan 03 16:37:33 2023
# Process ID: 14344
# Current directory: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4836 C:\Users\Michael\Desktop\Elektronik\Wintersemester_2022\CHIP\vga_controller\generate\managed_ip_project\managed_ip_project.xpr
# Log file: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/vivado.log
# Journal file: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
remove_files C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/blk_mem_gen_0/blk_mem_gen_0.xci
remove_files -fileset blk_mem_gen_1 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/blk_mem_gen_1/blk_mem_gen_1.xci
INFO: [Project 1-386] Moving file 'C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/blk_mem_gen_1/blk_mem_gen_1.xci' from fileset 'blk_mem_gen_1' to fileset 'sources_1'.
file delete -force C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ip/blk_mem_gen_1 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts/blk_mem_gen_1
remove_files -fileset blk_mem_gen_2 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/blk_mem_gen_2/blk_mem_gen_2.xci
INFO: [Project 1-386] Moving file 'C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/blk_mem_gen_2/blk_mem_gen_2.xci' from fileset 'blk_mem_gen_2' to fileset 'sources_1'.
file delete -force C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ip/blk_mem_gen_2 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts/blk_mem_gen_2
remove_files -fileset clk_wiz_0 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_wiz_0/clk_wiz_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
file delete -force C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ip/clk_wiz_0 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts/clk_wiz_0
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 9 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1105 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 33 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1411 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_wiz_0: divN_0 33 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_wiz_0: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_wiz_0: value_0 1411 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_wiz_0: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_wiz_0: value 00c0
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.3 -module_name clk_25Mhz -dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_25Mhz: divN_0 10 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_25Mhz: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_25Mhz: value_0 1145 0000 0000
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_25Mhz: value_0 0x0000
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_25Mhz: value 00c0
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips clk_25Mhz]
INFO: [xilinx.com:ip:clk_wiz:5.3-1] clk_25Mhz: divN_0 33 phase_0 0.000 dutyCycle_0 0.500 
INFO: [xilinx.com:ip:clk_wiz:5.3-9] clk_25Mhz: value_5 0x00c0
INFO: [xilinx.com:ip:clk_wiz:5.3-111] clk_25Mhz: value_0 1411 0080 0080
INFO: [xilinx.com:ip:clk_wiz:5.3-222] clk_25Mhz: value_0 0x0080
INFO: [xilinx.com:ip:clk_wiz:5.3-333] clk_25Mhz: value 00c0
generate_target {instantiation_template} [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_25Mhz'...
generate_target all [get_files  c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_25Mhz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_25Mhz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_25Mhz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_25Mhz'...
export_ip_user_files -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci]
launch_run -jobs 6 clk_25Mhz_synth_1
[Tue Jan 03 16:40:42 2023] Launched clk_25Mhz_synth_1...
Run output will be captured here: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.runs/clk_25Mhz_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'clk_25Mhz'... please wait for 'clk_25Mhz_synth_1' run to finish...
wait_on_run clk_25Mhz_synth_1
[Tue Jan 03 16:40:42 2023] Waiting for clk_25Mhz_synth_1 to finish...
[Tue Jan 03 16:40:47 2023] Waiting for clk_25Mhz_synth_1 to finish...
[Tue Jan 03 16:40:53 2023] Waiting for clk_25Mhz_synth_1 to finish...
[Tue Jan 03 16:40:58 2023] Waiting for clk_25Mhz_synth_1 to finish...
[Tue Jan 03 16:41:03 2023] clk_25Mhz_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 959.949 ; gain = 1.746
export_simulation -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci] -directory C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files -ipstatic_source_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ipstatic -force -quiet
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name rom_mem_1 -dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {76800} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/res/pat_gen_1.coe} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_mem_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/res/pat_gen_1.coe' provided. It will be converted relative to IP Instance files '../../res/pat_gen_1.coe'
generate_target {instantiation_template} [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_mem_1'...
generate_target all [get_files  c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_mem_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_mem_1'...
export_ip_user_files -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci]
launch_run -jobs 6 rom_mem_1_synth_1
[Tue Jan 03 16:46:06 2023] Launched rom_mem_1_synth_1...
Run output will be captured here: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.runs/rom_mem_1_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'rom_mem_1'... please wait for 'rom_mem_1_synth_1' run to finish...
wait_on_run rom_mem_1_synth_1
[Tue Jan 03 16:46:06 2023] Waiting for rom_mem_1_synth_1 to finish...
[Tue Jan 03 16:46:11 2023] Waiting for rom_mem_1_synth_1 to finish...
[Tue Jan 03 16:46:16 2023] Waiting for rom_mem_1_synth_1 to finish...
[Tue Jan 03 16:46:21 2023] Waiting for rom_mem_1_synth_1 to finish...
[Tue Jan 03 16:46:31 2023] Waiting for rom_mem_1_synth_1 to finish...
[Tue Jan 03 16:46:41 2023] Waiting for rom_mem_1_synth_1 to finish...
[Tue Jan 03 16:46:51 2023] Waiting for rom_mem_1_synth_1 to finish...
[Tue Jan 03 16:47:01 2023] Waiting for rom_mem_1_synth_1 to finish...
[Tue Jan 03 16:47:06 2023] rom_mem_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 1108.355 ; gain = 49.750
export_simulation -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci] -directory C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files -ipstatic_source_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ipstatic -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name rom_mem_2 -dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {10000} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/res/pat_gen_2.coe} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_mem_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/res/pat_gen_2.coe' provided. It will be converted relative to IP Instance files '../../res/pat_gen_2.coe'
generate_target {instantiation_template} [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_mem_2'...
generate_target all [get_files  c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_mem_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_mem_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_mem_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_mem_2'...
export_ip_user_files -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci]
launch_run -jobs 8 rom_mem_2_synth_1
[Tue Jan 03 16:48:12 2023] Launched rom_mem_2_synth_1...
Run output will be captured here: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.runs/rom_mem_2_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'rom_mem_2'... please wait for 'rom_mem_2_synth_1' run to finish...
wait_on_run rom_mem_2_synth_1
[Tue Jan 03 16:48:12 2023] Waiting for rom_mem_2_synth_1 to finish...
[Tue Jan 03 16:48:17 2023] Waiting for rom_mem_2_synth_1 to finish...
[Tue Jan 03 16:48:22 2023] Waiting for rom_mem_2_synth_1 to finish...
[Tue Jan 03 16:48:27 2023] Waiting for rom_mem_2_synth_1 to finish...
[Tue Jan 03 16:48:37 2023] Waiting for rom_mem_2_synth_1 to finish...
[Tue Jan 03 16:48:47 2023] Waiting for rom_mem_2_synth_1 to finish...
[Tue Jan 03 16:48:57 2023] Waiting for rom_mem_2_synth_1 to finish...
[Tue Jan 03 16:48:57 2023] rom_mem_2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1108.355 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci] -directory C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files -ipstatic_source_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ipstatic -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 03 16:50:39 2023...
