
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.15

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.04    0.00    0.00    0.20 ^ tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 ^ _220_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.05    0.07    0.27 v _220_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _022_ (net)
                  0.05    0.00    0.27 v spi_cs_n$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.27   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    32    0.31    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.00    0.40 ^ bit_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.26    0.54    0.54 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_counter[0] (net)
                  0.26    0.00    0.54 ^ _253_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.40    0.40    0.94 ^ _253_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _126_ (net)
                  0.40    0.00    0.94 ^ _132_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.16    0.12    1.06 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _109_ (net)
                  0.16    0.00    1.06 v _133_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     5    0.04    0.16    0.34    1.40 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _113_ (net)
                  0.16    0.00    1.40 v _248_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.19    0.32    1.72 v _248_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _115_ (net)
                  0.19    0.00    1.72 v _163_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.30    0.22    1.94 ^ _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _052_ (net)
                  0.30    0.00    1.94 ^ _174_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.17    0.12    2.05 v _174_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _062_ (net)
                  0.17    0.00    2.05 v _175_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.05    0.16    0.38    2.43 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _063_ (net)
                  0.16    0.00    2.43 v _180_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.00    0.38    0.25    2.68 ^ _180_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _006_ (net)
                  0.38    0.00    2.68 ^ miso_capture[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ miso_capture[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                  7.15   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    32    0.31    0.21    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.00    0.40 ^ bit_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: bit_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: miso_capture[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.26    0.54    0.54 ^ bit_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_counter[0] (net)
                  0.26    0.00    0.54 ^ _253_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.40    0.40    0.94 ^ _253_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _126_ (net)
                  0.40    0.00    0.94 ^ _132_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.16    0.12    1.06 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _109_ (net)
                  0.16    0.00    1.06 v _133_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     5    0.04    0.16    0.34    1.40 v _133_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _113_ (net)
                  0.16    0.00    1.40 v _248_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.19    0.32    1.72 v _248_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _115_ (net)
                  0.19    0.00    1.72 v _163_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.30    0.22    1.94 ^ _163_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _052_ (net)
                  0.30    0.00    1.94 ^ _174_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.17    0.12    2.05 v _174_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _062_ (net)
                  0.17    0.00    2.05 v _175_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.05    0.16    0.38    2.43 v _175_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _063_ (net)
                  0.16    0.00    2.43 v _180_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.00    0.38    0.25    2.68 ^ _180_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _006_ (net)
                  0.38    0.00    2.68 ^ miso_capture[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ miso_capture[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -2.68   data arrival time
-----------------------------------------------------------------------------
                                  7.15   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.43e-03   6.80e-04   1.97e-08   6.12e-03  58.3%
Combinational          3.04e-03   1.33e-03   2.75e-08   4.37e-03  41.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.47e-03   2.01e-03   4.72e-08   1.05e-02 100.0%
                          80.8%      19.2%       0.0%
