#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Nov 26 16:31:03 2022
# Process ID: 17812
# Current directory: D:/Dale/Desktop/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1620 D:\Dale\Desktop\lab5\lab5.xpr
# Log file: D:/Dale/Desktop/lab5/vivado.log
# Journal file: D:/Dale/Desktop/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dale/Desktop/lab5/lab5.xpr
INFO: [Project 1-313] Project file moved from 'E:/1111/DCCDL/VIVADO/Lab5/lab5' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Dale/Desktop/arctangent_1124/arctangent.srcs/sources_1/new/scaling_xin.v', nor could it be found using path 'E:/1111/DCCDL/VIVADO/Lab5/arctangent_1124/arctangent.srcs/sources_1/new/scaling_xin.v'.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'lab5.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 810.941 ; gain = 163.523
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as lab5 D:/Dale/Desktop/project2/lab5 -force
save_project_as: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 840.184 ; gain = 7.574
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
WARNING: [Vivado 12-628] No current design set.
INFO: [SIM-utils-24] Writing simulation netlist file for design ''...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/synth/func/xsim/top_tb_func_synth.v"
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.

    while executing
"write_verilog -mode funcsim -nolib -force -file "D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/synth/func/xsim/top_tb_func_synth.v""
    ("eval" body line 1)
    invoked from within
"eval "write_verilog $wv_args""
    (procedure "xcs_write_design_netlist" line 85)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 32)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 19)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type functional -run_dir D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/synth/func/xsi..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctan_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctan_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctan_top.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctangent9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arctangent9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/initial_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module initial_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/imports/new/scaling_xin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scaling_xin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 1fbda77722b44ea08ec442db8977d89c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1fbda77722b44ea08ec442db8977d89c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'xin' [D:/Dale/Desktop/project2/lab5/lab5.srcs/sim_1/new/top_tb.v:21]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'xin' [D:/Dale/Desktop/project2/lab5/lab5.srcs/sources_1/new/arctan_top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.initial_stage
Compiling module xil_defaultlib.arctangent0
Compiling module xil_defaultlib.arctangent1
Compiling module xil_defaultlib.arctangent2
Compiling module xil_defaultlib.arctangent3
Compiling module xil_defaultlib.arctangent4
Compiling module xil_defaultlib.arctangent5
Compiling module xil_defaultlib.arctangent6
Compiling module xil_defaultlib.arctangent7
Compiling module xil_defaultlib.arctangent8
Compiling module xil_defaultlib.arctangent9
Compiling module xil_defaultlib.arctangent10
Compiling module xil_defaultlib.arctangent11
Compiling module xil_defaultlib.scaling_xin
Compiling module xil_defaultlib.arctan_top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 26 16:34:17 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 26 16:34:17 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 846.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {D:/Dale/Desktop/project2/lab5/lab5.srcs/sim_1/imports/arctangent/arctan1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/project2/lab5/lab5.srcs/sim_1/imports/arctangent/arctan1_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 873.625 ; gain = 26.754
run all
reset_run impl_1
launch_runs impl_1 -jobs 4
ERROR: [Runs 36-378] The checkpoint 'D:/Dale/Desktop/project2/lab5/lab5.runs/synth_1/arctan_top.dcp' was created with 'Vivado v2020.2 (64-bit)', and cannot be opened in this version.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 878.684 ; gain = 0.000
launch_runs impl_1 -jobs 4
ERROR: [Runs 36-378] The checkpoint 'D:/Dale/Desktop/project2/lab5/lab5.runs/synth_1/arctan_top.dcp' was created with 'Vivado v2020.2 (64-bit)', and cannot be opened in this version.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 16:48:26 2022...
