$comment
	File created using the following command:
		vcd file g06_lab2.msim.vcd -direction
$end
$date
	Wed Oct 18 19:21:19 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module g06_lab2_vlg_vec_tst $end
$var reg 16 ! seed [15:0] $end
$var wire 1 " rand [29] $end
$var wire 1 # rand [28] $end
$var wire 1 $ rand [27] $end
$var wire 1 % rand [26] $end
$var wire 1 & rand [25] $end
$var wire 1 ' rand [24] $end
$var wire 1 ( rand [23] $end
$var wire 1 ) rand [22] $end
$var wire 1 * rand [21] $end
$var wire 1 + rand [20] $end
$var wire 1 , rand [19] $end
$var wire 1 - rand [18] $end
$var wire 1 . rand [17] $end
$var wire 1 / rand [16] $end
$var wire 1 0 rand [15] $end
$var wire 1 1 rand [14] $end
$var wire 1 2 rand [13] $end
$var wire 1 3 rand [12] $end
$var wire 1 4 rand [11] $end
$var wire 1 5 rand [10] $end
$var wire 1 6 rand [9] $end
$var wire 1 7 rand [8] $end
$var wire 1 8 rand [7] $end
$var wire 1 9 rand [6] $end
$var wire 1 : rand [5] $end
$var wire 1 ; rand [4] $end
$var wire 1 < rand [3] $end
$var wire 1 = rand [2] $end
$var wire 1 > rand [1] $end
$var wire 1 ? rand [0] $end
$var wire 1 @ sampler $end
$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var tri1 1 D devclrn $end
$var tri1 1 E devpor $end
$var tri1 1 F devoe $end
$var wire 1 G inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~1 $end
$var wire 1 H inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~3 $end
$var wire 1 I inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~5 $end
$var wire 1 J inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~7 $end
$var wire 1 K inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~9 $end
$var wire 1 L inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~11 $end
$var wire 1 M inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~13 $end
$var wire 1 N inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~15 $end
$var wire 1 O inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~17 $end
$var wire 1 P inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~19 $end
$var wire 1 Q inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~21 $end
$var wire 1 R inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~23 $end
$var wire 1 S inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~25 $end
$var wire 1 T inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~26_combout $end
$var wire 1 U inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~24_combout $end
$var wire 1 V inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~22_combout $end
$var wire 1 W inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~20_combout $end
$var wire 1 X inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~16_combout $end
$var wire 1 Y inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~14_combout $end
$var wire 1 Z inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~4_combout $end
$var wire 1 [ inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~2_combout $end
$var wire 1 \ inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~1 $end
$var wire 1 ] inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~3 $end
$var wire 1 ^ inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~5 $end
$var wire 1 _ inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~7 $end
$var wire 1 ` inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~9 $end
$var wire 1 a inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~11 $end
$var wire 1 b inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~13 $end
$var wire 1 c inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~15 $end
$var wire 1 d inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~17 $end
$var wire 1 e inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~19 $end
$var wire 1 f inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~21 $end
$var wire 1 g inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~23 $end
$var wire 1 h inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~25 $end
$var wire 1 i inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~27 $end
$var wire 1 j inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~29 $end
$var wire 1 k inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~31 $end
$var wire 1 l inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~33 $end
$var wire 1 m inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~35 $end
$var wire 1 n inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~37 $end
$var wire 1 o inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~39 $end
$var wire 1 p inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~41 $end
$var wire 1 q inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~43 $end
$var wire 1 r inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~45 $end
$var wire 1 s inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~47 $end
$var wire 1 t inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~49 $end
$var wire 1 u inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~51 $end
$var wire 1 v inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~53 $end
$var wire 1 w inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~55 $end
$var wire 1 x inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~56_combout $end
$var wire 1 y inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~54_combout $end
$var wire 1 z inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~52_combout $end
$var wire 1 { inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~50_combout $end
$var wire 1 | inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~18_combout $end
$var wire 1 } inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~48_combout $end
$var wire 1 ~ inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~46_combout $end
$var wire 1 !! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~44_combout $end
$var wire 1 "! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~12_combout $end
$var wire 1 #! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~42_combout $end
$var wire 1 $! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~10_combout $end
$var wire 1 %! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~40_combout $end
$var wire 1 &! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~8_combout $end
$var wire 1 '! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~38_combout $end
$var wire 1 (! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~6_combout $end
$var wire 1 )! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~36_combout $end
$var wire 1 *! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~34_combout $end
$var wire 1 +! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~32_combout $end
$var wire 1 ,! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 -! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~30_combout $end
$var wire 1 .! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~28_combout $end
$var wire 1 /! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~26_combout $end
$var wire 1 0! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~24_combout $end
$var wire 1 1! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~22_combout $end
$var wire 1 2! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~20_combout $end
$var wire 1 3! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~18_combout $end
$var wire 1 4! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~16_combout $end
$var wire 1 5! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~14_combout $end
$var wire 1 6! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~12_combout $end
$var wire 1 7! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~10_combout $end
$var wire 1 8! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~8_combout $end
$var wire 1 9! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~6_combout $end
$var wire 1 :! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~4_combout $end
$var wire 1 ;! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~2_combout $end
$var wire 1 <! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 =! seed~combout [15] $end
$var wire 1 >! seed~combout [14] $end
$var wire 1 ?! seed~combout [13] $end
$var wire 1 @! seed~combout [12] $end
$var wire 1 A! seed~combout [11] $end
$var wire 1 B! seed~combout [10] $end
$var wire 1 C! seed~combout [9] $end
$var wire 1 D! seed~combout [8] $end
$var wire 1 E! seed~combout [7] $end
$var wire 1 F! seed~combout [6] $end
$var wire 1 G! seed~combout [5] $end
$var wire 1 H! seed~combout [4] $end
$var wire 1 I! seed~combout [3] $end
$var wire 1 J! seed~combout [2] $end
$var wire 1 K! seed~combout [1] $end
$var wire 1 L! seed~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
0?
1>
1=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
1.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
x@
0A
1B
xC
1D
1E
1F
0G
1H
0I
1J
0K
1L
0M
1N
0O
1P
0Q
1R
0S
0T
0U
0V
0W
0X
0Y
0Z
1[
0\
1]
0^
1_
0`
1a
0b
1c
0d
1e
0f
1g
0h
1i
0j
1k
0l
1m
0n
1o
0p
1q
0r
1s
0t
1u
0v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
1;!
1<!
0L!
1K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
$end
#1000000
