Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 6c86aaafb83c4e45a8fc1dd10fd68c91 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mriscvcore_tb_behav xil_defaultlib.mriscvcore_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 33 differs from formal bit length 32 for port ADD_Alu [/home/ckdur/Documents/mriscv_vivado_arty/mriscvcore/ALU/ALU.v:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY_INTERFACE
Compiling module xil_defaultlib.DECO_INSTR
Compiling module xil_defaultlib.true_dpram_sclk
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU_add(REG_ALU=1'b1,REG_OUT=1'b...
Compiling module xil_defaultlib.ALU_sub(REG_ALU=1'b1,REG_OUT=1'b...
Compiling module xil_defaultlib.ALU_and(REG_ALU=1'b1,REG_OUT=1'b...
Compiling module xil_defaultlib.ALU_xor(REG_ALU=1'b1,REG_OUT=1'b...
Compiling module xil_defaultlib.ALU_or(REG_ALU=1'b1,REG_OUT=1'b1...
Compiling module xil_defaultlib.ALU_beq(REG_ALU=1'b1,REG_OUT=1'b...
Compiling module xil_defaultlib.ALU_blt(REG_ALU=1'b1,REG_OUT=1'b...
Compiling module xil_defaultlib.ALU_bltu(REG_ALU=1'b1,REG_OUT=1'...
Compiling module xil_defaultlib.ALU_sXXx(REG_ALU=1'b1,REG_OUT=1'...
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.divM
Compiling module xil_defaultlib.Count
Compiling module xil_defaultlib.IRQ
Compiling module xil_defaultlib.FSM_Booth
Compiling module xil_defaultlib.Alg_Booth
Compiling module xil_defaultlib.FSM_Booth(BITS_BOOTH=17)
Compiling module xil_defaultlib.Alg_Booth(SWORD=18)
Compiling module xil_defaultlib.MULT
Compiling module xil_defaultlib.UTILITY
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.mriscvcore
Compiling module xil_defaultlib.mriscvcore_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mriscvcore_tb_behav
