GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\SPI7001_pack\SPI7001_gowin.vp'
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\ap3216c.v'
WARN  (EX3012) : Empty statement in sequential block("D:\fpga\TEST_11.12\project\src\ap3216c.v":136)
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\i2c_dri.v'
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\led_part\led_pll\7001_rpll.v'
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v'
Analyzing included file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_defines.v'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v":2)
Back to file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v":2)
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\bit_align_ctl.v'
Analyzing included file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_defines.v'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\bit_align_ctl.v":2)
Back to file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\bit_align_ctl.v'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\bit_align_ctl.v":2)
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\gowin_rpll\LVDS_RX_rPLL.v'
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_defines.v'
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_top.v'
Analyzing included file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_defines.v'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_top.v":1)
Back to file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_top.v'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_top.v":1)
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\word_align_ctl.v'
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\gowin_rpll\LVDS_TX_rPLL.v'
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\ip_gddr71tx.v'
Analyzing included file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\lvds_7to1_tx_defines.v'("D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\ip_gddr71tx.v":2)
Back to file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\ip_gddr71tx.v'("D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\ip_gddr71tx.v":2)
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\lvds_7to1_tx_defines.v'
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\lvds_7to1_tx_top.v'
Analyzing included file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\lvds_7to1_tx_defines.v'("D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\lvds_7to1_tx_top.v":1)
Back to file 'D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\lvds_7to1_tx_top.v'("D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\lvds_7to1_tx_top.v":1)
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\lvds_video_top.v'
Undeclared symbol 'scan1_wire', assumed default net type 'wire'("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":229)
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\ramflag_1.v'
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\src\sram_top_pack\sram_top_gowin.vp'
Analyzing Verilog file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX3073) : Port 'ps_data' remains unconnected for this instance("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":90)
WARN  (EX3073) : Port 'promdout' remains unconnected for this instance("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":211)
Compiling module 'lvds_video_top'("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":2)
WARN  (EX3771) : Module instantiation should have an instance name("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":47)
Compiling module 'i2c_dri'("D:\fpga\TEST_11.12\project\src\i2c_dri.v":13)
WARN  (EX3780) : Using initial value of 'clk_freq' since it is never assigned("D:\fpga\TEST_11.12\project\src\i2c_dri.v":39)
WARN  (EX3780) : Using initial value of 'i2c_freq' since it is never assigned("D:\fpga\TEST_11.12\project\src\i2c_dri.v":40)
Compiling module 'ap3216c'("D:\fpga\TEST_11.12\project\src\ap3216c.v":27)
WARN  (EX2420) : Latch inferred for net 'als_data[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
Compiling module 'LVDS_7to1_RX_Top'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_top.v":3)
Compiling module 'LVDS71RX_1CLK8DATA'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v":6)
Compiling module 'LVDS_RX_rPLL'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\gowin_rpll\LVDS_RX_rPLL.v":1)
Compiling module 'bit_align_ctl'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\bit_align_ctl.v":5)
WARN  (EX2420) : Latch inferred for net 'next_state[3]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\bit_align_ctl.v":126)
Compiling module 'word_align_ctl'("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\word_align_ctl.v":1)
Compiling module 'LVDS_7to1_TX_Top'("D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\lvds_7to1_tx_top.v":3)
Compiling module 'LVDS_TX_rPLL'("D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\gowin_rpll\LVDS_TX_rPLL.v":1)
Compiling module 'ip_gddr71tx'("D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\ip_gddr71tx.v":4)
Compiling module 'SPI7001_25M_1M_rPLL'("D:\fpga\TEST_11.12\project\src\led_part\led_pll\7001_rpll.v":1)
Compiling module 'ramflag_1'("D:\fpga\TEST_11.12\project\src\ramflag_1.v":3)
Extracting RAM for identifier 'grayout'("D:\fpga\TEST_11.12\project\src\ramflag_1.v":25)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("D:\fpga\TEST_11.12\project\src\ramflag_1.v":48)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 31("D:\fpga\TEST_11.12\project\src\ramflag_1.v":64)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("D:\fpga\TEST_11.12\project\src\ramflag_1.v":82)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("D:\fpga\TEST_11.12\project\src\ramflag_1.v":97)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("D:\fpga\TEST_11.12\project\src\ramflag_1.v":124)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("D:\fpga\TEST_11.12\project\src\ramflag_1.v":145)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("D:\fpga\TEST_11.12\project\src\ramflag_1.v":148)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 8("D:\fpga\TEST_11.12\project\src\ramflag_1.v":151)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 5("D:\fpga\TEST_11.12\project\src\ramflag_1.v":152)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 5("D:\fpga\TEST_11.12\project\src\ramflag_1.v":157)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\fpga\TEST_11.12\project\src\ramflag_1.v":234)
Compiling module 'sram_top_gowin_top'("D:\fpga\TEST_11.12\project\src\sram_top_pack\sram_top_gowin.vp":1)
Compiling module '**'("D:\fpga\TEST_11.12\project\src\sram_top_pack\sram_top_gowin.vp":1259)
Compiling module 'SPI7001_gowin_top'("D:\fpga\TEST_11.12\project\src\SPI7001_pack\SPI7001_gowin.vp":1)
Compiling module '**'("D:\fpga\TEST_11.12\project\src\SPI7001_pack\SPI7001_gowin.vp":2379)
WARN  (EX2565) : Input 'cnt_s[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_s[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_s[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_s[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_s[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_s[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_s[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_s[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_s[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_s[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_ms[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_ms[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_ms[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_ms[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_ms[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_ms[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_ms[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_ms[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_ms[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_ms[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_us[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_us[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_us[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_us[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_us[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_us[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_us[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_us[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_us[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
WARN  (EX2565) : Input 'cnt_us[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\TEST_11.12\project\src\lvds_video_top.v":230)
Compiling module 'gw_gao'("D:\fpga\TEST_11.12\project\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("D:\fpga\Gowin_pack\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "lvds_video_top"
WARN  (EX0206) : Instance "rpll_inst" 's parameter "DEVICE" value invalid("D:\fpga\TEST_11.12\project\src\lvds_7to1_tx\gowin_rpll\LVDS_TX_rPLL.v":31)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'als_data[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
WARN  (DI0003) : Latch inferred for net 'als_data[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
WARN  (DI0003) : Latch inferred for net 'als_data[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
WARN  (DI0003) : Latch inferred for net 'als_data[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
WARN  (DI0003) : Latch inferred for net 'als_data[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
WARN  (DI0003) : Latch inferred for net 'als_data[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
WARN  (DI0003) : Latch inferred for net 'als_data[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
WARN  (DI0003) : Latch inferred for net 'als_data[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
WARN  (DI0003) : Latch inferred for net 'als_data[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
WARN  (DI0003) : Latch inferred for net 'als_data[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\fpga\TEST_11.12\project\src\ap3216c.v":232)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "bit_align_ctl" instantiated to "bit_aln_ctl_inst" is swept in optimizing("D:\fpga\TEST_11.12\project\src\lvds_7to1_rx\lvds_7to1_rx_top.v":461)
[95%] Generate netlist file "D:\fpga\TEST_11.12\project\impl\gwsynthesis\lvds_video.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk" and "i4/u_ap3216c_0_3"
[100%] Generate report file "D:\fpga\TEST_11.12\project\impl\gwsynthesis\lvds_video_syn.rpt.html" completed
GowinSynthesis finish
