// PC module
module pc(in, clk, notUpdate, out);
input [31:0] in; 
input clk;
input notUpdate;
output reg [31:0] out;
reg temp = 0;

always @(posedge clk) begin
	if (temp == 0) begin
		out = temp;
		temp = 1;
	end
	else begin
		if (notUpdate!=1) out = in;
	end
end
	
endmodule 