<stg><name>DigitRec</name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="6" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="10" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln211" val="1"/>
</and_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="13" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="15" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecBitsMap([18000 x i256]* %global_training_set_V), !map !48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecBitsMap([2000 x i256]* %global_test_set_V), !map !54

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecBitsMap([2000 x i8]* %global_results), !map !60

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_training), !map !64

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl1:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_test), !map !70

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl1:5  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @DigitRec_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:6  %num_test_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_test)

]]></Node>
<StgValue><ssdm name="num_test_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:7  %num_training_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_training)

]]></Node>
<StgValue><ssdm name="num_training_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="64">
<![CDATA[
codeRepl1:8  %knn_set = alloca [30 x i11], align 2

]]></Node>
<StgValue><ssdm name="knn_set"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
codeRepl1:9  br label %0

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i15 [ 0, %codeRepl1 ], [ %i, %1 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %icmp_ln169 = icmp eq i15 %i_0, -14768

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18000, i64 18000, i64 18000)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %i = add i15 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln169, label %.preheader18.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="15">
<![CDATA[
:0  %zext_ln172 = zext i15 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %global_training_set_s = getelementptr [18000 x i256]* %global_training_set_V, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="global_training_set_s"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="256" op_0_bw="15">
<![CDATA[
:2  %global_training_set_1 = load i256* %global_training_set_s, align 32

]]></Node>
<StgValue><ssdm name="global_training_set_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:0  br label %.preheader18

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="256" op_0_bw="15">
<![CDATA[
:2  %global_training_set_1 = load i256* %global_training_set_s, align 32

]]></Node>
<StgValue><ssdm name="global_training_set_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %training_set_V_addr = getelementptr [18000 x i256]* @training_set_V, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="training_set_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="256" op_1_bw="15">
<![CDATA[
:4  store i256 %global_training_set_1, i256* %training_set_V_addr, align 32

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %0

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader18:0  %i1_0 = phi i31 [ %i_5, %hls_label_1 ], [ 0, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="31">
<![CDATA[
.preheader18:1  %zext_ln176 = zext i31 %i1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:2  %icmp_ln176 = icmp slt i32 %zext_ln176, %num_test_read

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader18:3  %i_5 = add i31 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:4  br i1 %icmp_ln176, label %hls_label_1, label %2

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="31">
<![CDATA[
hls_label_1:2  %zext_ln179 = zext i31 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:3  %global_test_set_V_ad = getelementptr [2000 x i256]* %global_test_set_V, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="global_test_set_V_ad"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="11">
<![CDATA[
hls_label_1:4  %global_test_set_V_lo = load i256* %global_test_set_V_ad, align 32

]]></Node>
<StgValue><ssdm name="global_test_set_V_lo"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="65" op_0_bw="32">
<![CDATA[
:0  %sext_ln182 = sext i32 %num_training_read to i65

]]></Node>
<StgValue><ssdm name="sext_ln182"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:1  %mul_ln182 = mul i65 %sext_ln182, 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln182"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:2  %sub_ln182 = sub i65 0, %mul_ln182

]]></Node>
<StgValue><ssdm name="sub_ln182"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %num_training_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_8 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln182, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="29" op_0_bw="29" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_9 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln182, i32 36, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
:6  %select_ln182 = select i1 %tmp_7, i29 %tmp_8, i29 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln182"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:7  %sub_ln182_1 = sub i29 0, %select_ln182

]]></Node>
<StgValue><ssdm name="sub_ln182_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
:8  %select_ln182_1 = select i1 %tmp_7, i29 %sub_ln182_1, i29 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln182_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:9  %iter_cnt = add i29 %select_ln182_1, -1

]]></Node>
<StgValue><ssdm name="iter_cnt"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %3

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 1000, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="256" op_0_bw="11">
<![CDATA[
hls_label_1:4  %global_test_set_V_lo = load i256* %global_test_set_V_ad, align 32

]]></Node>
<StgValue><ssdm name="global_test_set_V_lo"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:5  %test_set_V_addr = getelementptr [2000 x i256]* @test_set_V, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="test_set_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="256" op_1_bw="11">
<![CDATA[
hls_label_1:6  store i256 %global_test_set_V_lo, i256* %test_set_V_addr, align 32

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:8  br label %.preheader18

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %t_0 = phi i31 [ 0, %2 ], [ %t, %TEST_LOOP_end ]

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln185 = zext i31 %t_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln185 = icmp slt i32 %zext_ln185, %num_test_read

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %t = add i31 %t_0, 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln185, label %TEST_LOOP_begin, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="31">
<![CDATA[
TEST_LOOP_begin:3  %zext_ln189 = zext i31 %t_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
TEST_LOOP_begin:4  %test_set_V_addr_1 = getelementptr [2000 x i256]* @test_set_V, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="test_set_V_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="256" op_0_bw="11">
<![CDATA[
TEST_LOOP_begin:5  %test_instance_V = load i256* %test_set_V_addr_1, align 32

]]></Node>
<StgValue><ssdm name="test_instance_V"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TEST_LOOP_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln186"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
TEST_LOOP_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
TEST_LOOP_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 1000, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln187"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="256" op_0_bw="11">
<![CDATA[
TEST_LOOP_begin:5  %test_instance_V = load i256* %test_set_V_addr_1, align 32

]]></Node>
<StgValue><ssdm name="test_instance_V"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
TEST_LOOP_begin:6  br label %4

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i2_0 = phi i5 [ 0, %TEST_LOOP_begin ], [ %i_6, %5 ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln192 = icmp eq i5 %i2_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_6 = add i5 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln192, label %.preheader17.preheader, label %5

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln193"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln196 = zext i5 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %knn_set_addr = getelementptr [30 x i11]* %knn_set, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="knn_set_addr"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="11" op_1_bw="5">
<![CDATA[
:3  store i11 256, i11* %knn_set_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln192" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:0  br label %.preheader17

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader17:0  %i3_0 = phi i11 [ %i_8, %TRAINING_LOOP_end ], [ 0, %.preheader17.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="11">
<![CDATA[
.preheader17:1  %zext_ln199 = zext i11 %i3_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="11">
<![CDATA[
.preheader17:2  %zext_ln199_1 = zext i11 %i3_0 to i29

]]></Node>
<StgValue><ssdm name="zext_ln199_1"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader17:3  %icmp_ln199 = icmp eq i11 %i3_0, -248

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1800, i64 900)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader17:5  %i_8 = add i11 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:6  br i1 %icmp_ln199, label %TEST_LOOP_end, label %TRAINING_LOOP_begin

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TRAINING_LOOP_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln200"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
TRAINING_LOOP_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
TRAINING_LOOP_begin:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %indvars_iv = phi i15 [ %add_ln202, %update_knn.exit ], [ 0, %TRAINING_LOOP_begin ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i4 [ %j, %update_knn.exit ], [ 0, %TRAINING_LOOP_begin ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="4">
<![CDATA[
:2  %j_0_cast2 = zext i4 %j_0 to i6

]]></Node>
<StgValue><ssdm name="j_0_cast2"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln202 = icmp eq i4 %j_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln202, label %12, label %7

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln206 = add i15 %indvars_iv, %zext_ln199

]]></Node>
<StgValue><ssdm name="add_ln206"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln206 = zext i15 %add_ln206 to i64

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %training_set_V_addr_1 = getelementptr [18000 x i256]* @training_set_V, i64 0, i64 %zext_ln206

]]></Node>
<StgValue><ssdm name="training_set_V_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="15">
<![CDATA[
:4  %training_instance_V = load i256* %training_set_V_addr_1, align 32

]]></Node>
<StgValue><ssdm name="training_instance_V"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %j_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %sub_ln209 = sub i6 %shl_ln, %j_0_cast2

]]></Node>
<StgValue><ssdm name="sub_ln209"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
:0  %icmp_ln211 = icmp eq i29 %zext_ln199_1, %iter_cnt

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln211, label %TEST_LOOP_end, label %TRAINING_LOOP_end

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
TRAINING_LOOP_end:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str14, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
TRAINING_LOOP_end:1  br label %.preheader17

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln211" val="1"/>
</and_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="11">
<![CDATA[
TEST_LOOP_end:0  %max_vote = call fastcc zeroext i8 @knn_vote([30 x i11]* %knn_set)

]]></Node>
<StgValue><ssdm name="max_vote"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="15">
<![CDATA[
:4  %training_instance_V = load i256* %training_set_V_addr_1, align 32

]]></Node>
<StgValue><ssdm name="training_instance_V"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:7  %ret_V = xor i256 %training_instance_V, %test_instance_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %8

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %dist = phi i9 [ 0, %7 ], [ %cnt, %9 ]

]]></Node>
<StgValue><ssdm name="dist"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %bvh_d_index = phi i9 [ 0, %7 ], [ %i_9, %9 ]

]]></Node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
:2  %zext_ln35_1 = zext i9 %bvh_d_index to i32

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln17 = icmp eq i9 %bvh_d_index, -256

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %i_9 = add i9 %bvh_d_index, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln17, label %popcount.exit.i.preheader, label %9

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:0  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %ret_V, i32 %zext_ln35_1)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="1">
<![CDATA[
:1  %zext_ln18 = zext i1 %p_Result_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %cnt = add i9 %zext_ln18, %dist

]]></Node>
<StgValue><ssdm name="cnt"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %8

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="9">
<![CDATA[
popcount.exit.i.preheader:0  %zext_ln35 = zext i9 %dist to i32

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
popcount.exit.i.preheader:1  br label %popcount.exit.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
popcount.exit.i:0  %max_dist_0_i = phi i32 [ %select_ln44, %._crit_edge.i ], [ 0, %popcount.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="max_dist_0_i"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
popcount.exit.i:1  %max_dist_id_0_i = phi i32 [ %select_ln44_1, %._crit_edge.i ], [ 4, %popcount.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="max_dist_id_0_i"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
popcount.exit.i:2  %max_dist_id = phi i2 [ %k, %._crit_edge.i ], [ 0, %popcount.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="max_dist_id"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="2">
<![CDATA[
popcount.exit.i:3  %zext_ln47 = zext i2 %max_dist_id to i32

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
popcount.exit.i:4  %icmp_ln42 = icmp eq i2 %max_dist_id, -1

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
popcount.exit.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
popcount.exit.i:6  %k = add i2 %max_dist_id, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
popcount.exit.i:7  br i1 %icmp_ln42, label %10, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="2">
<![CDATA[
._crit_edge.i:1  %zext_ln44 = zext i2 %max_dist_id to i6

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i:2  %add_ln44 = add i6 %zext_ln44, %sub_ln209

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge.i:3  %zext_ln44_1 = zext i6 %add_ln44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:4  %knn_set_addr_1 = getelementptr [30 x i11]* %knn_set, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="knn_set_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="5">
<![CDATA[
._crit_edge.i:5  %knn_set_load = load i11* %knn_set_addr_1, align 2

]]></Node>
<StgValue><ssdm name="knn_set_load"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln52 = icmp slt i32 %zext_ln35, %max_dist_0_i

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln52, label %11, label %update_knn.exit

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="32">
<![CDATA[
:0  %trunc_ln53 = trunc i32 %max_dist_id_0_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln53 = add i6 %trunc_ln53, %sub_ln209

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="6">
<![CDATA[
:2  %sext_ln53 = sext i6 %add_ln53 to i64

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %knn_set_addr_2 = getelementptr [30 x i11]* %knn_set, i64 0, i64 %sext_ln53

]]></Node>
<StgValue><ssdm name="knn_set_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="9">
<![CDATA[
:4  %zext_ln53 = zext i9 %dist to i11

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="11" op_1_bw="5">
<![CDATA[
:5  store i11 %zext_ln53, i11* %knn_set_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %update_knn.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
update_knn.exit:0  %add_ln202 = add i15 %indvars_iv, 1800

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
update_knn.exit:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.i:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="5">
<![CDATA[
._crit_edge.i:5  %knn_set_load = load i11* %knn_set_addr_1, align 2

]]></Node>
<StgValue><ssdm name="knn_set_load"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.i:6  %max_dist = sext i11 %knn_set_load to i32

]]></Node>
<StgValue><ssdm name="max_dist"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:7  %icmp_ln44 = icmp sgt i32 %max_dist, %max_dist_0_i

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:8  %select_ln44 = select i1 %icmp_ln44, i32 %max_dist, i32 %max_dist_0_i

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:9  %select_ln44_1 = select i1 %icmp_ln44, i32 %zext_ln47, i32 %max_dist_id_0_i

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:10  br label %popcount.exit.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="168" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="11">
<![CDATA[
TEST_LOOP_end:0  %max_vote = call fastcc zeroext i8 @knn_vote([30 x i11]* %knn_set)

]]></Node>
<StgValue><ssdm name="max_vote"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
TEST_LOOP_end:1  %results_addr_1 = getelementptr inbounds [2000 x i8]* @results, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="results_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
TEST_LOOP_end:2  store i8 %max_vote, i8* %results_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
TEST_LOOP_end:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str12, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
TEST_LOOP_end:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader:0  %i4_0 = phi i31 [ %i_7, %hls_label_2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %zext_ln221 = zext i31 %i4_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln221 = icmp slt i32 %zext_ln221, %num_test_read

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:3  %i_7 = add i31 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln221, label %hls_label_2, label %13

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="31">
<![CDATA[
hls_label_2:2  %zext_ln224 = zext i31 %i4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:3  %results_addr = getelementptr inbounds [2000 x i8]* @results, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="results_addr"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="11">
<![CDATA[
hls_label_2:4  %results_load = load i8* %results_addr, align 1

]]></Node>
<StgValue><ssdm name="results_load"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln227"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_2:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 2000, i32 1000, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln222"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="11">
<![CDATA[
hls_label_2:4  %results_load = load i8* %results_addr, align 1

]]></Node>
<StgValue><ssdm name="results_load"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:5  %global_results_addr = getelementptr [2000 x i8]* %global_results, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="global_results_addr"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
hls_label_2:6  store i8 %results_load, i8* %global_results_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:7  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:8  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
