//*The Task: Implement a single-stage pipeline register in SystemVerilog using a standard valid/ready handshake. 
The Logic: The module sits between an input and output interface, accepts data when in_valid and in_ready are asserted, 
presents stored data on the output with out_valid, and correctly handles backpressure without data loss or duplication. 
The design should be fully synthesizable and reset to a clean empty state. *//

module pipeline_reg #(
    parameter WIDTH = 32
)(
    input  logic              clk,
    input  logic              rst_n,

    input  logic              in_valid,
    output logic              in_ready,
    input  logic [WIDTH-1:0] in_data,

    output logic              out_valid,
    input  logic              out_ready,
    output logic [WIDTH-1:0] out_data
);

    logic [WIDTH-1:0] data_reg;
    logic             valid_reg;

    // Ready generation (backpressure logic)
    assign in_ready  = !valid_reg || out_ready;

    // Output signals
    assign out_valid = valid_reg;
    assign out_data  = data_reg;

    always_ff @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            valid_reg <= 1'b0;   // clean empty state
            data_reg  <= '0;
        end
        else begin
            // Capture new data
            if (in_valid && in_ready) begin
                data_reg  <= in_data;
                valid_reg <= 1'b1;
            end
            // Data consumed by downstream
            else if (out_ready && valid_reg) begin
                valid_reg <= 1'b0;
            end
        end
    end

endmodule
