<module name="CLK3_FLAGMUX_CLK3" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_FLAGMUX_STDHOSTHDR_COREREG" acronym="L3_FLAGMUX_STDHOSTHDR_COREREG" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_CORECODE" width="6" begin="21" end="16" resetval="0x37" description="The Core Code field is a constant reporting a vendor-specific core generator code. Type: Constant. Reset value: 0x37." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_VENDORCODE" width="1" begin="0" end="0" resetval="1" description="The Vendor Code field is a constant reporting the core generator vendor code. Type: Constant. Reset value: 0x1." range="" rwaccess="R">
      <bitenum value="0" id="Third-party_vendor." token="STDHOSTHDR_COREREG_VENDORCODE_0_r" description="Third-party vendor."/>
      <bitenum value="1" id="" token="STDHOSTHDR_COREREG_VENDORCODE_1_r" description=""/>
    </bitfield>
  </register>
  <register id="L3_FLAGMUX_STDHOSTHDR_VERSIONREG" acronym="L3_FLAGMUX_STDHOSTHDR_VERSIONREG" offset="0x4" width="32" description="">
    <bitfield id="STDHOSTHDR_VERSIONREG_REVISIONID" width="8" begin="31" end="24" resetval="0x00" description="The Revision Identifier field is a constant reporting the core generator revision number. Type: Constant. Reset value: 0x0." range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM" width="24" begin="23" end="0" resetval="0x000000" description="Reserved. Type: Reserved. Reset value: Reserved." range="" rwaccess="R"/>
  </register>
  <register id="L3_FLAGMUX_MASK0" acronym="L3_FLAGMUX_MASK0" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASK0" width="8" begin="7" end="0" resetval="0x7F FFFF" description="Mask flag inputs 0 Type: Control. Reset value: 0x7F" range="" rwaccess="RW"/>
  </register>
  <register id="L3_FLAGMUX_REGERR0" acronym="L3_FLAGMUX_REGERR0" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REGERR0" width="8" begin="7" end="0" resetval="0x00000" description="Flag inputs 0 Type: Status. Reset value: X." range="" rwaccess="R"/>
  </register>
  <register id="L3_FLAGMUX_MASK1" acronym="L3_FLAGMUX_MASK1" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASK1" width="8" begin="7" end="0" resetval="0x7F FFFF" description="Mask flag inputs 1 Type: Control. Reset value: 0x7FFFFF." range="" rwaccess="RW"/>
  </register>
  <register id="L3_FLAGMUX_REGERR1" acronym="L3_FLAGMUX_REGERR1" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REGERR1" width="8" begin="7" end="0" resetval="0x00000" description="Flag inputs 1 Type: Status. Reset value: X." range="" rwaccess="R"/>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT_STDHOSTHDR_COREREG" acronym="L3_FLAGMUX_TIMEOUT_STDHOSTHDR_COREREG" offset="0x300" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0bxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_CORECODE" width="6" begin="21" end="16" resetval="0x37" description="The Core Code field is a constantreporting a vendor-specific core generator code. Type: Constant. Reset value: 0x37." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0bxxx xxxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_VENDORCODE" width="1" begin="0" end="0" resetval="1" description="The Vendor Code field is a constantreporting the core generator vendor code. Type: Constant. Reset value: 0x1." range="" rwaccess="R">
      <bitenum value="1" id="ARTERIS" token="STDHOSTHDR_COREREG_VENDORCODE_1_r" description=""/>
      <bitenum value="0" id="UNDEFINED" token="STDHOSTHDR_COREREG_VENDORCODE_0_r" description="Third-party vendor."/>
    </bitfield>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT_STDHOSTHDR_VERSIONREG" acronym="L3_FLAGMUX_TIMEOUT_STDHOSTHDR_VERSIONREG" offset="0x304" width="32" description="">
    <bitfield id="STDHOSTHDR_VERSIONREG_REVISIONID" width="8" begin="31" end="24" resetval="0x00" description="The Revision Identifier field is a constantreporting the core generator revision number. Type: Constant. Reset value: 0x0." range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM" width="24" begin="23" end="0" resetval="0x-- ----" description="Reserved. Type: Reserved. Reset value: Reserved." range="" rwaccess="R"/>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT_MASK0" acronym="L3_FLAGMUX_TIMEOUT_MASK0" offset="0x308" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0bxxx xxxx xxxx xxxx xxxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="MASK0" width="5" begin="4" end="0" resetval="0x00" description="mask flag inputs 0 Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_FLAGMUX_TIMEOUT_REGERR0" acronym="L3_FLAGMUX_TIMEOUT_REGERR0" offset="0x30C" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0bxxx xxxx xxxx xxxx xxxx xxxx xxxx" description="" range="" rwaccess="R"/>
    <bitfield id="REGERR0" width="5" begin="4" end="0" resetval="0bx xxxx" description="flag inputs 0 Type: Status. Reset value: X." range="" rwaccess="R"/>
  </register>
</module>
