
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b5599258, clang++ 11.1.0 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading SCL library '/home/pominiq/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' as a blackboxâ¦

1. Executing Liberty frontend: /home/pominiq/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v' to AST representation.
Generating RTLIL representation for module `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v' to AST representation.
Generating RTLIL representation for module `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v' to AST representation.
Generating RTLIL representation for module `\myproject'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v' to AST representation.
Generating RTLIL representation for module `\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0'.
Generating RTLIL representation for module `\myproject_mul_mul_17ns_18s_26_1_1'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v' to AST representation.
Generating RTLIL representation for module `\relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v' to AST representation.
Generating RTLIL representation for module `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v' to AST representation.
Generating RTLIL representation for module `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom'.
Generating RTLIL representation for module `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.v
Parsing SystemVerilog input from `/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.v' to AST representation.
Generating RTLIL representation for module `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom'.
Generating RTLIL representation for module `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2'.
Successfully finished Verilog frontend.

10. Generating Graphviz representation of design.
Writing dot description to `/home/pominiq/projectfolder/runs/RUN_2023-12-27_17-42-25/01-yosys-synthesis/hierarchy.dot'.
Dumping module myproject to page 1.

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \myproject
Used module:     \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s
Used module:         \myproject_mul_mul_17ns_18s_26_1_1
Used module:             \myproject_mul_mul_17ns_18s_26_1_1_DSP48_0
Used module:         \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2
Used module:             \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom
Used module:         \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1
Used module:             \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom
Used module:     \relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
Used module:     \dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0
Used module:     \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 17
Parameter \din1_WIDTH = 18
Parameter \dout_WIDTH = 26

11.2. Executing AST frontend in derive mode using pre-parsed AST for module `\myproject_mul_mul_17ns_18s_26_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 17
Parameter \din1_WIDTH = 18
Parameter \dout_WIDTH = 26
Generating RTLIL representation for module `$paramod$798f88adcfb596a5ebe22978243c46257b86e36c\myproject_mul_mul_17ns_18s_26_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 17
Parameter \din1_WIDTH = 18
Parameter \dout_WIDTH = 26
Found cached RTLIL representation for module `$paramod$798f88adcfb596a5ebe22978243c46257b86e36c\myproject_mul_mul_17ns_18s_26_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 17
Parameter \din1_WIDTH = 18
Parameter \dout_WIDTH = 26
Found cached RTLIL representation for module `$paramod$798f88adcfb596a5ebe22978243c46257b86e36c\myproject_mul_mul_17ns_18s_26_1_1'.
Parameter \DataWidth = 18
Parameter \AddressRange = 1024
Parameter \AddressWidth = 10

11.3. Executing AST frontend in derive mode using pre-parsed AST for module `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2'.
Parameter \DataWidth = 18
Parameter \AddressRange = 1024
Parameter \AddressWidth = 10
Generating RTLIL representation for module `$paramod$5a7d991a491e0c1de720c3d494adda6ce3f7bbd2\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2'.
Parameter \DataWidth = 17
Parameter \AddressRange = 1024
Parameter \AddressWidth = 10

11.4. Executing AST frontend in derive mode using pre-parsed AST for module `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1'.
Parameter \DataWidth = 17
Parameter \AddressRange = 1024
Parameter \AddressWidth = 10
Generating RTLIL representation for module `$paramod$38aabf019b1e89b46e6c708b3fcc39b188c456ca\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1'.

11.5. Analyzing design hierarchy..
Top module:  \myproject
Used module:     \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s
Used module:         $paramod$798f88adcfb596a5ebe22978243c46257b86e36c\myproject_mul_mul_17ns_18s_26_1_1
Used module:             \myproject_mul_mul_17ns_18s_26_1_1_DSP48_0
Used module:         $paramod$5a7d991a491e0c1de720c3d494adda6ce3f7bbd2\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2
Used module:             \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom
Used module:         $paramod$38aabf019b1e89b46e6c708b3fcc39b188c456ca\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1
Used module:             \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom
Used module:     \relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
Used module:     \dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0
Used module:     \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s

11.6. Analyzing design hierarchy..
Top module:  \myproject
Used module:     \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s
Used module:         $paramod$798f88adcfb596a5ebe22978243c46257b86e36c\myproject_mul_mul_17ns_18s_26_1_1
Used module:             \myproject_mul_mul_17ns_18s_26_1_1_DSP48_0
Used module:         $paramod$5a7d991a491e0c1de720c3d494adda6ce3f7bbd2\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2
Used module:             \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom
Used module:         $paramod$38aabf019b1e89b46e6c708b3fcc39b188c456ca\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1
Used module:             \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom
Used module:     \relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
Used module:     \dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0
Used module:     \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
Removing unused module `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2'.
Removing unused module `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1'.
Removing unused module `\myproject_mul_mul_17ns_18s_26_1_1'.
Removed 3 unused modules.
Renaming module myproject to myproject.

12. Executing HIERARCHY pass (managing design hierarchy).

12.1. Analyzing design hierarchy..
Top module:  \myproject
Used module:     \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s
Used module:         $paramod$798f88adcfb596a5ebe22978243c46257b86e36c\myproject_mul_mul_17ns_18s_26_1_1
Used module:             \myproject_mul_mul_17ns_18s_26_1_1_DSP48_0
Used module:         $paramod$5a7d991a491e0c1de720c3d494adda6ce3f7bbd2\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2
Used module:             \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom
Used module:         $paramod$38aabf019b1e89b46e6c708b3fcc39b188c456ca\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1
Used module:             \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom
Used module:     \relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
Used module:     \dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0
Used module:     \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s

12.2. Analyzing design hierarchy..
Top module:  \myproject
Used module:     \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s
Used module:         $paramod$798f88adcfb596a5ebe22978243c46257b86e36c\myproject_mul_mul_17ns_18s_26_1_1
Used module:             \myproject_mul_mul_17ns_18s_26_1_1_DSP48_0
Used module:         $paramod$5a7d991a491e0c1de720c3d494adda6ce3f7bbd2\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2
Used module:             \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom
Used module:         $paramod$38aabf019b1e89b46e6c708b3fcc39b188c456ca\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1
Used module:             \softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom
Used module:     \relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
Used module:     \dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0
Used module:     \dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
Removed 0 unused modules.

13. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.v:0$1327'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:0$1323'.
Cleaned up 0 empty switches.

14. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 8 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:889$887 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:881$881 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:873$875 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:865$869 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:857$857 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:849$833 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:841$825 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:833$805 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:825$803 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:817$795 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:809$793 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:801$789 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:793$783 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:785$779 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:777$775 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:769$769 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:761$763 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:753$761 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:745$755 in module myproject.
Marked 2 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:674$743 in module myproject.
Marked 2 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:662$735 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:652$727 in module myproject.
Marked 2 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:640$714 in module myproject.
Marked 2 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:628$704 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:618$699 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:608$696 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:600$694 in module myproject.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:349$1249 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:341$1241 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:333$1233 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:325$1225 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:317$1217 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:309$1213 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:301$1205 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:293$1201 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:285$1195 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:277$1189 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:269$1175 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:251$1164 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:241$1159 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:233$1157 in module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Marked 7 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:931$574 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:917$565 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 6 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:899$558 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 3 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:887$550 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:871$544 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:855$538 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:839$532 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:823$526 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:807$520 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:793$513 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:777$507 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:763$500 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:747$494 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:731$488 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:715$482 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 3 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:703$474 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:687$468 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:671$462 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:655$456 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:639$450 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:623$444 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:607$438 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:591$432 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:577$425 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:561$419 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:553$415 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:545$411 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:537$403 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:444$379 in module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Marked 6 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:995$267 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:979$261 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:963$255 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:947$249 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:931$243 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$238 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:903$233 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:887$227 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:871$221 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:855$215 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:841$208 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:825$202 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:809$196 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:793$190 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:777$184 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:763$179 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:749$174 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:733$168 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:717$162 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:701$156 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:685$150 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:671$145 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:657$140 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:643$135 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 3 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:631$129 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:617$124 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:603$119 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:589$114 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:575$109 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:561$104 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 4 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:547$99 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:531$93 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 5 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:515$87 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:507$83 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:499$79 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:491$71 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Marked 1 switch rules as full_case in process $proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:376$1 in module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
Removed a total of 0 dead cases.

15. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 119 assignments to connections.

16. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:0$951'.
  Set init value: \ap_CS_fsm = 6'000001
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \dense_input_V_preg = 64'0000000000000000000000000000000000000000000000000000000000000000
  Set init value: \dense_input_V_ap_vld_preg = 1'0
  Set init value: \ap_enable_reg_pp0_iter0_reg = 1'0
  Set init value: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start_reg = 1'0
  Set init value: \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_start_reg = 1'0
Found init rule in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:0$1314'.
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:0$693'.
  Set init value: \ap_CS_fsm = 6'000001
Found init rule in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:0$378'.
  Set init value: \ap_CS_fsm = 5'00001

17. Executing PROC_ARST pass (detect async resets in processes).

18. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~359 debug messages>

19. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:0$951'.
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1071$946'.
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1067$942'.
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1063$938'.
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1059$934'.
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:971$928'.
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:967$922'.
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:963$916'.
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:959$910'.
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:955$904'.
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:889$887'.
     1/8: $8\ap_NS_fsm[5:0]
     2/8: $7\ap_NS_fsm[5:0]
     3/8: $6\ap_NS_fsm[5:0]
     4/8: $5\ap_NS_fsm[5:0]
     5/8: $4\ap_NS_fsm[5:0]
     6/8: $3\ap_NS_fsm[5:0]
     7/8: $2\ap_NS_fsm[5:0]
     8/8: $1\ap_NS_fsm[5:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:881$881'.
     1/1: $1\layer5_out_2_V_ap_vld[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:873$875'.
     1/1: $1\layer5_out_1_V_ap_vld[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:865$869'.
     1/1: $1\layer5_out_0_V_ap_vld[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:857$857'.
     1/1: $1\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_ce[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:849$833'.
     1/1: $1\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_ce[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:841$825'.
     1/1: $1\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_start[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:833$805'.
     1/1: $1\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_ce[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:825$803'.
     1/1: $1\dense_input_V_in_sig[63:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:817$795'.
     1/1: $1\dense_input_V_blk_n[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:809$793'.
     1/1: $1\dense_input_V_ap_vld_in_sig[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:801$789'.
     1/1: $1\ap_reset_idle_pp0[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:793$783'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:785$779'.
     1/1: $1\ap_idle_pp0_1to2[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:777$775'.
     1/1: $1\ap_idle_pp0_0to1[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:769$769'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:761$763'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:753$761'.
     1/1: $1\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:745$755'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
     1/54: $0\layer4_out_2_V_reg_1149[15:0]
     2/54: $0\layer4_out_1_V_reg_1144[15:0]
     3/54: $0\layer4_out_0_V_reg_1139[15:0]
     4/54: $0\layer2_out_125_V_reg_934[15:0]
     5/54: $0\layer2_out_123_V_reg_929[15:0]
     6/54: $0\layer2_out_118_V_reg_924[15:0]
     7/54: $0\layer2_out_116_V_reg_919[15:0]
     8/54: $0\layer2_out_114_V_reg_914[15:0]
     9/54: $0\layer2_out_110_V_reg_909[15:0]
    10/54: $0\layer2_out_105_V_reg_904[15:0]
    11/54: $0\layer2_out_104_V_reg_899[15:0]
    12/54: $0\layer2_out_103_V_reg_894[15:0]
    13/54: $0\layer2_out_102_V_reg_889[15:0]
    14/54: $0\layer2_out_99_V_reg_884[15:0]
    15/54: $0\layer2_out_96_V_reg_879[15:0]
    16/54: $0\layer2_out_91_V_reg_874[15:0]
    17/54: $0\layer2_out_90_V_reg_869[15:0]
    18/54: $0\layer2_out_89_V_reg_864[15:0]
    19/54: $0\layer2_out_88_V_reg_859[15:0]
    20/54: $0\layer2_out_76_V_reg_854[15:0]
    21/54: $0\layer2_out_72_V_reg_849[15:0]
    22/54: $0\layer2_out_70_V_reg_844[15:0]
    23/54: $0\layer2_out_65_V_reg_839[15:0]
    24/54: $0\layer2_out_64_V_reg_834[15:0]
    25/54: $0\layer2_out_63_V_reg_829[15:0]
    26/54: $0\layer2_out_57_V_reg_824[15:0]
    27/54: $0\layer2_out_55_V_reg_819[15:0]
    28/54: $0\layer2_out_52_V_reg_814[15:0]
    29/54: $0\layer2_out_50_V_reg_809[15:0]
    30/54: $0\layer2_out_48_V_reg_804[15:0]
    31/54: $0\layer2_out_46_V_reg_799[15:0]
    32/54: $0\layer2_out_45_V_reg_794[15:0]
    33/54: $0\layer2_out_44_V_reg_789[15:0]
    34/54: $0\layer2_out_42_V_reg_784[15:0]
    35/54: $0\layer2_out_41_V_reg_779[15:0]
    36/54: $0\layer2_out_37_V_reg_774[15:0]
    37/54: $0\layer2_out_33_V_reg_769[15:0]
    38/54: $0\layer2_out_32_V_reg_764[15:0]
    39/54: $0\layer2_out_31_V_reg_759[15:0]
    40/54: $0\layer2_out_30_V_reg_754[15:0]
    41/54: $0\layer2_out_28_V_reg_749[15:0]
    42/54: $0\layer2_out_23_V_reg_744[15:0]
    43/54: $0\layer2_out_19_V_reg_739[15:0]
    44/54: $0\layer2_out_16_V_reg_734[15:0]
    45/54: $0\layer2_out_15_V_reg_729[15:0]
    46/54: $0\layer2_out_12_V_reg_724[15:0]
    47/54: $0\layer2_out_10_V_reg_719[15:0]
    48/54: $0\layer2_out_8_V_reg_714[15:0]
    49/54: $0\layer2_out_7_V_reg_709[15:0]
    50/54: $0\layer2_out_5_V_reg_704[15:0]
    51/54: $0\layer2_out_3_V_reg_699[15:0]
    52/54: $0\layer2_out_2_V_reg_694[15:0]
    53/54: $0\layer2_out_1_V_reg_689[15:0]
    54/54: $0\layer2_out_0_V_reg_684[15:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:674$743'.
     1/1: $0\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_start_reg[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:662$735'.
     1/1: $0\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start_reg[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:652$727'.
     1/1: $0\dense_input_V_preg[63:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:640$714'.
     1/1: $0\dense_input_V_ap_vld_preg[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:628$704'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:618$699'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:608$696'.
     1/1: $0\ap_enable_reg_pp0_iter0_reg[0:0]
Creating decoders for process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:600$694'.
     1/1: $0\ap_CS_fsm[5:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.v:26$1324'.
     1/1: $0\q0[17:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:54$1319'.
     1/1: $0\q2[16:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:44$1317'.
     1/1: $0\q1[16:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:34$1315'.
     1/1: $0\q0[16:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:0$1314'.
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:380$1264'.
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:376$1258'.
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:372$1254'.
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:349$1249'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:341$1241'.
     1/1: $1\invert_table2_ce0[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:333$1233'.
     1/1: $1\exp_table1_ce2[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:325$1225'.
     1/1: $1\exp_table1_ce1[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:317$1217'.
     1/1: $1\exp_table1_ce0[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:309$1213'.
     1/1: $1\ap_reset_idle_pp0[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:301$1205'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:293$1201'.
     1/1: $1\ap_idle_pp0_0to1[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:285$1195'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:277$1189'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:269$1175'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:261$1167'.
     1/3: $0\exp_res_2_V_reg_628[16:0]
     2/3: $0\exp_res_1_V_reg_623[16:0]
     3/3: $0\exp_res_0_V_reg_618[16:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:251$1164'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:241$1159'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:233$1157'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:0$693'.
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:931$574'.
     1/7: $7\ap_NS_fsm[5:0]
     2/7: $6\ap_NS_fsm[5:0]
     3/7: $5\ap_NS_fsm[5:0]
     4/7: $4\ap_NS_fsm[5:0]
     5/7: $3\ap_NS_fsm[5:0]
     6/7: $2\ap_NS_fsm[5:0]
     7/7: $1\ap_NS_fsm[5:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:917$565'.
     1/4: $4\grp_fu_603_p1[9:0]
     2/4: $3\grp_fu_603_p1[9:0]
     3/4: $2\grp_fu_603_p1[9:0]
     4/4: $1\grp_fu_603_p1[9:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:899$558'.
     1/6: $6\grp_fu_603_p0[15:0]
     2/6: $5\grp_fu_603_p0[15:0]
     3/6: $4\grp_fu_603_p0[15:0]
     4/6: $3\grp_fu_603_p0[15:0]
     5/6: $2\grp_fu_603_p0[15:0]
     6/6: $1\grp_fu_603_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:887$550'.
     1/3: $3\grp_fu_602_p1[10:0]
     2/3: $2\grp_fu_602_p1[10:0]
     3/3: $1\grp_fu_602_p1[10:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:871$544'.
     1/5: $5\grp_fu_602_p0[15:0]
     2/5: $4\grp_fu_602_p0[15:0]
     3/5: $3\grp_fu_602_p0[15:0]
     4/5: $2\grp_fu_602_p0[15:0]
     5/5: $1\grp_fu_602_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:855$538'.
     1/5: $5\grp_fu_601_p1[10:0]
     2/5: $4\grp_fu_601_p1[10:0]
     3/5: $3\grp_fu_601_p1[10:0]
     4/5: $2\grp_fu_601_p1[10:0]
     5/5: $1\grp_fu_601_p1[10:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:839$532'.
     1/5: $5\grp_fu_601_p0[15:0]
     2/5: $4\grp_fu_601_p0[15:0]
     3/5: $3\grp_fu_601_p0[15:0]
     4/5: $2\grp_fu_601_p0[15:0]
     5/5: $1\grp_fu_601_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:823$526'.
     1/5: $5\grp_fu_600_p1[10:0]
     2/5: $4\grp_fu_600_p1[10:0]
     3/5: $3\grp_fu_600_p1[10:0]
     4/5: $2\grp_fu_600_p1[10:0]
     5/5: $1\grp_fu_600_p1[10:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:807$520'.
     1/5: $5\grp_fu_600_p0[15:0]
     2/5: $4\grp_fu_600_p0[15:0]
     3/5: $3\grp_fu_600_p0[15:0]
     4/5: $2\grp_fu_600_p0[15:0]
     5/5: $1\grp_fu_600_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:793$513'.
     1/4: $4\grp_fu_599_p1[10:0]
     2/4: $3\grp_fu_599_p1[10:0]
     3/4: $2\grp_fu_599_p1[10:0]
     4/4: $1\grp_fu_599_p1[10:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:777$507'.
     1/5: $5\grp_fu_599_p0[15:0]
     2/5: $4\grp_fu_599_p0[15:0]
     3/5: $3\grp_fu_599_p0[15:0]
     4/5: $2\grp_fu_599_p0[15:0]
     5/5: $1\grp_fu_599_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:763$500'.
     1/4: $4\grp_fu_598_p1[9:0]
     2/4: $3\grp_fu_598_p1[9:0]
     3/4: $2\grp_fu_598_p1[9:0]
     4/4: $1\grp_fu_598_p1[9:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:747$494'.
     1/5: $5\grp_fu_598_p0[15:0]
     2/5: $4\grp_fu_598_p0[15:0]
     3/5: $3\grp_fu_598_p0[15:0]
     4/5: $2\grp_fu_598_p0[15:0]
     5/5: $1\grp_fu_598_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:731$488'.
     1/5: $5\grp_fu_597_p1[10:0]
     2/5: $4\grp_fu_597_p1[10:0]
     3/5: $3\grp_fu_597_p1[10:0]
     4/5: $2\grp_fu_597_p1[10:0]
     5/5: $1\grp_fu_597_p1[10:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:715$482'.
     1/5: $5\grp_fu_597_p0[15:0]
     2/5: $4\grp_fu_597_p0[15:0]
     3/5: $3\grp_fu_597_p0[15:0]
     4/5: $2\grp_fu_597_p0[15:0]
     5/5: $1\grp_fu_597_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:703$474'.
     1/3: $3\grp_fu_596_p1[10:0]
     2/3: $2\grp_fu_596_p1[10:0]
     3/3: $1\grp_fu_596_p1[10:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:687$468'.
     1/5: $5\grp_fu_596_p0[15:0]
     2/5: $4\grp_fu_596_p0[15:0]
     3/5: $3\grp_fu_596_p0[15:0]
     4/5: $2\grp_fu_596_p0[15:0]
     5/5: $1\grp_fu_596_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:671$462'.
     1/5: $5\grp_fu_595_p1[10:0]
     2/5: $4\grp_fu_595_p1[10:0]
     3/5: $3\grp_fu_595_p1[10:0]
     4/5: $2\grp_fu_595_p1[10:0]
     5/5: $1\grp_fu_595_p1[10:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:655$456'.
     1/5: $5\grp_fu_595_p0[15:0]
     2/5: $4\grp_fu_595_p0[15:0]
     3/5: $3\grp_fu_595_p0[15:0]
     4/5: $2\grp_fu_595_p0[15:0]
     5/5: $1\grp_fu_595_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:639$450'.
     1/5: $5\grp_fu_594_p1[9:0]
     2/5: $4\grp_fu_594_p1[9:0]
     3/5: $3\grp_fu_594_p1[9:0]
     4/5: $2\grp_fu_594_p1[9:0]
     5/5: $1\grp_fu_594_p1[9:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:623$444'.
     1/5: $5\grp_fu_594_p0[15:0]
     2/5: $4\grp_fu_594_p0[15:0]
     3/5: $3\grp_fu_594_p0[15:0]
     4/5: $2\grp_fu_594_p0[15:0]
     5/5: $1\grp_fu_594_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:607$438'.
     1/5: $5\grp_fu_593_p1[10:0]
     2/5: $4\grp_fu_593_p1[10:0]
     3/5: $3\grp_fu_593_p1[10:0]
     4/5: $2\grp_fu_593_p1[10:0]
     5/5: $1\grp_fu_593_p1[10:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:591$432'.
     1/5: $5\grp_fu_593_p0[15:0]
     2/5: $4\grp_fu_593_p0[15:0]
     3/5: $3\grp_fu_593_p0[15:0]
     4/5: $2\grp_fu_593_p0[15:0]
     5/5: $1\grp_fu_593_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:577$425'.
     1/4: $4\grp_fu_592_p1[10:0]
     2/4: $3\grp_fu_592_p1[10:0]
     3/4: $2\grp_fu_592_p1[10:0]
     4/4: $1\grp_fu_592_p1[10:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:561$419'.
     1/5: $5\grp_fu_592_p0[15:0]
     2/5: $4\grp_fu_592_p0[15:0]
     3/5: $3\grp_fu_592_p0[15:0]
     4/5: $2\grp_fu_592_p0[15:0]
     5/5: $1\grp_fu_592_p0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:553$415'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:545$411'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:537$403'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:529$399'.
     1/3: $0\add_ln703_62_reg_3172[15:0]
     2/3: $0\add_ln703_30_reg_3167[15:0]
     3/3: $0\add_ln703_5_reg_3162[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
     1/43: $0\ap_port_reg_data_125_V_read[15:0]
     2/43: $0\ap_port_reg_data_123_V_read[15:0]
     3/43: $0\ap_port_reg_data_118_V_read[15:0]
     4/43: $0\ap_port_reg_data_116_V_read[15:0]
     5/43: $0\ap_port_reg_data_114_V_read[15:0]
     6/43: $0\ap_port_reg_data_110_V_read[15:0]
     7/43: $0\ap_port_reg_data_105_V_read[15:0]
     8/43: $0\ap_port_reg_data_104_V_read[15:0]
     9/43: $0\ap_port_reg_data_103_V_read[15:0]
    10/43: $0\ap_port_reg_data_102_V_read[15:0]
    11/43: $0\ap_port_reg_data_99_V_read[15:0]
    12/43: $0\ap_port_reg_data_96_V_read[15:0]
    13/43: $0\ap_port_reg_data_91_V_read[15:0]
    14/43: $0\ap_port_reg_data_90_V_read[15:0]
    15/43: $0\ap_port_reg_data_89_V_read[15:0]
    16/43: $0\ap_port_reg_data_88_V_read[15:0]
    17/43: $0\ap_port_reg_data_76_V_read[15:0]
    18/43: $0\ap_port_reg_data_72_V_read[15:0]
    19/43: $0\ap_port_reg_data_70_V_read[15:0]
    20/43: $0\ap_port_reg_data_65_V_read[15:0]
    21/43: $0\ap_port_reg_data_64_V_read[15:0]
    22/43: $0\ap_port_reg_data_63_V_read[15:0]
    23/43: $0\ap_port_reg_data_57_V_read[15:0]
    24/43: $0\ap_port_reg_data_55_V_read[15:0]
    25/43: $0\ap_port_reg_data_52_V_read[15:0]
    26/43: $0\ap_port_reg_data_50_V_read[15:0]
    27/43: $0\ap_port_reg_data_48_V_read[15:0]
    28/43: $0\ap_port_reg_data_46_V_read[15:0]
    29/43: $0\ap_port_reg_data_45_V_read[15:0]
    30/43: $0\ap_port_reg_data_44_V_read[15:0]
    31/43: $0\ap_port_reg_data_42_V_read[15:0]
    32/43: $0\ap_port_reg_data_41_V_read[15:0]
    33/43: $0\ap_port_reg_data_37_V_read[15:0]
    34/43: $0\ap_port_reg_data_33_V_read[15:0]
    35/43: $0\ap_port_reg_data_32_V_read[15:0]
    36/43: $0\ap_port_reg_data_31_V_read[15:0]
    37/43: $0\ap_port_reg_data_30_V_read[15:0]
    38/43: $0\ap_port_reg_data_28_V_read[15:0]
    39/43: $0\ap_port_reg_data_23_V_read[15:0]
    40/43: $0\ap_port_reg_data_19_V_read[15:0]
    41/43: $0\add_ln703_55_reg_3157[15:0]
    42/43: $0\add_ln703_27_reg_3152[15:0]
    43/43: $0\add_ln703_1_reg_3147[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:471$389'.
     1/5: $0\add_ln703_68_reg_3213[15:0]
     2/5: $0\add_ln703_40_reg_3208[15:0]
     3/5: $0\add_ln703_17_reg_3203[15:0]
     4/5: $0\mult_290_V_reg_3198[15:0]
     5/5: $0\data_96_V_read_2_reg_3192[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:463$385'.
     1/3: $0\add_ln703_65_reg_3187[15:0]
     2/3: $0\add_ln703_36_reg_3182[15:0]
     3/3: $0\add_ln703_12_reg_3177[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:452$381'.
     1/6: $0\add_ln703_71_reg_3243[15:0]
     2/6: $0\acc_1_V_reg_3238[15:0]
     3/6: $0\add_ln703_22_reg_3233[15:0]
     4/6: $0\sext_ln1118_59_reg_3228[25:0]
     5/6: $0\mult_350_V_reg_3223[15:0]
     6/6: $0\mult_332_V_reg_3218[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:444$379'.
     1/1: $0\ap_CS_fsm[5:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:0$378'.
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:995$267'.
     1/6: $6\ap_NS_fsm[4:0]
     2/6: $5\ap_NS_fsm[4:0]
     3/6: $4\ap_NS_fsm[4:0]
     4/6: $3\ap_NS_fsm[4:0]
     5/6: $2\ap_NS_fsm[4:0]
     6/6: $1\ap_NS_fsm[4:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:979$261'.
     1/5: $5\grp_fu_305_p1[15:0]
     2/5: $4\grp_fu_305_p1[15:0]
     3/5: $3\grp_fu_305_p1[15:0]
     4/5: $2\grp_fu_305_p1[15:0]
     5/5: $1\grp_fu_305_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:963$255'.
     1/5: $5\grp_fu_305_p0[10:0]
     2/5: $4\grp_fu_305_p0[10:0]
     3/5: $3\grp_fu_305_p0[10:0]
     4/5: $2\grp_fu_305_p0[10:0]
     5/5: $1\grp_fu_305_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:947$249'.
     1/5: $5\grp_fu_304_p1[15:0]
     2/5: $4\grp_fu_304_p1[15:0]
     3/5: $3\grp_fu_304_p1[15:0]
     4/5: $2\grp_fu_304_p1[15:0]
     5/5: $1\grp_fu_304_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:931$243'.
     1/5: $5\grp_fu_304_p0[10:0]
     2/5: $4\grp_fu_304_p0[10:0]
     3/5: $3\grp_fu_304_p0[10:0]
     4/5: $2\grp_fu_304_p0[10:0]
     5/5: $1\grp_fu_304_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$238'.
     1/4: $4\grp_fu_303_p1[15:0]
     2/4: $3\grp_fu_303_p1[15:0]
     3/4: $2\grp_fu_303_p1[15:0]
     4/4: $1\grp_fu_303_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:903$233'.
     1/4: $4\grp_fu_303_p0[10:0]
     2/4: $3\grp_fu_303_p0[10:0]
     3/4: $2\grp_fu_303_p0[10:0]
     4/4: $1\grp_fu_303_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:887$227'.
     1/5: $5\grp_fu_302_p1[15:0]
     2/5: $4\grp_fu_302_p1[15:0]
     3/5: $3\grp_fu_302_p1[15:0]
     4/5: $2\grp_fu_302_p1[15:0]
     5/5: $1\grp_fu_302_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:871$221'.
     1/5: $5\grp_fu_302_p0[10:0]
     2/5: $4\grp_fu_302_p0[10:0]
     3/5: $3\grp_fu_302_p0[10:0]
     4/5: $2\grp_fu_302_p0[10:0]
     5/5: $1\grp_fu_302_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:855$215'.
     1/5: $5\grp_fu_301_p1[15:0]
     2/5: $4\grp_fu_301_p1[15:0]
     3/5: $3\grp_fu_301_p1[15:0]
     4/5: $2\grp_fu_301_p1[15:0]
     5/5: $1\grp_fu_301_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:841$208'.
     1/4: $4\grp_fu_301_p0[10:0]
     2/4: $3\grp_fu_301_p0[10:0]
     3/4: $2\grp_fu_301_p0[10:0]
     4/4: $1\grp_fu_301_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:825$202'.
     1/5: $5\grp_fu_300_p1[15:0]
     2/5: $4\grp_fu_300_p1[15:0]
     3/5: $3\grp_fu_300_p1[15:0]
     4/5: $2\grp_fu_300_p1[15:0]
     5/5: $1\grp_fu_300_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:809$196'.
     1/5: $5\grp_fu_300_p0[10:0]
     2/5: $4\grp_fu_300_p0[10:0]
     3/5: $3\grp_fu_300_p0[10:0]
     4/5: $2\grp_fu_300_p0[10:0]
     5/5: $1\grp_fu_300_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:793$190'.
     1/5: $5\grp_fu_299_p1[15:0]
     2/5: $4\grp_fu_299_p1[15:0]
     3/5: $3\grp_fu_299_p1[15:0]
     4/5: $2\grp_fu_299_p1[15:0]
     5/5: $1\grp_fu_299_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:777$184'.
     1/5: $5\grp_fu_299_p0[10:0]
     2/5: $4\grp_fu_299_p0[10:0]
     3/5: $3\grp_fu_299_p0[10:0]
     4/5: $2\grp_fu_299_p0[10:0]
     5/5: $1\grp_fu_299_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:763$179'.
     1/4: $4\grp_fu_298_p1[15:0]
     2/4: $3\grp_fu_298_p1[15:0]
     3/4: $2\grp_fu_298_p1[15:0]
     4/4: $1\grp_fu_298_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:749$174'.
     1/4: $4\grp_fu_298_p0[10:0]
     2/4: $3\grp_fu_298_p0[10:0]
     3/4: $2\grp_fu_298_p0[10:0]
     4/4: $1\grp_fu_298_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:733$168'.
     1/5: $5\grp_fu_297_p1[15:0]
     2/5: $4\grp_fu_297_p1[15:0]
     3/5: $3\grp_fu_297_p1[15:0]
     4/5: $2\grp_fu_297_p1[15:0]
     5/5: $1\grp_fu_297_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:717$162'.
     1/5: $5\grp_fu_297_p0[10:0]
     2/5: $4\grp_fu_297_p0[10:0]
     3/5: $3\grp_fu_297_p0[10:0]
     4/5: $2\grp_fu_297_p0[10:0]
     5/5: $1\grp_fu_297_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:701$156'.
     1/5: $5\grp_fu_296_p1[15:0]
     2/5: $4\grp_fu_296_p1[15:0]
     3/5: $3\grp_fu_296_p1[15:0]
     4/5: $2\grp_fu_296_p1[15:0]
     5/5: $1\grp_fu_296_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:685$150'.
     1/5: $5\grp_fu_296_p0[10:0]
     2/5: $4\grp_fu_296_p0[10:0]
     3/5: $3\grp_fu_296_p0[10:0]
     4/5: $2\grp_fu_296_p0[10:0]
     5/5: $1\grp_fu_296_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:671$145'.
     1/4: $4\grp_fu_295_p1[15:0]
     2/4: $3\grp_fu_295_p1[15:0]
     3/4: $2\grp_fu_295_p1[15:0]
     4/4: $1\grp_fu_295_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:657$140'.
     1/4: $4\grp_fu_295_p0[10:0]
     2/4: $3\grp_fu_295_p0[10:0]
     3/4: $2\grp_fu_295_p0[10:0]
     4/4: $1\grp_fu_295_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:643$135'.
     1/4: $4\grp_fu_294_p1[15:0]
     2/4: $3\grp_fu_294_p1[15:0]
     3/4: $2\grp_fu_294_p1[15:0]
     4/4: $1\grp_fu_294_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:631$129'.
     1/3: $3\grp_fu_294_p0[9:0]
     2/3: $2\grp_fu_294_p0[9:0]
     3/3: $1\grp_fu_294_p0[9:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:617$124'.
     1/4: $4\grp_fu_293_p1[15:0]
     2/4: $3\grp_fu_293_p1[15:0]
     3/4: $2\grp_fu_293_p1[15:0]
     4/4: $1\grp_fu_293_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:603$119'.
     1/4: $4\grp_fu_293_p0[10:0]
     2/4: $3\grp_fu_293_p0[10:0]
     3/4: $2\grp_fu_293_p0[10:0]
     4/4: $1\grp_fu_293_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:589$114'.
     1/4: $4\grp_fu_292_p1[15:0]
     2/4: $3\grp_fu_292_p1[15:0]
     3/4: $2\grp_fu_292_p1[15:0]
     4/4: $1\grp_fu_292_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:575$109'.
     1/4: $4\grp_fu_292_p0[10:0]
     2/4: $3\grp_fu_292_p0[10:0]
     3/4: $2\grp_fu_292_p0[10:0]
     4/4: $1\grp_fu_292_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:561$104'.
     1/4: $4\grp_fu_291_p1[15:0]
     2/4: $3\grp_fu_291_p1[15:0]
     3/4: $2\grp_fu_291_p1[15:0]
     4/4: $1\grp_fu_291_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:547$99'.
     1/4: $4\grp_fu_291_p0[10:0]
     2/4: $3\grp_fu_291_p0[10:0]
     3/4: $2\grp_fu_291_p0[10:0]
     4/4: $1\grp_fu_291_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:531$93'.
     1/5: $5\grp_fu_290_p1[15:0]
     2/5: $4\grp_fu_290_p1[15:0]
     3/5: $3\grp_fu_290_p1[15:0]
     4/5: $2\grp_fu_290_p1[15:0]
     5/5: $1\grp_fu_290_p1[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:515$87'.
     1/5: $5\grp_fu_290_p0[10:0]
     2/5: $4\grp_fu_290_p0[10:0]
     3/5: $3\grp_fu_290_p0[10:0]
     4/5: $2\grp_fu_290_p0[10:0]
     5/5: $1\grp_fu_290_p0[10:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:507$83'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:499$79'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:491$71'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:485$63'.
     1/1: $0\reg_2771[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:478$55'.
     1/2: $0\reg_2767[15:0]
     2/2: $0\reg_2763[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:472$41'.
     1/1: $0\reg_2755[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:464$31'.
     1/3: $0\reg_2751[15:0]
     2/3: $0\reg_2747[15:0]
     3/3: $0\reg_2743[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:457$21'.
     1/2: $0\reg_2759[15:0]
     2/2: $0\reg_2739[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
     1/14: $0\tmp_3_reg_3735[15:0]
     2/14: $0\tmp_2_reg_3730[15:0]
     3/14: $0\mult_135_V_reg_3725[15:0]
     4/14: $0\mult_130_V_reg_3720[15:0]
     5/14: $0\sext_ln1118_62_reg_3701[25:0]
     6/14: $0\tmp_1_reg_3696[15:0]
     7/14: $0\mult_89_V_reg_3691[15:0]
     8/14: $0\mult_88_V_reg_3686[15:0]
     9/14: $0\mult_57_V_reg_3681[15:0]
    10/14: $0\mult_46_V_reg_3676[15:0]
    11/14: $0\mult_45_V_reg_3671[15:0]
    12/14: $0\mult_28_V_reg_3666[15:0]
    13/14: $0\mult_23_V_reg_3661[15:0]
    14/14: $0\trunc_ln_reg_3656[14:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
     1/10: $0\add_ln703_145_reg_3853[15:0]
     2/10: $0\acc_64_V_reg_3848[15:0]
     3/10: $0\acc_50_V_reg_3843[15:0]
     4/10: $0\add_ln703_95_reg_3838[15:0]
     5/10: $0\add_ln703_88_reg_3833[15:0]
     6/10: $0\mult_361_V_reg_3828[15:0]
     7/10: $0\mult_347_V_reg_3823[15:0]
     8/10: $0\mult_328_V_reg_3818[15:0]
     9/10: $0\mult_297_V_reg_3813[15:0]
    10/10: $0\sext_ln1118_63_reg_3806[25:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
     1/16: $0\acc_123_V_reg_3941[15:0]
     2/16: $0\acc_37_V_reg_3936[15:0]
     3/16: $0\acc_32_V_reg_3931[15:0]
     4/16: $0\acc_28_V_reg_3926[15:0]
     5/16: $0\acc_19_V_reg_3921[15:0]
     6/16: $0\acc_16_V_reg_3916[15:0]
     7/16: $0\acc_15_V_reg_3911[15:0]
     8/16: $0\acc_5_V_reg_3906[15:0]
     9/16: $0\acc_3_V_reg_3901[15:0]
    10/16: $0\trunc_ln708_8_reg_3896[14:0]
    11/16: $0\mult_415_V_reg_3891[15:0]
    12/16: $0\mult_394_V_reg_3886[15:0]
    13/16: $0\mult_392_V_reg_3881[15:0]
    14/16: $0\mult_385_V_reg_3876[15:0]
    15/16: $0\sext_ln1118_65_reg_3863[25:0]
    16/16: $0\mult_381_V_reg_3858[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
     1/13: $0\acc_102_V_reg_3801[15:0]
     2/13: $0\add_ln703_122_reg_3796[15:0]
     3/13: $0\acc_55_V_reg_3791[15:0]
     4/13: $0\add_ln703_105_reg_3786[15:0]
     5/13: $0\acc_30_V_reg_3781[15:0]
     6/13: $0\add_ln703_99_reg_3776[15:0]
     7/13: $0\mult_246_V_reg_3771[15:0]
     8/13: $0\mult_241_V_reg_3766[15:0]
     9/13: $0\mult_218_V_reg_3761[15:0]
    10/13: $0\mult_193_V_reg_3756[15:0]
    11/13: $0\trunc_ln708_s_reg_3751[14:0]
    12/13: $0\mult_180_V_reg_3746[15:0]
    13/13: $0\mult_144_V_reg_3741[15:0]
Creating decoders for process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:376$1'.
     1/1: $0\ap_CS_fsm[4:0]

20. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\myproject.\ap_block_state1_pp0_stage0_iter0_ignore_call9' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1071$946'.
No latch inferred for signal `\myproject.\ap_block_state1_pp0_stage0_iter0_ignore_call117' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1067$942'.
No latch inferred for signal `\myproject.\ap_block_state1_pp0_stage0_iter0_ignore_call113' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1063$938'.
No latch inferred for signal `\myproject.\ap_block_state1_pp0_stage0_iter0' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1059$934'.
No latch inferred for signal `\myproject.\ap_block_pp0_stage0_subdone' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:971$928'.
No latch inferred for signal `\myproject.\ap_block_pp0_stage0_11001_ignoreCallOp16' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:967$922'.
No latch inferred for signal `\myproject.\ap_block_pp0_stage0_11001_ignoreCallOp134' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:963$916'.
No latch inferred for signal `\myproject.\ap_block_pp0_stage0_11001_ignoreCallOp125' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:959$910'.
No latch inferred for signal `\myproject.\ap_block_pp0_stage0_11001' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:955$904'.
No latch inferred for signal `\myproject.\ap_NS_fsm' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:889$887'.
No latch inferred for signal `\myproject.\layer5_out_2_V_ap_vld' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:881$881'.
No latch inferred for signal `\myproject.\layer5_out_1_V_ap_vld' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:873$875'.
No latch inferred for signal `\myproject.\layer5_out_0_V_ap_vld' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:865$869'.
No latch inferred for signal `\myproject.\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_ce' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:857$857'.
No latch inferred for signal `\myproject.\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_ce' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:849$833'.
No latch inferred for signal `\myproject.\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_start' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:841$825'.
No latch inferred for signal `\myproject.\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_ce' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:833$805'.
No latch inferred for signal `\myproject.\dense_input_V_in_sig' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:825$803'.
No latch inferred for signal `\myproject.\dense_input_V_blk_n' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:817$795'.
No latch inferred for signal `\myproject.\dense_input_V_ap_vld_in_sig' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:809$793'.
No latch inferred for signal `\myproject.\ap_reset_idle_pp0' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:801$789'.
No latch inferred for signal `\myproject.\ap_ready' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:793$783'.
No latch inferred for signal `\myproject.\ap_idle_pp0_1to2' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:785$779'.
No latch inferred for signal `\myproject.\ap_idle_pp0_0to1' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:777$775'.
No latch inferred for signal `\myproject.\ap_idle_pp0' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:769$769'.
No latch inferred for signal `\myproject.\ap_idle' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:761$763'.
No latch inferred for signal `\myproject.\ap_enable_reg_pp0_iter0' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:753$761'.
No latch inferred for signal `\myproject.\ap_done' from process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:745$755'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_block_state1_pp0_stage0_iter0' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:380$1264'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_block_pp0_stage0_subdone' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:376$1258'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_block_pp0_stage0_11001' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:372$1254'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_NS_fsm' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:349$1249'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\invert_table2_ce0' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:341$1241'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\exp_table1_ce2' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:333$1233'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\exp_table1_ce1' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:325$1225'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\exp_table1_ce0' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:317$1217'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_reset_idle_pp0' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:309$1213'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_ready' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:301$1205'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_idle_pp0_0to1' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:293$1201'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_idle_pp0' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:285$1195'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_idle' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:277$1189'.
No latch inferred for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_done' from process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:269$1175'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_NS_fsm' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:931$574'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_603_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:917$565'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_603_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:899$558'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_602_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:887$550'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_602_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:871$544'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_601_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:855$538'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_601_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:839$532'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_600_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:823$526'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_600_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:807$520'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_599_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:793$513'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_599_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:777$507'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_598_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:763$500'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_598_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:747$494'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_597_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:731$488'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_597_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:715$482'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_596_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:703$474'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_596_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:687$468'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_595_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:671$462'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_595_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:655$456'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_594_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:639$450'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_594_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:623$444'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_593_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:607$438'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_593_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:591$432'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_592_p1' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:577$425'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\grp_fu_592_p0' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:561$419'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_ready' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:553$415'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_idle' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:545$411'.
No latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_done' from process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:537$403'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_NS_fsm' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:995$267'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_305_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:979$261'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_305_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:963$255'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_304_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:947$249'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_304_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:931$243'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_303_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$238'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_303_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:903$233'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_302_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:887$227'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_302_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:871$221'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_301_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:855$215'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_301_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:841$208'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_300_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:825$202'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_300_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:809$196'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_299_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:793$190'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_299_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:777$184'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_298_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:763$179'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_298_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:749$174'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_297_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:733$168'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_297_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:717$162'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_296_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:701$156'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_296_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:685$150'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_295_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:671$145'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_295_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:657$140'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_294_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:643$135'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_294_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:631$129'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_293_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:617$124'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_293_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:603$119'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_292_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:589$114'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_292_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:575$109'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_291_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:561$104'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_291_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:547$99'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_290_p1' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:531$93'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\grp_fu_290_p0' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:515$87'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_ready' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:507$83'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_idle' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:499$79'.
No latch inferred for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_done' from process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:491$71'.

21. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\myproject.\layer2_out_0_V_reg_684' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4233' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_1_V_reg_689' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4234' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_2_V_reg_694' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4235' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_3_V_reg_699' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4236' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_5_V_reg_704' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4237' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_7_V_reg_709' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4238' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_8_V_reg_714' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4239' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_10_V_reg_719' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4240' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_12_V_reg_724' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4241' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_15_V_reg_729' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4242' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_16_V_reg_734' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4243' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_19_V_reg_739' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4244' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_23_V_reg_744' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4245' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_28_V_reg_749' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4246' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_30_V_reg_754' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4247' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_31_V_reg_759' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4248' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_32_V_reg_764' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4249' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_33_V_reg_769' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4250' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_37_V_reg_774' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4251' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_41_V_reg_779' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4252' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_42_V_reg_784' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4253' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_44_V_reg_789' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4254' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_45_V_reg_794' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4255' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_46_V_reg_799' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4256' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_48_V_reg_804' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4257' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_50_V_reg_809' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4258' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_52_V_reg_814' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4259' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_55_V_reg_819' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4260' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_57_V_reg_824' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4261' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_63_V_reg_829' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4262' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_64_V_reg_834' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4263' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_65_V_reg_839' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4264' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_70_V_reg_844' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4265' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_72_V_reg_849' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4266' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_76_V_reg_854' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4267' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_88_V_reg_859' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4268' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_89_V_reg_864' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4269' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_90_V_reg_869' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4270' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_91_V_reg_874' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4271' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_96_V_reg_879' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4272' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_99_V_reg_884' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4273' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_102_V_reg_889' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4274' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_103_V_reg_894' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4275' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_104_V_reg_899' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4276' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_105_V_reg_904' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4277' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_110_V_reg_909' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4278' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_114_V_reg_914' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4279' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_116_V_reg_919' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4280' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_118_V_reg_924' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4281' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_123_V_reg_929' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4282' with positive edge clock.
Creating register for signal `\myproject.\layer2_out_125_V_reg_934' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4283' with positive edge clock.
Creating register for signal `\myproject.\layer4_out_0_V_reg_1139' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4284' with positive edge clock.
Creating register for signal `\myproject.\layer4_out_1_V_reg_1144' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4285' with positive edge clock.
Creating register for signal `\myproject.\layer4_out_2_V_reg_1149' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
  created $dff cell `$procdff$4286' with positive edge clock.
Creating register for signal `\myproject.\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_start_reg' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:674$743'.
  created $dff cell `$procdff$4287' with positive edge clock.
Creating register for signal `\myproject.\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start_reg' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:662$735'.
  created $dff cell `$procdff$4288' with positive edge clock.
Creating register for signal `\myproject.\dense_input_V_preg' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:652$727'.
  created $dff cell `$procdff$4289' with positive edge clock.
Creating register for signal `\myproject.\dense_input_V_ap_vld_preg' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:640$714'.
  created $dff cell `$procdff$4290' with positive edge clock.
Creating register for signal `\myproject.\ap_enable_reg_pp0_iter2' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:628$704'.
  created $dff cell `$procdff$4291' with positive edge clock.
Creating register for signal `\myproject.\ap_enable_reg_pp0_iter1' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:618$699'.
  created $dff cell `$procdff$4292' with positive edge clock.
Creating register for signal `\myproject.\ap_enable_reg_pp0_iter0_reg' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:608$696'.
  created $dff cell `$procdff$4293' with positive edge clock.
Creating register for signal `\myproject.\ap_CS_fsm' using process `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:600$694'.
  created $dff cell `$procdff$4294' with positive edge clock.
Creating register for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom.\q0' using process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.v:26$1324'.
  created $dff cell `$procdff$4295' with positive edge clock.
Creating register for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.\q2' using process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:54$1319'.
  created $dff cell `$procdff$4296' with positive edge clock.
Creating register for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.\q1' using process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:44$1317'.
  created $dff cell `$procdff$4297' with positive edge clock.
Creating register for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.\q0' using process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:34$1315'.
  created $dff cell `$procdff$4298' with positive edge clock.
Creating register for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\exp_res_0_V_reg_618' using process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:261$1167'.
  created $dff cell `$procdff$4299' with positive edge clock.
Creating register for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\exp_res_1_V_reg_623' using process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:261$1167'.
  created $dff cell `$procdff$4300' with positive edge clock.
Creating register for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\exp_res_2_V_reg_628' using process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:261$1167'.
  created $dff cell `$procdff$4301' with positive edge clock.
Creating register for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_enable_reg_pp0_iter2' using process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:251$1164'.
  created $dff cell `$procdff$4302' with positive edge clock.
Creating register for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_enable_reg_pp0_iter1' using process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:241$1159'.
  created $dff cell `$procdff$4303' with positive edge clock.
Creating register for signal `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.\ap_CS_fsm' using process `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:233$1157'.
  created $dff cell `$procdff$4304' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_5_reg_3162' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:529$399'.
  created $dff cell `$procdff$4305' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_30_reg_3167' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:529$399'.
  created $dff cell `$procdff$4306' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_62_reg_3172' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:529$399'.
  created $dff cell `$procdff$4307' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_1_reg_3147' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4308' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_27_reg_3152' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4309' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_55_reg_3157' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4310' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_19_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4311' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_23_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4312' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_28_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4313' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_30_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4314' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_31_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4315' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_32_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4316' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_33_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4317' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_37_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4318' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_41_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4319' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_42_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4320' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_44_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4321' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_45_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4322' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_46_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4323' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_48_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4324' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_50_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4325' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_52_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4326' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_55_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4327' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_57_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4328' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_63_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4329' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_64_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4330' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_65_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4331' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_70_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4332' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_72_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4333' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_76_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4334' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_88_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4335' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_89_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4336' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_90_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4337' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_91_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4338' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_96_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4339' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_99_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4340' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_102_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4341' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_103_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4342' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_104_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4343' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_105_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4344' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_110_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4345' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_114_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4346' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_116_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4347' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_118_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4348' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_123_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4349' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_port_reg_data_125_V_read' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
  created $dff cell `$procdff$4350' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\data_96_V_read_2_reg_3192' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:471$389'.
  created $dff cell `$procdff$4351' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\mult_290_V_reg_3198' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:471$389'.
  created $dff cell `$procdff$4352' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_17_reg_3203' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:471$389'.
  created $dff cell `$procdff$4353' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_40_reg_3208' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:471$389'.
  created $dff cell `$procdff$4354' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_68_reg_3213' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:471$389'.
  created $dff cell `$procdff$4355' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_12_reg_3177' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:463$385'.
  created $dff cell `$procdff$4356' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_36_reg_3182' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:463$385'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_65_reg_3187' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:463$385'.
  created $dff cell `$procdff$4358' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\mult_332_V_reg_3218' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:452$381'.
  created $dff cell `$procdff$4359' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\mult_350_V_reg_3223' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:452$381'.
  created $dff cell `$procdff$4360' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\sext_ln1118_59_reg_3228' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:452$381'.
  created $dff cell `$procdff$4361' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_22_reg_3233' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:452$381'.
  created $dff cell `$procdff$4362' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\acc_1_V_reg_3238' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:452$381'.
  created $dff cell `$procdff$4363' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\add_ln703_71_reg_3243' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:452$381'.
  created $dff cell `$procdff$4364' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.\ap_CS_fsm' using process `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:444$379'.
  created $dff cell `$procdff$4365' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\reg_2771' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:485$63'.
  created $dff cell `$procdff$4366' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\reg_2763' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:478$55'.
  created $dff cell `$procdff$4367' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\reg_2767' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:478$55'.
  created $dff cell `$procdff$4368' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\reg_2755' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:472$41'.
  created $dff cell `$procdff$4369' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\reg_2743' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:464$31'.
  created $dff cell `$procdff$4370' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\reg_2747' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:464$31'.
  created $dff cell `$procdff$4371' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\reg_2751' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:464$31'.
  created $dff cell `$procdff$4372' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\reg_2739' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:457$21'.
  created $dff cell `$procdff$4373' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\reg_2759' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:457$21'.
  created $dff cell `$procdff$4374' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln_reg_3656' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4375' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_23_V_reg_3661' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4376' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_28_V_reg_3666' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4377' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_45_V_reg_3671' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4378' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_46_V_reg_3676' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4379' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_57_V_reg_3681' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4380' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_88_V_reg_3686' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4381' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_89_V_reg_3691' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4382' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\tmp_1_reg_3696' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4383' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\sext_ln1118_62_reg_3701' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4384' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_130_V_reg_3720' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4385' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_135_V_reg_3725' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4386' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\tmp_2_reg_3730' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4387' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\tmp_3_reg_3735' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
  created $dff cell `$procdff$4388' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\sext_ln1118_63_reg_3806' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
  created $dff cell `$procdff$4389' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_297_V_reg_3813' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
  created $dff cell `$procdff$4390' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_328_V_reg_3818' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
  created $dff cell `$procdff$4391' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_347_V_reg_3823' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
  created $dff cell `$procdff$4392' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_361_V_reg_3828' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
  created $dff cell `$procdff$4393' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\add_ln703_88_reg_3833' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
  created $dff cell `$procdff$4394' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\add_ln703_95_reg_3838' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
  created $dff cell `$procdff$4395' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_50_V_reg_3843' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
  created $dff cell `$procdff$4396' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_64_V_reg_3848' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
  created $dff cell `$procdff$4397' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\add_ln703_145_reg_3853' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
  created $dff cell `$procdff$4398' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_381_V_reg_3858' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4399' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\sext_ln1118_65_reg_3863' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4400' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_385_V_reg_3876' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4401' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_392_V_reg_3881' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4402' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_394_V_reg_3886' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4403' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_415_V_reg_3891' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4404' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_8_reg_3896' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4405' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_3_V_reg_3901' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4406' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_5_V_reg_3906' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4407' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_15_V_reg_3911' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4408' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_16_V_reg_3916' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4409' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_19_V_reg_3921' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4410' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_28_V_reg_3926' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4411' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_32_V_reg_3931' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4412' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_37_V_reg_3936' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4413' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_123_V_reg_3941' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
  created $dff cell `$procdff$4414' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_144_V_reg_3741' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4415' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_180_V_reg_3746' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4416' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\trunc_ln708_s_reg_3751' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4417' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_193_V_reg_3756' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4418' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_218_V_reg_3761' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4419' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_241_V_reg_3766' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4420' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\mult_246_V_reg_3771' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4421' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\add_ln703_99_reg_3776' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4422' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_30_V_reg_3781' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4423' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\add_ln703_105_reg_3786' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4424' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_55_V_reg_3791' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4425' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\add_ln703_122_reg_3796' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4426' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\acc_102_V_reg_3801' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
  created $dff cell `$procdff$4427' with positive edge clock.
Creating register for signal `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.\ap_CS_fsm' using process `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:376$1'.
  created $dff cell `$procdff$4428' with positive edge clock.

22. Executing PROC_MEMWR pass (convert process memory writes to cells).

23. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:0$951'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1071$946'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1067$942'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1063$938'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:1059$934'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:971$928'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:967$922'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:963$916'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:959$910'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:955$904'.
Found and cleaned up 8 empty switches in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:889$887'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:889$887'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:881$881'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:881$881'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:873$875'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:873$875'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:865$869'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:865$869'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:857$857'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:857$857'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:849$833'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:849$833'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:841$825'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:841$825'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:833$805'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:833$805'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:825$803'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:825$803'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:817$795'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:817$795'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:809$793'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:809$793'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:801$789'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:801$789'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:793$783'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:793$783'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:785$779'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:785$779'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:777$775'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:777$775'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:769$769'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:769$769'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:761$763'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:761$763'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:753$761'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:753$761'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:745$755'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:745$755'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:686$751'.
Found and cleaned up 3 empty switches in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:674$743'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:674$743'.
Found and cleaned up 3 empty switches in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:662$735'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:662$735'.
Found and cleaned up 2 empty switches in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:652$727'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:652$727'.
Found and cleaned up 3 empty switches in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:640$714'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:640$714'.
Found and cleaned up 3 empty switches in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:628$704'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:628$704'.
Found and cleaned up 2 empty switches in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:618$699'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:618$699'.
Found and cleaned up 2 empty switches in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:608$696'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:608$696'.
Found and cleaned up 1 empty switch in `\myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:600$694'.
Removing empty process `myproject.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject.v:600$694'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.v:26$1324'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.v:26$1324'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:54$1319'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:54$1319'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:44$1317'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:44$1317'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:34$1315'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:34$1315'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:0$1314'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:380$1264'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:376$1258'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:372$1254'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:349$1249'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:349$1249'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:341$1241'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:341$1241'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:333$1233'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:333$1233'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:325$1225'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:325$1225'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:317$1217'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:317$1217'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:309$1213'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:309$1213'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:301$1205'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:301$1205'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:293$1201'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:293$1201'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:285$1195'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:285$1195'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:277$1189'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:277$1189'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:269$1175'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:269$1175'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:261$1167'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:261$1167'.
Found and cleaned up 2 empty switches in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:251$1164'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:251$1164'.
Found and cleaned up 2 empty switches in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:241$1159'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:241$1159'.
Found and cleaned up 1 empty switch in `\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:233$1157'.
Removing empty process `softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:233$1157'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:0$693'.
Found and cleaned up 7 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:931$574'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:931$574'.
Found and cleaned up 4 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:917$565'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:917$565'.
Found and cleaned up 6 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:899$558'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:899$558'.
Found and cleaned up 3 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:887$550'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:887$550'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:871$544'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:871$544'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:855$538'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:855$538'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:839$532'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:839$532'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:823$526'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:823$526'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:807$520'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:807$520'.
Found and cleaned up 4 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:793$513'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:793$513'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:777$507'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:777$507'.
Found and cleaned up 4 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:763$500'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:763$500'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:747$494'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:747$494'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:731$488'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:731$488'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:715$482'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:715$482'.
Found and cleaned up 3 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:703$474'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:703$474'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:687$468'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:687$468'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:671$462'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:671$462'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:655$456'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:655$456'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:639$450'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:639$450'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:623$444'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:623$444'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:607$438'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:607$438'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:591$432'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:591$432'.
Found and cleaned up 4 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:577$425'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:577$425'.
Found and cleaned up 5 empty switches in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:561$419'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:561$419'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:553$415'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:553$415'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:545$411'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:545$411'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:537$403'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:537$403'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:529$399'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:529$399'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:481$393'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:471$389'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:471$389'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:463$385'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:463$385'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:452$381'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:452$381'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:444$379'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:444$379'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:0$378'.
Found and cleaned up 6 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:995$267'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:995$267'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:979$261'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:979$261'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:963$255'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:963$255'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:947$249'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:947$249'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:931$243'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:931$243'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$238'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:917$238'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:903$233'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:903$233'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:887$227'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:887$227'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:871$221'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:871$221'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:855$215'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:855$215'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:841$208'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:841$208'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:825$202'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:825$202'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:809$196'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:809$196'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:793$190'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:793$190'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:777$184'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:777$184'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:763$179'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:763$179'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:749$174'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:749$174'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:733$168'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:733$168'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:717$162'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:717$162'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:701$156'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:701$156'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:685$150'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:685$150'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:671$145'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:671$145'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:657$140'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:657$140'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:643$135'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:643$135'.
Found and cleaned up 3 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:631$129'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:631$129'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:617$124'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:617$124'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:603$119'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:603$119'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:589$114'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:589$114'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:575$109'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:575$109'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:561$104'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:561$104'.
Found and cleaned up 4 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:547$99'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:547$99'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:531$93'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:531$93'.
Found and cleaned up 5 empty switches in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:515$87'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:515$87'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:507$83'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:507$83'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:499$79'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:499$79'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:491$71'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:491$71'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:485$63'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:485$63'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:478$55'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:478$55'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:472$41'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:472$41'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:464$31'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:464$31'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:457$21'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:457$21'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:438$15'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:423$11'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:402$7'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:384$3'.
Found and cleaned up 1 empty switch in `\dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:376$1'.
Removing empty process `dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.$proc$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:376$1'.
Cleaned up 359 empty switches.

24. Executing CHECK pass (checking for obvious problems).
Checking module myproject...
Checking module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom...
Checking module $paramod$5a7d991a491e0c1de720c3d494adda6ce3f7bbd2\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2...
Checking module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom...
Checking module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s...
Checking module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s...
Checking module $paramod$798f88adcfb596a5ebe22978243c46257b86e36c\myproject_mul_mul_17ns_18s_26_1_1...
Checking module myproject_mul_mul_17ns_18s_26_1_1_DSP48_0...
Checking module $paramod$38aabf019b1e89b46e6c708b3fcc39b188c456ca\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1...
Checking module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0...
Checking module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s...
Found and reported 0 problems.

25. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.
<suppressed ~200 debug messages>
Optimizing module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom.
Optimizing module $paramod$5a7d991a491e0c1de720c3d494adda6ce3f7bbd2\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.
Optimizing module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.
Optimizing module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
<suppressed ~84 debug messages>
Optimizing module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.
Optimizing module $paramod$798f88adcfb596a5ebe22978243c46257b86e36c\myproject_mul_mul_17ns_18s_26_1_1.
Optimizing module myproject_mul_mul_17ns_18s_26_1_1_DSP48_0.
Optimizing module $paramod$38aabf019b1e89b46e6c708b3fcc39b188c456ca\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.
Optimizing module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
<suppressed ~155 debug messages>
Optimizing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
<suppressed ~200 debug messages>

26. Executing FLATTEN pass (flatten design).
Deleting now unused module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom.
Deleting now unused module $paramod$5a7d991a491e0c1de720c3d494adda6ce3f7bbd2\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.
Deleting now unused module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom.
Deleting now unused module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.
Deleting now unused module relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.
Deleting now unused module $paramod$798f88adcfb596a5ebe22978243c46257b86e36c\myproject_mul_mul_17ns_18s_26_1_1.
Deleting now unused module myproject_mul_mul_17ns_18s_26_1_1_DSP48_0.
Deleting now unused module $paramod$38aabf019b1e89b46e6c708b3fcc39b188c456ca\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.
Deleting now unused module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.
Deleting now unused module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.
<suppressed ~12 debug messages>

27. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 67 unused cells and 2677 unused wires.
<suppressed ~96 debug messages>

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
<suppressed ~270 debug messages>
Removed a total of 90 cells.

29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$1428: \dense_input_V_ap_vld -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2851.
    dead port 2/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2858.
    dead port 2/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2866.
    dead port 2/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2875.
    dead port 2/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2885.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2898.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2901.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2904.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2907.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2913.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2916.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2919.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2925.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2928.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2934.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2943.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2946.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2949.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2952.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2958.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2961.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2964.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2970.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2973.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2979.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2988.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2991.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2994.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2997.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3003.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3006.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3009.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3015.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3018.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3024.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3033.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3036.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3039.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3042.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3048.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3051.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3054.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3060.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3063.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3069.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3078.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3081.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3084.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3090.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3093.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3099.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3108.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3111.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3114.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3120.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3123.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3129.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3138.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3141.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3144.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3147.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3153.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3156.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3159.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3165.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3168.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3174.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3183.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3186.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3189.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3192.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3198.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3201.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3204.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3210.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3213.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3219.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3228.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3231.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3234.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3237.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3243.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3246.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3249.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3255.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3258.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3264.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3273.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3276.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3279.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3285.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3288.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3294.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3303.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3306.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3309.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3312.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3318.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3321.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3324.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3330.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3333.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3339.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3348.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3351.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3354.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3357.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3363.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3366.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3369.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3375.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3378.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3384.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3393.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3396.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3399.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3402.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3408.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3411.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3414.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3420.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3423.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3429.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3438.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3441.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3444.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3447.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3453.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3456.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3459.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3465.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3468.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3474.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3483.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3486.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3489.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3495.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3498.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3504.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3513.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3516.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3519.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3525.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3528.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3534.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3543.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3546.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3549.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3552.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3558.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3561.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3564.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3570.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3573.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3579.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3588.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3591.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3594.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3597.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3603.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3606.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3609.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3615.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3618.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3624.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3633.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3636.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3639.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3642.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3648.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3651.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3654.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3660.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3663.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3669.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3678.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3681.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3684.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3687.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3693.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3696.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3699.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3705.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3708.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3714.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3723.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3726.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3729.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3735.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3738.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3744.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3753.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3756.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3759.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3765.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3768.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3774.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3783.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3786.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3789.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3795.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3798.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3804.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3813.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3816.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3822.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3831.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3834.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3837.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3843.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3846.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3852.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3861.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3864.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3867.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3873.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3876.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3882.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3891.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3894.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3897.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3903.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3906.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3912.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3921.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3924.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3927.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3933.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3936.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3942.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3951.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3954.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3957.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3963.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3966.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3972.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3981.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3984.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3987.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3993.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3996.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4002.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4011.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4014.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4017.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4020.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4026.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4029.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4032.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4038.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4041.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4047.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4056.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4059.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4062.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4065.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4071.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4074.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4077.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4083.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4086.
    dead port 1/2 on $mux $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4092.
    dead port 2/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1676.
    dead port 2/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1683.
    dead port 2/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1691.
    dead port 2/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1700.
    dead port 2/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1710.
    dead port 2/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1721.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1735.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1738.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1741.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1747.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1750.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1756.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1765.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1768.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1771.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1774.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1777.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1783.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1786.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1789.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1792.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1798.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1801.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1804.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1810.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1813.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1819.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1828.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1831.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1837.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1846.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1849.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1852.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1855.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1861.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1864.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1867.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1873.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1876.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1882.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1891.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1894.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1897.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1900.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1906.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1909.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1912.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1918.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1921.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1927.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1936.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1939.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1942.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1945.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1951.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1954.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1957.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1963.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1966.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1972.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1981.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1984.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1987.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1990.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1996.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1999.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2002.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2008.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2011.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2017.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2026.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2029.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2032.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2035.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2041.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2044.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2047.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2053.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2056.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2062.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2071.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2074.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2077.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2083.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2086.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2092.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2101.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2104.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2107.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2110.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2116.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2119.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2122.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2128.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2131.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2137.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2146.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2149.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2152.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2158.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2161.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2167.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2176.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2179.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2182.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2185.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2191.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2194.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2197.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2203.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2206.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2212.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2221.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2224.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2227.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2230.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2236.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2239.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2242.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2248.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2251.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2257.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2266.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2269.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2272.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2275.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2281.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2284.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2287.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2293.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2296.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2302.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2311.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2314.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2320.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2329.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2332.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2335.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2338.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2344.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2347.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2350.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2356.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2359.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2365.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2374.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2377.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2380.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2383.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2389.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2392.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2395.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2401.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2404.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2410.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2419.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2422.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2425.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2428.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2434.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2437.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2440.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2446.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2449.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2455.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2464.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2467.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2470.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2473.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2479.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2482.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2485.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2491.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2494.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2500.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2509.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2512.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2515.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2518.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2524.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2527.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2530.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2536.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2539.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2545.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2554.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2557.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2560.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2563.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2569.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2572.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2575.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2581.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2584.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2590.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2599.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2602.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2605.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2608.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2614.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2617.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2620.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2626.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2629.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2635.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2644.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2647.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2650.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2656.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2659.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2665.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2674.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2677.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2680.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2683.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2689.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2692.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2695.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2701.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2704.
    dead port 1/2 on $mux $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2710.
    dead port 2/2 on $mux $procmux$1332.
    dead port 2/2 on $mux $procmux$1339.
    dead port 2/2 on $mux $procmux$1347.
    dead port 2/2 on $mux $procmux$1356.
    dead port 2/2 on $mux $procmux$1364.
    dead port 2/2 on $mux $procmux$1367.
    dead port 2/2 on $mux $procmux$1369.
    dead port 2/2 on $mux $procmux$1379.
    dead port 2/2 on $mux $procmux$1390.
Removed 492 multiplexer ports.
<suppressed ~340 debug messages>

29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
Performed a total of 0 changes.

29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
<suppressed ~204 debug messages>
Removed a total of 68 cells.

29.6. Executing OPT_DFF pass (perform DFF optimizations).

29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 0 unused cells and 629 unused wires.
<suppressed ~1 debug messages>

29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

29.9. Rerunning OPT passes. (Maybe there is more to do..)

29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~328 debug messages>

29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
Performed a total of 0 changes.

29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

29.13. Executing OPT_DFF pass (perform DFF optimizations).

29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..

29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

29.16. Finished OPT passes. (There is nothing left to do.)

30. Executing FSM pass (extract and optimize FSM).

30.1. Executing FSM_DETECT pass (finding FSMs in design).

30.2. Executing FSM_EXTRACT pass (extracting FSM from design).

30.3. Executing FSM_OPT pass (simple optimizations of FSMs).

30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..

30.5. Executing FSM_OPT pass (simple optimizations of FSMs).

30.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

30.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

30.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~328 debug messages>

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

31.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4294 ($dff) from module myproject (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 6'000001).
Adding SRST signal on $procdff$4293 ($dff) from module myproject (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter0_reg, rval = 1'0).
Adding SRST signal on $procdff$4292 ($dff) from module myproject (D = $procmux$1599_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4447 ($sdff) from module myproject (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$4291 ($dff) from module myproject (D = $procmux$1594_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4449 ($sdff) from module myproject (D = $procmux$1594_Y, Q = \ap_enable_reg_pp0_iter2).
Adding SRST signal on $procdff$4290 ($dff) from module myproject (D = $procmux$1583_Y, Q = \dense_input_V_ap_vld_preg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4453 ($sdff) from module myproject (D = \dense_input_V_ap_vld, Q = \dense_input_V_ap_vld_preg).
Adding SRST signal on $procdff$4289 ($dff) from module myproject (D = $procmux$1578_Y, Q = \dense_input_V_preg, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$4457 ($sdff) from module myproject (D = \dense_input_V, Q = \dense_input_V_preg).
Adding SRST signal on $procdff$4288 ($dff) from module myproject (D = $procmux$1573_Y, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4459 ($sdff) from module myproject (D = $procmux$1573_Y, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start_reg).
Adding SRST signal on $procdff$4287 ($dff) from module myproject (D = $procmux$1565_Y, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4463 ($sdff) from module myproject (D = $procmux$1565_Y, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_start_reg).
Adding EN signal on $procdff$4286 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_return_2, Q = \layer4_out_2_V_reg_1149).
Adding EN signal on $procdff$4285 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.acc_1_V_reg_3238, Q = \layer4_out_1_V_reg_1144).
Adding EN signal on $procdff$4284 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_22_reg_3233, Q = \layer4_out_0_V_reg_1139).
Adding EN signal on $procdff$4283 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_50, Q = \layer2_out_125_V_reg_934).
Adding EN signal on $procdff$4282 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_123_V_reg_3941, Q = \layer2_out_123_V_reg_929).
Adding EN signal on $procdff$4281 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_48, Q = \layer2_out_118_V_reg_924).
Adding EN signal on $procdff$4280 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_47, Q = \layer2_out_116_V_reg_919).
Adding EN signal on $procdff$4279 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_46, Q = \layer2_out_114_V_reg_914).
Adding EN signal on $procdff$4278 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_45, Q = \layer2_out_110_V_reg_909).
Adding EN signal on $procdff$4277 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_44, Q = \layer2_out_105_V_reg_904).
Adding EN signal on $procdff$4276 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_43, Q = \layer2_out_104_V_reg_899).
Adding EN signal on $procdff$4275 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_42, Q = \layer2_out_103_V_reg_894).
Adding EN signal on $procdff$4274 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_102_V_reg_3801, Q = \layer2_out_102_V_reg_889).
Adding EN signal on $procdff$4273 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_40, Q = \layer2_out_99_V_reg_884).
Adding EN signal on $procdff$4272 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_39, Q = \layer2_out_96_V_reg_879).
Adding EN signal on $procdff$4271 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_38, Q = \layer2_out_91_V_reg_874).
Adding EN signal on $procdff$4270 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_37, Q = \layer2_out_90_V_reg_869).
Adding EN signal on $procdff$4269 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_36, Q = \layer2_out_89_V_reg_864).
Adding EN signal on $procdff$4268 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_35, Q = \layer2_out_88_V_reg_859).
Adding EN signal on $procdff$4267 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_34, Q = \layer2_out_76_V_reg_854).
Adding EN signal on $procdff$4266 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_33, Q = \layer2_out_72_V_reg_849).
Adding EN signal on $procdff$4265 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_32, Q = \layer2_out_70_V_reg_844).
Adding EN signal on $procdff$4264 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_31, Q = \layer2_out_65_V_reg_839).
Adding EN signal on $procdff$4263 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_64_V_reg_3848, Q = \layer2_out_64_V_reg_834).
Adding EN signal on $procdff$4262 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_29, Q = \layer2_out_63_V_reg_829).
Adding EN signal on $procdff$4261 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_28, Q = \layer2_out_57_V_reg_824).
Adding EN signal on $procdff$4260 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_55_V_reg_3791, Q = \layer2_out_55_V_reg_819).
Adding EN signal on $procdff$4259 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_26, Q = \layer2_out_52_V_reg_814).
Adding EN signal on $procdff$4258 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_50_V_reg_3843, Q = \layer2_out_50_V_reg_809).
Adding EN signal on $procdff$4257 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_24, Q = \layer2_out_48_V_reg_804).
Adding EN signal on $procdff$4256 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_23, Q = \layer2_out_46_V_reg_799).
Adding EN signal on $procdff$4255 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_22, Q = \layer2_out_45_V_reg_794).
Adding EN signal on $procdff$4254 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_21, Q = \layer2_out_44_V_reg_789).
Adding EN signal on $procdff$4253 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_20, Q = \layer2_out_42_V_reg_784).
Adding EN signal on $procdff$4252 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_19, Q = \layer2_out_41_V_reg_779).
Adding EN signal on $procdff$4251 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_37_V_reg_3936, Q = \layer2_out_37_V_reg_774).
Adding EN signal on $procdff$4250 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_17, Q = \layer2_out_33_V_reg_769).
Adding EN signal on $procdff$4249 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_32_V_reg_3931, Q = \layer2_out_32_V_reg_764).
Adding EN signal on $procdff$4248 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_15, Q = \layer2_out_31_V_reg_759).
Adding EN signal on $procdff$4247 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_30_V_reg_3781, Q = \layer2_out_30_V_reg_754).
Adding EN signal on $procdff$4246 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_28_V_reg_3926, Q = \layer2_out_28_V_reg_749).
Adding EN signal on $procdff$4245 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_12, Q = \layer2_out_23_V_reg_744).
Adding EN signal on $procdff$4244 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_19_V_reg_3921, Q = \layer2_out_19_V_reg_739).
Adding EN signal on $procdff$4243 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_16_V_reg_3916, Q = \layer2_out_16_V_reg_734).
Adding EN signal on $procdff$4242 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_15_V_reg_3911, Q = \layer2_out_15_V_reg_729).
Adding EN signal on $procdff$4241 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_8, Q = \layer2_out_12_V_reg_724).
Adding EN signal on $procdff$4240 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_7, Q = \layer2_out_10_V_reg_719).
Adding EN signal on $procdff$4239 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_6, Q = \layer2_out_8_V_reg_714).
Adding EN signal on $procdff$4238 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_5, Q = \layer2_out_7_V_reg_709).
Adding EN signal on $procdff$4237 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_5_V_reg_3906, Q = \layer2_out_5_V_reg_704).
Adding EN signal on $procdff$4236 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_3_V_reg_3901, Q = \layer2_out_3_V_reg_699).
Adding EN signal on $procdff$4235 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_2, Q = \layer2_out_2_V_reg_694).
Adding EN signal on $procdff$4234 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_1, Q = \layer2_out_1_V_reg_689).
Adding EN signal on $procdff$4233 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71_ap_return_0, Q = \layer2_out_0_V_reg_684).
Adding EN signal on $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\invert_table2_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.$procdff$4295 ($dff) from module myproject (D = $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\invert_table2_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.$memrd$\ram$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.v:30$1325_DATA, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.q0).
Adding EN signal on $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\exp_table1_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.$procdff$4298 ($dff) from module myproject (D = $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\exp_table1_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.$memrd$\ram0$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:38$1316_DATA, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.q0).
Adding EN signal on $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\exp_table1_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.$procdff$4297 ($dff) from module myproject (D = $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\exp_table1_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.$memrd$\ram0$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:48$1318_DATA, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.q1).
Adding EN signal on $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\exp_table1_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.$procdff$4296 ($dff) from module myproject (D = $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\exp_table1_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.$memrd$\ram1$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:58$1320_DATA, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.q2).
Adding SRST signal on $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$procdff$4304 ($dff) from module myproject (D = 1'x, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.ap_CS_fsm, rval = 1'1).
Adding SRST signal on $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$procdff$4303 ($dff) from module myproject (D = $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$procmux$1664_Y, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4528 ($sdff) from module myproject (D = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187_ap_start_reg, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.ap_enable_reg_pp0_iter1).
Adding EN signal on $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$procdff$4301 ($dff) from module myproject (D = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.q2, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_res_2_V_reg_628).
Adding EN signal on $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$procdff$4300 ($dff) from module myproject (D = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.q1, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_res_1_V_reg_623).
Adding EN signal on $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$procdff$4299 ($dff) from module myproject (D = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.q0, Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_res_0_V_reg_618).
Adding SRST signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4365 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_NS_fsm, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_CS_fsm, rval = 6'000001).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4364 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_71_fu_3089_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_71_reg_3243).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4363 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.acc_1_V_fu_3078_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.acc_1_V_reg_3238).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4362 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_22_fu_3032_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_22_reg_3233).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4361 ($dff) from module myproject (D = { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [15] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [15] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [15] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [15] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [15] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [15] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [15] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [15] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [15] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [15] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sext_ln1118_59_reg_3228).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4360 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p2 [25:10], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.mult_350_V_reg_3223).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4359 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p2 [25:10], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.mult_332_V_reg_3218).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4358 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_65_fu_2786_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_65_reg_3187).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4357 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_36_fu_2769_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_36_reg_3182).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4356 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_12_fu_2741_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_12_reg_3177).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4355 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_68_fu_2914_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_68_reg_3213).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4354 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_40_fu_2896_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_40_reg_3208).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4353 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_17_fu_2872_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_17_reg_3203).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4352 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p2 [25:10], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.mult_290_V_reg_3198).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4351 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_96_V_read, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.data_96_V_read_2_reg_3192).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4350 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_50_fu_1536_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4548 ($dffe) from module myproject (D = \layer2_out_125_V_reg_934 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4349 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_49_fu_1514_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_123_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4551 ($dffe) from module myproject (D = \layer2_out_123_V_reg_929 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_123_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4348 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_48_fu_1492_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_118_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4554 ($dffe) from module myproject (D = \layer2_out_118_V_reg_924 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_118_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4347 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_47_fu_1470_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_116_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4557 ($dffe) from module myproject (D = \layer2_out_116_V_reg_919 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_116_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4346 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_46_fu_1448_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_114_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4560 ($dffe) from module myproject (D = \layer2_out_114_V_reg_914 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_114_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4345 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_45_fu_1426_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_110_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4563 ($dffe) from module myproject (D = \layer2_out_110_V_reg_909 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_110_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4344 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_44_fu_1404_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_105_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4566 ($dffe) from module myproject (D = \layer2_out_105_V_reg_904 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_105_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4343 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_43_fu_1382_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_104_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4569 ($dffe) from module myproject (D = \layer2_out_104_V_reg_899 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_104_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4342 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_42_fu_1360_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_103_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4572 ($dffe) from module myproject (D = \layer2_out_103_V_reg_894 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_103_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4341 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_41_fu_1338_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_102_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4575 ($dffe) from module myproject (D = \layer2_out_102_V_reg_889 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_102_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4340 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_40_fu_1316_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_99_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4578 ($dffe) from module myproject (D = \layer2_out_99_V_reg_884 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_99_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4339 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_39_fu_1294_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_96_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4581 ($dffe) from module myproject (D = \layer2_out_96_V_reg_879 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_96_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4338 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_38_fu_1272_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_91_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4584 ($dffe) from module myproject (D = \layer2_out_91_V_reg_874 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_91_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4337 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_37_fu_1250_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_90_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4587 ($dffe) from module myproject (D = \layer2_out_90_V_reg_869 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_90_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4336 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_36_fu_1228_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_89_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4590 ($dffe) from module myproject (D = \layer2_out_89_V_reg_864 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_89_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4335 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_35_fu_1206_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_88_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4593 ($dffe) from module myproject (D = \layer2_out_88_V_reg_859 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_88_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4334 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_34_fu_1184_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_76_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4596 ($dffe) from module myproject (D = \layer2_out_76_V_reg_854 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_76_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4333 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_33_fu_1162_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_72_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4599 ($dffe) from module myproject (D = \layer2_out_72_V_reg_849 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_72_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4332 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_32_fu_1140_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_70_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4602 ($dffe) from module myproject (D = \layer2_out_70_V_reg_844 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_70_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4331 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_31_fu_1118_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_65_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4605 ($dffe) from module myproject (D = \layer2_out_65_V_reg_839 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_65_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4330 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_30_fu_1096_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_64_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4608 ($dffe) from module myproject (D = \layer2_out_64_V_reg_834 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_64_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4329 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_29_fu_1074_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_63_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4611 ($dffe) from module myproject (D = \layer2_out_63_V_reg_829 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_63_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4328 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_28_fu_1052_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_57_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4614 ($dffe) from module myproject (D = \layer2_out_57_V_reg_824 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_57_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4327 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_27_fu_1030_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_55_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4617 ($dffe) from module myproject (D = \layer2_out_55_V_reg_819 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_55_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4326 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_26_fu_1008_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_52_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4620 ($dffe) from module myproject (D = \layer2_out_52_V_reg_814 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_52_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4325 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_25_fu_986_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_50_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4623 ($dffe) from module myproject (D = \layer2_out_50_V_reg_809 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_50_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4324 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_24_fu_964_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_48_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4626 ($dffe) from module myproject (D = \layer2_out_48_V_reg_804 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_48_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4323 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_23_fu_942_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_46_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4629 ($dffe) from module myproject (D = \layer2_out_46_V_reg_799 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_46_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4322 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_22_fu_920_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_45_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4632 ($dffe) from module myproject (D = \layer2_out_45_V_reg_794 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_45_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4321 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_21_fu_898_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_44_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4635 ($dffe) from module myproject (D = \layer2_out_44_V_reg_789 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_44_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4320 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_20_fu_876_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_42_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4638 ($dffe) from module myproject (D = \layer2_out_42_V_reg_784 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_42_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4319 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_19_fu_854_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_41_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4641 ($dffe) from module myproject (D = \layer2_out_41_V_reg_779 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_41_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4318 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_18_fu_832_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_37_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4644 ($dffe) from module myproject (D = \layer2_out_37_V_reg_774 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_37_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4317 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_17_fu_810_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_33_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4647 ($dffe) from module myproject (D = \layer2_out_33_V_reg_769 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_33_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4316 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_16_fu_788_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_32_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4650 ($dffe) from module myproject (D = \layer2_out_32_V_reg_764 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_32_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4315 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_15_fu_766_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_31_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4653 ($dffe) from module myproject (D = \layer2_out_31_V_reg_759 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_31_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4314 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_14_fu_744_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_30_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4656 ($dffe) from module myproject (D = \layer2_out_30_V_reg_754 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_30_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4313 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_13_fu_722_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_28_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4659 ($dffe) from module myproject (D = \layer2_out_28_V_reg_749 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_28_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4312 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_12_fu_700_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_23_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4662 ($dffe) from module myproject (D = \layer2_out_23_V_reg_744 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_23_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4311 ($dff) from module myproject (D = { 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_11_fu_678_p3 }, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_19_V_read).
Adding SRST signal on $auto$ff.cc:266:slice$4665 ($dffe) from module myproject (D = \layer2_out_19_V_reg_739 [14:0], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_19_V_read [14:0], rval = 15'000000000000000).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4310 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_55_fu_2401_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_55_reg_3157).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4309 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_27_fu_2359_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_27_reg_3152).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4308 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_1_fu_2335_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_1_reg_3147).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4307 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_62_fu_2522_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_62_reg_3172).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4306 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_30_fu_2486_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_30_reg_3167).
Adding EN signal on $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procdff$4305 ($dff) from module myproject (D = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_5_fu_2469_p2, Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_5_reg_3162).
Adding SRST signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4428 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.ap_NS_fsm, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.ap_CS_fsm, rval = 5'00001).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4427 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_102_V_fu_2907_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_102_V_reg_3801).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4426 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_122_fu_2896_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_122_reg_3796).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4425 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_55_V_fu_2890_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_55_V_reg_3791).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4424 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_105_fu_2878_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_105_reg_3786).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4423 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_30_V_fu_2872_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_30_V_reg_3781).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4422 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_99_fu_2861_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_99_reg_3776).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4421 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_246_V_reg_3771).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4420 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_241_V_reg_3766).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4419 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_218_V_reg_3761).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4418 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_193_V_reg_3756).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4417 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p2 [24:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.trunc_ln708_s_reg_3751).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4416 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_180_V_reg_3746).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4415 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_144_V_reg_3741).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4414 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_123_V_fu_3121_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_123_V_reg_3941).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4413 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_37_V_fu_3109_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_37_V_reg_3936).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4412 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_32_V_fu_3098_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_32_V_reg_3931).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4411 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_28_V_fu_3087_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_28_V_reg_3926).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4410 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_19_V_fu_3076_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_19_V_reg_3921).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4409 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_16_V_fu_3065_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_16_V_reg_3916).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4408 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_15_V_fu_3053_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_15_V_reg_3911).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4407 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_5_V_fu_3041_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_5_V_reg_3906).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4406 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_3_V_fu_3029_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_3_V_reg_3901).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4405 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_298_p2 [24:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.trunc_ln708_8_reg_3896).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4404 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_415_V_reg_3891).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4403 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_394_V_reg_3886).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4402 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_392_V_reg_3881).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4401 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_385_V_reg_3876).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4400 ($dff) from module myproject (D = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735 }, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.sext_ln1118_65_reg_3863).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4399 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_381_V_reg_3858).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4398 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_145_fu_2971_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_145_reg_3853).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4397 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_64_V_fu_2965_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_64_V_reg_3848).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4396 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_50_V_fu_2953_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.acc_50_V_reg_3843).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4395 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_95_fu_2941_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_95_reg_3838).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4394 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_88_fu_2935_p2, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_88_reg_3833).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4393 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_361_V_reg_3828).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4392 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_347_V_reg_3823).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4391 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_328_V_reg_3818).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4390 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_297_V_reg_3813).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4389 ($dff) from module myproject (D = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 [15] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730 }, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.sext_ln1118_63_reg_3806).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4388 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [63:48], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_3_reg_3735).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4387 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [47:32], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_2_reg_3730).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4386 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_135_V_reg_3725).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4385 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_130_V_reg_3720).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4384 ($dff) from module myproject (D = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31:16] }, Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.sext_ln1118_62_reg_3701).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4383 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.data_V_read [31:16], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.tmp_1_reg_3696).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4382 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_89_V_reg_3691).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4381 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_88_V_reg_3686).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4380 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_57_V_reg_3681).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4379 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_46_V_reg_3676).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4378 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_45_V_reg_3671).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4377 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_298_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_28_V_reg_3666).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4376 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_23_V_reg_3661).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4375 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p2 [24:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.trunc_ln_reg_3656).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4374 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2759).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4373 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2739).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4372 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2751).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4371 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2747).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4370 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2743).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4369 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2755).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4368 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2767).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4367 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2763).
Adding EN signal on $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procdff$4366 ($dff) from module myproject (D = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p2 [25:10], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2771).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4667 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4664 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4661 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4658 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4655 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4652 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4649 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4646 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4643 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4640 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4637 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4634 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4631 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4628 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4625 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4622 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4619 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4616 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4613 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4610 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4607 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4604 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4601 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4598 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4595 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4592 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4589 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4586 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4583 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4580 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4577 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4574 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4571 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4568 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4565 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4562 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4559 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4556 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4553 ($dffe) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4550 ($dffe) from module myproject.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4525 ($sdff) from module myproject.

31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 242 unused cells and 202 unused wires.
<suppressed ~244 debug messages>

31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.
<suppressed ~6 debug messages>

31.9. Rerunning OPT passes. (Maybe there is more to do..)

31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~139 debug messages>

31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
Performed a total of 0 changes.

31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

31.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$4537 ($dffe) from module myproject.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$4547 ($dffe) from module myproject.

31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

31.16. Rerunning OPT passes. (Maybe there is more to do..)

31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~139 debug messages>

31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
Performed a total of 0 changes.

31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

31.20. Executing OPT_DFF pass (perform DFF optimizations).

31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..

31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

31.23. Finished OPT passes. (There is nothing left to do.)

32. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\exp_table1_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.$meminit$\ram0$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:0$1321 (grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0).
Removed top 22 address bits (of 32) from memory init port myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\exp_table1_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.$meminit$\ram1$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1.v:0$1322 (grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1).
Removed top 22 address bits (of 32) from memory init port myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\invert_table2_U.\softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.$meminit$\ram$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2.v:0$1326 (grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram).
Removed top 1 bits (of 6) from port B of cell myproject.$procmux$1340_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell myproject.$procmux$1348_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell myproject.$procmux$1357_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell myproject.$procmux$1370_CMP0 ($eq).
Removed top 3 bits (of 6) from mux cell myproject.$procmux$1377 ($mux).
Removed top 4 bits (of 6) from mux cell myproject.$procmux$1388 ($mux).
Removed top 5 bits (of 6) from port B of cell myproject.$procmux$1391_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2886_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2883 ($mux).
Removed top 3 bits (of 5) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2876_CMP0 ($eq).
Removed top 2 bits (of 5) from mux cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2873 ($mux).
Removed top 2 bits (of 5) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2867_CMP0 ($eq).
Removed top 1 bits (of 5) from mux cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2864 ($mux).
Removed top 1 bits (of 5) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2859_CMP0 ($eq).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1366$377 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1366$377 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1364$376 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1364$376 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1362$375 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1362$375 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1360$374 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1360$374 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1358$373 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1358$373 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1356$372 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1356$372 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1354$371 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1354$371 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1352$370 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1352$370 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1350$369 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1350$369 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1348$368 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1348$368 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1346$367 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1346$367 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1344$366 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1344$366 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1342$365 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1342$365 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1340$364 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1340$364 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1338$363 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1338$363 ($mul).
Removed top 15 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1336$362 ($mul).
Removed top 10 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1336$362 ($mul).
Removed top 9 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1190$361 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1186$359 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1182$357 ($add).
Removed top 1 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1182$357 ($add).
Removed top 10 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1180$356 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1178$355 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1174$353 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1172$352 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1170$351 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1168$350 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1166$349 ($add).
Removed top 9 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1162$347 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1160$346 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1158$345 ($add).
Removed top 9 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1156$344 ($add).
Removed top 9 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1154$343 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1150$341 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1148$340 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1146$339 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1144$338 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1140$336 ($add).
Removed top 10 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1138$335 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1136$334 ($add).
Removed top 9 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1134$333 ($add).
Removed top 10 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1132$332 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1128$330 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1126$329 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1124$328 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1122$327 ($add).
Removed top 10 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1120$326 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1118$325 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1116$324 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1114$323 ($add).
Removed top 1 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1112$322 ($add).
Removed top 9 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1110$321 ($add).
Removed top 1 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1108$320 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1102$317 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1098$315 ($add).
Removed top 9 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1096$314 ($add).
Removed top 13 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1094$313 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1092$312 ($add).
Removed top 1 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1092$312 ($add).
Removed top 10 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1090$311 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1088$310 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1082$307 ($add).
Removed top 9 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1078$305 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1074$303 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1070$301 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1068$300 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1058$295 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1054$293 ($add).
Removed top 8 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1050$291 ($add).
Removed top 10 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1046$289 ($add).
Removed top 9 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1042$287 ($add).
Removed top 7 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1040$286 ($add).
Removed top 10 bits (of 26) from FF cell myproject.$auto$ff.cc:266:slice$4718 ($dffe).
Removed top 10 bits (of 26) from FF cell myproject.$auto$ff.cc:266:slice$4713 ($dffe).
Removed top 10 bits (of 26) from FF cell myproject.$auto$ff.cc:266:slice$4702 ($dffe).
Removed top 5 bits (of 6) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1722_CMP0 ($eq).
Removed top 4 bits (of 6) from mux cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1719 ($mux).
Removed top 4 bits (of 6) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1711_CMP0 ($eq).
Removed top 3 bits (of 6) from mux cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1708 ($mux).
Removed top 3 bits (of 6) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1701_CMP0 ($eq).
Removed top 2 bits (of 6) from mux cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1698 ($mux).
Removed top 2 bits (of 6) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1692_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1689 ($mux).
Removed top 1 bits (of 6) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1684_CMP0 ($eq).
Removed top 24 bits (of 25) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1391$692 ($sub).
Removed top 1 bits (of 25) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1391$692 ($sub).
Converting cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1391$692 ($sub) from signed to unsigned.
Removed top 1 bits (of 24) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1391$692 ($sub).
Removed top 1 bits (of 25) from port Y of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1391$692 ($sub).
Removed top 7 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1389$691 ($sub).
Removed top 1 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1389$691 ($sub).
Converting cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1389$691 ($sub) from signed to unsigned.
Removed top 1 bits (of 19) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1389$691 ($sub).
Removed top 1 bits (of 25) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1389$691 ($sub).
Removed top 1 bits (of 26) from port Y of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1389$691 ($sub).
Removed top 7 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1387$690 ($sub).
Removed top 25 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1385$689 ($sub).
Removed top 1 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1385$689 ($sub).
Converting cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1385$689 ($sub) from signed to unsigned.
Removed top 1 bits (of 25) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1385$689 ($sub).
Removed top 1 bits (of 26) from port Y of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1385$689 ($sub).
Removed top 1 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1383$688 ($sub).
Removed top 3 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1383$688 ($sub).
Converting cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1383$688 ($sub) from signed to unsigned.
Removed top 1 bits (of 25) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1383$688 ($sub).
Removed top 1 bits (of 23) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1383$688 ($sub).
Removed top 1 bits (of 26) from port Y of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1383$688 ($sub).
Removed top 1 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1381$687 ($sub).
Removed top 3 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1381$687 ($sub).
Converting cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1381$687 ($sub) from signed to unsigned.
Removed top 1 bits (of 25) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1381$687 ($sub).
Removed top 1 bits (of 23) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1381$687 ($sub).
Removed top 1 bits (of 26) from port Y of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1381$687 ($sub).
Removed top 8 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1379$686 ($sub).
Removed top 25 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1377$685 ($sub).
Removed top 1 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1377$685 ($sub).
Converting cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1377$685 ($sub) from signed to unsigned.
Removed top 1 bits (of 25) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1377$685 ($sub).
Removed top 1 bits (of 26) from port Y of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1377$685 ($sub).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1201$684 ($mul).
Removed top 16 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1201$684 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1199$683 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1199$683 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1197$682 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1197$682 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1195$681 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1195$681 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1193$680 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1193$680 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1191$679 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1191$679 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1189$678 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1189$678 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1187$677 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1187$677 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1185$676 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1185$676 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1183$675 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1183$675 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1181$674 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1181$674 ($mul).
Removed top 10 bits (of 26) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1179$673 ($mul).
Removed top 15 bits (of 26) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1179$673 ($mul).
Removed top 8 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1131$670 ($add).
Removed top 8 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1129$669 ($add).
Removed top 8 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1115$662 ($add).
Removed top 9 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1113$661 ($add).
Removed top 7 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1103$656 ($add).
Removed top 9 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1085$647 ($add).
Removed top 9 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1083$646 ($add).
Removed top 2 bits (of 16) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1069$639 ($add).
Removed top 8 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1057$633 ($add).
Removed top 9 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1053$631 ($add).
Removed top 8 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1045$627 ($add).
Removed top 1 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1031$620 ($add).
Removed top 8 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1027$618 ($add).
Removed top 9 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1019$614 ($add).
Removed top 6 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1009$609 ($add).
Removed top 7 bits (of 16) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:993$601 ($add).
Removed top 1 bits (of 25) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:985$597 ($add).
Removed top 6 bits (of 25) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:985$597 ($add).
Converting cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:985$597 ($add) from signed to unsigned.
Removed top 1 bits (of 24) from port A of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:985$597 ($add).
Removed top 1 bits (of 19) from port B of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:985$597 ($add).
Removed top 1 bits (of 25) from port Y of cell myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:985$597 ($add).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:630$1053 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:628$1051 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:626$1049 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:624$1047 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:622$1045 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:620$1043 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:618$1041 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:616$1039 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:614$1037 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:612$1035 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:610$1033 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:608$1031 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:606$1029 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:604$1027 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:602$1025 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:600$1023 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:598$1021 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:596$1019 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:594$1017 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:592$1015 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:590$1013 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:588$1011 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:586$1009 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:584$1007 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:582$1005 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:580$1003 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:578$1001 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:576$999 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:574$997 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:572$995 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:570$993 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:568$991 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:566$989 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:564$987 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:562$985 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:560$983 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:558$981 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:556$979 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:554$977 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:552$975 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:550$973 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:548$971 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:546$969 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:544$967 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:542$965 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:540$963 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:538$961 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:536$959 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:534$957 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:532$955 ($gt).
Removed top 15 bits (of 16) from port B of cell myproject.$flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:530$953 ($gt).
Removed top 1 bits (of 18) from port A of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:448$1277 ($add).
Removed top 1 bits (of 18) from port B of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:448$1277 ($add).
Removed top 1 bits (of 18) from port A of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:444$1274 ($add).
Removed top 1 bits (of 18) from port B of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:444$1274 ($add).
Removed top 1 bits (of 17) from port A of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:484$1292 ($sub).
Removed top 1 bits (of 17) from port B of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:484$1292 ($sub).
Removed top 1 bits (of 17) from port A of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:486$1293 ($sub).
Removed top 1 bits (of 17) from port B of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:486$1293 ($sub).
Removed top 1 bits (of 17) from port A of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:488$1294 ($sub).
Removed top 1 bits (of 17) from port B of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:488$1294 ($sub).
Removed top 8 bits (of 26) from port A of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U106.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952 ($mul).
Removed top 8 bits (of 26) from port B of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U106.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952 ($mul).
Removed top 8 bits (of 26) from port A of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U105.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952 ($mul).
Removed top 8 bits (of 26) from port B of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U105.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952 ($mul).
Removed top 8 bits (of 26) from port A of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U104.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952 ($mul).
Removed top 8 bits (of 26) from port B of cell myproject.$flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U104.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952 ($mul).
Removed top 4 bits (of 6) from wire myproject.$2\ap_NS_fsm[5:0].
Removed top 3 bits (of 6) from wire myproject.$3\ap_NS_fsm[5:0].
Removed top 3 bits (of 5) from wire myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\ap_NS_fsm[4:0].
Removed top 2 bits (of 5) from wire myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\ap_NS_fsm[4:0].
Removed top 1 bits (of 5) from wire myproject.$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\ap_NS_fsm[4:0].
Removed top 4 bits (of 6) from wire myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\ap_NS_fsm[5:0].
Removed top 3 bits (of 6) from wire myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\ap_NS_fsm[5:0].
Removed top 5 bits (of 6) from wire myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\ap_NS_fsm[5:0].
Removed top 1 bits (of 6) from wire myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$5\ap_NS_fsm[5:0].
Removed top 1 bits (of 6) from wire myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$6\ap_NS_fsm[5:0].
Removed top 3 bits (of 6) from wire myproject.$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$7\ap_NS_fsm[5:0].

33. Executing PEEPOPT pass (run peephole optimizers).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

35. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module myproject:
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1038$285 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1040$286 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1042$287 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1044$288 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1046$289 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1048$290 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1050$291 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1052$292 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1054$293 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1056$294 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1058$295 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1060$296 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1062$297 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1064$298 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1066$299 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1068$300 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1070$301 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1072$302 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1074$303 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1076$304 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1078$305 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1080$306 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1082$307 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1084$308 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1086$309 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1088$310 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1090$311 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1092$312 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1094$313 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1096$314 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1098$315 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1100$316 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1102$317 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1104$318 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1106$319 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1108$320 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1110$321 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1112$322 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1114$323 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1116$324 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1118$325 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1120$326 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1122$327 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1124$328 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1126$329 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1128$330 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1130$331 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1132$332 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1134$333 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1136$334 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1138$335 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1140$336 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1142$337 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1144$338 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1146$339 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1148$340 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1150$341 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1152$342 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1154$343 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1156$344 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1158$345 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1160$346 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1162$347 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1164$348 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1166$349 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1168$350 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1170$351 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1172$352 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1174$353 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1176$354 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1178$355 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1180$356 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1182$357 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1184$358 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1186$359 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1188$360 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1190$361 ($add).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1336$362 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1338$363 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1340$364 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1342$365 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1344$366 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1346$367 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1348$368 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1350$369 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1352$370 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1354$371 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1356$372 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1358$373 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1360$374 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1362$375 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1364$376 ($mul).
  creating $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1366$377 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1001$605 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1003$606 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1005$607 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1007$608 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1009$609 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1011$610 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1013$611 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1015$612 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1017$613 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1019$614 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1021$615 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1023$616 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1025$617 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1027$618 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1029$619 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1031$620 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1033$621 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1035$622 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1037$623 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1039$624 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1041$625 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1043$626 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1045$627 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1047$628 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1049$629 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1051$630 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1053$631 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1055$632 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1057$633 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1059$634 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1061$635 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1063$636 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1065$637 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1067$638 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1069$639 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1071$640 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1073$641 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1075$642 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1077$643 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1079$644 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1081$645 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1083$646 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1085$647 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1087$648 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1089$649 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1091$650 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1093$651 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1095$652 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1097$653 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1099$654 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1101$655 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1103$656 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1105$657 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1109$659 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1111$660 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1113$661 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1115$662 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1117$663 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1119$664 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1121$665 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1123$666 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1125$667 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1127$668 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1129$669 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1131$670 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1175$671 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1177$672 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:981$595 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:983$596 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:985$597 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:987$598 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:989$599 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:991$600 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:993$601 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:995$602 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:999$604 ($add).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1179$673 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1181$674 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1183$675 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1185$676 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1187$677 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1189$678 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1191$679 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1193$680 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1195$681 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1197$682 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1199$683 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1201$684 ($mul).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1377$685 ($sub).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1379$686 ($sub).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1381$687 ($sub).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1383$688 ($sub).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1385$689 ($sub).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1387$690 ($sub).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1389$691 ($sub).
  creating $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1391$692 ($sub).
  creating $macc model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:360$1250 ($add).
  creating $macc model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:444$1274 ($add).
  creating $macc model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:448$1277 ($add).
  creating $macc model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:484$1292 ($sub).
  creating $macc model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:486$1293 ($sub).
  creating $macc model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:488$1294 ($sub).
  creating $macc model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U104.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952 ($mul).
  creating $macc model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U105.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952 ($mul).
  creating $macc model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U106.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952 ($mul).
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:995$602 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:999$604.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:989$599 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:991$600.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1125$667 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:991$600.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:987$598 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:991$600.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1127$668 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:991$600.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1129$669 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:991$600.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1123$666 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:983$596.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1121$665 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:983$596.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1119$664 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:983$596.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1113$661 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:983$596.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1117$663 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:983$596.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1115$662 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:983$596.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1063$636 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:981$595.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1061$635 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:981$595.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1053$631 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:981$595.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1051$630 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:981$595.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1059$634 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:981$595.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1055$632 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:981$595.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1057$633 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:981$595.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1109$659 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1111$660.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1103$656 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1105$657.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1101$655 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1105$657.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1095$652 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1099$654.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1097$653 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1099$654.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1091$650 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1093$651.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1083$646 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1093$651.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1081$645 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1093$651.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1089$649 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1093$651.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1085$647 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1093$651.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1067$638 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1087$648.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1027$618 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1087$648.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1047$628 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1087$648.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1071$640 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1079$644.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1077$643 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1079$644.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1073$641 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1079$644.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1069$639 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1079$644.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1075$642 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1079$644.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1041$625 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1049$629.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1045$627 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1049$629.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1043$626 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1049$629.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1037$623 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1039$624.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1035$622 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1039$624.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1031$620 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1039$624.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1033$621 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1039$624.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1023$616 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1029$619.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1025$617 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1029$619.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1017$613 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1021$615.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1019$614 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1021$615.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1015$612 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1021$615.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1011$610 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1013$611.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1009$609 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1013$611.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1005$607 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1013$611.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1003$606 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1013$611.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1131$670 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1007$608.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:993$601 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1001$605.
  merging $macc model for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:999$604 into $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1001$605.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1158$345 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1130$331.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1156$344 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1112$322.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1174$353 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1108$320.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1154$343 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1106$319.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1150$341 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1104$318.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1148$340 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1100$316.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1172$352 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1086$309.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1146$339 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1084$308.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1144$338 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1080$306.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1140$336 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1076$304.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1138$335 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1072$302.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1186$359 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1066$299.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1182$357 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1064$298.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1180$356 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1062$297.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1178$355 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1060$296.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1170$351 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1056$294.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1168$350 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1052$292.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1166$349 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1048$290.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1162$347 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1044$288.
  merging $macc model for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1160$346 into $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1038$285.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1175$671.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1177$672.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:985$597.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1065$637.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1190$361.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1188$360.
  creating $alu model for $macc $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:360$1250.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1184$358.
  creating $alu model for $macc $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:444$1274.
  creating $alu model for $macc $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:448$1277.
  creating $alu model for $macc $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:484$1292.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1176$354.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1383$688.
  creating $alu model for $macc $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:486$1293.
  creating $alu model for $macc $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:488$1294.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1164$348.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1377$685.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1152$342.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1379$686.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1381$687.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1385$689.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1387$690.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1142$337.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1389$691.
  creating $alu model for $macc $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1391$692.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1136$334.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1134$333.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1132$332.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1128$330.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1126$329.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1124$328.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1122$327.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1120$326.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1118$325.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1116$324.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1114$323.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1110$321.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1102$317.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1098$315.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1096$314.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1094$313.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1092$312.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1090$311.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1088$310.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1082$307.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1078$305.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1074$303.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1070$301.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1068$300.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1058$295.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1054$293.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1050$291.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1046$289.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1042$287.
  creating $alu model for $macc $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1040$286.
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1342$365: $auto$alumacc.cc:365:replace_macc$4750
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1344$366: $auto$alumacc.cc:365:replace_macc$4751
  creating $macc cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U104.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952: $auto$alumacc.cc:365:replace_macc$4752
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1346$367: $auto$alumacc.cc:365:replace_macc$4753
  creating $macc cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U105.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952: $auto$alumacc.cc:365:replace_macc$4754
  creating $macc cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.\myproject_mul_mul_17ns_18s_26_1_1_U106.\myproject_mul_mul_17ns_18s_26_1_1_DSP48_0_U.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/myproject_mul_mul_17ns_18s_26_1_1.v:9$952: $auto$alumacc.cc:365:replace_macc$4755
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1197$682: $auto$alumacc.cc:365:replace_macc$4756
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1199$683: $auto$alumacc.cc:365:replace_macc$4757
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1348$368: $auto$alumacc.cc:365:replace_macc$4758
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1350$369: $auto$alumacc.cc:365:replace_macc$4759
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1352$370: $auto$alumacc.cc:365:replace_macc$4760
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1354$371: $auto$alumacc.cc:365:replace_macc$4761
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1356$372: $auto$alumacc.cc:365:replace_macc$4762
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1358$373: $auto$alumacc.cc:365:replace_macc$4763
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1360$374: $auto$alumacc.cc:365:replace_macc$4764
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1362$375: $auto$alumacc.cc:365:replace_macc$4765
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1364$376: $auto$alumacc.cc:365:replace_macc$4766
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1366$377: $auto$alumacc.cc:365:replace_macc$4767
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1001$605: $auto$alumacc.cc:365:replace_macc$4768
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1189$678: $auto$alumacc.cc:365:replace_macc$4769
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1130$331: $auto$alumacc.cc:365:replace_macc$4770
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1187$677: $auto$alumacc.cc:365:replace_macc$4771
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1007$608: $auto$alumacc.cc:365:replace_macc$4772
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1185$676: $auto$alumacc.cc:365:replace_macc$4773
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1183$675: $auto$alumacc.cc:365:replace_macc$4774
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1013$611: $auto$alumacc.cc:365:replace_macc$4775
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1181$674: $auto$alumacc.cc:365:replace_macc$4776
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1195$681: $auto$alumacc.cc:365:replace_macc$4777
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1179$673: $auto$alumacc.cc:365:replace_macc$4778
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1112$322: $auto$alumacc.cc:365:replace_macc$4779
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1021$615: $auto$alumacc.cc:365:replace_macc$4780
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1108$320: $auto$alumacc.cc:365:replace_macc$4781
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1106$319: $auto$alumacc.cc:365:replace_macc$4782
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1104$318: $auto$alumacc.cc:365:replace_macc$4783
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1193$680: $auto$alumacc.cc:365:replace_macc$4784
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1100$316: $auto$alumacc.cc:365:replace_macc$4785
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1105$657: $auto$alumacc.cc:365:replace_macc$4786
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1191$679: $auto$alumacc.cc:365:replace_macc$4787
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1029$619: $auto$alumacc.cc:365:replace_macc$4788
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1079$644: $auto$alumacc.cc:365:replace_macc$4789
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:991$600: $auto$alumacc.cc:365:replace_macc$4790
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1336$362: $auto$alumacc.cc:365:replace_macc$4791
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1086$309: $auto$alumacc.cc:365:replace_macc$4792
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1084$308: $auto$alumacc.cc:365:replace_macc$4793
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1338$363: $auto$alumacc.cc:365:replace_macc$4794
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1080$306: $auto$alumacc.cc:365:replace_macc$4795
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1039$624: $auto$alumacc.cc:365:replace_macc$4796
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1076$304: $auto$alumacc.cc:365:replace_macc$4797
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1201$684: $auto$alumacc.cc:365:replace_macc$4798
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1072$302: $auto$alumacc.cc:365:replace_macc$4799
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:983$596: $auto$alumacc.cc:365:replace_macc$4800
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:981$595: $auto$alumacc.cc:365:replace_macc$4801
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1066$299: $auto$alumacc.cc:365:replace_macc$4802
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1064$298: $auto$alumacc.cc:365:replace_macc$4803
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1062$297: $auto$alumacc.cc:365:replace_macc$4804
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1060$296: $auto$alumacc.cc:365:replace_macc$4805
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1111$660: $auto$alumacc.cc:365:replace_macc$4806
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1056$294: $auto$alumacc.cc:365:replace_macc$4807
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1049$629: $auto$alumacc.cc:365:replace_macc$4808
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1052$292: $auto$alumacc.cc:365:replace_macc$4809
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$mul$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1340$364: $auto$alumacc.cc:365:replace_macc$4810
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1048$290: $auto$alumacc.cc:365:replace_macc$4811
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1087$648: $auto$alumacc.cc:365:replace_macc$4812
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1044$288: $auto$alumacc.cc:365:replace_macc$4813
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1093$651: $auto$alumacc.cc:365:replace_macc$4814
  creating $macc cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1099$654: $auto$alumacc.cc:365:replace_macc$4815
  creating $macc cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1038$285: $auto$alumacc.cc:365:replace_macc$4816
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:530$953 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:532$955 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:534$957 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:536$959 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:538$961 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:540$963 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:542$965 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:544$967 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:546$969 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:548$971 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:550$973 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:552$975 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:554$977 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:556$979 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:558$981 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:560$983 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:562$985 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:564$987 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:566$989 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:568$991 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:570$993 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:572$995 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:574$997 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:576$999 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:578$1001 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:580$1003 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:582$1005 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:584$1007 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:586$1009 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:588$1011 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:590$1013 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:592$1015 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:594$1017 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:596$1019 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:598$1021 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:600$1023 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:602$1025 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:604$1027 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:606$1029 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:608$1031 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:610$1033 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:612$1035 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:614$1037 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:616$1039 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:618$1041 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:620$1043 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:622$1045 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:624$1047 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:626$1049 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:628$1051 ($gt): new $alu
  creating $alu model for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:630$1053 ($gt): new $alu
  creating $alu model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$lt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:406$1267 ($lt): new $alu
  creating $alu model for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$lt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:412$1269 ($lt): new $alu
  creating $alu cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$lt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:412$1269: $auto$alumacc.cc:485:replace_alu$4870
  creating $alu cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$lt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:406$1267: $auto$alumacc.cc:485:replace_alu$4883
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:630$1053: $auto$alumacc.cc:485:replace_alu$4890
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:628$1051: $auto$alumacc.cc:485:replace_alu$4897
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:626$1049: $auto$alumacc.cc:485:replace_alu$4904
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:624$1047: $auto$alumacc.cc:485:replace_alu$4911
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:622$1045: $auto$alumacc.cc:485:replace_alu$4918
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:620$1043: $auto$alumacc.cc:485:replace_alu$4925
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:618$1041: $auto$alumacc.cc:485:replace_alu$4932
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:616$1039: $auto$alumacc.cc:485:replace_alu$4939
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:614$1037: $auto$alumacc.cc:485:replace_alu$4946
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:612$1035: $auto$alumacc.cc:485:replace_alu$4953
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:610$1033: $auto$alumacc.cc:485:replace_alu$4960
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:608$1031: $auto$alumacc.cc:485:replace_alu$4967
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:606$1029: $auto$alumacc.cc:485:replace_alu$4974
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:604$1027: $auto$alumacc.cc:485:replace_alu$4981
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:602$1025: $auto$alumacc.cc:485:replace_alu$4988
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:600$1023: $auto$alumacc.cc:485:replace_alu$4995
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:598$1021: $auto$alumacc.cc:485:replace_alu$5002
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:596$1019: $auto$alumacc.cc:485:replace_alu$5009
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:594$1017: $auto$alumacc.cc:485:replace_alu$5016
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:592$1015: $auto$alumacc.cc:485:replace_alu$5023
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:590$1013: $auto$alumacc.cc:485:replace_alu$5030
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:588$1011: $auto$alumacc.cc:485:replace_alu$5037
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:586$1009: $auto$alumacc.cc:485:replace_alu$5044
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:584$1007: $auto$alumacc.cc:485:replace_alu$5051
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:582$1005: $auto$alumacc.cc:485:replace_alu$5058
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:580$1003: $auto$alumacc.cc:485:replace_alu$5065
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:578$1001: $auto$alumacc.cc:485:replace_alu$5072
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:576$999: $auto$alumacc.cc:485:replace_alu$5079
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:574$997: $auto$alumacc.cc:485:replace_alu$5086
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:572$995: $auto$alumacc.cc:485:replace_alu$5093
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:570$993: $auto$alumacc.cc:485:replace_alu$5100
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:568$991: $auto$alumacc.cc:485:replace_alu$5107
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:566$989: $auto$alumacc.cc:485:replace_alu$5114
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:564$987: $auto$alumacc.cc:485:replace_alu$5121
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:562$985: $auto$alumacc.cc:485:replace_alu$5128
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:560$983: $auto$alumacc.cc:485:replace_alu$5135
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:558$981: $auto$alumacc.cc:485:replace_alu$5142
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:556$979: $auto$alumacc.cc:485:replace_alu$5149
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:554$977: $auto$alumacc.cc:485:replace_alu$5156
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:552$975: $auto$alumacc.cc:485:replace_alu$5163
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:550$973: $auto$alumacc.cc:485:replace_alu$5170
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:548$971: $auto$alumacc.cc:485:replace_alu$5177
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:546$969: $auto$alumacc.cc:485:replace_alu$5184
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:544$967: $auto$alumacc.cc:485:replace_alu$5191
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:542$965: $auto$alumacc.cc:485:replace_alu$5198
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:540$963: $auto$alumacc.cc:485:replace_alu$5205
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:538$961: $auto$alumacc.cc:485:replace_alu$5212
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:536$959: $auto$alumacc.cc:485:replace_alu$5219
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:534$957: $auto$alumacc.cc:485:replace_alu$5226
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:532$955: $auto$alumacc.cc:485:replace_alu$5233
  creating $alu cell for $flatten\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.$gt$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v:530$953: $auto$alumacc.cc:485:replace_alu$5240
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1040$286: $auto$alumacc.cc:485:replace_alu$5247
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1042$287: $auto$alumacc.cc:485:replace_alu$5250
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1046$289: $auto$alumacc.cc:485:replace_alu$5253
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1050$291: $auto$alumacc.cc:485:replace_alu$5256
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1054$293: $auto$alumacc.cc:485:replace_alu$5259
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1058$295: $auto$alumacc.cc:485:replace_alu$5262
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1068$300: $auto$alumacc.cc:485:replace_alu$5265
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1070$301: $auto$alumacc.cc:485:replace_alu$5268
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1074$303: $auto$alumacc.cc:485:replace_alu$5271
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1078$305: $auto$alumacc.cc:485:replace_alu$5274
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1082$307: $auto$alumacc.cc:485:replace_alu$5277
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1088$310: $auto$alumacc.cc:485:replace_alu$5280
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1090$311: $auto$alumacc.cc:485:replace_alu$5283
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1092$312: $auto$alumacc.cc:485:replace_alu$5286
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1094$313: $auto$alumacc.cc:485:replace_alu$5289
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1096$314: $auto$alumacc.cc:485:replace_alu$5292
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1098$315: $auto$alumacc.cc:485:replace_alu$5295
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1102$317: $auto$alumacc.cc:485:replace_alu$5298
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1110$321: $auto$alumacc.cc:485:replace_alu$5301
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1114$323: $auto$alumacc.cc:485:replace_alu$5304
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1116$324: $auto$alumacc.cc:485:replace_alu$5307
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1118$325: $auto$alumacc.cc:485:replace_alu$5310
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1120$326: $auto$alumacc.cc:485:replace_alu$5313
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1122$327: $auto$alumacc.cc:485:replace_alu$5316
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1124$328: $auto$alumacc.cc:485:replace_alu$5319
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1126$329: $auto$alumacc.cc:485:replace_alu$5322
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1128$330: $auto$alumacc.cc:485:replace_alu$5325
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1132$332: $auto$alumacc.cc:485:replace_alu$5328
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1134$333: $auto$alumacc.cc:485:replace_alu$5331
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1136$334: $auto$alumacc.cc:485:replace_alu$5334
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1391$692: $auto$alumacc.cc:485:replace_alu$5337
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1389$691: $auto$alumacc.cc:485:replace_alu$5340
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1142$337: $auto$alumacc.cc:485:replace_alu$5343
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1387$690: $auto$alumacc.cc:485:replace_alu$5346
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1385$689: $auto$alumacc.cc:485:replace_alu$5349
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1381$687: $auto$alumacc.cc:485:replace_alu$5352
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1379$686: $auto$alumacc.cc:485:replace_alu$5355
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1152$342: $auto$alumacc.cc:485:replace_alu$5358
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1377$685: $auto$alumacc.cc:485:replace_alu$5361
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1164$348: $auto$alumacc.cc:485:replace_alu$5364
  creating $alu cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:488$1294: $auto$alumacc.cc:485:replace_alu$5367
  creating $alu cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:486$1293: $auto$alumacc.cc:485:replace_alu$5370
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1383$688: $auto$alumacc.cc:485:replace_alu$5373
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1176$354: $auto$alumacc.cc:485:replace_alu$5376
  creating $alu cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$sub$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:484$1292: $auto$alumacc.cc:485:replace_alu$5379
  creating $alu cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:448$1277: $auto$alumacc.cc:485:replace_alu$5382
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1184$358: $auto$alumacc.cc:485:replace_alu$5385
  creating $alu cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:444$1274: $auto$alumacc.cc:485:replace_alu$5388
  creating $alu cell for $flatten\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v:360$1250: $auto$alumacc.cc:485:replace_alu$5391
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1188$360: $auto$alumacc.cc:485:replace_alu$5394
  creating $alu cell for $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v:1190$361: $auto$alumacc.cc:485:replace_alu$5397
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1065$637: $auto$alumacc.cc:485:replace_alu$5400
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:985$597: $auto$alumacc.cc:485:replace_alu$5403
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1177$672: $auto$alumacc.cc:485:replace_alu$5406
  creating $alu cell for $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$add$/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0.v:1175$671: $auto$alumacc.cc:485:replace_alu$5409
  created 108 $alu and 67 $macc cells.

36. Executing SHARE pass (SAT-based resource sharing).

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.
<suppressed ~1 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~139 debug messages>

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
Performed a total of 0 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

37.6. Executing OPT_DFF pass (perform DFF optimizations).

37.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 77 unused cells and 132 unused wires.
<suppressed ~154 debug messages>

37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

37.9. Rerunning OPT passes. (Maybe there is more to do..)

37.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

37.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
Performed a total of 0 changes.

37.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

37.13. Executing OPT_DFF pass (perform DFF optimizations).

37.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..

37.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

37.16. Finished OPT passes. (There is nothing left to do.)

38. Executing MEMORY pass.

38.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

38.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

38.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

38.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

38.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0'[0] in module `\myproject': merging output FF to cell.
Checking read port `\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0'[1] in module `\myproject': merging output FF to cell.
Checking read port `\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1'[0] in module `\myproject': merging output FF to cell.
Checking read port `\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram'[0] in module `\myproject': merging output FF to cell.

38.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 4 unused cells and 73 unused wires.
<suppressed ~5 debug messages>

38.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0 by address:

38.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

38.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..

38.10. Executing MEMORY_COLLECT pass (generating $mem cells).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..

40. Executing OPT pass (performing simple optimizations).

40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.
<suppressed ~514 debug messages>

40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

40.3. Executing OPT_DFF pass (perform DFF optimizations).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 17 unused cells and 148 unused wires.
<suppressed ~18 debug messages>

40.5. Finished fast OPT passes.

41. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0 in module \myproject:
  created 1024 $dff cells and 0 static cells of width 17.
Extracted data FF from read port 0 of myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0: $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdreg[0]
Extracted data FF from read port 1 of myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0: $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdreg[1]
  read interface: 2 $dff and 2046 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1 in module \myproject:
  created 1024 $dff cells and 0 static cells of width 17.
Extracted data FF from read port 0 of myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1: $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram in module \myproject:
  created 1024 $dff cells and 0 static cells of width 18.
Extracted data FF from read port 0 of myproject.grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram: $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdreg[0]
  read interface: 1 $dff and 1023 $mux cells.
  write interface: 0 write mux blocks.

42. Executing OPT pass (performing simple optimizations).

42.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.
<suppressed ~3169 debug messages>

42.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

42.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

42.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][43]$16416:
      Old ports: A=18'000000000000110000, B=18'000000000000101111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584 [3:1] } = { 13'0000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][48]$16431:
      Old ports: A=18'000000000000101011, B=18'000000000000101010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$a$15592
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$a$15592 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$a$15592 [17:1] = 17'00000000000010101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][109]$15462:
      Old ports: A=18'111111111111100101, B=18'111111111111100100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$b$15107
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$b$15107 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$b$15107 [17:1] = 17'11111111111110010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][488]$17751:
      Old ports: A=18'111111111110101011, B=18'111111111110101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$a$16252
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$a$16252 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$a$16252 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$a$16252 [0] } = 17'11111111111010101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][225]$16194:
      Old ports: A=18'111111111111011111, B=18'111111111111011110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$b$15473
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$b$15473 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$b$15473 [17:1] = 17'11111111111101111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][11]$13251:
      Old ports: A=17'00000111111010010, B=17'00001000011010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [7:1] } = { 4'0000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [8] 5'11010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][0]$16287:
      Old ports: A=18'011111111111111111, B=18'000001000000000000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [17:1] = { 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][32]$13314:
      Old ports: A=17'01101101001100101, B=17'01110100001111010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499 [16:2] = { 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499 [1:0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499 [0] 4'0011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499 [1:0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][53]$16446:
      Old ports: A=18'000000000000100111, B=18'000000000000100110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][26]$b$15599
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][26]$b$15599 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][26]$b$15599 [17:1] = 17'00000000000010011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][35]$16392:
      Old ports: A=18'000000000000111011, B=18'000000000000111010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$b$15572
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$b$15572 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$b$15572 [17:1] = 17'00000000000011101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][35]$10254:
      Old ports: A=17'10011110111000010, B=17'10101001001000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [16:2] = { 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [1] 5'10000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][2]$10155:
      Old ports: A=17'00000010100100011, B=17'00000010101111000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [2:1] } = { 10'0000001010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][234]$10083:
      Old ports: A=17'00000000000000100, B=17'00000000000000101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$a$9349
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$a$9349 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$a$9349 [16:1] = 16'0000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][471]$17700:
      Old ports: A=18'111111111111001110, B=18'111111111111001101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][235]$b$16226
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][235]$b$16226 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][235]$b$16226 [17:2] = 16'1111111111110011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][477]$14649:
      Old ports: A=17'00000000000001101, B=17'00000000000001110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$b$13166
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$b$13166 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$b$13166 [16:2] = 15'000000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][30]$13308:
      Old ports: A=17'01010101000010110, B=17'01011010100001110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496 [2:0] } = { 4'0101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496 [4:3] 6'000110 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][212]$16155:
      Old ports: A=18'111111111111101001, B=18'111111111111101000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][106]$a$15454
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][106]$a$15454 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][106]$a$15454 [17:1] = 17'11111111111110100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][31]$16380:
      Old ports: A=18'000000000001000010, B=18'000000000001000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$b$15566
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$b$15566 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$b$15566 [17:2] = 16'0000000000010000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][4]$10161:
      Old ports: A=17'00000011010011000, B=17'00000011100000101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [2:1] } = { 8'00000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [3] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][505]$17802:
      Old ports: A=18'111111111011011011, B=18'111111111011000101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$b$16277
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$b$16277 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$b$16277 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$b$16277 [0] } = { 13'1111111110110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$b$16277 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$b$16277 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][502]$11655:
      Old ports: A=17'00000000100100101, B=17'00000000100111000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135 [2:1] } = { 12'000000001001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][217]$16170:
      Old ports: A=18'111111111111100110, B=18'111111111111100101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][108]$b$15461
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][108]$b$15461 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][108]$b$15461 [17:2] = 16'1111111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][509]$11676:
      Old ports: A=17'00000001011000000, B=17'00000001011101101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$b$10145
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$b$10145 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$b$10145 [16:1] = { 11'00000001011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$b$10145 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$b$10145 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$b$10145 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][32]$10245:
      Old ports: A=17'01101101001100101, B=17'01110100001111010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430 [16:2] = { 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430 [1:0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430 [0] 4'0011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430 [1:0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][477]$8511:
      Old ports: A=17'00000000000001101, B=17'00000000000001110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$b$7028
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$b$7028 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$b$7028 [16:2] = 15'000000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][475]$8505:
      Old ports: A=17'00000000000001010, B=17'00000000000001011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][237]$b$7025
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][237]$b$7025 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][237]$b$7025 [16:1] = 16'0000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][489]$17754:
      Old ports: A=18'111111111110100111, B=18'111111111110100101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$b$16253
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$b$16253 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$b$16253 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$b$16253 [0] } = 17'11111111111010011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][105]$16602:
      Old ports: A=18'000000000000010100, B=18'000000000000010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][52]$b$15677
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][52]$b$15677 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][52]$b$15677 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][52]$b$15677 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][52]$b$15677 [1] } = { 15'000000000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][52]$b$15677 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][1]$10152:
      Old ports: A=17'00000010010001000, B=17'00000010011010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [2:1] } = { 10'0000001001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][0]$10149:
      Old ports: A=17'00000010000000000, B=17'00000010001000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$a$9382
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$a$9382 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$a$9382 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$a$9382 [0] } = { 10'0000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$a$9382 [1] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][502]$17793:
      Old ports: A=18'111111111100110011, B=18'111111111100101000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273 [2:1] } = { 13'1111111111001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][45]$16422:
      Old ports: A=18'000000000000101110, B=18'000000000000101101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$b$15587
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$b$15587 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$b$15587 [17:2] = 16'0000000000001011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][501]$17790:
      Old ports: A=18'111111111101000110, B=18'111111111100111101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$b$16271
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$b$16271 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$b$16271 [17:2] = { 11'11111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$b$16271 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$b$16271 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$b$16271 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][55]$15684:
      Old ports: A=18'000000000000010011, B=18'000000000000010010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][27]$b$15218
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][27]$b$15218 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][27]$b$15218 [17:1] = 17'00000000000001001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][495]$17772:
      Old ports: A=18'111111111110001000, B=18'111111111110000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$b$16262
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$b$16262 [3:2]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$b$16262 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$b$16262 [1:0] } = 16'1111111111100000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][509]$17814:
      Old ports: A=18'111111110101010101, B=18'111111110011001101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$b$16283
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$b$16283 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$b$16283 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$b$16283 [2:0] } = { 9'111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$b$16283 [4:3] 5'10101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][26]$13296:
      Old ports: A=17'00110011100101001, B=17'00110110111010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490 [2:0] } = { 5'00110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490 [4:3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][19]$10206:
      Old ports: A=17'00010101100000001, B=17'00010110111000111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [0] } = { 6'000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [1] 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][492]$17763:
      Old ports: A=18'111111111110011010, B=18'111111111110010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$a$16258
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$a$16258 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$a$16258 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$a$16258 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$a$16258 [2:1] } = { 14'11111111111001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$a$16258 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][17]$16338:
      Old ports: A=18'000000000001111000, B=18'000000000001110101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$b$15545
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$b$15545 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$b$15545 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$b$15545 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$b$15545 [2:1] } = { 14'00000000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$b$15545 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][20]$15003:
      Old ports: A=18'000000000000001101, B=18'000000000000001100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][10]$a$14878
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][10]$a$14878 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][10]$a$14878 [17:1] = 17'00000000000000110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][16]$13266:
      Old ports: A=17'00001110110001110, B=17'00001111101110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475 [2:0] } = { 7'0000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475 [4] 3'110 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][510]$14748:
      Old ports: A=17'00000001100011101, B=17'00000001101010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216 [5:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216 [1:0] } = { 12'000000011001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][33]$13317:
      Old ports: A=17'01111011101111001, B=17'10000011101101111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [3:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [0] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [4] 8'01110111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][5]$13233:
      Old ports: A=17'00000011101111001, B=17'00000011111110100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458 [1] } = { 9'000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458 [2] 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][18]$13272:
      Old ports: A=17'00010010111110011, B=17'00010100001100110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [1] } = { 5'00010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [0] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][9]$13245:
      Old ports: A=17'00000110001010010, B=17'00000110100011110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464 [5:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464 [1:0] } = { 8'00000110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464 [2] 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][39]$16404:
      Old ports: A=18'000000000000110101, B=18'000000000000110100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$b$15578
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$b$15578 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$b$15578 [17:1] = 17'00000000000011010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][472]$17703:
      Old ports: A=18'111111111111001101, B=18'111111111111001100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][236]$a$16228
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][236]$a$16228 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][236]$a$16228 [17:1] = 17'11111111111100110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][59]$16464:
      Old ports: A=18'000000000000100011, B=18'000000000000100010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][29]$b$15608
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][29]$b$15608 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][29]$b$15608 [17:1] = 17'00000000000010001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][479]$17724:
      Old ports: A=18'111111111111000010, B=18'111111111111000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$b$16238
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$b$16238 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$b$16238 [17:2] = 16'1111111111110000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][27]$16368:
      Old ports: A=18'000000000001001100, B=18'000000000001001010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$b$15560
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$b$15560 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$b$15560 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$b$15560 [0] } = 16'0000000000010010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][8]$13242:
      Old ports: A=17'00000101011100000, B=17'00000101110010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [4:1] } = { 8'00000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [0] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][454]$17649:
      Old ports: A=18'111111111111011101, B=18'111111111111011100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][227]$a$16201
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][227]$a$16201 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][227]$a$16201 [17:1] = 17'11111111111101110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][19]$13275:
      Old ports: A=17'00010101100000001, B=17'00010110111000111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [0] } = { 6'000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [1] 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][11]$16320:
      Old ports: A=18'000000000010111010, B=18'000000000010110010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$b$15536
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$b$15536 [3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$b$15536 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$b$15536 [2:0] } = 17'00000000001011010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][10]$13248:
      Old ports: A=17'00000110111110110, B=17'00000111011011101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466 [16:2] = { 7'0000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466 [1] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][208]$16143:
      Old ports: A=18'111111111111101011, B=18'111111111111101010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][104]$a$15448
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][104]$a$15448 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][104]$a$15448 [17:1] = 17'11111111111110101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][440]$17607:
      Old ports: A=18'111111111111100100, B=18'111111111111100011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][220]$a$16180
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][220]$a$16180 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][220]$a$16180 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][220]$a$16180 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][220]$a$16180 [1] } = { 15'111111111111100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][220]$a$16180 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][24]$13290:
      Old ports: A=17'00101000001011000, B=17'00101010110000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [0] } = { 6'001010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][487]$14679:
      Old ports: A=17'00000000000101101, B=17'00000000000110000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181 [3:1] } = { 12'000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][486]$14676:
      Old ports: A=17'00000000000101000, B=17'00000000000101010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$a$13180
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$a$13180 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$a$13180 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$a$13180 [0] } = 16'0000000000010100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][141]$16710:
      Old ports: A=18'000000000000001111, B=18'000000000000001110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][70]$b$15731
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][70]$b$15731 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][70]$b$15731 [17:1] = 17'00000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][2]$16293:
      Old ports: A=18'000000010000000000, B=18'000000001100110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [17:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [9:1] } = { 7'0000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [0] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [0] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][10]$16317:
      Old ports: A=18'000000000011001101, B=18'000000000011000011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$a$15535
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$a$15535 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$a$15535 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$a$15535 [0] } = { 14'00000000001100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$a$15535 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][7]$16308:
      Old ports: A=18'000000000100100101, B=18'000000000100010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530 [1:0] } = { 12'000000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530 [2] 3'001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][493]$17766:
      Old ports: A=18'111111111110010100, B=18'111111111110010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$b$16259
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$b$16259 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$b$16259 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$b$16259 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$b$16259 [1] } = 16'1111111111100100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][61]$16470:
      Old ports: A=18'000000000000100010, B=18'000000000000100001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][30]$b$15611
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][30]$b$15611 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][30]$b$15611 [17:2] = 16'0000000000001000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][197]$16110:
      Old ports: A=18'111111111111101111, B=18'111111111111101110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][98]$b$15431
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][98]$b$15431 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][98]$b$15431 [17:1] = 17'11111111111110111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][132]$16683:
      Old ports: A=18'000000000000010000, B=18'000000000000001111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718 [3:1] } = { 13'0000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][474]$17709:
      Old ports: A=18'111111111111001010, B=18'111111111111001001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$a$16231
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$a$16231 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$a$16231 [17:2] = 16'1111111111110010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][504]$14730:
      Old ports: A=17'00000000101111001, B=17'00000000110010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207 [3] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207 [2:0] } = { 9'000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207 [3] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][12]$13254:
      Old ports: A=17'00001000111101101, B=17'00001001100010101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [2:0] } = { 7'0000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [3] 3'101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][25]$13293:
      Old ports: A=17'00101101100001010, B=17'00110000011101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [16:2] = { 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][124]$16659:
      Old ports: A=18'000000000000010001, B=18'000000000000010000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][62]$a$15706
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][62]$a$15706 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][62]$a$15706 [17:1] = 17'00000000000001000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][37]$13329:
      Old ports: A=17'11001100000000011, B=17'11011001001010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [4] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [10:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [3:0] } = { 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [4] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [4] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][478]$11583:
      Old ports: A=17'00000000000001111, B=17'00000000000010000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [3:1] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][477]$11580:
      Old ports: A=17'00000000000001101, B=17'00000000000001110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$b$10097
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$b$10097 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$b$10097 [16:2] = 15'000000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][481]$11592:
      Old ports: A=17'00000000000010101, B=17'00000000000010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$b$10103
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$b$10103 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$b$10103 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$b$10103 [0] } = 16'0000000000001011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][480]$11589:
      Old ports: A=17'00000000000010011, B=17'00000000000010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$a$10102
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$a$10102 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$a$10102 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$a$10102 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$a$10102 [1] } = { 14'00000000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$a$10102 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][470]$11559:
      Old ports: A=17'00000000000000101, B=17'00000000000000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][235]$a$10087
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][235]$a$10087 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][235]$a$10087 [16:2] = 15'000000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][24]$16359:
      Old ports: A=18'000000000001010101, B=18'000000000001010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$a$15556
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$a$15556 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$a$15556 [17:1] = 17'00000000000101010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][9]$16314:
      Old ports: A=18'000000000011100100, B=18'000000000011011000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$b$15533
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$b$15533 [3:2]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$b$15533 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$b$15533 [1:0] } = { 12'000000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$b$15533 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$b$15533 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][496]$11637:
      Old ports: A=17'00000000010001011, B=17'00000000010010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [1] } = { 12'000000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][495]$11634:
      Old ports: A=17'00000000001111010, B=17'00000000010000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [3] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [2:0] } = { 9'000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [3] 3'010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][493]$11628:
      Old ports: A=17'00000000001011111, B=17'00000000001100101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [4:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [0] } = { 11'00000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][492]$11625:
      Old ports: A=17'00000000001010100, B=17'00000000001011001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$a$10120
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$a$10120 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$a$10120 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$a$10120 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$a$10120 [1] } = { 13'0000000000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$a$10120 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][489]$11616:
      Old ports: A=17'00000000000111010, B=17'00000000000111101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$b$10115
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$b$10115 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$b$10115 [16:2] = { 14'00000000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$b$10115 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][488]$11613:
      Old ports: A=17'00000000000110011, B=17'00000000000110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$a$10114
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$a$10114 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$a$10114 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$a$10114 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$a$10114 [1] } = 15'000000000001101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][486]$11607:
      Old ports: A=17'00000000000101000, B=17'00000000000101010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$a$10111
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$a$10111 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$a$10111 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$a$10111 [0] } = 16'0000000000010100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][485]$11604:
      Old ports: A=17'00000000000100011, B=17'00000000000100101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$b$10109
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$b$10109 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$b$10109 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$b$10109 [0] } = 15'000000000001001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][158]$15993:
      Old ports: A=18'111111111111110110, B=18'111111111111110101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][79]$a$15373
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][79]$a$15373 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][79]$a$15373 [17:2] = 16'1111111111111101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][33]$16386:
      Old ports: A=18'000000000000111110, B=18'000000000000111101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$b$15569
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$b$15569 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$b$15569 [17:2] = 16'0000000000001111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][4]$16299:
      Old ports: A=18'000000001000000000, B=18'000000000111000111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [17:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [8:1] } = { 8'00000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [0] 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][27]$15600:
      Old ports: A=18'000000000000100110, B=18'000000000000100101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$b$15176
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$b$15176 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$b$15176 [17:2] = 16'0000000000001001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][494]$14700:
      Old ports: A=17'00000000001101100, B=17'00000000001110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [1] } = { 12'000000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][507]$14739:
      Old ports: A=17'00000001000100100, B=17'00000001001000111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211 [4:1] } = { 10'0000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211 [0] 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][501]$14721:
      Old ports: A=17'00000000100000011, B=17'00000000100010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202 [1] } = { 12'000000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][497]$14709:
      Old ports: A=17'00000000010011101, B=17'00000000010100111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [0] } = { 11'00000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][488]$14682:
      Old ports: A=17'00000000000110011, B=17'00000000000110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$a$13183
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$a$13183 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$a$13183 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$a$13183 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$a$13183 [1] } = 15'000000000001101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][480]$14658:
      Old ports: A=17'00000000000010011, B=17'00000000000010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$a$13171
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$a$13171 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$a$13171 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$a$13171 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$a$13171 [1] } = { 14'00000000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$a$13171 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][9]$14874:
      Old ports: A=18'000000000000001110, B=18'000000000000001101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$b$14813
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$b$14813 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$b$14813 [17:2] = 16'0000000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][234]$16221:
      Old ports: A=18'111111111111010001, B=18'111111111111010000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$a$15487
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$a$15487 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$a$15487 [17:1] = 17'11111111111101000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][461]$17670:
      Old ports: A=18'111111111111011000, B=18'111111111111010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211 [2:1] } = { 14'11111111111101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][34]$13320:
      Old ports: A=17'10001100001101100, B=17'10010101010000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [0] } = { 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [2] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][178]$16821:
      Old ports: A=18'000000000000001100, B=18'000000000000001011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][89]$a$15787
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][89]$a$15787 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][89]$a$15787 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][89]$a$15787 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][89]$a$15787 [1] } = { 15'000000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][89]$a$15787 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][16]$16335:
      Old ports: A=18'000000000010000000, B=18'000000000001111100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [17:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [1:0] } = { 10'0000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][14]$13260:
      Old ports: A=17'00001011100000101, B=17'00001100010000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [1:0] } = { 5'00001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [2] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][506]$8598:
      Old ports: A=17'00000000111100100, B=17'00000001000000011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [1] } = { 7'0000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [2] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][505]$8595:
      Old ports: A=17'00000000110101011, B=17'00000000111000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [1] } = { 10'0000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][508]$8604:
      Old ports: A=17'00000001001101101, B=17'00000001010010101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$a$7075
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$a$7075 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$a$7075 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$a$7075 [2:0] } = { 9'000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$a$7075 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$a$7075 [3] 3'101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][510]$8610:
      Old ports: A=17'00000001100011101, B=17'00000001101010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078 [5:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078 [1:0] } = { 12'000000011001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][509]$8607:
      Old ports: A=17'00000001011000000, B=17'00000001011101101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$b$7076
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$b$7076 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$b$7076 [16:1] = { 11'00000001011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$b$7076 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$b$7076 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$b$7076 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][13]$10188:
      Old ports: A=17'00001010001010000, B=17'00001010110100000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$b$9401
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$b$9401 [5:4]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$b$9401 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$b$9401 [3:0] } = { 8'00001010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$b$9401 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$b$9401 [5:4] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][34]$10251:
      Old ports: A=17'10001100001101100, B=17'10010101010000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [0] } = { 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [2] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][499]$11646:
      Old ports: A=17'00000000011001010, B=17'00000000011010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130 [2:1] } = { 12'000000000110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][20]$16347:
      Old ports: A=18'000000000001100110, B=18'000000000001100100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$a$15550
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$a$15550 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$a$15550 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$a$15550 [0] } = 17'00000000000110010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][210]$16149:
      Old ports: A=18'111111111111101010, B=18'111111111111101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][105]$a$15451
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][105]$a$15451 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][105]$a$15451 [17:2] = 16'1111111111111010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][3]$13227:
      Old ports: A=17'00000010111010010, B=17'00000011000110010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455 [6:5]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455 [4:0] } = { 7'0000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455 [6] 5'10010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][481]$17730:
      Old ports: A=18'111111111110111110, B=18'111111111110111101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$b$16241
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$b$16241 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$b$16241 [17:2] = 16'1111111111101111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][504]$11661:
      Old ports: A=17'00000000101111001, B=17'00000000110010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138 [3] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138 [2:0] } = { 9'000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138 [3] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][80]$16527:
      Old ports: A=18'000000000000011010, B=18'000000000000011001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][40]$a$15640
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][40]$a$15640 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][40]$a$15640 [17:2] = 16'0000000000000110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][91]$16560:
      Old ports: A=18'000000000000010111, B=18'000000000000010110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][45]$b$15656
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][45]$b$15656 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][45]$b$15656 [17:1] = 17'00000000000001011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][223]$16188:
      Old ports: A=18'111111111111100001, B=18'111111111111100000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$b$15470
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$b$15470 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$b$15470 [17:1] = 17'11111111111110000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][481]$14661:
      Old ports: A=17'00000000000010101, B=17'00000000000010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$b$13172
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$b$13172 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$b$13172 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$b$13172 [0] } = 16'0000000000001011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][493]$14697:
      Old ports: A=17'00000000001011111, B=17'00000000001100101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [4:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [0] } = { 11'00000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][28]$16371:
      Old ports: A=18'000000000001001001, B=18'000000000001001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$a$15562
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$a$15562 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$a$15562 [17:1] = 17'00000000000100100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][34]$16389:
      Old ports: A=18'000000000000111100, B=18'000000000000111011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$a$15571
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$a$15571 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$a$15571 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$a$15571 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$a$15571 [1] } = { 15'000000000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$a$15571 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][15]$10194:
      Old ports: A=17'00001101000010101, B=17'00001101111000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [5:1] } = { 8'00001101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][7]$10170:
      Old ports: A=17'00000100110011000, B=17'00000101000110111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [2:1] } = { 7'0000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][46]$16425:
      Old ports: A=18'000000000000101101, B=18'000000000000101100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$a$15589
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$a$15589 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$a$15589 [17:1] = 17'00000000000010110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][503]$11658:
      Old ports: A=17'00000000101001100, B=17'00000000101100010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$b$10136
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$b$10136 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$b$10136 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$b$10136 [0] } = { 11'00000000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$b$10136 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$b$10136 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][18]$16341:
      Old ports: A=18'000000000001110010, B=18'000000000001101111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547 [3:1] } = { 13'0000000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][23]$10218:
      Old ports: A=17'00100011011100111, B=17'00100101101111001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [0] } = { 5'00100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [1] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][14]$16329:
      Old ports: A=18'000000000010010010, B=18'000000000010001101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$a$15541
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$a$15541 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$a$15541 [17:2] = { 13'0000000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$a$15541 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$a$15541 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][498]$14712:
      Old ports: A=17'00000000010110010, B=17'00000000010111101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$a$13198
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$a$13198 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$a$13198 [16:2] = { 13'0000000001011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$a$13198 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$a$13198 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][508]$14742:
      Old ports: A=17'00000001001101101, B=17'00000001010010101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$a$13213
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$a$13213 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$a$13213 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$a$13213 [2:0] } = { 9'000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$a$13213 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$a$13213 [3] 3'101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][33]$10248:
      Old ports: A=17'01111011101111001, B=17'10000011101101111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [3:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [0] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [4] 8'01110111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][476]$8508:
      Old ports: A=17'00000000000001011, B=17'00000000000001100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$a$7027
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$a$7027 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$a$7027 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$a$7027 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$a$7027 [1] } = { 14'00000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$a$7027 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][22]$10215:
      Old ports: A=17'00011111010010010, B=17'00100001010011011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [9:1] } = { 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [10] 6'101001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][18]$10203:
      Old ports: A=17'00010010111110011, B=17'00010100001100110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [1] } = { 5'00010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [0] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][490]$17757:
      Old ports: A=18'111111111110100011, B=18'111111111110100001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$a$16255
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$a$16255 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$a$16255 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$a$16255 [0] } = 17'11111111111010001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][508]$17811:
      Old ports: A=18'111111111000000000, B=18'111111110110110111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [17:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [8:1] } = { 8'11111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][25]$16362:
      Old ports: A=18'000000000001010010, B=18'000000000001010000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$b$15557
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$b$15557 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$b$15557 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$b$15557 [0] } = 17'00000000000101000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][491]$14691:
      Old ports: A=17'00000000001001010, B=17'00000000001001111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$b$13187
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$b$13187 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$b$13187 [16:1] = { 14'00000000001001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$b$13187 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][185]$16074:
      Old ports: A=18'111111111111110010, B=18'111111111111110001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][92]$b$15413
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][92]$b$15413 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][92]$b$15413 [17:2] = 16'1111111111111100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][485]$14673:
      Old ports: A=17'00000000000100011, B=17'00000000000100101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$b$13178
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$b$13178 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$b$13178 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$b$13178 [0] } = 15'000000000001001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][457]$17658:
      Old ports: A=18'111111111111011011, B=18'111111111111011010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][228]$b$16205
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][228]$b$16205 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][228]$b$16205 [17:1] = 17'11111111111101101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][348]$17331:
      Old ports: A=18'111111111111110100, B=18'111111111111110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][174]$a$16042
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][174]$a$16042 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][174]$a$16042 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][174]$a$16042 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][174]$a$16042 [1] } = { 15'111111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][174]$a$16042 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][6]$16305:
      Old ports: A=18'000000000101010101, B=18'000000000100111011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$a$15529
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$a$15529 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$a$15529 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$a$15529 [0] } = { 11'00000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$a$15529 [2:1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$a$15529 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][236]$13158:
      Old ports: A=17'00000000000000111, B=17'00000000000001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421 [2:1] } = { 13'0000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][36]$13326:
      Old ports: A=17'10110100000010010, B=17'10111111101001010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [2:0] } = { 4'1011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [3] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][482]$17733:
      Old ports: A=18'111111111110111100, B=18'111111111110111011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$a$16243
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$a$16243 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$a$16243 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$a$16243 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$a$16243 [1] } = { 15'111111111110111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$a$16243 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][401]$17490:
      Old ports: A=18'111111111111101110, B=18'111111111111101101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][200]$b$16121
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][200]$b$16121 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][200]$b$16121 [17:2] = 16'1111111111111011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][48]$15087:
      Old ports: A=18'111111111111110000, B=18'111111111111101111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920 [3:1] } = { 13'1111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][25]$15594:
      Old ports: A=18'000000000000101001, B=18'000000000000101000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$b$15173
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$b$15173 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$b$15173 [17:1] = 17'00000000000010100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][508]$11673:
      Old ports: A=17'00000001001101101, B=17'00000001010010101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$a$10144
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$a$10144 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$a$10144 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$a$10144 [2:0] } = { 9'000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$a$10144 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$a$10144 [3] 3'101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][27]$10230:
      Old ports: A=17'00111010011100110, B=17'00111110001110000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [3:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [0] } = { 5'00111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [4] 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [1] 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][496]$17775:
      Old ports: A=18'111111111110000000, B=18'111111111101111100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [17:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [1:0] } = { 10'1111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][12]$10185:
      Old ports: A=17'00001000111101101, B=17'00001001100010101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [2:0] } = { 7'0000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [3] 3'101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][11]$10182:
      Old ports: A=17'00000111111010010, B=17'00001000011010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [7:1] } = { 4'0000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [8] 5'11010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][222]$16185:
      Old ports: A=18'111111111111100010, B=18'111111111111100001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$a$15469
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$a$15469 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$a$15469 [17:2] = 16'1111111111111000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][497]$11640:
      Old ports: A=17'00000000010011101, B=17'00000000010100111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [0] } = { 11'00000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][36]$10257:
      Old ports: A=17'10110100000010010, B=17'10111111101001010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [2:0] } = { 4'1011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [3] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][360]$17367:
      Old ports: A=18'111111111111110011, B=18'111111111111110010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][180]$a$16060
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][180]$a$16060 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][180]$a$16060 [17:1] = 17'11111111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][500]$11649:
      Old ports: A=17'00000000011100100, B=17'00000000011110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132 [1] } = { 12'000000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][14]$10191:
      Old ports: A=17'00001011100000101, B=17'00001100010000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [1:0] } = { 5'00001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [2] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][6]$10167:
      Old ports: A=17'00000100001111000, B=17'00000100100000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [3:2]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [1:0] } = { 8'00000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][38]$7194:
      Old ports: A=17'11100111001010110, B=17'11110110000101000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [0] } = { 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [3] 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [1] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][37]$7191:
      Old ports: A=17'11001100000000011, B=17'11011001001010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [4] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [10:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [3:0] } = { 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [4] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [4] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][36]$7188:
      Old ports: A=17'10110100000010010, B=17'10111111101001010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [2:0] } = { 4'1011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [3] 4'0010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][35]$7185:
      Old ports: A=17'10011110111000010, B=17'10101001001000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [16:2] = { 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [1] 5'10000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][34]$7182:
      Old ports: A=17'10001100001101100, B=17'10010101010000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [0] } = { 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [2] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][33]$7179:
      Old ports: A=17'01111011101111001, B=17'10000011101101111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [3:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [0] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [4] 8'01110111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][32]$7176:
      Old ports: A=17'01101101001100101, B=17'01110100001111010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361 [16:2] = { 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361 [1:0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361 [0] 4'0011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361 [1:0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][31]$7173:
      Old ports: A=17'01100000010111011, B=17'01100110100101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [7:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [0] } = { 5'01100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [8] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [1] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][30]$7170:
      Old ports: A=17'01010101000010110, B=17'01011010100001110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358 [2:0] } = { 4'0101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358 [4:3] 6'000110 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][29]$7167:
      Old ports: A=17'01001011000011001, B=17'01001111111001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [5:1] } = { 5'01001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [6] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [0] 3'100 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][28]$7164:
      Old ports: A=17'01000010001110110, B=17'01000110100000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [16:2] = { 5'01000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][27]$7161:
      Old ports: A=17'00111010011100110, B=17'00111110001110000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [3:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [0] } = { 5'00111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [4] 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [1] 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][26]$7158:
      Old ports: A=17'00110011100101001, B=17'00110110111010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352 [2:0] } = { 5'00110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352 [4:3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][25]$7155:
      Old ports: A=17'00101101100001010, B=17'00110000011101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [16:2] = { 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][24]$7152:
      Old ports: A=17'00101000001011000, B=17'00101010110000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [0] } = { 6'001010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][23]$7149:
      Old ports: A=17'00100011011100111, B=17'00100101101111001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [0] } = { 5'00100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [1] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][22]$7146:
      Old ports: A=17'00011111010010010, B=17'00100001010011011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [9:1] } = { 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [10] 6'101001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][21]$7143:
      Old ports: A=17'00011011100111000, B=17'00011101011001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [4] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [3:0] } = { 5'00011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [4] 4'1000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][20]$7140:
      Old ports: A=17'00011000010111011, B=17'00011001111011111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [1:0] } = { 7'0001100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [2] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][19]$7137:
      Old ports: A=17'00010101100000001, B=17'00010110111000111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [0] } = { 6'000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [1] 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][18]$7134:
      Old ports: A=17'00010010111110011, B=17'00010100001100110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [1] } = { 5'00010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [0] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][17]$7131:
      Old ports: A=17'00010000101111110, B=17'00010001110100111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [2:1] } = { 7'0001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][16]$7128:
      Old ports: A=17'00001110110001110, B=17'00001111101110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337 [2:0] } = { 7'0000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337 [4] 3'110 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][15]$7125:
      Old ports: A=17'00001101000010101, B=17'00001101111000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [5:1] } = { 8'00001101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][14]$7122:
      Old ports: A=17'00001011100000101, B=17'00001100010000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [1:0] } = { 5'00001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [2] 6'000001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][13]$7119:
      Old ports: A=17'00001010001010000, B=17'00001010110100000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$b$6332
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$b$6332 [5:4]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$b$6332 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$b$6332 [3:0] } = { 8'00001010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$b$6332 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$b$6332 [5:4] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][12]$7116:
      Old ports: A=17'00001000111101101, B=17'00001001100010101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [2:0] } = { 7'0000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [3] 3'101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][11]$7113:
      Old ports: A=17'00000111111010010, B=17'00001000011010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [7:1] } = { 4'0000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [8] 5'11010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][10]$7110:
      Old ports: A=17'00000110111110110, B=17'00000111011011101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328 [16:2] = { 7'0000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328 [1] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][9]$7107:
      Old ports: A=17'00000110001010010, B=17'00000110100011110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326 [5:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326 [1:0] } = { 8'00000110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326 [2] 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][8]$7104:
      Old ports: A=17'00000101011100000, B=17'00000101110010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [4:1] } = { 8'00000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [0] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][7]$7101:
      Old ports: A=17'00000100110011000, B=17'00000101000110111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [2:1] } = { 7'0000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][6]$7098:
      Old ports: A=17'00000100001111000, B=17'00000100100000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [3:2]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [1:0] } = { 8'00000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][5]$7095:
      Old ports: A=17'00000011101111001, B=17'00000011111110100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320 [1] } = { 9'000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320 [2] 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][4]$7092:
      Old ports: A=17'00000011010011000, B=17'00000011100000101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [2:1] } = { 8'00000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [3] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][3]$7089:
      Old ports: A=17'00000010111010010, B=17'00000011000110010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317 [6:5]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317 [4:0] } = { 7'0000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317 [6] 5'10010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][2]$7086:
      Old ports: A=17'00000010100100011, B=17'00000010101111000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [2:1] } = { 10'0000001010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][1]$7083:
      Old ports: A=17'00000010010001000, B=17'00000010011010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [2:1] } = { 10'0000001001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][0]$7080:
      Old ports: A=17'00000010000000000, B=17'00000010001000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$a$6313
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$a$6313 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$a$6313 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$a$6313 [0] } = { 10'0000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$a$6313 [1] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][236]$7020:
      Old ports: A=17'00000000000000111, B=17'00000000000001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283 [2:1] } = { 13'0000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][234]$7014:
      Old ports: A=17'00000000000000100, B=17'00000000000000101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$a$6280
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$a$6280 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$a$6280 [16:1] = 16'0000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][233]$7011:
      Old ports: A=17'00000000000000011, B=17'00000000000000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][116]$b$6278
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][116]$b$6278 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][116]$b$6278 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][116]$b$6278 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][116]$b$6278 [1] } = { 14'00000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][116]$b$6278 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][35]$13323:
      Old ports: A=17'10011110111000010, B=17'10101001001000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [16:2] = { 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [1] 5'10000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][17]$10200:
      Old ports: A=17'00010000101111110, B=17'00010001110100111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [2:1] } = { 7'0001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][20]$10209:
      Old ports: A=17'00011000010111011, B=17'00011001111011111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [1:0] } = { 7'0001100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [2] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][30]$16377:
      Old ports: A=18'000000000001000100, B=18'000000000001000011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$a$15565
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$a$15565 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$a$15565 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$a$15565 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$a$15565 [1] } = { 15'000000000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$a$15565 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][5]$16302:
      Old ports: A=18'000000000110011010, B=18'000000000101110100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527 [0] } = { 10'0000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][0]$13218:
      Old ports: A=17'00000010000000000, B=17'00000010001000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$a$12451
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$a$12451 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$a$12451 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$a$12451 [0] } = { 10'0000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$a$12451 [1] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][233]$13149:
      Old ports: A=17'00000000000000011, B=17'00000000000000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][116]$b$12416
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][116]$b$12416 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][116]$b$12416 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][116]$b$12416 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][116]$b$12416 [1] } = { 14'00000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][116]$b$12416 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][505]$14733:
      Old ports: A=17'00000000110101011, B=17'00000000111000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [1] } = { 10'0000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][83]$15384:
      Old ports: A=18'111111111111110101, B=18'111111111111110100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][41]$b$15068
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][41]$b$15068 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][41]$b$15068 [17:1] = 17'11111111111111010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][42]$16413:
      Old ports: A=18'000000000000110001, B=18'000000000000110000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$a$15583
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$a$15583 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$a$15583 [17:1] = 17'00000000000011000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][226]$16197:
      Old ports: A=18'111111111111011110, B=18'111111111111011101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$a$15475
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$a$15475 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$a$15475 [17:2] = 16'1111111111110111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][503]$14727:
      Old ports: A=17'00000000101001100, B=17'00000000101100010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$b$13205
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$b$13205 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$b$13205 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$b$13205 [0] } = { 11'00000000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$b$13205 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$b$13205 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][487]$17748:
      Old ports: A=18'111111111110101110, B=18'111111111110101100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$b$16250
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$b$16250 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$b$16250 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$b$16250 [0] } = 17'11111111111010110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][476]$17715:
      Old ports: A=18'111111111111000111, B=18'111111111111000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][238]$a$16234
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][238]$a$16234 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][238]$a$16234 [17:1] = 17'11111111111100011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][13]$13257:
      Old ports: A=17'00001010001010000, B=17'00001010110100000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$b$12470
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$b$12470 [5:4]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$b$12470 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$b$12470 [3:0] } = { 8'00001010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$b$12470 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$b$12470 [5:4] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][36]$16395:
      Old ports: A=18'000000000000111001, B=18'000000000000111000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][18]$a$15574
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][18]$a$15574 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][18]$a$15574 [17:1] = 17'00000000000011100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][9]$10176:
      Old ports: A=17'00000110001010010, B=17'00000110100011110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395 [5:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395 [1:0] } = { 8'00000110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395 [2] 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][233]$10080:
      Old ports: A=17'00000000000000011, B=17'00000000000000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][116]$b$9347
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][116]$b$9347 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][116]$b$9347 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][116]$b$9347 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][116]$b$9347 [1] } = { 14'00000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][116]$b$9347 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][496]$14706:
      Old ports: A=17'00000000010001011, B=17'00000000010010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [1] } = { 12'000000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][5]$10164:
      Old ports: A=17'00000011101111001, B=17'00000011111110100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389 [1] } = { 9'000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389 [2] 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][29]$10236:
      Old ports: A=17'01001011000011001, B=17'01001111111001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [5:1] } = { 5'01001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [6] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [0] 3'100 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][38]$13332:
      Old ports: A=17'11100111001010110, B=17'11110110000101000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [0] } = { 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [3] 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [1] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][1]$16290:
      Old ports: A=18'000000100000000000, B=18'000000010101010101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [17:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10:1] } = { 6'000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][31]$10242:
      Old ports: A=17'01100000010111011, B=17'01100110100101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [7:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [0] } = { 5'01100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [8] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [1] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][497]$17778:
      Old ports: A=18'111111111101110111, B=18'111111111101110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$b$16265
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$b$16265 [2]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$b$16265 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$b$16265 [1:0] } = 17'11111111110111011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][481]$8523:
      Old ports: A=17'00000000000010101, B=17'00000000000010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$b$7034
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$b$7034 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$b$7034 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$b$7034 [0] } = 16'0000000000001011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][21]$10212:
      Old ports: A=17'00011011100111000, B=17'00011101011001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [4] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [3:0] } = { 5'00011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [4] 4'1000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][503]$17796:
      Old ports: A=18'111111111100011100, B=18'111111111100001111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$b$16274
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$b$16274 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$b$16274 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$b$16274 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$b$16274 [3:1] } = { 15'111111111100011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$b$16274 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][509]$14745:
      Old ports: A=17'00000001011000000, B=17'00000001011101101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$b$13214
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$b$13214 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$b$13214 [16:1] = { 11'00000001011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$b$13214 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$b$13214 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$b$13214 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][1]$13221:
      Old ports: A=17'00000010010001000, B=17'00000010011010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [2:1] } = { 10'0000001001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][87]$16548:
      Old ports: A=18'000000000000011000, B=18'000000000000010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$b$15650
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$b$15650 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$b$15650 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$b$15650 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$b$15650 [2:1] } = { 14'00000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$b$15650 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$b$15650 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][56]$16455:
      Old ports: A=18'000000000000100101, B=18'000000000000100100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][28]$a$15604
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][28]$a$15604 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][28]$a$15604 [17:1] = 17'00000000000010010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][2]$13224:
      Old ports: A=17'00000010100100011, B=17'00000010101111000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [2:1] } = { 10'0000001010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][296]$17175:
      Old ports: A=18'111111111111110111, B=18'111111111111110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][148]$a$15964
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][148]$a$15964 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][148]$a$15964 [17:1] = 17'11111111111111011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][492]$14694:
      Old ports: A=17'00000000001010100, B=17'00000000001011001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$a$13189
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$a$13189 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$a$13189 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$a$13189 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$a$13189 [1] } = { 13'0000000000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$a$13189 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][428]$17571:
      Old ports: A=18'111111111111101000, B=18'111111111111100111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$a$16162
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$a$16162 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$a$16162 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$a$16162 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$a$16162 [2:1] } = { 14'11111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$a$16162 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$a$16162 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][22]$16353:
      Old ports: A=18'000000000001011101, B=18'000000000001011011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$a$15553
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$a$15553 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$a$15553 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$a$15553 [0] } = 16'0000000000010111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][484]$14670:
      Old ports: A=17'00000000000011111, B=17'00000000000100001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [4:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [0] } = { 11'00000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][23]$16356:
      Old ports: A=18'000000000001011001, B=18'000000000001010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554 [0] } = { 14'00000000000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][38]$16401:
      Old ports: A=18'000000000000110110, B=18'000000000000110101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$a$15577
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$a$15577 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$a$15577 [17:2] = 16'0000000000001101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][44]$16419:
      Old ports: A=18'000000000000101111, B=18'000000000000101110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$a$15586
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$a$15586 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$a$15586 [17:1] = 17'00000000000010111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][49]$16434:
      Old ports: A=18'000000000000101010, B=18'000000000000101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$b$15593
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$b$15593 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$b$15593 [17:2] = 16'0000000000001010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][69]$16494:
      Old ports: A=18'000000000000011110, B=18'000000000000011101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][34]$b$15623
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][34]$b$15623 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][34]$b$15623 [17:2] = 16'0000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][491]$17760:
      Old ports: A=18'111111111110011110, B=18'111111111110011100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$b$16256
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$b$16256 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$b$16256 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$b$16256 [0] } = 17'11111111111001110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][476]$11577:
      Old ports: A=17'00000000000001011, B=17'00000000000001100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$a$10096
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$a$10096 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$a$10096 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$a$10096 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$a$10096 [1] } = { 14'00000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$a$10096 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][479]$11586:
      Old ports: A=17'00000000000010001, B=17'00000000000010010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$b$10100
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$b$10100 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$b$10100 [16:2] = 15'000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][233]$16218:
      Old ports: A=18'111111111111010011, B=18'111111111111010010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$b$15485
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$b$15485 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$b$15485 [17:1] = 17'11111111111101001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][494]$11631:
      Old ports: A=17'00000000001101100, B=17'00000000001110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [1] } = { 12'000000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][491]$11622:
      Old ports: A=17'00000000001001010, B=17'00000000001001111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$b$10118
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$b$10118 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$b$10118 [16:1] = { 14'00000000001001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$b$10118 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][487]$11610:
      Old ports: A=17'00000000000101101, B=17'00000000000110000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112 [3:1] } = { 12'000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][484]$11601:
      Old ports: A=17'00000000000011111, B=17'00000000000100001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [4:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [0] } = { 11'00000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][498]$17781:
      Old ports: A=18'111111111101101110, B=18'111111111101101000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$a$16267
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$a$16267 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$a$16267 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$a$16267 [0] } = { 15'111111111101101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$a$16267 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][495]$14703:
      Old ports: A=17'00000000001111010, B=17'00000000010000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [3] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [2:0] } = { 9'000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [3] 3'010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][31]$13311:
      Old ports: A=17'01100000010111011, B=17'01100110100101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [7:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [0] } = { 5'01100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [8] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [1] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [1] 3'101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][506]$14736:
      Old ports: A=17'00000000111100100, B=17'00000001000000011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [1] } = { 7'0000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [2] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][489]$14685:
      Old ports: A=17'00000000000111010, B=17'00000000000111101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$b$13184
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$b$13184 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$b$13184 [16:2] = { 14'00000000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$b$13184 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][19]$16344:
      Old ports: A=18'000000000001101100, B=18'000000000001101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$b$15548
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$b$15548 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$b$15548 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$b$15548 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$b$15548 [1] } = 16'0000000000011010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][12]$14979:
      Old ports: A=18'000000000000010101, B=18'000000000000010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$a$14866
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$a$14866 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$a$14866 [17:1] = 17'00000000000001010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][231]$16212:
      Old ports: A=18'111111111111010111, B=18'111111111111010110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$b$15482
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$b$15482 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$b$15482 [17:1] = 17'11111111111101011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][67]$16488:
      Old ports: A=18'000000000000011111, B=18'000000000000011110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][33]$b$15620
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][33]$b$15620 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][33]$b$15620 [17:1] = 17'00000000000001111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][63]$16476:
      Old ports: A=18'000000000000100001, B=18'000000000000100000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][31]$b$15614
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][31]$b$15614 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][31]$b$15614 [17:1] = 17'00000000000010000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][95]$16572:
      Old ports: A=18'000000000000010110, B=18'000000000000010101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][47]$b$15662
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][47]$b$15662 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][47]$b$15662 [17:2] = 16'0000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][3]$16296:
      Old ports: A=18'000000001010101011, B=18'000000001001001001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524 [17:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524 [5:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524 [0] } = { 10'0000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524 [1] 4'0101 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][504]$8592:
      Old ports: A=17'00000000101111001, B=17'00000000110010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069 [3] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069 [2:0] } = { 9'000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069 [3] 4'1001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][507]$8601:
      Old ports: A=17'00000001000100100, B=17'00000001001000111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073 [4:1] } = { 10'0000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073 [0] 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][511]$8613:
      Old ports: A=17'00000001110001000, B=17'00000001111000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079 [0] } = { 10'0000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079 [1] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][38]$10263:
      Old ports: A=17'11100111001010110, B=17'11110110000101000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [0] } = { 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [3] 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [1] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][510]$17817:
      Old ports: A=18'111111110000000000, B=18'111111101010101011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [17:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [9:1] } = { 7'1111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][10]$10179:
      Old ports: A=17'00000110111110110, B=17'00000111011011101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397 [16:2] = { 7'0000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397 [1] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][510]$11679:
      Old ports: A=17'00000001100011101, B=17'00000001101010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147 [5:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147 [1:0] } = { 12'000000011001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][20]$13278:
      Old ports: A=17'00011000010111011, B=17'00011001111011111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [1:0] } = { 7'0001100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [2] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][27]$13299:
      Old ports: A=17'00111010011100110, B=17'00111110001110000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [3:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [0] } = { 5'00111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [4] 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [1] 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][479]$14655:
      Old ports: A=17'00000000000010001, B=17'00000000000010010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$b$13169
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$b$13169 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$b$13169 [16:2] = 15'000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][500]$17787:
      Old ports: A=18'111111111101010101, B=18'111111111101001110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$a$16270
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$a$16270 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$a$16270 [17:2] = { 13'1111111111010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$a$16270 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$a$16270 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][65]$16482:
      Old ports: A=18'000000000000100000, B=18'000000000000011111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617 [4:1] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][470]$8490:
      Old ports: A=17'00000000000000101, B=17'00000000000000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][235]$a$7018
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][235]$a$7018 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][235]$a$7018 [16:2] = 15'000000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][507]$17808:
      Old ports: A=18'111111111001100110, B=18'111111111000111001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [17:2] = { 11'11111111100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][482]$14664:
      Old ports: A=17'00000000000011000, B=17'00000000000011010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$a$13174
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$a$13174 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$a$13174 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$a$13174 [0] } = 16'0000000000001100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][499]$17784:
      Old ports: A=18'111111111101100010, B=18'111111111101011100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268 [0] } = { 12'111111111101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][29]$13305:
      Old ports: A=17'01001011000011001, B=17'01001111111001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [5:1] } = { 5'01001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [6] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [0] 3'100 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][506]$11667:
      Old ports: A=17'00000000111100100, B=17'00000001000000011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [1] } = { 7'0000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [2] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][234]$13152:
      Old ports: A=17'00000000000000100, B=17'00000000000000101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$a$12418
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$a$12418 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$a$12418 [16:1] = 16'0000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][484]$17739:
      Old ports: A=18'111111111110110111, B=18'111111111110110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$a$16246
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$a$16246 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$a$16246 [17:1] = 17'11111111111011011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][57]$12045:
      Old ports: A=17'00000000000000001, B=17'00000000000000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$b$11864
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$b$11864 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$b$11864 [16:2] = 15'000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][24]$10221:
      Old ports: A=17'00101000001011000, B=17'00101010110000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [0] } = { 6'001010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][6]$13236:
      Old ports: A=17'00000100001111000, B=17'00000100100000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [3:2]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [1:0] } = { 8'00000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][203]$16128:
      Old ports: A=18'111111111111101101, B=18'111111111111101100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][101]$b$15440
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][101]$b$15440 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][101]$b$15440 [17:1] = 17'11111111111110110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][74]$16509:
      Old ports: A=18'000000000000011100, B=18'000000000000011011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][37]$a$15631
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][37]$a$15631 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][37]$a$15631 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][37]$a$15631 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][37]$a$15631 [1] } = { 15'000000000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][37]$a$15631 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][475]$17712:
      Old ports: A=18'111111111111001001, B=18'111111111111001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$b$16232
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$b$16232 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$b$16232 [17:1] = 17'11111111111100100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][120]$15879:
      Old ports: A=18'000000000000001001, B=18'000000000000001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][60]$a$15316
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][60]$a$15316 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][60]$a$15316 [17:1] = 17'00000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][21]$13281:
      Old ports: A=17'00011011100111000, B=17'00011101011001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [4] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [3:0] } = { 5'00011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [4] 4'1000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][480]$17727:
      Old ports: A=18'111111111111000000, B=18'111111111110111111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [17:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [5:1] } = { 11'11111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][16]$10197:
      Old ports: A=17'00001110110001110, B=17'00001111101110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406 [2:0] } = { 7'0000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406 [4] 3'110 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][8]$16311:
      Old ports: A=18'000000000100000000, B=18'000000000011110001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [17:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [7:1] } = { 9'000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][32]$16383:
      Old ports: A=18'000000000001000000, B=18'000000000000111111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [17:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [5:1] } = { 11'00000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][476]$14646:
      Old ports: A=17'00000000000001011, B=17'00000000000001100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$a$13165
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$a$13165 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$a$13165 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$a$13165 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$a$13165 [1] } = { 14'00000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$a$13165 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][21]$16350:
      Old ports: A=18'000000000001100010, B=18'000000000001011111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551 [4:1] } = { 12'000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][22]$13284:
      Old ports: A=17'00011111010010010, B=17'00100001010011011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [9:1] } = { 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [10] 6'101001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][17]$13269:
      Old ports: A=17'00010000101111110, B=17'00010001110100111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [2:1] } = { 7'0001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][47]$15084:
      Old ports: A=18'111111111111110001, B=18'111111111111110000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$b$14918
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$b$14918 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$b$14918 [17:1] = 17'11111111111111000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][28]$10233:
      Old ports: A=17'01000010001110110, B=17'01000110100000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [16:2] = { 5'01000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][480]$8520:
      Old ports: A=17'00000000000010011, B=17'00000000000010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$a$7033
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$a$7033 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$a$7033 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$a$7033 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$a$7033 [1] } = { 14'00000000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$a$7033 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][500]$14718:
      Old ports: A=17'00000000011100100, B=17'00000000011110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201 [1] } = { 12'000000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][451]$8433:
      Old ports: A=17'00000000000000000, B=17'00000000000000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][225]$b$6989
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][225]$b$6989 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][225]$b$6989 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][41]$16410:
      Old ports: A=18'000000000000110010, B=18'000000000000110001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][20]$b$15581
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][20]$b$15581 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][20]$b$15581 [17:2] = 16'0000000000001100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][15]$13263:
      Old ports: A=17'00001101000010101, B=17'00001101111000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [5:1] } = { 8'00001101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][483]$17736:
      Old ports: A=18'111111111110111001, B=18'111111111110111000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$b$16244
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$b$16244 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$b$16244 [17:1] = 17'11111111111011100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][460]$17667:
      Old ports: A=18'111111111111011001, B=18'111111111111011000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$a$16210
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$a$16210 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$a$16210 [17:1] = 17'11111111111101100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][195]$16872:
      Old ports: A=18'000000000000001011, B=18'000000000000001010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][97]$b$15812
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][97]$b$15812 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][97]$b$15812 [17:1] = 17'00000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][29]$16374:
      Old ports: A=18'000000000001000111, B=18'000000000001000101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$b$15563
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$b$15563 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$b$15563 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$b$15563 [0] } = 17'00000000000100011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][483]$14667:
      Old ports: A=17'00000000000011011, B=17'00000000000011101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$b$13175
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$b$13175 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$b$13175 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$b$13175 [0] } = 15'000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][117]$16638:
      Old ports: A=18'000000000000010010, B=18'000000000000010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][58]$b$15695
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][58]$b$15695 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][58]$b$15695 [17:2] = 16'0000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][7]$13239:
      Old ports: A=17'00000100110011000, B=17'00000101000110111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [2:1] } = { 7'0000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][475]$11574:
      Old ports: A=17'00000000000001010, B=17'00000000000001011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][237]$b$10094
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][237]$b$10094 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][237]$b$10094 [16:1] = 16'0000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][232]$16215:
      Old ports: A=18'111111111111010101, B=18'111111111111010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$a$15484
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$a$15484 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$a$15484 [17:1] = 17'11111111111101010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][490]$11619:
      Old ports: A=17'00000000001000001, B=17'00000000001000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$a$10117
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$a$10117 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$a$10117 [16:2] = { 14'00000000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$a$10117 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][483]$11598:
      Old ports: A=17'00000000000011011, B=17'00000000000011101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$b$10106
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$b$10106 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$b$10106 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$b$10106 [0] } = 15'000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][478]$14652:
      Old ports: A=17'00000000000001111, B=17'00000000000010000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [3:1] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][502]$14724:
      Old ports: A=17'00000000100100101, B=17'00000000100111000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204 [2:1] } = { 12'000000001001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][13]$14886:
      Old ports: A=18'000000000000001010, B=18'000000000000001001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$b$14819
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$b$14819 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$b$14819 [17:2] = 16'0000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][57]$8976:
      Old ports: A=17'00000000000000001, B=17'00000000000000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$b$8795
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$b$8795 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$b$8795 [16:2] = 15'000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][503]$8589:
      Old ports: A=17'00000000101001100, B=17'00000000101100010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$b$7067
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$b$7067 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$b$7067 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$b$7067 [0] } = { 11'00000000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$b$7067 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$b$7067 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][486]$17745:
      Old ports: A=18'111111111110110001, B=18'111111111110110000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$a$16249
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$a$16249 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$a$16249 [17:1] = 17'11111111111011000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][30]$10239:
      Old ports: A=17'01010101000010110, B=17'01011010100001110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427 [2:0] } = { 4'0101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427 [4:3] 6'000110 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][501]$11652:
      Old ports: A=17'00000000100000011, B=17'00000000100010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133 [1] } = { 12'000000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][507]$11670:
      Old ports: A=17'00000001000100100, B=17'00000001001000111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142 [4:1] } = { 10'0000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142 [0] 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][490]$14688:
      Old ports: A=17'00000000001000001, B=17'00000000001000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$a$13186
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$a$13186 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$a$13186 [16:2] = { 14'00000000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$a$13186 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][485]$17742:
      Old ports: A=18'111111111110110100, B=18'111111111110110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$b$16247
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$b$16247 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$b$16247 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$b$16247 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$b$16247 [1] } = { 15'111111111110110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$b$16247 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][451]$14571:
      Old ports: A=17'00000000000000000, B=17'00000000000000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][225]$b$13127
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][225]$b$13127 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][225]$b$13127 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][412]$17523:
      Old ports: A=18'111111111111101100, B=18'111111111111101011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][206]$a$16138
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][206]$a$16138 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][206]$a$16138 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][206]$a$16138 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][206]$a$16138 [1] } = { 15'111111111111101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][206]$a$16138 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][494]$17769:
      Old ports: A=18'111111111110001110, B=18'111111111110001011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$a$16261
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$a$16261 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$a$16261 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$a$16261 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$a$16261 [1] } = 16'1111111111100011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][8]$10173:
      Old ports: A=17'00000101011100000, B=17'00000101110010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [4:1] } = { 8'00000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [0] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][271]$17100:
      Old ports: A=18'111111111111111000, B=18'111111111111110111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$b$15926
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$b$15926 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$b$15926 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$b$15926 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$b$15926 [2:1] } = { 14'11111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$b$15926 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$b$15926 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][236]$10089:
      Old ports: A=17'00000000000000111, B=17'00000000000001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352 [2:1] } = { 13'0000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][504]$17799:
      Old ports: A=18'111111111100000000, B=18'111111111011101111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [17:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [7:1] } = { 9'111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][498]$11643:
      Old ports: A=17'00000000010110010, B=17'00000000010111101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$a$10129
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$a$10129 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$a$10129 [16:2] = { 13'0000000001011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$a$10129 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$a$10129 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][505]$11664:
      Old ports: A=17'00000000110101011, B=17'00000000111000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [1] } = { 10'0000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][57]$5907:
      Old ports: A=17'00000000000000001, B=17'00000000000000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$b$5726
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$b$5726 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$b$5726 [16:2] = 15'000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][495]$8565:
      Old ports: A=17'00000000001111010, B=17'00000000010000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [3] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [2:0] } = { 9'000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [3] 3'010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][496]$8568:
      Old ports: A=17'00000000010001011, B=17'00000000010010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [1] } = { 12'000000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][493]$8559:
      Old ports: A=17'00000000001011111, B=17'00000000001100101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [4:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [0] } = { 11'00000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [1] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][492]$8556:
      Old ports: A=17'00000000001010100, B=17'00000000001011001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$a$7051
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$a$7051 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$a$7051 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$a$7051 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$a$7051 [1] } = { 13'0000000000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$a$7051 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][489]$8547:
      Old ports: A=17'00000000000111010, B=17'00000000000111101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$b$7046
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$b$7046 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$b$7046 [16:2] = { 14'00000000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$b$7046 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][488]$8544:
      Old ports: A=17'00000000000110011, B=17'00000000000110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$a$7045
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$a$7045 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$a$7045 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$a$7045 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$a$7045 [1] } = 15'000000000001101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][486]$8538:
      Old ports: A=17'00000000000101000, B=17'00000000000101010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$a$7042
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$a$7042 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$a$7042 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$a$7042 [0] } = 16'0000000000010100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][485]$8535:
      Old ports: A=17'00000000000100011, B=17'00000000000100101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$b$7040
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$b$7040 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$b$7040 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$b$7040 [0] } = 15'000000000001001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][26]$10227:
      Old ports: A=17'00110011100101001, B=17'00110110111010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421 [4:3]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421 [2:0] } = { 5'00110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421 [4:3] 3'001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][478]$8514:
      Old ports: A=17'00000000000001111, B=17'00000000000010000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [3:1] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][499]$14715:
      Old ports: A=17'00000000011001010, B=17'00000000011010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199 [2:1] } = { 12'000000000110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][475]$14643:
      Old ports: A=17'00000000000001010, B=17'00000000000001011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][237]$b$13163
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][237]$b$13163 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][237]$b$13163 [16:1] = 16'0000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][4]$13230:
      Old ports: A=17'00000011010011000, B=17'00000011100000101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [2:1] } = { 8'00000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [3] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][26]$16365:
      Old ports: A=18'000000000001001111, B=18'000000000001001101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$a$15559
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$a$15559 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$a$15559 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$a$15559 [0] } = 17'00000000000100111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][13]$16326:
      Old ports: A=18'000000000010011110, B=18'000000000010011000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$b$15539
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$b$15539 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$b$15539 [17:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$b$15539 [0] } = { 15'000000000010011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$b$15539 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][23]$13287:
      Old ports: A=17'00100011011100111, B=17'00100101101111001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [0] } = { 5'00100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [1] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][478]$17721:
      Old ports: A=18'111111111111000100, B=18'111111111111000011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$a$16237
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$a$16237 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$a$16237 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$a$16237 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$a$16237 [1] } = { 15'111111111111000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$a$16237 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][221]$16182:
      Old ports: A=18'111111111111100011, B=18'111111111111100010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$b$15467
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$b$15467 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$b$15467 [17:1] = 17'11111111111110001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][482]$11595:
      Old ports: A=17'00000000000011000, B=17'00000000000011010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$a$10105
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$a$10105 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$a$10105 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$a$10105 [0] } = 16'0000000000001100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][451]$11502:
      Old ports: A=17'00000000000000000, B=17'00000000000000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][225]$b$10058
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][225]$b$10058 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][225]$b$10058 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][470]$14628:
      Old ports: A=17'00000000000000101, B=17'00000000000000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][235]$a$13156
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][235]$a$13156 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][235]$a$13156 [16:2] = 15'000000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][502]$8586:
      Old ports: A=17'00000000100100101, B=17'00000000100111000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066 [2:1] } = { 12'000000001001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][37]$10260:
      Old ports: A=17'11001100000000011, B=17'11011001001010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [4] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [10:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [3:0] } = { 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [4] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [4] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][3]$10158:
      Old ports: A=17'00000010111010010, B=17'00000011000110010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386 [6:5]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386 [4:0] } = { 7'0000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386 [6] 5'10010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][494]$8562:
      Old ports: A=17'00000000001101100, B=17'00000000001110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [1] } = { 12'000000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][491]$8553:
      Old ports: A=17'00000000001001010, B=17'00000000001001111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$b$7049
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$b$7049 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$b$7049 [16:1] = { 14'00000000001001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$b$7049 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][487]$8541:
      Old ports: A=17'00000000000101101, B=17'00000000000110000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043 [3:1] } = { 12'000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][484]$8532:
      Old ports: A=17'00000000000011111, B=17'00000000000100001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [4:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [0] } = { 11'00000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][25]$10224:
      Old ports: A=17'00101101100001010, B=17'00110000011101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [16:2] = { 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][28]$13302:
      Old ports: A=17'01000010001110110, B=17'01000110100000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [16:2] = { 5'01000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][15]$16332:
      Old ports: A=18'000000000010001001, B=18'000000000010000100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$b$15542
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$b$15542 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$b$15542 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$b$15542 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$b$15542 [1] } = { 14'00000000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$b$15542 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][224]$16191:
      Old ports: A=18'111111111111100000, B=18'111111111111011111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [4:1] } = { 12'111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][501]$8583:
      Old ports: A=17'00000000100000011, B=17'00000000100010100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064 [1] } = { 12'000000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][229]$16206:
      Old ports: A=18'111111111111011010, B=18'111111111111011001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$b$15479
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$b$15479 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$b$15479 [17:2] = 16'1111111111110110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][490]$8550:
      Old ports: A=17'00000000001000001, B=17'00000000001000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$a$7048
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$a$7048 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$a$7048 [16:2] = { 14'00000000001000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$a$7048 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][483]$8529:
      Old ports: A=17'00000000000011011, B=17'00000000000011101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$b$7037
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$b$7037 [2:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$b$7037 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$b$7037 [0] } = 15'000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][47]$16428:
      Old ports: A=18'000000000000101100, B=18'000000000000101011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$b$15590
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$b$15590 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$b$15590 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$b$15590 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$b$15590 [1] } = { 15'000000000000101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$b$15590 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][12]$16323:
      Old ports: A=18'000000000010101011, B=18'000000000010100100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538 [1] } = { 14'00000000001010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][506]$17805:
      Old ports: A=18'111111111010101011, B=18'111111111010001100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279 [1] } = { 12'111111111010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279 [0] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][77]$16518:
      Old ports: A=18'000000000000011011, B=18'000000000000011010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][38]$b$15635
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][38]$b$15635 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][38]$b$15635 [17:1] = 17'00000000000001101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][500]$8580:
      Old ports: A=17'00000000011100100, B=17'00000000011110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063 [1] } = { 12'000000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][479]$8517:
      Old ports: A=17'00000000000010001, B=17'00000000000010010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$b$7031
      New ports: A=2'01, B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$b$7031 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$b$7031 [16:2] = 15'000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][482]$8526:
      Old ports: A=17'00000000000011000, B=17'00000000000011010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$a$7036
      New ports: A=1'0, B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$a$7036 [1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$a$7036 [16:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$a$7036 [0] } = 16'0000000000001100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][499]$8577:
      Old ports: A=17'00000000011001010, B=17'00000000011010111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061 [2:1] } = { 12'000000000110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][497]$8571:
      Old ports: A=17'00000000010011101, B=17'00000000010100111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [0] } = { 11'00000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][9][498]$8574:
      Old ports: A=17'00000000010110010, B=17'00000000010111101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$a$7060
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$a$7060 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$a$7060 [16:2] = { 13'0000000001011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$a$7060 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$a$7060 [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2849:
      Old ports: A=5'10000, B=5'00001, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$6\ap_NS_fsm[4:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$6\ap_NS_fsm[4:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$6\ap_NS_fsm[4:0] [0] }
      New connections: $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$6\ap_NS_fsm[4:0] [3:1] = 3'000
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2856:
      Old ports: A=5'01000, B=5'10000, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$5\ap_NS_fsm[4:0]
      New ports: A=2'01, B=2'10, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$5\ap_NS_fsm[4:0] [4:3]
      New connections: $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$5\ap_NS_fsm[4:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2864:
      Old ports: A=4'0100, B=4'1000, Y=$auto$wreduce.cc:461:run$4743 [3:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:461:run$4743 [3:2]
      New connections: $auto$wreduce.cc:461:run$4743 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2873:
      Old ports: A=3'010, B=3'100, Y=$auto$wreduce.cc:461:run$4742 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:461:run$4742 [2:1]
      New connections: $auto$wreduce.cc:461:run$4742 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2955:
      Old ports: A=11'00101011000, B=11'00100110011, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [10:4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [2:1] } = { 4'0010 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [0] 2'10 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3045:
      Old ports: A=11'00100010100, B=11'11011110111, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [10:9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [7:1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [0] 3'101 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3117:
      Old ports: A=11'00101011000, B=11'11001100101, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [10:4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [2:1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [3] 2'01 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3195:
      Old ports: A=11'00100100101, B=11'11010111011, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0]
      New ports: A=2'10, B=2'01, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0] [2:1]
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0] [10:3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0] [0] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0] [2:1] 2'01 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0] [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3282:
      Old ports: A=11'11010110000, B=11'00100010111, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [10:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [4:1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [5] 3'010 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3360:
      Old ports: A=11'00101011011, B=11'11010111000, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [10:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [4:1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [0] 3'110 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3450:
      Old ports: A=11'00101011110, B=11'11010011000, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [1] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [10:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [6:2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [0] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [1] 3'011 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3522:
      Old ports: A=11'11010001100, B=11'00101100100, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [3] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [10:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [2:0] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [5] 4'0100 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3600:
      Old ports: A=11'00110000101, B=11'00100010001, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_297_p0[10:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_297_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_297_p0[10:0] [2] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_297_p0[10:0] [10:5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_297_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_297_p0[10:0] [1:0] } = { 3'001 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_297_p0[10:0] [2] 5'00001 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3690:
      Old ports: A=11'11001111011, B=11'11011001000, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0] [10:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0] [6:1] } = { 4'1101 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0] [0] 2'10 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3762:
      Old ports: A=11'11010001101, B=11'11011101010, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_295_p0[10:0]
      New ports: A=2'01, B=2'10, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_295_p0[10:0] [1:0]
      New connections: $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_295_p0[10:0] [10:2] = { 4'1101 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_295_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_295_p0[10:0] [1] 2'01 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_295_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3819:
      Old ports: A=10'0100101011, B=10'0110111010, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_294_p0[9:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_294_p0[9:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_294_p0[9:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_294_p0[9:0] [9:5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_294_p0[9:0] [3:1] } = { 2'01 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_294_p0[9:0] [4] 5'01101 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3870:
      Old ports: A=11'11010100000, B=11'11011100001, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_293_p0[10:0]
      New ports: A=1'0, B=1'1, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_293_p0[10:0] [0]
      New connections: $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_293_p0[10:0] [10:1] = { 4'1101 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_293_p0[10:0] [0] 5'10000 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3930:
      Old ports: A=11'00100011000, B=11'00011101100, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [2] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [10:5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [1:0] } = { 2'00 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [2] 3'100 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3990:
      Old ports: A=11'00010010110, B=11'11011101111, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [10:5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [3:1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [0] 2'01 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [0] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4068:
      Old ports: A=11'11011001001, B=11'11011010010, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_290_p0[10:0]
      New ports: A=2'01, B=2'10, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_290_p0[10:0] [1:0]
      New connections: $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_290_p0[10:0] [10:2] = { 6'110110 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_290_p0[10:0] [1:0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1674:
      Old ports: A=6'100000, B=6'000001, Y=$auto$wreduce.cc:461:run$4749
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$4749 [5] $auto$wreduce.cc:461:run$4749 [0] }
      New connections: $auto$wreduce.cc:461:run$4749 [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1681:
      Old ports: A=6'010000, B=6'100000, Y=$auto$wreduce.cc:461:run$4748
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:461:run$4748 [5:4]
      New connections: $auto$wreduce.cc:461:run$4748 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1689:
      Old ports: A=5'01000, B=5'10000, Y=$auto$wreduce.cc:461:run$4747 [4:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:461:run$4747 [4:3]
      New connections: $auto$wreduce.cc:461:run$4747 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1698:
      Old ports: A=4'0100, B=4'1000, Y=$auto$wreduce.cc:461:run$4746 [3:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:461:run$4746 [3:2]
      New connections: $auto$wreduce.cc:461:run$4746 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1708:
      Old ports: A=3'010, B=3'100, Y=$auto$wreduce.cc:461:run$4745 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:461:run$4745 [2:1]
      New connections: $auto$wreduce.cc:461:run$4745 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1744:
      Old ports: A=10'1001110001, B=10'1001111101, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p1[9:0]
      New ports: A=1'0, B=1'1, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p1[9:0] [2]
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p1[9:0] [9:3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p1[9:0] [1:0] } = { 6'100111 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p1[9:0] [2] 2'01 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1780:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_8_fu_612_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_37_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$5\grp_fu_603_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_8_fu_612_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_37_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$5\grp_fu_603_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$5\grp_fu_603_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1834:
      Old ports: A=11'00110001000, B=11'11001110101, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [10:4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [2:1] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1858:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_fu_436_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_23_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_602_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_fu_436_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_23_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_602_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_602_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1903:
      Old ports: A=11'00101101001, B=11'11010101101, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [2] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [10:7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [5:3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [1:0] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [2] 5'10101 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1948:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_5_fu_546_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_32_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_5_fu_546_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_32_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1993:
      Old ports: A=11'11001110011, B=11'00110000110, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [10:3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [1] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [0] 2'01 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2038:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_2_fu_480_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_31_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_2_fu_480_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_31_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2080:
      Old ports: A=11'11001000100, B=11'11001010000, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p1[10:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p1[10:0] [2] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p1[10:0] [10:5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p1[10:0] [3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p1[10:0] [1:0] } = 9'110010000
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2113:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_fu_436_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_19_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_599_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_fu_436_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_19_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_599_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_599_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2155:
      Old ports: A=10'0110000100, B=10'0110011101, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p1[9:0]
      New ports: A=1'0, B=1'1, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p1[9:0] [0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p1[9:0] [9:1] = { 5'01100 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p1[9:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p1[9:0] [0] 2'10 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2188:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_7_fu_590_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_33_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_598_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_7_fu_590_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_33_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_598_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_598_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2233:
      Old ports: A=11'11000110010, B=11'00110100001, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0]
      New ports: A=2'10, B=2'01, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0] [1:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0] [10:2] = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0] [1:0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0] [0] 2'01 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0] [1] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2278:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_3_fu_502_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_32_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_3_fu_502_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_32_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2317:
      Old ports: A=11'11000111111, B=11'00101111010, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [10:7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [5:1] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [6] 4'0111 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2341:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_1_fu_458_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_30_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_596_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_1_fu_458_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_30_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_596_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_596_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2386:
      Old ports: A=11'11001010101, B=11'11001101111, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0] [1] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0] [10:5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0] [3:2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0] [0] } = { 5'11001 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0] [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2431:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_1_fu_458_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_28_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_1_fu_458_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_28_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2476:
      Old ports: A=10'0101100001, B=10'0110011110, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0]
      New ports: A=2'01, B=2'10, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0] [1:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0] [9:2] = { 2'01 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0] [1:0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2521:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_10_fu_656_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_37_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_10_fu_656_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_37_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2566:
      Old ports: A=11'00101110100, B=11'11001101101, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [10:5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [3:1] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [4] 3'011 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [0] 2'10 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2611:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_6_fu_568_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_33_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_6_fu_568_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_33_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2653:
      Old ports: A=11'00101100101, B=11'11001101111, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [1] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [10:9] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [7:2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [0] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [1] 4'0110 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2686:
      Old ports: A={ 1'0 \call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_2_fu_480_p3 }, B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_30_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_592_p0[15:0]
      New ports: A=\call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_132.select_ln45_2_fu_480_p3, B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_30_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_592_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_592_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $procmux$1377:
      Old ports: A=3'100, B=3'001, Y=$3\ap_NS_fsm[5:0]
      New ports: A=2'10, B=2'01, Y={ $3\ap_NS_fsm[5:0] [2] $3\ap_NS_fsm[5:0] [0] }
      New connections: $3\ap_NS_fsm[5:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][9][511]$11682:
      Old ports: A=17'00000001110001000, B=17'00000001111000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148 [0] } = { 10'0000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148 [1] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][9][511]$14751:
      Old ports: A=17'00000001110001000, B=17'00000001111000010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217
      New ports: A=2'10, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217 [1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217 [0] } = { 10'0000000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217 [1] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][9][511]$17820:
      Old ports: A=18'111111100000000000, B=18'111111000000000000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$b$16286
      New ports: A=1'1, B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$b$16286 [11]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$b$16286 [17:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$b$16286 [10:0] } = 17'11111100000000000
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][116]$12414:
      Old ports: A=17'00000000000000011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][116]$b$12416, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$a$12049
      New ports: A=2'01, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][116]$b$12416 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][116]$b$12416 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$a$12049 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$a$12049 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$a$12049 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$a$12049 [1] } = { 14'00000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$a$12049 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$16239:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$b$16241, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$a$16240 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$b$16241 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [17:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [5:3] } = { 11'11111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$13167:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$b$13169, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$a$13168 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][239]$b$13169 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [3] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][235]$13155:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][235]$a$13156, B=17'00000000000000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$b$12419
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][235]$a$13156 [1:0], B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$b$12419 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$b$12419 [16:2] = 15'000000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$13215:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$b$12449
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$a$13216 [2] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][255]$b$13217 [1] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$b$12449 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$b$12449 [3:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$b$12449 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$b$12449 [5:4] } = { 10'0000000110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$b$12449 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][79]$15372:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][79]$a$15373, B=18'111111111111110101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][39]$b$15062
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][79]$a$15373 [1:0], B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][39]$b$15062 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][39]$b$15062 [17:2] = 16'1111111111111101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$15483:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$a$15484, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$b$15485, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$a$15118
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$a$15484 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$b$15485 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$a$15118 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$a$15118 [17:3] = 15'111111111111010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$13182:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$a$13183, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$b$13184, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$a$12433
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$a$13183 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$a$13183 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$b$13184 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][244]$b$13184 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$a$12433 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$a$12433 [16:4] = 13'0000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][30]$15609:
      Old ports: A=18'000000000000100010, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][30]$b$15611, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$a$15181
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][30]$b$15611 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$a$15181 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$a$15181 [17:2] = 16'0000000000001000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][38]$15633:
      Old ports: A=18'000000000000011011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][38]$b$15635, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][19]$a$15193
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][38]$b$15635 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][19]$a$15193 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][19]$a$15193 [17:1] = 17'00000000000001101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$15924:
      Old ports: A=18'111111111111111000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$b$15926, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$b$15338
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$b$15926 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][135]$b$15926 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$b$15338 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$b$15338 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$b$15338 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$b$15338 [2:1] } = { 14'11111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$b$15338 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$b$15338 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$15525:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [0] 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$a$15526 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][2]$b$15527 [2:1] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139 [5:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139 [17:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139 [7:6] } = { 8'00000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$10140:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$a$10141 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142 [5] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$b$10142 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [7:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [1] } = { 7'0000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [7] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$10104:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$a$10105, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$b$10106, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$b$9359
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$a$10105 [1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][241]$b$10106 [2:1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$b$9359 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$b$9359 [16:3] = 14'00000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][237]$10092:
      Old ports: A=17'00000000000001001, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][237]$b$10094, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$b$9353
      New ports: A=2'01, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][237]$b$10094 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$b$9353 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$b$9353 [16:2] = 15'000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$10122:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$b$9368
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$a$10123 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][247]$b$10124 [3] 3'010 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$b$9368 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$b$9368 [5:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$b$9368 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$b$9368 [6] } = { 9'000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$b$9368 [5] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$10131:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$a$10132 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][250]$b$10133 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [1] } = { 8'00000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [5] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$16248:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$a$16249, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$b$16250, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$b$15500
      New ports: A={ 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$a$16249 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][243]$b$16250 [1] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$b$15500 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$b$15500 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$b$15500 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$b$15500 [3] } = { 13'1111111111101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$b$15500 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$12498:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499 [0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$a$12499 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [4] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][16]$b$12500 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [16] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [15] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [10:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [7:5] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [0] 3'011 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$12495:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496 [4:3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$a$12496 [4:3] 3'110 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [8] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [1] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][15]$b$12497 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [9:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [6:5] } = { 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [8] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$12507:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508, B=17'11111111111111111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][19]$a$12508 [1] 1'0 }, B=3'111, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [2] } = { 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [0] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$12504:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094
      New ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$a$12505 [4:3] 1'0 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$b$12506 [4] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [16:15] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [10:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [2:1] } = { 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$12477:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$a$12478 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [1] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][9]$b$12479 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [3] } = { 5'00010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$12474:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$a$12475 [4:3] 1'0 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][8]$b$12476 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [10:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [5:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [16:14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [2:1] } = { 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [4] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$12486:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$a$12487 [1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [0] 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$b$12488 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [5] } = { 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [2:0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$12483:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [10] 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [0] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$a$12484 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][11]$b$12485 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [12:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [5:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [7:6] } = { 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [12] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [5] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$13188:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$a$13189, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$a$12436
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$a$13189 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$a$13189 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$a$13189 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][246]$b$13190 [1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$a$12436 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$a$12436 [16:6] = 11'00000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$15717:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718, B=18'000000000000001111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][66]$a$15718 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235 [3:1] } = { 13'0000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][52]$15675:
      Old ports: A=18'000000000000010100, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][52]$b$15677, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][26]$a$15214
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][52]$b$15677 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][52]$b$15677 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][26]$a$15214 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][26]$a$15214 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][26]$a$15214 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][26]$a$15214 [1] } = { 15'000000000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][26]$a$15214 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$15471:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$b$15473, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$a$15472 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][112]$b$15473 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112 [4:2] } = { 12'111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][200]$16119:
      Old ports: A=18'111111111111101110, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][200]$b$16121, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][100]$a$15436
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][200]$b$16121 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][100]$a$15436 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][100]$a$15436 [17:2] = 16'1111111111111011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$16263:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$b$16265, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$a$16264 [2] 1'0 }, B={ 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][248]$b$16265 [2] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [4:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [17:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [1] } = { 10'1111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][227]$16200:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][227]$a$16201, B=18'111111111111011100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$b$15476
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][227]$a$16201 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$b$15476 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$b$15476 [17:1] = 17'11111111111101110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$12459:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$a$12460 [3:2] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$b$12461 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [1] } = { 7'0000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$12456:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$a$12457 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458 [2] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][2]$b$12458 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [8:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [5:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [1] } = { 8'00000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$12468:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$b$12470, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$a$12469 [4:3] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$b$12470 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$b$12470 [5:4] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [2:1] } = { 6'000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$15528:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$a$15529, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$a$15529 [2:1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$a$15529 [2:1] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][3]$b$15530 [2] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140 [2:1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140 [17:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140 [0] } = { 11'00000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][104]$15447:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][104]$a$15448, B=18'111111111111101010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$a$15100
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][104]$a$15448 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$a$15100 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$a$15100 [17:1] = 17'11111111111110101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][29]$15606:
      Old ports: A=18'000000000000100011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][29]$b$15608, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$b$15179
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][29]$b$15608 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$b$15179 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$b$15179 [17:1] = 17'00000000000010001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$16272:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$b$16274, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$b$15512
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$a$16273 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$b$16274 [4] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][251]$b$16274 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$b$15512 [5:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$b$15512 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$b$15512 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$b$15512 [1] } = { 12'111111111100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$b$15512 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$13191:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$b$12437
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$a$13192 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][247]$b$13193 [3] 3'010 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$b$12437 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$b$12437 [5:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$b$12437 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$b$12437 [6] } = { 9'000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$b$12437 [5] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$15540:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$a$15541, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$b$15542, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$b$15146
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$a$15541 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$a$15541 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$b$15542 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][7]$b$15542 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$b$15146 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$b$15146 [17:3] = { 13'0000000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$b$15146 [1:0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$13170:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$a$13171, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$b$13172, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$a$12427
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$a$13171 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$a$13171 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$a$13171 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][240]$b$13172 [1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$a$12427 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$a$12427 [16:3] = 14'00000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$15543:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$b$15545, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$a$15544 [2] 1'0 }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$b$15545 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$b$15545 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$b$15545 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [4:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [17:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [1] } = { 10'0000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [4] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$15561:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$a$15562, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$b$15563, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$a$15157
      New ports: A={ 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$a$15562 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][14]$b$15563 [1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$a$15157 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$a$15157 [17:4] = 14'00000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$15468:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$a$15469, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$b$15470, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$b$15110
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$a$15469 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][111]$b$15470 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$b$15110 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$b$15110 [17:2] = 16'1111111111111000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$13212:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$a$13213, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$b$13214, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$a$13213 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$a$13213 [4:3] 1'1 }, B={ 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$b$13214 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][254]$b$13214 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [2:1] } = { 9'000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][34]$15621:
      Old ports: A=18'000000000000011110, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][34]$b$15623, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][17]$a$15187
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][34]$b$15623 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][17]$a$15187 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][17]$a$15187 [17:2] = 16'0000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][101]$15438:
      Old ports: A=18'111111111111101101, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][101]$b$15440, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$b$15095
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][101]$b$15440 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$b$15095 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$b$15095 [17:1] = 17'11111111111110110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$10116:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$a$10117, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$b$10118, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$b$9365
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$a$10117 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$a$10117 [1:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$b$10118 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][245]$b$10118 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$b$9365 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$b$9365 [16:4] = 13'0000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$10113:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$a$10114, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$b$10115, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$a$9364
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$a$10114 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$a$10114 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$b$10115 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][244]$b$10115 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$a$9364 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$a$9364 [16:4] = 13'0000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][26]$15597:
      Old ports: A=18'000000000000100111, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][26]$b$15599, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$a$15175
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][26]$b$15599 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$a$15175 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$a$15175 [17:1] = 17'00000000000010011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$15552:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$a$15553, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$b$15152
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$a$15553 [2:1] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$b$15554 [1] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$b$15152 [3:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$b$15152 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$b$15152 [0] } = 15'000000000001011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$13194:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$a$12439
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$a$13195 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][248]$b$13196 [1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$a$12439 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$a$12439 [16:6] = 11'00000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][106]$15453:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][106]$a$15454, B=18'111111111111101000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$a$15103
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][106]$a$15454 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$a$15103 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$a$15103 [17:1] = 17'11111111111110100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$15588:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$a$15589, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$b$15590, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$b$15170
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$a$15589 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$b$15590 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$b$15590 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][23]$b$15590 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$b$15170 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$b$15170 [17:3] = 15'000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$10134:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$b$10136, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$b$9374
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$a$10135 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$b$10136 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$b$10136 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][251]$b$10136 [2:1] 1'0 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$b$9374 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$b$9374 [16:7] = 10'0000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$16266:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$a$16267, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$b$15509
      New ports: A={ 3'101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$a$16267 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$a$16267 [1] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][249]$b$16268 [2:1] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$b$15509 [5:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$b$15509 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$b$15509 [0] } = 13'1111111111010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$15576:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$a$15577, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$b$15578, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$b$15164
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$a$15577 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][19]$b$15578 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$b$15164 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$b$15164 [17:2] = 16'0000000000001101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][10]$14877:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][10]$a$14878, B=18'000000000000001100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$a$14815
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][10]$a$14878 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$a$14815 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$a$14815 [17:1] = 17'00000000000000110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$9423:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$a$9424 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][14]$b$9425 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [2] } = { 4'0100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [8] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$9420:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$a$9421 [4:3] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [1] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$b$9422 [1] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [7:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [11:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [2] } = { 4'0011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$9414:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [10] 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [0] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$a$9415 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][11]$b$9416 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [12:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [5:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [7:6] } = { 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [12] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [5] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$9411:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [5] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$a$9412 [2] 1'1 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [4] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [11:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [1] } = { 6'000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][18]$15573:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][18]$a$15574, B=18'000000000000110111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$a$15163
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][18]$a$15574 [0] }, B=3'011, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$a$15163 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$a$15163 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$a$15163 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$a$15163 [2] } = { 14'00000000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$a$15163 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$9435:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025
      New ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$a$9436 [4:3] 1'0 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$b$9437 [4] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [16:15] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [10:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [2:1] } = { 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$9432:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$a$9433 [2:1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [1] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$b$9434 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [5:3] } = { 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][180]$16059:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][180]$a$16060, B=18'111111111111110010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][90]$a$15406
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][180]$a$16060 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][90]$a$15406 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][90]$a$15406 [17:1] = 17'11111111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][228]$16203:
      Old ports: A=18'111111111111011011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][228]$b$16205, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$a$15478
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][228]$b$16205 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$a$15478 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$a$15478 [17:1] = 17'11111111111101101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$12453:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$b$12068
      New ports: A={ 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$a$12454 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][1]$b$12455 [6:5] 4'1010 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$b$12068 [9:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$b$12068 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$b$12068 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$b$12068 [2] } = 8'00000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][92]$15411:
      Old ports: A=18'111111111111110010, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][92]$b$15413, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][46]$a$15082
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][92]$b$15413 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][46]$a$15082 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][46]$a$15082 [17:2] = 16'1111111111111100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$15546:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$b$15548, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$b$15149
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$a$15547 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$b$15548 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$b$15548 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$b$15149 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$b$15149 [17:5] = 13'0000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$16230:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$a$16231, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$b$16232, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$b$15491
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$a$16231 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][237]$b$16232 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$b$15491 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$b$15491 [17:2] = 16'1111111111110010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$16254:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$a$16255, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$b$16256, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$a$16255 [1] 1'1 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$b$16256 [1] 1'0 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [17:3] = { 12'111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][70]$15729:
      Old ports: A=18'000000000000001111, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][70]$b$15731, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][35]$a$15241
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][70]$b$15731 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][35]$a$15241 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][35]$a$15241 [17:1] = 17'00000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$10146:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$b$9380
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$a$10147 [2] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][255]$b$10148 [1] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$b$9380 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$b$9380 [3:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$b$9380 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$b$9380 [5:4] } = { 10'0000000110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$b$9380 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$10137:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$a$10138 [3] 3'001 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$b$10139 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [5] } = { 9'000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [3] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$9390:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$a$9391 [3:2] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$b$9392 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [1] } = { 7'0000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$9387:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$a$9388 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389 [2] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][2]$b$9389 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [8:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [5:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [1] } = { 8'00000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$9381:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$a$9382, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$a$9382 [1] 1'0 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [2] } = { 9'000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$15648:
      Old ports: A=18'000000000000011000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$b$15650, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$b$15200
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$b$15650 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][43]$b$15650 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$b$15200 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$b$15200 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$b$15200 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$b$15200 [2:1] } = { 14'00000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$b$15200 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$b$15200 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$15519:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [17:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [10:2] } = { 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1:0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][174]$16041:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][174]$a$16042, B=18'111111111111110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][87]$a$15397
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][174]$a$16042 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][174]$a$16042 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][87]$a$15397 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][87]$a$15397 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][87]$a$15397 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][87]$a$15397 [1] } = { 15'111111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][87]$a$15397 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$10119:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$a$10120, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$a$9367
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$a$10120 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$a$10120 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$a$10120 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][246]$b$10121 [1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$a$9367 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$a$9367 [16:6] = 11'00000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$10107:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$b$10109, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$a$10108 [1] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][242]$b$10109 [2:1] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361 [3:1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361 [0] } = { 11'00000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361 [3] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$15558:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$a$15559, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$b$15560, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$b$15155
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$a$15559 [1] 1'1 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][13]$b$15560 [2:1] 1'0 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$b$15155 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$b$15155 [17:3] = 15'000000000001001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$7077:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$b$6311
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$a$7078 [2] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][255]$b$7079 [1] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$b$6311 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$b$6311 [3:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$b$6311 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$b$6311 [5:4] } = { 10'0000000110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$b$6311 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$7074:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$a$7075, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$b$7076, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$a$7075 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$a$7075 [4:3] 1'1 }, B={ 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$b$7076 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][254]$b$7076 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [2:1] } = { 9'000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$7071:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$a$7072 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073 [5] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$b$7073 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [7:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [1] } = { 7'0000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [7] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$7068:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$a$7069 [3] 3'001 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$b$7070 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [5] } = { 9'000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [3] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$7065:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$b$7067, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$b$6305
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$a$7066 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$b$7067 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$b$7067 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][251]$b$7067 [2:1] 1'0 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$b$6305 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$b$6305 [16:7] = 10'0000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$7062:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$a$7063 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][250]$b$7064 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [1] } = { 8'00000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [5] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$7059:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$a$7060, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302
      New ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$a$7060 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$a$7060 [1:0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$b$7061 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [2] } = { 10'0000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$7056:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$a$6301
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$a$7057 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][248]$b$7058 [1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$a$6301 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$a$6301 [16:6] = 11'00000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$7053:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$b$6299
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$a$7054 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][247]$b$7055 [3] 3'010 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$b$6299 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$b$6299 [5:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$b$6299 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$b$6299 [6] } = { 9'000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$b$6299 [5] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$7050:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$a$7051, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$a$6298
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$a$7051 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$a$7051 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$a$7051 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][246]$b$7052 [1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$a$6298 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$a$6298 [16:6] = 11'00000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$7047:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$a$7048, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$b$7049, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$b$6296
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$a$7048 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$a$7048 [1:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$b$7049 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][245]$b$7049 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$b$6296 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$b$6296 [16:4] = 13'0000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$7044:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$a$7045, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$b$7046, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$a$6295
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$a$7045 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$a$7045 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$b$7046 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][244]$b$7046 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$a$6295 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$a$6295 [16:4] = 13'0000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$7041:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$a$7042, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$b$6293
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$a$7042 [1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][243]$b$7043 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$b$6293 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$b$6293 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$b$6293 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$b$6293 [2] } = { 12'000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$b$6293 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$7038:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$b$7040, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$a$7039 [1] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$b$7040 [2:1] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292 [3:1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292 [0] } = { 11'00000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292 [3] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$7035:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$a$7036, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$b$7037, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$b$6290
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$a$7036 [1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][241]$b$7037 [2:1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$b$6290 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$b$6290 [16:3] = 14'00000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$7032:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$a$7033, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$b$7034, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$a$6289
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$a$7033 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$a$7033 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$a$7033 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][240]$b$7034 [1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$a$6289 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$a$6289 [16:3] = 14'00000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$7029:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$b$7031, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$a$7030 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][239]$b$7031 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [3] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$7026:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$a$7027, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$b$7028, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$a$6286
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$a$7027 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$a$7027 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$a$7027 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$b$7028 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$a$6286 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$a$6286 [16:3] = 14'00000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][237]$7023:
      Old ports: A=17'00000000000001001, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][237]$b$7025, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$b$6284
      New ports: A=2'01, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][237]$b$7025 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$b$6284 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$b$6284 [16:2] = 15'000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][235]$7017:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][235]$a$7018, B=17'00000000000000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$b$6281
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][235]$a$7018 [1:0], B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$b$6281 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$b$6281 [16:2] = 15'000000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$15537:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$b$15539, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$a$15145
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$a$15538 [0] }, B={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$b$15539 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][6]$b$15539 [1] 1'0 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$a$15145 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$a$15145 [17:6] = 12'000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$15591:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$a$15592, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$b$15593, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$a$15172
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$a$15592 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][24]$b$15593 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$a$15172 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$a$15172 [17:2] = 16'0000000000001010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][225]$6987:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][225]$b$6989, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][112]$b$6266
      New ports: A=1'0, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][225]$b$6989 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][112]$b$6266 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][112]$b$6266 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$10125:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$a$9370
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$a$10126 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][248]$b$10127 [1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$a$9370 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$a$9370 [16:6] = 11'00000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][105]$15450:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][105]$a$15451, B=18'111111111111101001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$b$15101
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][105]$a$15451 [1:0], B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$b$15101 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$b$15101 [17:2] = 16'1111111111111010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$16278:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$b$15515
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279 [0] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$a$16279 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [1] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][253]$b$16280 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$b$15515 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$b$15515 [17:8] = 10'1111111110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$13209:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$a$13210 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211 [5] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$b$13211 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [7:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [1] } = { 7'0000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [7] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][89]$15786:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][89]$a$15787, B=18'000000000000001011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][44]$b$15269
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][89]$a$15787 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][89]$a$15787 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][44]$b$15269 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][44]$b$15269 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][44]$b$15269 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][44]$b$15269 [1] } = { 15'000000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][44]$b$15269 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$15531:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$b$15533, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [0] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$a$15532 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$b$15533 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$b$15533 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][4]$b$15533 [3:2] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [6:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [17:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [1] } = { 9'000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [6] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][62]$15705:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][62]$a$15706, B=18'000000000000010000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][31]$a$15229
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][62]$a$15706 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][31]$a$15229 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][31]$a$15229 [17:1] = 17'00000000000001000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$13203:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$b$13205, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$b$12443
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$a$13204 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$b$13205 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$b$13205 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][251]$b$13205 [2:1] 1'0 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$b$12443 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$b$12443 [16:7] = 10'0000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$10101:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$a$10102, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$b$10103, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$a$9358
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$a$10102 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$a$10102 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$a$10102 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][240]$b$10103 [1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$a$9358 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$a$9358 [16:3] = 14'00000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$10143:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$a$10144, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$b$10145, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$a$10144 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$a$10144 [4:3] 1'1 }, B={ 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$b$10145 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][254]$b$10145 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [2:1] } = { 9'000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][20]$15579:
      Old ports: A=18'000000000000110011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][20]$b$15581, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$a$15166
      New ports: A=2'11, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][20]$b$15581 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$a$15166 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$a$15166 [17:2] = 16'0000000000001100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][47]$15660:
      Old ports: A=18'000000000000010110, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][47]$b$15662, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][23]$b$15206
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][47]$b$15662 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][23]$b$15206 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][23]$b$15206 [17:2] = 16'0000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][235]$16224:
      Old ports: A=18'111111111111001111, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][235]$b$16226, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$b$15488
      New ports: A=2'11, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][235]$b$16226 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$b$15488 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$b$15488 [17:2] = 16'1111111111110011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$16257:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$a$16258, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$b$16259, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$a$15505
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$a$16258 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$a$16258 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$a$16258 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$b$16259 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$b$16259 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$a$15505 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$a$15505 [17:4] = 14'11111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$12492:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$a$12493 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][14]$b$12494 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [2] } = { 4'0100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [8] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$12501:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$a$12502 [2:1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [1] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$b$12503 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [5:3] } = { 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$12471:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [7] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$a$12472 [2] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$b$12473 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [1] } = { 5'00001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$12480:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [5] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$a$12481 [2] 1'1 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [4] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [11:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [1] } = { 6'000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$15615:
      Old ports: A=18'000000000000100000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][32]$b$15617 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [4:1] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][37]$15630:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][37]$a$15631, B=18'000000000000011011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][18]$b$15191
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][37]$a$15631 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][37]$a$15631 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][18]$b$15191 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][18]$b$15191 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][18]$b$15191 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][18]$b$15191 [1] } = { 15'000000000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][18]$b$15191 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$12465:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466 [1:0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$a$12466 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [8] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$b$12467 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [3:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [4] } = { 4'0000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [10] 3'111 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][27]$15216:
      Old ports: A=18'000000000000010011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][27]$b$15218, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$b$14984
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][27]$b$15218 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$b$14984 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$b$14984 [17:1] = 17'00000000000001001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$16242:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$a$16243, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$b$16244, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$b$15497
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$a$16243 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$a$16243 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$a$16243 [0] }, B={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][241]$b$16244 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$b$15497 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$b$15497 [17:3] = 15'111111111110111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$16269:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$a$16270, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$b$16271, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$a$16270 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$a$16270 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$b$16271 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$b$16271 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][250]$b$16271 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [17:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [2] } = { 11'11111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$13164:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$a$13165, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$b$13166, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$a$12424
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$a$13165 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$a$13165 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$a$13165 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$b$13166 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$a$12424 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$a$12424 [16:3] = 14'00000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][237]$13161:
      Old ports: A=17'00000000000001001, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][237]$b$13163, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$b$12422
      New ports: A=2'01, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][237]$b$13163 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$b$12422 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$b$12422 [16:2] = 15'000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$13197:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$a$13198, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440
      New ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$a$13198 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$a$13198 [1:0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$b$13199 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [2] } = { 10'0000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$15564:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$a$15565, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$b$15566, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$b$15158
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$a$15565 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$a$15565 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$a$15565 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$b$15566 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$b$15158 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$b$15158 [17:3] = 15'000000000001000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][41]$15066:
      Old ports: A=18'111111111111110101, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][41]$b$15068, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][20]$b$14909
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][41]$b$15068 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][20]$b$14909 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][20]$b$14909 [17:1] = 17'11111111111111010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$13176:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$b$13178, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$a$13177 [1] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$b$13178 [2:1] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430 [3:1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430 [16:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430 [0] } = { 11'00000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430 [3] 1'1 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$16251:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$a$16252, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$b$16253, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$a$16252 [1] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$b$16253 [1] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502 [3:1]
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502 [0] } = 15'111111111110101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$10110:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$a$10111, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$b$9362
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$a$10111 [1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][243]$b$10112 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$b$9362 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$b$9362 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$b$9362 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$b$9362 [2] } = { 12'000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$b$9362 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$13173:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$a$13174, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$b$13175, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$b$12428
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$a$13174 [1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][241]$b$13175 [2:1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$b$12428 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$b$12428 [16:3] = 14'00000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$15534:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$a$15535, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$b$15536, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$b$15143
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$a$15535 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$a$15535 [2:1] 1'1 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][5]$b$15536 [3] 3'010 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$b$15143 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$b$15143 [17:5] = { 11'00000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$b$15143 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$b$15143 [4] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$12450:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$a$12451, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$a$12451 [1] 1'0 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [2] } = { 9'000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][225]$13125:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][225]$b$13127, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][112]$b$12404
      New ports: A=1'0, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][225]$b$13127 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][112]$b$12404 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][112]$b$12404 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][236]$16227:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][236]$a$16228, B=18'111111111111001011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$a$15490
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][236]$a$16228 [0] }, B=3'011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$a$15490 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$a$15490 [17:3] = 15'111111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][235]$10086:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][235]$a$10087, B=17'00000000000000110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$b$9350
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][235]$a$10087 [1:0], B=2'10, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$b$9350 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$b$9350 [16:2] = 15'000000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][238]$16233:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][238]$a$16234, B=18'111111111111000101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$a$15493
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][238]$a$16234 [0] }, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$a$15493 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$a$15493 [17:2] = 16'1111111111110001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$15570:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$a$15571, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$b$15572, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$b$15161
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$a$15571 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$a$15571 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$a$15571 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][17]$b$15572 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$b$15161 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$b$15161 [17:3] = 15'000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$10128:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$a$10129, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371
      New ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$a$10129 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$a$10129 [1:0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$b$10130 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [2] } = { 10'0000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$9417:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$a$9418 [1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [0] 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$b$9419 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [5] } = { 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [2:0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$9408:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$a$9409 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [1] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][9]$b$9410 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [3] } = { 5'00010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$9438:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439, B=17'11111111111111111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][19]$a$9439 [1] 1'0 }, B=3'111, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [2] } = { 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [0] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$9429:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430 [0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$a$9430 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [4] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][16]$b$9431 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [16] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [15] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [10:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [7:5] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [0] 3'011 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$16281:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$b$16283, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$a$16282 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$b$16283 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$b$16283 [4:3] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [17:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [2] } = { 8'11111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [1:0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$15549:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$a$15550, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151
      New ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$a$15550 [1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][10]$b$15551 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151 [4:3] } = { 12'000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$15567:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$b$15569, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$a$15568 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][16]$b$15569 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160 [17:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160 [5:3] } = { 11'00000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$10098:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$b$10100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$a$10099 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$b$10100 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [3] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$9384:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$b$8999
      New ports: A={ 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$a$9385 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][1]$b$9386 [6:5] 4'1010 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$b$8999 [9:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$b$8999 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$b$8999 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$b$8999 [2] } = 8'00000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][116]$9345:
      Old ports: A=17'00000000000000011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][116]$b$9347, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$a$8980
      New ports: A=2'01, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][116]$b$9347 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][116]$b$9347 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$a$8980 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$a$8980 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$a$8980 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$a$8980 [1] } = { 14'00000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$a$8980 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$6369:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370, B=17'11111111111111111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][19]$a$6370 [1] 1'0 }, B=3'111, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [16:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [2] } = { 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [0] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$6366:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956
      New ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$a$6367 [4:3] 1'0 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$b$6368 [4] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [16:15] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [10:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [2:1] } = { 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [3] 4'0001 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$6363:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$a$6364 [2:1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [1] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$b$6365 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [5:3] } = { 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$6360:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361 [0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$a$6361 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [4] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][16]$b$6362 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [16] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [15] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [10:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [7:5] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [0] 3'011 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$6357:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358 [4:3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$a$6358 [4:3] 3'110 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [8] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [1] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][15]$b$6359 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [9:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [6:5] } = { 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [8] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$6354:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$a$6355 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [0] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][14]$b$6356 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [2] } = { 4'0100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [8] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$6351:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$a$6352 [4:3] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [1] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$b$6353 [1] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [7:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [11:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [2] } = { 4'0011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$6348:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$a$6349 [1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [0] 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$b$6350 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [5] } = { 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [2:0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$6345:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [10] 3'001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [0] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$a$6346 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][11]$b$6347 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [12:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [5:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [7:6] } = { 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [12] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [5] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$6342:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [5] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$a$6343 [2] 1'1 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [4] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [11:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [1] } = { 6'000111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$6339:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$a$6340 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [1] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][9]$b$6341 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [3] } = { 5'00010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$6336:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$a$6337 [4:3] 1'0 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][8]$b$6338 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [10:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [5:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [16:14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [2:1] } = { 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [4] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$6333:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [7] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$a$6334 [2] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$b$6335 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [1] } = { 5'00001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$6330:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$b$6332, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$a$6331 [4:3] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$b$6332 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$b$6332 [5:4] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [2:1] } = { 6'000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$6327:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328 [1:0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$a$6328 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [8] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$b$6329 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [3:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [4] } = { 4'0000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [10] 3'111 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$6324:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [5] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$a$6325 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$b$6326 [2] 2'10 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [8:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [4:3] } = { 6'000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$6321:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$a$6322 [3:2] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$b$6323 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [1] } = { 7'0000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$6318:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$a$6319 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320 [2] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][2]$b$6320 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [8:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [5:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [1] } = { 8'00000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$6315:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$b$5930
      New ports: A={ 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$a$6316 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][1]$b$6317 [6:5] 4'1010 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$b$5930 [9:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$b$5930 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$b$5930 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$b$5930 [2] } = 8'00000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$6312:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$a$6313, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$a$6313 [1] 1'0 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [2] } = { 9'000000100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][116]$6276:
      Old ports: A=17'00000000000000011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][116]$b$6278, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$a$5911
      New ports: A=2'01, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][116]$b$6278 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][116]$b$6278 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$a$5911 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$a$5911 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$a$5911 [16:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$a$5911 [1] } = { 14'00000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$a$5911 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][45]$15654:
      Old ports: A=18'000000000000010111, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][45]$b$15656, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][22]$b$15203
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][45]$b$15656 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][22]$b$15203 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][22]$b$15203 [17:1] = 17'00000000000001011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][40]$15639:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][40]$a$15640, B=18'000000000000011001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][20]$a$15196
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][40]$a$15640 [1:0], B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][20]$a$15196 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][20]$a$15196 [17:2] = 16'0000000000000110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$16245:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$a$16246, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$b$16247, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$a$15499
      New ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$a$16246 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$b$16247 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$b$16247 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][242]$b$16247 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$a$15499 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$a$15499 [17:3] = 15'111111111110110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][58]$15693:
      Old ports: A=18'000000000000010010, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][58]$b$15695, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][29]$a$15223
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][58]$b$15695 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][29]$a$15223 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][29]$a$15223 [17:2] = 16'0000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$16236:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$a$16237, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$b$16238, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$b$15494
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$a$16237 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$a$16237 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$a$16237 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][239]$b$16238 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$b$15494 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$b$15494 [17:3] = 15'111111111111000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$16275:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$b$16277, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$a$16276 [0] }, B={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$b$16277 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][252]$b$16277 [2:1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [17:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [3] } = { 9'111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$15582:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$a$15583, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$a$15583 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][21]$b$15584 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167 [3:2] } = { 13'0000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$10095:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$a$10096, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$b$10097, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$a$9355
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$a$10096 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$a$10096 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$a$10096 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$b$10097 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$a$9355 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$a$9355 [16:3] = 14'00000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][220]$16179:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][220]$a$16180, B=18'111111111111100011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$a$15466
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][220]$a$16180 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][220]$a$16180 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$a$15466 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$a$15466 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$a$15466 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$a$15466 [1] } = { 15'111111111111100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$a$15466 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$12489:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$a$12490 [4:3] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [1] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$b$12491 [1] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [7:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [11:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [2] } = { 4'0011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][97]$15810:
      Old ports: A=18'000000000000001011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][97]$b$15812, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][48]$b$15281
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][97]$b$15812 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][48]$b$15281 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][48]$b$15281 [17:1] = 17'00000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][31]$15612:
      Old ports: A=18'000000000000100001, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][31]$b$15614, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$b$15182
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][31]$b$15614 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$b$15182 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$b$15182 [17:1] = 17'00000000000010000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$13200:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$a$13201 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][250]$b$13202 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [16:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [1] } = { 8'00000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [5] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][108]$15459:
      Old ports: A=18'111111111111100110, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][108]$b$15461, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$a$15106
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][108]$b$15461 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$a$15106 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$a$15106 [17:2] = 16'1111111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$16284:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$b$16286, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$a$16285 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][255]$b$16286 [11] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [17:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [9:1] } = { 6'111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$15585:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$a$15586, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$b$15587, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$a$15169
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$a$15586 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][22]$b$15587 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$a$15169 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$a$15169 [17:2] = 16'0000000000001011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$16209:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$a$16210, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$a$15481
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$a$16210 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][230]$b$16211 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$a$15481 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$a$15481 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$a$15481 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$a$15481 [2] } = { 14'11111111111101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$a$15481 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][98]$15429:
      Old ports: A=18'111111111111101111, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][98]$b$15431, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][49]$a$15091
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][98]$b$15431 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][49]$a$15091 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][49]$a$15091 [17:1] = 17'11111111111110111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$13185:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$a$13186, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$b$13187, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$b$12434
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$a$13186 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$a$13186 [1:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$b$13187 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][245]$b$13187 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$b$12434 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$b$12434 [16:4] = 13'0000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$9405:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$a$9406 [4:3] 1'0 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][8]$b$9407 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [10:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [5:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [16:14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [2:1] } = { 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [4] 2'11 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$9426:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427 [4:3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$a$9427 [4:3] 3'110 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [8] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [1] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][15]$b$9428 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [9:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [6:5] } = { 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [8] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][33]$15618:
      Old ports: A=18'000000000000011111, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][33]$b$15620, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$b$15185
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][33]$b$15620 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$b$15185 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$b$15185 [17:1] = 17'00000000000001111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$15522:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [10] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$a$15523 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524 [6] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][1]$b$15524 [1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [17:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [2] } = { 7'0000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$13206:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$a$13207 [3] 3'001 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$b$13208 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [16:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [5] } = { 9'000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [3] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$16161:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$a$16162, B=18'111111111111100111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$a$15457
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$a$16162 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][214]$a$16162 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$a$15457 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$a$15457 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$a$15457 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$a$15457 [2:1] } = { 14'11111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$a$15457 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$a$15457 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$9402:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [7] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$a$9403 [2] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$b$9404 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [1] } = { 5'00001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$12462:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [5] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$a$12463 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$b$12464 [2] 2'10 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [8:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [4:3] } = { 6'000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][28]$15603:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][28]$a$15604, B=18'000000000000100100, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$a$15178
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][28]$a$15604 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$a$15178 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$a$15178 [17:1] = 17'00000000000010010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][60]$15315:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][60]$a$15316, B=18'000000000000001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][30]$a$15034
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][60]$a$15316 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][30]$a$15034 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][30]$a$15034 [17:1] = 17'00000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$15555:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$a$15556, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$b$15557, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$a$15154
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$a$15556 [0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][12]$b$15557 [1] 1'0 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$a$15154 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$a$15154 [17:3] = 15'000000000001010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$16260:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$a$16261, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$b$16262, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$b$15506
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$a$16261 [2] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$a$16261 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][247]$b$16262 [3:2] 2'00 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$b$15506 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$b$15506 [17:4] = 14'11111111111000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$13179:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$a$13180, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$b$12431
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$a$13180 [1] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][243]$b$13181 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$b$12431 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$b$12431 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$b$12431 [16:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$b$12431 [2] } = { 12'000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$b$12431 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$9399:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$b$9401, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$a$9400 [4:3] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$b$9401 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$b$9401 [5:4] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [2:1] } = { 6'000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][225]$10056:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][225]$b$10058, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][112]$b$9335
      New ports: A=1'0, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][225]$b$10058 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][112]$b$9335 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][112]$b$9335 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][148]$15963:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][148]$a$15964, B=18'111111111111110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][74]$a$15358
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][148]$a$15964 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][74]$a$15358 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][74]$a$15358 [17:1] = 17'11111111111111011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$9396:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397 [1:0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$a$9397 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [8] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$b$9398 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [3:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [16:13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [4] } = { 4'0000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [10] 3'111 }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][206]$16137:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][206]$a$16138, B=18'111111111111101011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][103]$a$15445
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][206]$a$16138 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][206]$a$16138 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][103]$a$15445 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][103]$a$15445 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][103]$a$15445 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][103]$a$15445 [1] } = { 15'111111111111101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][103]$a$15445 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$9393:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [0] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [5] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$a$9394 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$b$9395 [2] 2'10 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [8:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [4:3] } = { 6'000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [2] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2967:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0], B=11'00101100101, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_305_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [3] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [3] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_305_p0[10:0] [0] }, B=6'100101, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_305_p0[10:0] [6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_305_p0[10:0] [4:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_305_p0[10:0] [10:7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_305_p0[10:0] [5] } = { 4'0010 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_305_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3057:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0], B=11'11001100010, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [8] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_304_p0[10:0] [0] }, B=4'0010, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [2:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [10:9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [7:3] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [1:0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [2] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3126:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0], B=11'00110110001, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0]
      New ports: A={ 2'01 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_303_p0[10:0] [0] }, B=6'101001, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [7:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [4:2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [10:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3207:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0], B=11'11010011010, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_302_p0[10:0] [2:1] 1'1 }, B=3'010, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [2:0]
      New connections: $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [10:3] = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [2:1] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3291:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0], B=11'00110011011, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [5] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_301_p0[10:0] [0] }, B=5'10101, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [3:2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [10:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [0] 2'01 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3372:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0], B=11'00110111100, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [5] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_300_p0[10:0] [0] }, B=5'01110, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [9:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [10] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [7:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [4:3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [0] 2'11 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3462:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0], B=11'11001011001, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_299_p0[10:0] [1] 1'0 }, B=5'10101, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [7:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [1:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [10] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [5:2] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [1] 3'011 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3531:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0], B=11'11011100011, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_298_p0[10:0] [3] 2'10 }, B=6'011001, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [8:7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [3:2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [10:9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [5] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3612:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_297_p0[10:0], B=11'11001001010, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_297_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_297_p0[10:0] [2] 2'01 }, B=4'0010, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [2:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [10:5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [3] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [1:0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [2:1] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3702:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0], B=11'00101010110, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0] [7] 2'10 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_296_p0[10:0] [0] }, B=5'00110, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [3:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [10:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [6:4] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [3:2] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3771:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_295_p0[10:0], B=11'11011100111, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0]
      New ports: A={ 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_295_p0[10:0] [1:0] }, B=3'011, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [1:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [10:4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [2] } = { 4'1101 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [1] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3825:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_294_p0[9:0], B=10'0110000110, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_294_p0[9:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_294_p0[9:0] [4] 2'10 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_294_p0[9:0] [0] }, B=5'10010, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [4:2] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [9:8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [6:5] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [1] } = { 3'010 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [3] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3879:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_293_p0[10:0], B=11'00110000010, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0]
      New ports: A={ 2'10 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_293_p0[10:0] [0] }, B=3'010, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0] [1:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0] [10:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0] [4:2] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0] [1] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0] [0] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3939:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0], B=11'11010001111, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_292_p0[10:0] [2] 1'0 }, B=4'0011, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [5:4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [10:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [5] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3999:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0], B=11'00110101111, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0]
      New ports: A={ 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_291_p0[10:0] [0] }, B=4'1001, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [10:9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [3:1] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [6] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [0] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4080:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_290_p0[10:0], B=11'00101101100, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0]
      New ports: A={ 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_290_p0[10:0] [0] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$4\grp_fu_290_p0[10:0] [1:0] }, B=5'01100, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [3:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [10:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [6:4] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [2] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [2:1] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1753:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p1[9:0], B=10'1000101001, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p1[9:0]
      New ports: A={ 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p1[9:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p1[9:0] [2] }, B=3'010, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p1[9:0] [4:2]
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p1[9:0] [9:5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p1[9:0] [1:0] } = { 3'100 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p1[9:0] [4] 3'101 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1795:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$5\grp_fu_603_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_55_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_603_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$5\grp_fu_603_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_55_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_603_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_603_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1840:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0], B=11'11000010001, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p1[10:0] [0] }, B=3'001, Y={ \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [3:2] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [0] }
      New connections: { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [10:4] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [1] } = { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [0] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [0] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [3] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [3:2] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [2] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1870:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_602_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_42_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_602_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_602_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_42_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_602_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_602_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1915:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0], B=11'11001110000, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [6] 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p1[10:0] [2] 1'1 }, B=6'101100, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [9:8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [10] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [1] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [9] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [2] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1960:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_50_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_601_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_50_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2005:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0], B=11'11000111101, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [0] 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [2] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p1[10:0] [0] }, B=6'001101, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [7:6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [3:0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [10:8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [5:4] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2050:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_46_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_600_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_46_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2089:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p1[10:0], B=11'10111111001, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0]
      New ports: A={ 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p1[10:0] [2] 1'0 }, B=4'0101, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [9] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [10] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [8:5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [1] } = { 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [0] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2125:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_599_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_41_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_599_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_41_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2164:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p1[9:0], B=10'0101101110, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0]
      New ports: A={ 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p1[9:0] [0] 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p1[9:0] [0] }, B=4'0110, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [1:0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [9:8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [6:4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [2] } = { 2'01 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [1:0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2200:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_598_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_52_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_598_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_52_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2245:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0], B=11'00101000111, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0] [0] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0] [1] 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p1[10:0] [1:0] }, B=6'000111, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [5:4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [2:0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [10:8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [3] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [2] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2290:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_46_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_597_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_46_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2323:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0], B=11'00101110011, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [6] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p1[10:0] [0] }, B=4'1001, Y={ \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [3:2] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [0] }
      New connections: { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [10:7] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [5:4] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [1] } = { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [2] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [2] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [6] 4'0111 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2353:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_596_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_45_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_596_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_596_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_45_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_596_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_596_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2398:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0], B=11'00100011111, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0]
      New ports: A={ 2'01 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p1[10:0] [1] }, B=5'10011, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [6:4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [1] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [10:9] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [3:2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [0] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [6] 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2443:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_44_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_595_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_44_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2488:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0], B=10'0101111100, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p1[9:0] [1:0] }, B=4'1100, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [2:0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [9:6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [4:3] } = { 2'01 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [2] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2533:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_57_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_594_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_57_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2578:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0], B=11'11010000001, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0]
      New ports: A={ 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [0] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p1[10:0] [0] }, B=5'10001, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [4:2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [10:8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [6:5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [1] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [2] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2623:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_50_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_593_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_50_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2662:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0], B=11'11010010110, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [8] 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p1[10:0] [1] 1'1 }, B=5'01010, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [4:3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [1:0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [10:9] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [7:5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [2] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2698:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_592_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_45_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_592_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_45_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p0[15:0] [15] = 1'0
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$12423:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$a$12424, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$b$12053
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$a$12424 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$b$12053 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$b$12053 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$12420:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$b$12422, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$a$12052
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$a$12421 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][118]$b$12422 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$a$12052 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$a$12052 [16:4] = 13'0000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$12078:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$a$11881
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [10:9] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [5:3] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$a$12079 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [5:4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][4]$b$12080 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$a$11881 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$a$11881 [16:14] = 3'000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$12075:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$b$11879
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [8:6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$b$11879 [11:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$b$11879 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$b$11879 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$b$11879 [1] } = 6'000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$12069:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$b$11876
      New ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [8:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [5:2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$a$12070 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$b$11876 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$b$11876 [16:12] = 5'00000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$12066:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$b$12068, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$a$11875
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$a$12067 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$b$12068 [9:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][0]$b$12068 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$a$11875 [9:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$a$11875 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$a$11875 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$a$11875 [2] } = 8'00000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$15507:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$b$15509, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$a$15130
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [4:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$a$15508 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][124]$b$15509 [5:1] 1'0 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$a$15130 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$a$15130 [17:8] = 10'1111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][103]$15444:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][103]$a$15445, B=18'111111111111101011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][51]$b$15098
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][103]$a$15445 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][103]$a$15445 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][51]$b$15098 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][51]$b$15098 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][51]$b$15098 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][51]$b$15098 [1] } = { 15'111111111111101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][51]$b$15098 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$15162:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$a$15163, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$b$15164, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$b$14957
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$a$15163 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$a$15163 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$a$15163 [1:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][9]$b$15164 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$b$14957 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$b$14957 [17:4] = 14'00000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$15495:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$b$15497, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [2:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$b$15497 [2:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124 [3:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124 [17:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124 [5:4] } = { 11'11111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124 [3] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][20]$14907:
      Old ports: A=18'111111111111110101, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][20]$b$14909, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$a$14830
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][20]$b$14909 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$a$14830 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$a$14830 [17:1] = 17'11111111111111010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$12429:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$b$12431, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$b$12056
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$a$12430 [3:1] 1'1 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$b$12431 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$b$12431 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][121]$b$12431 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$b$12056 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$b$12056 [16:6] = 11'00000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$12438:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$a$12439, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$a$12061
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$a$12439 [5:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$a$12061 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$a$12061 [16:7] = 10'0000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$12435:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$a$12436, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$b$12437, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$b$12059
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$a$12436 [5:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$b$12437 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$b$12437 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][123]$b$12437 [5:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$b$12059 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$b$12059 [16:8] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][112]$12402:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][112]$b$12404, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][56]$a$12043
      New ports: A=1'0, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][112]$b$12404 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][56]$a$12043 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][56]$a$12043 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][29]$15222:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][29]$a$15223, B=18'000000000000010001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][14]$b$14987
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][29]$a$15223 [1:0], B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][14]$b$14987 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][14]$b$14987 [17:2] = 16'0000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$15138:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$b$14945
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$a$15139 [5:0] }, B={ 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140 [6:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][1]$b$15140 [2:1] 1'1 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$b$14945 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$b$14945 [17:10] = 8'00000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$15135:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$a$15136 [1:0] }, B={ 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [4:3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][0]$b$15137 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [13:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [17:14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [5] } = { 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][44]$15267:
      Old ports: A=18'000000000000001100, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][44]$b$15269, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][22]$a$15010
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][44]$b$15269 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][44]$b$15269 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][22]$a$15010 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][22]$a$15010 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][22]$a$15010 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][22]$a$15010 [1] } = { 15'000000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][22]$a$15010 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$15171:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$a$15172, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$b$15173, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$a$14962
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$a$15172 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][12]$b$15173 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$a$14962 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$a$14962 [17:2] = 16'0000000000001010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$15168:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$a$15169, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$b$15170, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$b$14960
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$a$15169 [1:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][11]$b$15170 [2:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$b$14960 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$b$14960 [17:3] = 15'000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$15180:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$a$15181, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$b$15182, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$b$14966
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$a$15181 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][15]$b$15182 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$b$14966 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$b$14966 [17:2] = 16'0000000000001000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$15177:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$a$15178, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$b$15179, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$a$14965
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$a$15178 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][14]$b$15179 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$a$14965 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$a$14965 [17:3] = 15'000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$15150:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$b$15152, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$b$14951
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$a$15151 [2:0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$b$15152 [3:1] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$b$14951 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$b$14951 [3:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$b$14951 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$b$14951 [4] } = { 12'000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$b$14951 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$15147:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$b$15149, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$a$14950
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [4:2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$b$15149 [4:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$a$14950 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$a$14950 [5:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$a$14950 [17:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$a$14950 [6] } = { 10'0000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$a$14950 [5] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$15141:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$b$15143, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$a$14947
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [6:2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$a$15142 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$b$15143 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$b$15143 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][2]$b$15143 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$a$14947 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$a$14947 [17:9] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][35]$15240:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][35]$a$15241, B=18'000000000000001110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][17]$b$14996
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][35]$a$15241 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][17]$b$14996 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][17]$b$14996 [17:1] = 17'00000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][22]$15201:
      Old ports: A=18'000000000000010111, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][22]$b$15203, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$a$14977
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][22]$b$15203 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$a$14977 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$a$14977 [17:1] = 17'00000000000001011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$15198:
      Old ports: A=18'000000000000011000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$b$15200, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$b$15200 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][21]$b$15200 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975 [2:1] } = { 14'00000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][31]$15228:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][31]$a$15229, B=18'000000000000010000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][15]$b$14990
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][31]$a$15229 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][15]$b$14990 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][15]$b$14990 [17:1] = 17'00000000000001000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][39]$15060:
      Old ports: A=18'111111111111110110, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][39]$b$15062, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][19]$b$14906
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][39]$b$15062 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][19]$b$14906 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][19]$b$14906 [17:2] = 16'1111111111111101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][49]$15090:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][49]$a$15091, B=18'111111111111101110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$b$14921
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][49]$a$15091 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$b$14921 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$b$14921 [17:1] = 17'11111111111110111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][30]$15033:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][30]$a$15034, B=18'000000000000001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][15]$a$14893
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][30]$a$15034 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][15]$a$14893 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][15]$a$14893 [17:1] = 17'00000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][87]$15396:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][87]$a$15397, B=18'111111111111110011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][43]$b$15074
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][87]$a$15397 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][87]$a$15397 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][43]$b$15074 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][43]$b$15074 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][43]$b$15074 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][43]$b$15074 [1] } = { 15'111111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][43]$b$15074 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$9018:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$b$8816
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [8] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$a$9019 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [9:7] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][7]$b$9020 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$b$8816 [14:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$b$8816 [16:15] = 2'01
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$9015:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$a$8815
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [4:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [7:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$a$8815 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$a$8815 [16:14] = 3'001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$9009:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$a$8812
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [10:9] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [5:3] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$a$9010 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [5:4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][4]$b$9011 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$a$8812 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$a$8812 [16:14] = 3'000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$9006:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$b$8810
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [8:6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$b$8810 [11:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$b$8810 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$b$8810 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$b$8810 [1] } = 6'000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$15105:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$a$15106, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$b$15107, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$a$14929
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$a$15106 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][54]$b$15107 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$a$14929 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$a$14929 [17:2] = 16'1111111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][18]$15189:
      Old ports: A=18'000000000000011100, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][18]$b$15191, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$a$14971
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][18]$b$15191 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][18]$b$15191 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$a$14971 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$a$14971 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$a$14971 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$a$14971 [1] } = { 15'000000000000011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$a$14971 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][17]$15186:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][17]$a$15187, B=18'000000000000011101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$b$14969
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][17]$a$15187 [1:0], B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$b$14969 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$b$14969 [17:2] = 16'0000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$12081:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$b$11882
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [11:4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$a$12082 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [12:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][5]$b$12083 [5:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$b$11882 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$b$11882 [12:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$b$11882 [16:15] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$b$11882 [13] } = { 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$b$11882 [12] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][46]$15081:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][46]$a$15082, B=18'111111111111110001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$a$14917
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][46]$a$15082 [1:0], B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$a$14917 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$a$14917 [17:2] = 16'1111111111111100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$12084:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$a$11884
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [4:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [7:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$a$11884 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$a$11884 [16:14] = 3'001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$15477:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$a$15478, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$b$15479, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$a$15115
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$a$15478 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][114]$b$15479 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$a$15115 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$a$15115 [17:2] = 16'1111111111110110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$15501:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502 [3:1] 1'1 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127 [17:5] = { 12'111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$12090:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$a$11887
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [16] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [8] 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$a$12091 [4:0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [2:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$a$11887 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$a$11887 [9:0] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$a$11887 [10] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$a$11887 [8]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$9378:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$b$9380, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$b$8996
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$a$9379 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$b$9380 [7:6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$b$9380 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][127]$b$9380 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$b$8996 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$b$8996 [16:9] = 8'00000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$9369:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$a$9370, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$a$8992
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$a$9370 [5:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$a$8992 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$a$8992 [16:7] = 10'0000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$9366:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$a$9367, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$b$9368, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$b$8990
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$a$9367 [5:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$b$9368 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$b$9368 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][123]$b$9368 [5:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$b$8990 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$b$8990 [16:8] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$9360:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$b$9362, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$b$8987
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$a$9361 [3:1] 1'1 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$b$9362 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$b$9362 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][121]$b$9362 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$b$8987 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$b$8987 [16:6] = 11'00000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$9357:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$a$9358, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$b$9359, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$a$8986
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$a$9358 [2:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][120]$b$9359 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$a$8986 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$a$8986 [16:4] = 13'0000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][100]$15435:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][100]$a$15436, B=18'111111111111101101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$a$15094
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][100]$a$15436 [1:0], B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$a$15094 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$a$15094 [17:2] = 16'1111111111111011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$15504:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$a$15505, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$b$15506, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$b$15128
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$a$15505 [3:0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$b$15506 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$b$15128 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$b$15128 [17:5] = 13'1111111111100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$15480:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$a$15481, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$b$15482, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$b$15116
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$a$15481 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$a$15481 [1:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][115]$b$15482 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$b$15116 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$b$15116 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$b$15116 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$b$15116 [2] } = { 14'11111111111101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$b$15116 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$12417:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$a$12418, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$b$12419, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$b$12050
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$a$12418 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][117]$b$12419 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$b$12050 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$b$12050 [16:2] = 15'000000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$12072:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$a$11878
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [8:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [10:8] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [5] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$a$11878 [12:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$a$11878 [16:13] = 4'0000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$15159:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$b$15161, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$a$15160 [2:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][8]$b$15161 [2:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956 [3:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956 [17:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956 [5:4] } = { 11'00000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956 [3] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$15498:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$a$15499, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$b$15500, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$b$15125
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$a$15499 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$b$15500 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$b$15500 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][121]$b$15500 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$b$15125 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$b$15125 [17:5] = 13'1111111111101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$15336:
      Old ports: A=18'111111111111111000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$b$15338, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$b$15044
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$b$15338 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][67]$b$15338 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$b$15044 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$b$15044 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$b$15044 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$b$15044 [2:1] } = { 14'11111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$b$15044 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$b$15044 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$15456:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$a$15457, B=18'111111111111100111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$a$15457 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][107]$a$15457 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104 [2:1] } = { 14'11111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$15510:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$b$15512, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$b$15131
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$a$15511 [1:0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$b$15512 [5:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$b$15512 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][125]$b$15512 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$b$15131 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$b$15131 [17:7] = 11'11111111110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$12432:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$a$12433, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$b$12434, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$a$12058
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$a$12433 [3:0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][122]$b$12434 [3:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$a$12058 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$a$12058 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$a$12058 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$a$12058 [5] } = { 10'0000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$a$12058 [4] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$15513:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$b$15515, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$a$15133
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [5:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$a$15514 [2:0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][126]$b$15515 [7:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$a$15133 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$a$15133 [17:9] = 9'111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$15165:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$a$15166, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$a$14959
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$a$15166 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][10]$b$15167 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$a$14959 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$a$14959 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$a$14959 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$a$14959 [3] } = { 13'0000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$a$14959 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$15174:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$a$15175, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$b$15176, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$b$14963
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$a$15175 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][13]$b$15176 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$b$14963 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$b$14963 [17:2] = 16'0000000000001001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$15144:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$a$15145, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$b$15146, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$b$14948
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$a$15145 [5:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$b$15146 [1:0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][3]$b$15146 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$b$14948 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$b$14948 [17:6] = 12'000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][20]$15195:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][20]$a$15196, B=18'000000000000011001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$a$14974
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][20]$a$15196 [1:0], B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$a$14974 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$a$14974 [17:2] = 16'0000000000000110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][23]$15204:
      Old ports: A=18'000000000000010110, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][23]$b$15206, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$b$14978
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][23]$b$15206 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$b$14978 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$b$14978 [17:2] = 16'0000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$15489:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$a$15490, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$b$15491, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$a$15121
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$a$15490 [2:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][118]$b$15491 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$a$15121 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$a$15121 [17:3] = 15'111111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$9024:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$b$8819
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [4:3] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [0] }, B={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [0] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$b$9026 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$b$8819 [15:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$b$8819 [8:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$b$8819 [16] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$b$8819 [9] } = { 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$b$8819 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$9012:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$b$8813
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [11:4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$a$9013 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [12:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][5]$b$9014 [5:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$b$8813 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$b$8813 [12:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$b$8813 [16:15] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$b$8813 [13] } = { 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$b$8813 [12] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$9003:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$a$8809
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [8:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [10:8] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [5] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$a$8809 [12:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$a$8809 [16:13] = 4'0000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$12087:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$b$11885
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [8] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$a$12088 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [9:7] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][7]$b$12089 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$b$11885 [14:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$b$11885 [16:15] = 2'01
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$15099:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$a$15100, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$b$15101, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$a$14926
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$a$15100 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][52]$b$15101 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$a$14926 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$a$14926 [17:2] = 16'1111111111111010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$12093:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$b$11888
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [4:3] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [0] }, B={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [0] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$b$12095 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$b$11888 [15:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$b$11888 [8:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$b$11888 [16] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$b$11888 [9] } = { 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][4]$b$11888 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][90]$15405:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][90]$a$15406, B=18'111111111111110010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][45]$a$15079
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][90]$a$15406 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][45]$a$15079 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][45]$a$15079 [17:1] = 17'11111111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$9375:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$a$8995
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [4:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [7:5] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$a$8995 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$a$8995 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$9363:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$a$9364, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$b$9365, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$a$8989
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$a$9364 [3:0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][122]$b$9365 [3:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$a$8989 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$a$8989 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$a$8989 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$a$8989 [5] } = { 10'0000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$a$8989 [4] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$9354:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$a$9355, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$b$8984
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$a$9355 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$b$8984 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$b$8984 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][112]$9333:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][112]$b$9335, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][56]$a$8974
      New ports: A=1'0, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][112]$b$9335 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][56]$a$8974 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][56]$a$8974 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$6309:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$b$6311, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$b$5927
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$a$6310 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$b$6311 [7:6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$b$6311 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][127]$b$6311 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$b$5927 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$b$5927 [16:9] = 8'00000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$6306:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$a$5926
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [4:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [7:5] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$a$5926 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$a$5926 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$6303:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$b$6305, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$b$5924
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [5:4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$a$6304 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][125]$b$6305 [6:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$b$5924 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$b$5924 [16:9] = 8'00000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$6300:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$a$6301, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$a$5923
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$a$6301 [5:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$a$5923 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$a$5923 [16:7] = 10'0000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$6297:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$a$6298, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$b$6299, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$b$5921
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$a$6298 [5:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$b$6299 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$b$6299 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][123]$b$6299 [5:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$b$5921 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$b$5921 [16:8] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$6294:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$a$6295, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$b$6296, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$a$5920
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$a$6295 [3:0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][122]$b$6296 [3:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$a$5920 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$a$5920 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$a$5920 [16:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$a$5920 [5] } = { 10'0000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$a$5920 [4] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$6291:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$b$6293, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$b$5918
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$a$6292 [3:1] 1'1 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$b$6293 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$b$6293 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][121]$b$6293 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$b$5918 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$b$5918 [16:6] = 11'00000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$6288:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$a$6289, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$b$6290, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$a$5917
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$a$6289 [2:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][120]$b$6290 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$a$5917 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$a$5917 [16:4] = 13'0000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$6285:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$a$6286, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$b$5915
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$a$6286 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$b$5915 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$b$5915 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$6282:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$b$6284, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$a$5914
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$a$6283 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][118]$b$6284 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$a$5914 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$a$5914 [16:4] = 13'0000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$6279:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$a$6280, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$b$6281, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$b$5912
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$a$6280 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][117]$b$6281 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$b$5912 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$b$5912 [16:2] = 15'000000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$15465:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$a$15466, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$b$15467, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$a$15109
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$a$15466 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$a$15466 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$a$15466 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][110]$b$15467 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$a$15109 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$a$15109 [17:3] = 15'111111111111100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][112]$6264:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][112]$b$6266, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][56]$a$5905
      New ports: A=1'0, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][112]$b$6266 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][56]$a$5905 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][56]$a$5905 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$15516:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134
      New ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$b$15518 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [11:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [17:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [5] } = { 6'111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$12447:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$b$12449, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$b$12065
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [0] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$a$12448 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$b$12449 [7:6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$b$12449 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][127]$b$12449 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$b$12065 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$b$12065 [16:9] = 8'00000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$12426:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$a$12427, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$b$12428, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$a$12055
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$a$12427 [2:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][120]$b$12428 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$a$12055 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$a$12055 [16:4] = 13'0000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$15486:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$a$15487, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$b$15488, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$b$15119
      New ports: A={ 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$a$15487 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][117]$b$15488 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$b$15119 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$b$15119 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$b$15119 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$b$15119 [3] } = { 13'1111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$b$15119 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][26]$15213:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][26]$a$15214, B=18'000000000000010011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$a$14983
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][26]$a$15214 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][26]$a$15214 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$a$14983 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$a$14983 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$a$14983 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$a$14983 [1] } = { 15'000000000000010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$a$14983 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$15153:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$a$15154, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$b$15155, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$a$14953
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$a$15154 [2:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][6]$b$15155 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$a$14953 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$a$14953 [17:5] = 13'0000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$15234:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235, B=18'000000000000001111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][33]$a$15235 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993 [3:1] } = { 13'0000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][19]$15192:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][19]$a$15193, B=18'000000000000011010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$b$14972
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][19]$a$15193 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$b$14972 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$b$14972 [17:1] = 17'00000000000001101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$9021:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$a$8818
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [16] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [8] 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$a$9022 [4:0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [2:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$a$8818 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$a$8818 [9:0] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$a$8818 [10] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][4]$a$8818 [8]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$9000:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$b$8807
      New ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [8:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [5:2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$a$9001 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$b$8807 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$b$8807 [16:12] = 5'00000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$15156:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$a$15157, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$b$15158, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$b$14954
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$a$15157 [3:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][7]$b$15158 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$b$14954 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$b$14954 [17:4] = 14'00000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$15474:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$a$15475, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$b$15476, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$b$15113
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$a$15475 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][113]$b$15476 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$b$15113 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$b$15113 [17:2] = 16'1111111111110111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$9372:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$b$9374, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$b$8993
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [5:4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$a$9373 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][125]$b$9374 [6:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$b$8993 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$b$8993 [16:9] = 8'00000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$9351:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$b$9353, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$a$8983
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$a$9352 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][118]$b$9353 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$a$8983 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$a$8983 [16:4] = 13'0000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$5955:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$b$5750
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [4:3] 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [0] }, B={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [0] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$b$5957 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$b$5750 [15:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$b$5750 [8:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$b$5750 [16] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$b$5750 [9] } = { 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$b$5750 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$5952:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$a$5749
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [16] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [8] 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$a$5953 [4:0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [2:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$a$5749 [16:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$a$5749 [9:0] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$a$5749 [10] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][4]$a$5749 [8]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$5949:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$b$5747
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [8] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$a$5950 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [9:7] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][7]$b$5951 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$b$5747 [14:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$b$5747 [16:15] = 2'01
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$5946:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$a$5746
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [4:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [7:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$a$5746 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$a$5746 [16:14] = 3'001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$5943:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$b$5744
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [11:4] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$a$5944 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [12:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][5]$b$5945 [5:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$b$5744 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$b$5744 [12:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$b$5744 [16:15] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$b$5744 [13] } = { 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$b$5744 [12] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$5940:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$a$5743
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [10:9] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [5:3] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$a$5941 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [5:4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][4]$b$5942 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$a$5743 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$a$5743 [16:14] = 3'000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$5937:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$b$5741
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [8:6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$b$5741 [11:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$b$5741 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$b$5741 [16:12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$b$5741 [1] } = 6'000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$5934:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$a$5740
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [8:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [10:8] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [5] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$a$5740 [12:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$a$5740 [16:13] = 4'0000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$5931:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$b$5738
      New ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [8:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [5:2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$a$5932 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$b$5738 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$b$5738 [16:12] = 5'00000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$5928:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$b$5930, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$a$5737
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$a$5929 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$b$5930 [9:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][0]$b$5930 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$a$5737 [9:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$a$5737 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$a$5737 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$a$5737 [2] } = 8'00000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][48]$15279:
      Old ports: A=18'000000000000001011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][48]$b$15281, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][24]$a$15016
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][48]$b$15281 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][24]$a$15016 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][24]$a$15016 [17:1] = 17'00000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$12444:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$a$12064
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [4:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [7:5] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$a$12064 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$a$12064 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$8997:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$b$8999, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$a$8806
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [1] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$a$8998 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$b$8999 [9:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][0]$b$8999 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$a$8806 [9:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$a$8806 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$a$8806 [16:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$a$8806 [2] } = 8'00000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][74]$15357:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][74]$a$15358, B=18'111111111111110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][37]$a$15055
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][74]$a$15358 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][37]$a$15055 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][37]$a$15055 [17:1] = 17'11111111111111011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$15183:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$b$15185, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$a$15184 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][16]$b$15185 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968 [4:2] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$9348:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$a$9349, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$b$9350, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$b$8981
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$a$9349 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][117]$b$9350 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$b$8981 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$b$8981 [16:2] = 15'000000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$12441:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$b$12443, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$b$12062
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [5:4] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$a$12442 [0] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][125]$b$12443 [6:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$b$12062 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$b$12062 [16:9] = 8'00000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$15492:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$a$15493, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$b$15494, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$b$15122
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$a$15493 [1:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$b$15494 [2:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$b$15122 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$b$15122 [17:3] = 15'111111111111000
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2976:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_305_p0[10:0], B=11'11001111000, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_305_p0[10:0]
      New ports: A={ 2'01 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_305_p0[10:0] [6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_305_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_305_p0[10:0] [4:0] }, B=9'101111000, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_305_p0[10:0] [9:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_305_p0[10:0] [6:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_305_p0[10:0] [10] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_305_p0[10:0] [7] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_305_p0[10:0] [9] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3066:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0], B=11'00110010111, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_304_p0[10:0] [2:0] }, B=5'10111, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [2:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [10:9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [7:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [4:3] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [2] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3132:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0], B=11'11001110011, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [7:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [4:2] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_303_p0[10:0] [0] }, B=9'100110011, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0 [9:6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0 [4:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0 [5] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0 [9] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0 [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3216:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0], B=11'11001100100, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [2] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_302_p0[10:0] [2:0] }, B=7'1011100, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [9:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [6:5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [2:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [10] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [4:3] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3297:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0], B=11'00101001111, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [7] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [5] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [3:2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_301_p0[10:0] [0] }, B=7'0100111, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [7:2] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [10:8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [1] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [5] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [5] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [0] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3381:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0], B=11'11101101010, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [9:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [5] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_300_p0[10:0] [0] }, B=8'11010010, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [9:7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [5:4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [2:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [10] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [3] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3471:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0], B=11'11001011100, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [7:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_299_p0[10:0] [1:0] }, B=6'101100, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [7:6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [2:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [10] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [5:3] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [1] 3'011 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3537:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0], B=11'11101011001, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_298_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [8:7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [5] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [3:2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_298_p0[10:0] [0] }, B=10'1101011001, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_298_p0 [9:0]
      New connections: \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_298_p0 [10] = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_298_p0 [9]
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3621:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0], B=11'00101011101, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_297_p0[10:0] [2:0] }, B=6'011101, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0] [4:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0] [10:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0] [6:5] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0] [1:0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0] [3] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3711:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0], B=11'11001111110, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_296_p0[10:0] [3:0] }, B=7'0011110, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [8:7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [3:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [10:9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [4] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [3] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3777:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0], B=11'00110011110, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0
      New ports: A={ 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [1] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [3] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_295_p0[10:0] [1:0] }, B=7'0011110, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [9] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [5:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [8:6] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [9] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [4] 1'1 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [5] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3885:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0], B=11'11000110000, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0
      New ports: A={ 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0] [5] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_293_p0[10:0] [1:0] }, B=5'01100, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [5:4] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [1:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [10:8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [3:2] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [5] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [5] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [1:0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3945:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0], B=11'11010101010, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [5:4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_292_p0[10:0] [0] }, B=7'1010010, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [7:4] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [2:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [10:8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [3] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [1] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [1] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [4] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4005:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0], B=11'00101100000, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [6] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [4] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_291_p0[10:0] [0] }, B=7'0111000, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [9:8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [6:4] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [1:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [3:2] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [9] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [1:0] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [1] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4089:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0], B=11'11001110101, Y=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0]
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$3\grp_fu_290_p0[10:0] [3:0] }, B=8'10010101, Y={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0] [9:7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0] [4:0] }
      New connections: { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0] [10] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0] [6:5] } = { $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0] [9] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0] [2] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1759:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p1[9:0], B=10'1001111001, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p1
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p1[9:0] [4:2], B=3'110, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p1 [4:2]
      New connections: { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p1 [9:5] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p1 [1:0] } = { 3'100 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p1 [4] 3'101 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1807:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_603_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_72_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$4\grp_fu_603_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_72_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1879:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_602_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_99_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_602_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_99_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1924:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0], B=11'11000101011, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [9:8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [2] 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p1[10:0] [0] }, B=7'1000011, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [9:8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [2:0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [10] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [3] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [9] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [2] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1969:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_89_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_601_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_89_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2014:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0], B=11'11001100011, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [7:6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p1[10:0] [3:0] }, B=7'0100011, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [7:6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [4:0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [10:8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [5] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2059:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_91_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_600_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_91_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2095:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0], B=11'11000101111, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [9] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [0] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [2] 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p1[10:0] [0] }, B=7'1000111, Y={ \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [9] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [7:6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [4] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [2:0] }
      New connections: { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [8] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [5] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [3] } = { 1'1 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [7] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [0] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2134:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_88_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_599_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_88_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2170:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0], B=10'0101111000, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [1:0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [3] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p1[9:0] [1:0] }, B=7'0111000, Y={ \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p1 [7] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p1 [5:0] }
      New connections: { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p1 [9:8] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p1 [6] } = { 2'01 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p1 [5] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2209:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_72_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_598_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_72_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2254:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0], B=11'11001111000, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p1[10:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [5:4] 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p1[10:0] [2:0] }, B=8'01111000, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p1[10:0] [7:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p1[10:0] [10:8] = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p1[10:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2299:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_63_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_597_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_63_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2362:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_596_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_90_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_596_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_90_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2407:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0], B=11'00110011100, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p1[10:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [8] 1'0 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [6:4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p1[10:0] [1] 1'1 }, B=8'11001100, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p1[10:0] [8:3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p1[10:0] [1:0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p1[10:0] [10:9] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p1[10:0] [2] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p1[10:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p1[10:0] [6] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2452:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_96_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_595_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_96_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2497:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0], B=10'0101111011, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p1[9:0] [2:0] }, B=6'011011, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [3:0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [9:8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [4] } = { 2'01 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [3] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2542:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_76_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_594_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_76_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2587:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0], B=11'11000110100, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0]
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [4:2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p1[10:0] [0] }, B=8'10001010, Y={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [9:6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [4:2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [0] }
      New connections: { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [10] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [1] } = { $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [9] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [2] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2632:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_65_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_593_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_65_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2668:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0], B=11'11001111100, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [1] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [4:3] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p1[10:0] [1:0] }, B=8'10011100, Y={ \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [9:7] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [5:3] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [1:0] }
      New connections: { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [2] } = { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [9] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [5] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2707:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_64_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_592_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_64_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p0[15:0] [15] = 1'0
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$11883:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$a$11884, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$b$11885, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$b$11783
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$a$11884 [13:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][3]$b$11885 [14:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$b$11783 [15:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$b$11783 [16] = 1'0
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$11880:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$a$11881, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$b$11882, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$a$11782
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$a$11881 [13:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$b$11882 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$b$11882 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][2]$b$11882 [12:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$a$11782 [14:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$a$11782 [16:15] = 2'00
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$12048:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$a$12049, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$b$12050, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$a$11866
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$a$12049 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$a$12049 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$a$12049 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][58]$b$12050 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$a$11866 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$a$11866 [16:3] = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$14973:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$a$14974, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$a$14863
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$a$14974 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][10]$b$14975 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$a$14863 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$a$14863 [17:4] = 14'00000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$14991:
      Old ports: A=18'000000000000010000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][16]$b$14993 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872 [3:1] } = { 13'0000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$15126:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$b$15128, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$b$14939
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127 [4:0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$b$15128 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$b$14939 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$b$14939 [17:6] = 12'111111111110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$14961:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$a$14962, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$b$14963, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$a$14857
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$a$14962 [1:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][6]$b$14963 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$a$14857 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$a$14857 [17:4] = 14'00000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$15117:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$a$15118, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$b$15119, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$a$14935
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$a$15118 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$b$15119 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$b$15119 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$b$15119 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$a$14935 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$a$14935 [17:5] = 13'1111111111110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][45]$15078:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][45]$a$15079, B=18'111111111111110010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][22]$b$14915
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][45]$a$15079 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][22]$b$14915 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][22]$b$14915 [17:1] = 17'11111111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][22]$15009:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][22]$a$15010, B=18'000000000000001011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][11]$a$14881
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][22]$a$15010 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][22]$a$15010 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][11]$a$14881 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][11]$a$14881 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][11]$a$14881 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][11]$a$14881 [1] } = { 15'000000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][11]$a$14881 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][17]$14994:
      Old ports: A=18'000000000000001111, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][17]$b$14996, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$b$14873
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][17]$b$14996 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$b$14873 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$b$14873 [17:1] = 17'00000000000000111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$14982:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$a$14983, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$b$14984, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$b$14867
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$a$14983 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$a$14983 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$a$14983 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][13]$b$14984 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$b$14867 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$b$14867 [17:3] = 15'000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$15132:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$a$15133, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$b$14942
      New ports: A={ 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$a$15133 [8:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [11:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][63]$b$15134 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$b$14942 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$b$14942 [17:12] = 6'111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$8994:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$a$8995, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$b$8996, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$b$8804
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$a$8995 [9:0], B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][63]$b$8996 [8:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$b$8804 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$b$8804 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$8991:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$a$8992, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$b$8993, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$a$8803
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$a$8992 [6:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][62]$b$8993 [8:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$a$8803 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$a$8803 [16:9] = 8'00000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$8985:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$a$8986, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$b$8987, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$a$8800
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$a$8986 [3:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][60]$b$8987 [5:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$a$8800 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$a$8800 [16:6] = 11'00000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$8982:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$a$8983, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$b$8984, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$b$8798
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$a$8983 [3:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$b$8984 [4:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$b$8798 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$b$8798 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][56]$8973:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][56]$a$8974, B=17'00000000000000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$a$8794
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][56]$a$8974 [0], B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$a$8794 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$a$8794 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$15102:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$a$15103, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$b$14927
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$a$15103 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][53]$b$15104 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$b$14927 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$b$14927 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$b$14927 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$b$14927 [2] } = { 14'11111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$b$14927 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$8811:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$a$8812, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$b$8813, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$a$8713
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$a$8812 [13:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$b$8813 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$b$8813 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][2]$b$8813 [12:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$a$8713 [14:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$a$8713 [16:15] = 2'00
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][19]$14904:
      Old ports: A=18'111111111111110110, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][19]$b$14906, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$b$14828
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][19]$b$14906 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$b$14828 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$b$14828 [17:2] = 16'1111111111111101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$14955:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$b$14957, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$a$14854
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$a$14956 [3:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][4]$b$14957 [3:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$a$14854 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$a$14854 [4:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$a$14854 [17:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$a$14854 [5] } = { 11'00000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$a$14854 [4] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$14946:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$a$14947, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$b$14948, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$b$14849
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$a$14947 [8:0], B={ 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][1]$b$14948 [5:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$b$14849 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$b$14849 [17:9] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$12051:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$a$12052, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$b$12053, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$b$11867
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$a$12052 [3:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$b$12053 [4:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$b$11867 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$b$11867 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$12057:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$a$12058, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$b$12059, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$b$11870
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$a$12058 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$a$12058 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$a$12058 [4:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][61]$b$12059 [7:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$b$11870 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$b$11870 [16:8] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][24]$15015:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][24]$a$15016, B=18'000000000000001010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][12]$a$14884
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][24]$a$15016 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][12]$a$14884 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][12]$a$14884 [17:1] = 17'00000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$12063:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$a$12064, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$b$12065, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$b$11873
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$a$12064 [9:0], B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][63]$b$12065 [8:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$b$11873 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$b$11873 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$11877:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$a$11878, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$b$11879, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$b$11780
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$a$11878 [12:0], B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$b$11879 [11:2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][1]$b$11879 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$b$11780 [12:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$b$11780 [16:13] = 4'0000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$15042:
      Old ports: A=18'111111111111111000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$b$15044, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$b$14897
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$b$15044 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][33]$b$15044 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$b$14897 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$b$14897 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$b$14897 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$b$14897 [2:1] } = { 14'11111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$b$14897 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$b$14897 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][15]$14988:
      Old ports: A=18'000000000000010001, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][15]$b$14990, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$b$14870
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][15]$b$14990 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$b$14870 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$b$14870 [17:1] = 17'00000000000001000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][15]$14892:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][15]$a$14893, B=18'000000000000001000, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][7]$b$14822
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][15]$a$14893 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][7]$b$14822 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][7]$b$14822 [17:1] = 17'00000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$14958:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$a$14959, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$b$14960, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$b$14855
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$a$14959 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$a$14959 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$a$14959 [2:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][5]$b$14960 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$b$14855 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$b$14855 [17:5] = 13'0000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$15129:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$a$15130, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$b$15131, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$a$14941
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$a$15130 [7:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][62]$b$15131 [6:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$a$14941 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$a$14941 [17:8] = 10'1111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$15114:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$a$15115, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$b$15116, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$b$14933
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$a$15115 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$b$15116 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$b$15116 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][57]$b$15116 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$b$14933 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$b$14933 [17:4] = 14'11111111111101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$14916:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$a$14917, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$b$14918, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$b$14834
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$a$14917 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][23]$b$14918 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$b$14834 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$b$14834 [17:2] = 16'1111111111111100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$15123:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$b$15125, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$a$14938
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$a$15124 [3:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][60]$b$15125 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$a$14938 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$a$14938 [17:7] = 11'11111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$8988:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$a$8989, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$b$8990, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$b$8801
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$a$8989 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$a$8989 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$a$8989 [4:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][61]$b$8990 [7:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$b$8801 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$b$8801 [16:8] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$8979:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$a$8980, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$b$8981, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$a$8797
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$a$8980 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$a$8980 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$a$8980 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][58]$b$8981 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$a$8797 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$a$8797 [16:3] = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$14919:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$b$14921, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$a$14920 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][24]$b$14921 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836 [3:2] } = { 13'1111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$14970:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$a$14971, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$b$14972, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$b$14861
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$a$14971 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$a$14971 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$a$14971 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][9]$b$14972 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$b$14861 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$b$14861 [17:3] = 15'000000000000011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][56]$12042:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][56]$a$12043, B=17'00000000000000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$a$11863
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][56]$a$12043 [0], B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$a$11863 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$a$11863 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$12060:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$a$12061, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$b$12062, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$a$11872
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$a$12061 [6:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][62]$b$12062 [8:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$a$11872 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$a$11872 [16:9] = 8'00000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$11874:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$a$11875, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$b$11876, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$a$11779
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$a$11875 [9:3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$a$11875 [1:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][0]$b$11876 [11:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$a$11779 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$a$11779 [16:12] = 5'00000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$14976:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$a$14977, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$b$14978, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$b$14864
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$a$14977 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][11]$b$14978 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$b$14864 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$b$14864 [17:2] = 16'0000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$14952:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$a$14953, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$b$14954, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$b$14852
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$a$14953 [4:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][3]$b$14954 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$b$14852 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$b$14852 [17:5] = 13'0000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$15111:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$b$15113, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$a$15112 [1:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][56]$b$15113 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932 [4:3] } = { 12'111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$14967:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$b$14969, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$a$14968 [1:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][8]$b$14969 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860 [4:3] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$15120:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$a$15121, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$b$15122, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$b$14936
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$a$15121 [2:0] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][59]$b$15122 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$b$14936 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$b$14936 [17:4] = 14'11111111111100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][14]$14985:
      Old ports: A=18'000000000000010010, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][14]$b$14987, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$a$14869
      New ports: A=2'10, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][14]$b$14987 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$a$14869 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$a$14869 [17:2] = 16'0000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$5925:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$a$5926, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$b$5927, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$b$5735
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$a$5926 [9:0], B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][63]$b$5927 [8:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$b$5735 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$b$5735 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$5922:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$a$5923, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$b$5924, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$a$5734
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$a$5923 [6:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][62]$b$5924 [8:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$a$5734 [8:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$a$5734 [16:9] = 8'00000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$5919:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$a$5920, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$b$5921, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$b$5732
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$a$5920 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$a$5920 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$a$5920 [4:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][61]$b$5921 [7:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$b$5732 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$b$5732 [16:8] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$5916:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$a$5917, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$b$5918, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$a$5731
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$a$5917 [3:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][60]$b$5918 [5:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$a$5731 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$a$5731 [16:6] = 11'00000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$5913:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$a$5914, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$b$5915, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$b$5729
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$a$5914 [3:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$b$5915 [4:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$b$5729 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$b$5729 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$5910:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$a$5911, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$b$5912, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$a$5728
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$a$5911 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$a$5911 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$a$5911 [0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][58]$b$5912 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$a$5728 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$a$5728 [16:3] = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][56]$5904:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][56]$a$5905, B=17'00000000000000001, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$a$5725
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][56]$a$5905 [0], B=1'1, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$a$5725 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$a$5725 [16:1] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$12054:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$a$12055, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$b$12056, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$a$11869
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$a$12055 [3:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][60]$b$12056 [5:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$a$11869 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$a$11869 [16:6] = 11'00000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$8814:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$a$8815, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$b$8816, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$b$8714
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$a$8815 [13:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][3]$b$8816 [14:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$b$8714 [15:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$b$8714 [16] = 1'0
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$14949:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$a$14950, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$b$14951, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$a$14851
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$a$14950 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$a$14950 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$a$14950 [5:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$b$14951 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$b$14951 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][2]$b$14951 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$a$14851 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$a$14851 [17:8] = 10'0000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$15108:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$a$15109, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$b$15110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$b$14930
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$a$15109 [2:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][55]$b$15110 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$b$14930 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$b$14930 [17:3] = 15'111111111111100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$14964:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$a$14965, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$b$14966, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$b$14858
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$a$14965 [2:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][7]$b$14966 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$b$14858 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$b$14858 [17:3] = 15'000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$14943:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$b$14945, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$a$14848
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [13:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$a$14944 [4:0] }, B={ 4'0000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][0]$b$14945 [9:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$a$14848 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$a$14848 [17:14] = { 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$a$14848 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$a$14848 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$a$14848 [13] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$5745:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$a$5746, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$b$5747, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$b$5645
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$a$5746 [13:0] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][3]$b$5747 [14:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$b$5645 [15:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$b$5645 [16] = 1'0
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$5742:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$a$5743, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$b$5744, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$a$5644
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$a$5743 [13:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$b$5744 [14] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$b$5744 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][2]$b$5744 [12:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$a$5644 [14:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$a$5644 [16:15] = 2'00
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$5739:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$a$5740, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$b$5741, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$b$5642
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$a$5740 [12:0], B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$b$5741 [11:2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][1]$b$5741 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$b$5642 [12:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$b$5642 [16:13] = 4'0000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$5736:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$a$5737, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$b$5738, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$a$5641
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$a$5737 [9:3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$a$5737 [1:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][0]$b$5738 [11:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$a$5641 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$a$5641 [16:12] = 5'00000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$8808:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$a$8809, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$b$8810, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$b$8711
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$a$8809 [12:0], B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$b$8810 [11:2] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][1]$b$8810 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$b$8711 [12:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$b$8711 [16:13] = 4'0000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][37]$15054:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][37]$a$15055, B=18'111111111111110110, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][18]$b$14903
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][37]$a$15055 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][18]$b$14903 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][18]$b$14903 [17:1] = 17'11111111111111011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][51]$15096:
      Old ports: A=18'111111111111101100, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][51]$b$15098, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$b$14924
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][51]$b$15098 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][51]$b$15098 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$b$14924 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$b$14924 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$b$14924 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$b$14924 [1] } = { 15'111111111111101 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$b$14924 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$8805:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$a$8806, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$b$8807, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$a$8710
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$a$8806 [9:3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$a$8806 [1:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][0]$b$8807 [11:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$a$8710 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$a$8710 [16:12] = 5'00000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$15093:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$a$15094, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$b$15095, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$a$14923
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$a$15094 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][50]$b$15095 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$a$14923 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$a$14923 [17:2] = 16'1111111111111011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][43]$15072:
      Old ports: A=18'111111111111110100, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][43]$b$15074, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][21]$b$14912
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][43]$b$15074 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][43]$b$15074 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][21]$b$14912 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][21]$b$14912 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][21]$b$14912 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][21]$b$14912 [1] } = { 15'111111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][21]$b$14912 [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2982:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_305_p0[10:0], B=11'11001110111, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_305_p0[10:0] [9:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_305_p0[10:0] [6:0] }, B=9'101110111, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p0 [9:8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p0 [6:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p0 [7] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p0 [9] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3072:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0], B=11'00110101110, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [0] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [2] 1'0 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_304_p0[10:0] [2:0] }, B=9'110101110, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p0 [8:0]
      New connections: \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p0 [10:9] = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p0 [6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p0 [6] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3222:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0], B=11'00110011000, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [9:8] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [6:5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_302_p0[10:0] [2:0] }, B=8'01001000, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [9:8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [6:5] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [3:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [4] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [9] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [3] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [3] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3387:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0], B=11'00101111010, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [9:7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [5:4] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_300_p0[10:0] [2:0] }, B=8'01011010, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [9:7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [5:4] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [2:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [3] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [9] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3477:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0], B=11'00110101100, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [9] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [7:6] 2'01 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_299_p0[10:0] [2:0] }, B=9'011010100, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p0 [9:4] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p0 [2:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p0 [3] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p0 [9] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3627:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0], B=11'11010010000, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0] [1] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0] [7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_297_p0[10:0] [4:0] }, B=7'1110000, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [9] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [4:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [6:5] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [9] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [0] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [3] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$3717:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0], B=11'11011011010, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [8:7] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [5] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_296_p0[10:0] [3:0] }, B=7'0101010, Y={ \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [8:7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [5] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [3:0] }
      New connections: { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [10:9] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [4] } = { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [3] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [3] 1'1 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [1] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$4095:
      Old ports: A=$flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0], B=11'00110110010, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p0
      New ports: A={ $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0] [9:7] 1'1 $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0] [2] $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$2\grp_fu_290_p0[10:0] [4:0] }, B=10'0110110010, Y=\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p0 [9:0]
      New connections: \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p0 [10] = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p0 [9]
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1816:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_110_V_read [14:0] }, Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p0[15:0]
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$3\grp_fu_603_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_110_V_read [14:0], Y=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p0[15:0] [14:0]
      New connections: $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p0[15:0] [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1885:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_110_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_602_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_110_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p0 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1930:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0], B=11'11010000100, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [9:8] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [6] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p1[10:0] [2:0] }, B=8'10000100, Y={ \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [9:8] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [6:4] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [2:0] }
      New connections: { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [7] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [3] } = { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [9] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [2] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1975:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_116_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_601_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_116_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p0 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2020:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0], B=11'00100110011, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [7:6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p1[10:0] [4:0] }, B=9'010010011, Y={ \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1 [9:6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1 [4:0] }
      New connections: { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1 [5] } = { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1 [9] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1 [0] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2065:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_114_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_600_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_114_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p0 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2140:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_103_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_599_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_103_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p0 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2215:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_123_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_598_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_123_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p0 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2260:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p1[10:0], B=11'11001000111, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p1[10:0] [4] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p1[10:0] [0] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p1[10:0] [7:0] }, B=10'1001000111, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p1 [9:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p1 [10] = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p1 [9]
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2305:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_102_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_597_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_102_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p0 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2368:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_596_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_125_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p0 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2413:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p1[10:0], B=11'00110000010, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p1[10:0] [8:3] 1'1 $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p1[10:0] [1:0] }, B=9'110000010, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p1 [8:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p1 [10:9] = { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p1 [6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p1 [6] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2458:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_104_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_595_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_104_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p0 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2503:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0], B=10'0101000100, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [7] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [5] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p1[9:0] [3:0] }, B=7'0100100, Y={ \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p1 [7:5] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p1 [3:0] }
      New connections: { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p1 [9:8] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p1 [4] } = { 2'01 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p1 [3] }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2548:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_118_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_594_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_118_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p0 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2593:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0], B=11'00110111001, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p1
      New ports: A={ $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [9:6] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [4:2] $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p1[10:0] [0] }, B=9'011011101, Y={ \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p1 [9:2] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p1 [0] }
      New connections: { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p1 [1] } = { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p1 [9] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2638:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_116_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_593_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_116_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p0 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$2713:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_105_V_read [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_592_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_port_reg_data_105_V_read [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p0 [15] = 1'0
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$11868:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$a$11869, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$b$11870, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$a$11776
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$a$11869 [5:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][30]$b$11870 [7:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$a$11776 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$a$11776 [16:8] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$11862:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$a$11863, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$b$11864, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$a$11773
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$a$11863 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][28]$b$11864 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$a$11773 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$a$11773 [16:2] = 15'000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$8799:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$a$8800, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$b$8801, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$a$8707
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$a$8800 [5:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][30]$b$8801 [7:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$a$8707 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$a$8707 [16:8] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$8796:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$a$8797, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$b$8798, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$b$8705
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$a$8797 [2:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][29]$b$8798 [4:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$b$8705 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$b$8705 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$14922:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$a$14923, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$b$14924, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$b$14837
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$a$14923 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$b$14924 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$b$14924 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][25]$b$14924 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$b$14837 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$b$14837 [17:3] = 15'111111111111101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$14937:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$a$14938, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$b$14939, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$a$14845
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$a$14938 [6:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][30]$b$14939 [5:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$a$14845 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$a$14845 [17:7] = 11'11111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][21]$14910:
      Old ports: A=18'111111111111110100, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][21]$b$14912, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$b$14831
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][21]$b$14912 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][21]$b$14912 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$b$14831 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$b$14831 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$b$14831 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$b$14831 [1] } = { 15'111111111111110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$b$14831 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$14868:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$a$14869, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$b$14870, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$b$14810
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$a$14869 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][7]$b$14870 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$b$14810 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$b$14810 [17:2] = 16'0000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$14895:
      Old ports: A=18'111111111111111000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$b$14897, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$a$14824
      New ports: A=2'10, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$b$14897 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][16]$b$14897 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$a$14824 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$a$14824 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$a$14824 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$a$14824 [2:1] } = { 14'11111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$a$14824 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$a$14824 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$14850:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$a$14851, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$b$14852, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$b$14801
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$a$14851 [7:0], B={ 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][1]$b$14852 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$b$14801 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$b$14801 [17:8] = 10'0000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][22]$14913:
      Old ports: A=18'111111111111110011, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][22]$b$14915, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$a$14833
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][22]$b$14915 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$a$14833 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$a$14833 [17:1] = 17'11111111111111001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][18]$14901:
      Old ports: A=18'111111111111110111, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][18]$b$14903, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$a$14827
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][18]$b$14903 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$a$14827 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$a$14827 [17:1] = 17'11111111111111011
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$14940:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$a$14941, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$b$14942, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$b$14846
      New ports: A={ 4'1111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$a$14941 [7:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][31]$b$14942 [11:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$b$14846 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$b$14846 [17:12] = 6'111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$14928:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$a$14929, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$b$14930, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$b$14840
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$a$14929 [1:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][27]$b$14930 [2:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$b$14840 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$b$14840 [17:3] = 15'111111111111100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$14856:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$a$14857, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$b$14858, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$b$14804
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$a$14857 [3:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][3]$b$14858 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$b$14804 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$b$14804 [17:4] = 14'00000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$14871:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$b$14873, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$a$14872 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][8]$b$14873 [0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812 [1:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812 [3:2] } = { 13'0000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812 [1] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$8712:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$a$8713, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$b$8714, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$b$8663
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$a$8713 [14:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][1]$b$8714 [15:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$b$8663 [15:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$b$8663 [16] = 1'0
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$8802:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$a$8803, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$b$8804, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$b$8708
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$a$8803 [8:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][31]$b$8804 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$b$8708 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$b$8708 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$14931:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$b$14933, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$a$14842
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$a$14932 [2:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][28]$b$14933 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$a$14842 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$a$14842 [17:6] = 12'111111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$11778:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$a$11779, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$b$11780, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$a$11731
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$a$11779 [11:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][0]$b$11780 [12:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$a$11731 [12:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$a$11731 [16:13] = 4'0000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$11865:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$a$11866, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$b$11867, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$b$11774
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$a$11866 [2:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][29]$b$11867 [4:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$b$11774 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$b$11774 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$8709:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$a$8710, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$b$8711, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$a$8662
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$a$8710 [11:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][0]$b$8711 [12:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$a$8662 [12:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$a$8662 [16:13] = 4'0000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$11871:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$a$11872, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$b$11873, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$b$11777
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$a$11872 [8:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][31]$b$11873 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$b$11777 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$b$11777 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$14934:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$a$14935, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$b$14936, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$b$14843
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$a$14935 [4:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][29]$b$14936 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$b$14843 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$b$14843 [17:5] = 13'1111111111110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$14925:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$a$14926, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$b$14927, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$a$14839
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$a$14926 [1:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$b$14927 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$b$14927 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][26]$b$14927 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$a$14839 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$a$14839 [17:4] = 14'11111111111110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$14865:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$a$14866, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$b$14867, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$a$14809
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$a$14866 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][6]$b$14867 [2:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$a$14809 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$a$14809 [17:3] = 15'000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][7]$14820:
      Old ports: A=18'000000000000001001, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][7]$b$14822, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$b$14786
      New ports: A=1'1, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][7]$b$14822 [0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$b$14786 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$b$14786 [17:1] = 17'00000000000000100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$14859:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$b$14861, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$a$14806
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$a$14860 [2:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][4]$b$14861 [2:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$a$14806 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$a$14806 [3:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$a$14806 [17:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$a$14806 [4] } = { 12'000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$a$14806 [3] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$8793:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$a$8794, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$b$8795, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$a$8704
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$a$8794 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][5][28]$b$8795 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$a$8704 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$a$8704 [16:2] = 15'000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$14847:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$a$14848, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$b$14849, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$a$14800
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$a$14848 [13:0], B={ 5'00000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][0]$b$14849 [8:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$a$14800 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$a$14800 [17:14] = { 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$a$14800 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$a$14800 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$a$14800 [13] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][12]$14883:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][12]$a$14884, B=18'000000000000001010, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$a$14818
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][12]$a$14884 [0], B=1'0, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$a$14818 [0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$a$14818 [17:1] = 17'00000000000000101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$11781:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$a$11782, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$b$11783, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$b$11732
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$a$11782 [14:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][5][1]$b$11783 [15:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$b$11732 [15:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$b$11732 [16] = 1'0
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][11]$14880:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][11]$a$14881, B=18'000000000000001011, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$b$14816
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][11]$a$14881 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][11]$a$14881 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$b$14816 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$b$14816 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$b$14816 [17:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$b$14816 [1] } = { 15'000000000000001 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$b$14816 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$5733:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$a$5734, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$b$5735, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$b$5639
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$a$5734 [8:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][31]$b$5735 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$b$5639 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$b$5639 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$5730:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$a$5731, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$b$5732, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$a$5638
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$a$5731 [5:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][30]$b$5732 [7:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$a$5638 [7:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$a$5638 [16:8] = 9'000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$5727:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$a$5728, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$b$5729, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$b$5636
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$a$5728 [2:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][29]$b$5729 [4:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$b$5636 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$b$5636 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$5724:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$a$5725, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$b$5726, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$a$5635
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$a$5725 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][28]$b$5726 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$a$5635 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$a$5635 [16:2] = 15'000000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$14853:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$a$14854, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$b$14855, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$a$14803
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$a$14854 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$a$14854 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$a$14854 [4:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][2]$b$14855 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$a$14803 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$a$14803 [17:7] = 11'00000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$14862:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$a$14863, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$b$14864, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$b$14807
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$a$14863 [3:0], B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][5][5]$b$14864 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$b$14807 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$b$14807 [17:4] = 14'00000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$5643:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$a$5644, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$b$5645, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$b$5594
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$a$5644 [14:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][1]$b$5645 [15:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$b$5594 [15:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$b$5594 [16] = 1'0
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$5640:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$a$5641, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$b$5642, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$a$5593
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$a$5641 [11:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][5][0]$b$5642 [12:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$a$5593 [12:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$a$5593 [16:13] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1822:
      Old ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p0[15:0], B={ 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sext_ln1118_59_reg_3228 [14:0] }, Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p0
      New ports: A=$flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$2\grp_fu_603_p0[15:0] [14:0], B=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sext_ln1118_59_reg_3228 [14:0], Y=\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p0 [14:0]
      New connections: \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p0 [15] = 1'0
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$14829:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$a$14830, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$b$14831, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$a$14791
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$a$14830 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$b$14831 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$b$14831 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][10]$b$14831 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$a$14791 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$a$14791 [17:3] = 15'111111111111110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$14817:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$a$14818, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$b$14819, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$a$14785
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$a$14818 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][6]$b$14819 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$a$14785 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$a$14785 [17:2] = 16'0000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$14814:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$a$14815, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$b$14816, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$b$14783
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$a$14815 [0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$b$14816 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$b$14816 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][5]$b$14816 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$b$14783 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$b$14783 [17:3] = 15'000000000000001
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$14844:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$a$14845, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$b$14846, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$b$14798
      New ports: A={ 5'11111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$a$14845 [6:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][15]$b$14846 [11:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$b$14798 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$b$14798 [17:12] = 6'111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$14823:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$a$14824, B=18'111111111111110111, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$a$14824 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][8]$a$14824 [0] }, B=2'01, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788 [17:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788 [2:1] } = { 14'11111111111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788 [0] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$14799:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$a$14800, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$b$14801, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$a$14776
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$a$14800 [13:0], B={ 6'000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][0]$b$14801 [7:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$a$14776 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$a$14776 [17:14] = { 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$a$14776 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$a$14776 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$a$14776 [13] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$8703:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$a$8704, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$b$8705, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$a$8659
      New ports: A={ 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$a$8704 [1:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][14]$b$8705 [4:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$a$8659 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$a$8659 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$11775:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$a$11776, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$b$11777, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$b$11729
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$a$11776 [7:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][15]$b$11777 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$b$11729 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$b$11729 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$14838:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$a$14839, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$b$14840, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$b$14795
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$a$14839 [3:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][13]$b$14840 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$b$14795 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$b$14795 [17:4] = 14'11111111111110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$11730:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$a$11731, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$b$11732, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][0]$a$11707
      New ports: A={ 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$a$11731 [12:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][0]$b$11732 [15:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][0]$a$11707 [15:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][0]$a$11707 [16] = 1'0
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$14832:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$a$14833, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$b$14834, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$b$14792
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$a$14833 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][11]$b$14834 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$b$14792 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$b$14792 [17:2] = 16'1111111111111100
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$14841:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$a$14842, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$b$14843, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$a$14797
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$a$14842 [5:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][14]$b$14843 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$a$14797 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$a$14797 [17:6] = 12'111111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$8706:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$a$8707, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$b$8708, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$b$8660
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$a$8707 [7:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][15]$b$8708 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$b$8660 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$b$8660 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$14808:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$a$14809, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$b$14810, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$b$14780
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$a$14809 [2:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][3]$b$14810 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$b$14780 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$b$14780 [17:3] = 15'000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$8661:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$a$8662, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$b$8663, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][0]$a$8638
      New ports: A={ 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$a$8662 [12:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][4][0]$b$8663 [15:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][0]$a$8638 [15:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][0]$a$8638 [16] = 1'0
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$14811:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$b$14813, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$a$14782
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$a$14812 [1:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][4]$b$14813 [1:0] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$a$14782 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$a$14782 [2:0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$a$14782 [17:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$a$14782 [3] } = { 13'0000000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$a$14782 [2] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$14805:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$a$14806, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$b$14807, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$a$14779
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$a$14806 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$a$14806 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$a$14806 [3:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][2]$b$14807 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$a$14779 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$a$14779 [17:6] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$14826:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$a$14827, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$b$14828, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$b$14789
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$a$14827 [0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][9]$b$14828 [1:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$b$14789 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$b$14789 [17:2] = 16'1111111111111101
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$11772:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$a$11773, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$b$11774, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$a$11728
      New ports: A={ 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$a$11773 [1:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][4][14]$b$11774 [4:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$a$11728 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$a$11728 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$14835:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$b$14837, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$a$14794
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$a$14836 [1:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][12]$b$14837 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$a$14794 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$a$14794 [17:5] = 13'1111111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$5637:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$a$5638, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$b$5639, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$b$5591
      New ports: A={ 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$a$5638 [7:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][15]$b$5639 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$b$5591 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$b$5591 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$5634:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$a$5635, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$b$5636, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$a$5590
      New ports: A={ 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$a$5635 [1:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][14]$b$5636 [4:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$a$5590 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$a$5590 [16:5] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$14802:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$a$14803, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$b$14804, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$b$14777
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$a$14803 [6:0], B={ 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][4][1]$b$14804 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$b$14777 [6:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$b$14777 [17:7] = 11'00000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$5592:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$a$5593, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$b$5594, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][0]$a$5569
      New ports: A={ 3'000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$a$5593 [12:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][4][0]$b$5594 [15:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][0]$a$5569 [15:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][0]$a$5569 [16] = 1'0
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$14787:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$b$14789, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$a$14770
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788 [0] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$a$14788 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][4]$b$14789 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$a$14770 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$a$14770 [17:4] = 14'11111111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$14796:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$a$14797, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$b$14798, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$b$14774
      New ports: A={ 6'111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$a$14797 [5:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][7]$b$14798 [11:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$b$14774 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$b$14774 [17:12] = 6'111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$14778:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$a$14779, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$b$14780, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$b$14765
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$a$14779 [5:0], B={ 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][1]$b$14780 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$b$14765 [5:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$b$14765 [17:6] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$11727:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$a$11728, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$b$11729, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][2][3]$b$11705
      New ports: A={ 5'00000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$a$11728 [4:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][3][7]$b$11729 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][2][3]$b$11705 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][2][3]$b$11705 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$14784:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$a$14785, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$b$14786, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$b$14768
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$a$14785 [1:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][3]$b$14786 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$b$14768 [1:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$b$14768 [17:2] = 16'0000000000000010
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$14775:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$a$14776, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$b$14777, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$a$14764
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$a$14776 [13:0], B={ 7'0000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][0]$b$14777 [6:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$a$14764 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$a$14764 [17:14] = { 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$a$14764 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$a$14764 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$a$14764 [13] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$8658:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$a$8659, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$b$8660, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][2][3]$b$8636
      New ports: A={ 5'00000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$a$8659 [4:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][3][7]$b$8660 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][2][3]$b$8636 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][2][3]$b$8636 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$14793:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$a$14794, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$b$14795, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$a$14773
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$a$14794 [4:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][6]$b$14795 [3:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$a$14773 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$a$14773 [17:5] = 13'1111111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$14781:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$a$14782, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$b$14783, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$a$14767
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$a$14782 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$a$14782 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$a$14782 [2:0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][2]$b$14783 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$a$14767 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$a$14767 [17:5] = 13'0000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$14790:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$a$14791, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$b$14792, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$b$14771
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$a$14791 [2:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][3][5]$b$14792 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$b$14771 [2:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$b$14771 [17:3] = 15'111111111111110
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$5589:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$a$5590, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$b$5591, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][2][3]$b$5567
      New ports: A={ 5'00000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$a$5590 [4:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][3][7]$b$5591 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][2][3]$b$5567 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][2][3]$b$5567 [16:10] = 7'0000000
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$14763:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$a$14764, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$b$14765, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$a$14758
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$a$14764 [13:0], B={ 8'00000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][0]$b$14765 [5:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$a$14758 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$a$14758 [17:14] = { 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$a$14758 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$a$14758 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$a$14758 [13] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$14769:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$a$14770, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$b$14771, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$a$14761
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$a$14770 [3:0], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][2]$b$14771 [2:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$a$14761 [3:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$a$14761 [17:4] = 14'11111111111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$14766:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$a$14767, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$b$14768, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$b$14759
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$a$14767 [4:0], B={ 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][1]$b$14768 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$b$14759 [4:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$b$14759 [17:5] = 13'0000000000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][2][3]$8634:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][2][3]$b$8636, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][1][1]$b$8624
      New ports: A=10'0000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][2][3]$b$8636 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][1][1]$b$8624 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][1][1]$b$8624 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][2][3]$11703:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][2][3]$b$11705, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][1][1]$b$11693
      New ports: A=10'0000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][2][3]$b$11705 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][1][1]$b$11693 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][1][1]$b$11693 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$14772:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$a$14773, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$b$14774, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$b$14762
      New ports: A={ 7'1111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$a$14773 [4:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][2][3]$b$14774 [11:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$b$14762 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$b$14762 [17:12] = 6'111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][2][3]$5565:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][2][3]$b$5567, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][1][1]$b$5555
      New ports: A=10'0000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][2][3]$b$5567 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][1][1]$b$5555 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][1][1]$b$5555 [16:10] = 7'0000000
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$14760:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$a$14761, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$b$14762, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$b$14756
      New ports: A={ 8'11111111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$a$14761 [3:0] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][1]$b$14762 [11:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$b$14756 [11:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$b$14756 [17:12] = 6'111111
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$14757:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$a$14758, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$b$14759, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$a$14755
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$a$14758 [13:0], B={ 9'000000000 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][1][0]$b$14759 [4:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$a$14755 [13:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$a$14755 [17:14] = { 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$a$14755 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$a$14755 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$a$14755 [13] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][1][1]$11691:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][1][1]$b$11693, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][0][0]$b$11687
      New ports: A=10'0000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][1][1]$b$11693 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][0][0]$b$11687 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][0][0]$b$11687 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][1][1]$8622:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][1][1]$b$8624, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][0][0]$b$8618
      New ports: A=10'0000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][1][1]$b$8624 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][0][0]$b$8618 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][0][0]$b$8618 [16:10] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][1][1]$5553:
      Old ports: A=17'00000000000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][1][1]$b$5555, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][0][0]$b$5549
      New ports: A=10'0000000000, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][1][1]$b$5555 [9:0], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][0][0]$b$5549 [9:0]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][0][0]$b$5549 [16:10] = 7'0000000
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$14754:
      Old ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$a$14755, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$b$14756, Y=$\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdreg[0]$d
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$a$14755 [13:0] }, B={ 3'111 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$b$14756 [11:0] }, Y={ $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdreg[0]$d [17] $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdreg[0]$d [13:0] }
      New connections: $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdreg[0]$d [16:14] = { $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdreg[0]$d [13] $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdreg[0]$d [13] $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdreg[0]$d [13] }
  Optimizing cells in module \myproject.
Performed a total of 1057 changes.

42.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
<suppressed ~1356 debug messages>
Removed a total of 452 cells.

42.6. Executing OPT_SHARE pass.

42.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdreg[0] ($dffe) from module myproject (D = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$a$14755 [12], Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.q0 [12], rval = 1'1).

42.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 0 unused cells and 7716 unused wires.
<suppressed ~1 debug messages>

42.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.
<suppressed ~22 debug messages>

42.10. Rerunning OPT passes. (Maybe there is more to do..)

42.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~116 debug messages>

42.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][12]$6348:
      Old ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [13] }
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [13] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$a$5947 [7] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][13]$6351:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [7:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [8] }
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [7:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [8] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][6]$b$5948 [11] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][17]$6363:
      Old ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [14] }
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [14] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][8]$b$5954 [9] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][18]$6366:
      Old ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [15] }
      New ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [15] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][9]$a$5956 [9] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][238]$7026:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$a$6286 [2:0]
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10], B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$a$6286 [2:1]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$a$6286 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][242]$7038:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [1:0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [1] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][249]$7059:
      Old ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [2] }
      New ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [1] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][124]$b$6302 [2] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][252]$7068:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] 3'001 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [2:0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] 4'1001 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [2:0] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$a$6307 [5] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][253]$7071:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [2:1] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][126]$b$6308 [1] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][3]$6321:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [9] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [8:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [9] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][1]$b$5933 [3:2] = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][4]$6324:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 2'10 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [0] }
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, B={ 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 2'10 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [10:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$a$5935 [6] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][5]$6327:
      Old ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [3:0] }
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [3:1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][2]$b$5936 [0] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][0]$b$6314 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][6]$6330:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [4:2] }
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [10:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [4:2] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$a$5938 [6] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][7]$6333:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [0] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][3]$b$5939 [7] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [11]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][12]$9417:
      Old ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [13] }
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [13] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$a$9016 [7] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][13]$9420:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [7:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [8] }
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [7:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [8] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][6]$b$9017 [11] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][17]$9432:
      Old ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [14] }
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [14] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][8]$b$9023 [9] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][18]$9435:
      Old ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [15] }
      New ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [15] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][9]$a$9025 [9] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][238]$10095:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$a$9355 [2:0]
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10], B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$a$9355 [2:1]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$a$9355 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][239]$10098:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [1:0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [1] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][249]$10128:
      Old ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [2] }
      New ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [1] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][124]$b$9371 [2] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][252]$10137:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] 3'001 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [2:0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] 4'1001 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [2:0] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$a$9376 [5] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][253]$10140:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [2:1] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][126]$b$9377 [1] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][3]$9390:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [9] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [8:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [9] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][1]$b$9002 [3:2] = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][4]$9393:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 2'10 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [0] }
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, B={ 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 2'10 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [10:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$a$9004 [6] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][5]$9396:
      Old ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [3:0] }
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [3:1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][2]$b$9005 [0] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][0]$b$9383 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][6]$9399:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [4:2] }
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [10:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [4:2] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$a$9007 [6] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][7]$9402:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [0] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][3]$b$9008 [7] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [11]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][12]$12486:
      Old ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [13] }
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 3'010 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [13] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$a$12085 [7] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][13]$12489:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [7:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [8] }
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] 2'01 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] 3'110 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [7:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [8] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][6]$b$12086 [11] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][17]$12501:
      Old ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [14] }
      New ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [12] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [13] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [14] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][8]$b$12092 [9] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][18]$12504:
      Old ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [15] }
      New ports: A={ 2'11 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [14:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [15] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][9]$a$12094 [9] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][238]$13164:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$a$12424 [2:0]
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10], B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$a$12424 [2:1]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$a$12424 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][242]$13176:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [1:0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [1] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][249]$13197:
      Old ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [2] }
      New ports: A={ 3'011 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [6:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [1] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][124]$b$12440 [2] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][252]$13206:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] 3'001 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [2:0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] 4'1001 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [2:0] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$a$12445 [5] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][253]$13209:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [2:1] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [2] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][126]$b$12446 [1] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][3]$12459:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [8:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [9] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 1'0 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [8:4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [9] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][1]$b$12071 [3:2] = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][4]$12462:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 2'10 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [0] }
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, B={ 3'100 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 2'10 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [10:9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [0] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$a$12073 [6] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][5]$12465:
      Old ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [9:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [3:0] }
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] 1'1 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [12:11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [3:1] }
      New connections: { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][2]$b$12074 [0] } = { $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][0]$b$12452 [6] }
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][6]$12468:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [10:8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [4:2] }
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] 2'00 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [10:7] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [4:2] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$a$12076 [6] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][7]$12471:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [8:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] 2'00 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] 1'1 }, B={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [0] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][3]$b$12077 [7] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [11]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][116]$15483:
      Old ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][101]$b$15440 [0] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][101]$b$15440 [0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$a$15118 [2:0]
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$a$15118 [2:1]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][58]$a$15118 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][101]$b$15440 [0]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][11]$15552:
      Old ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$b$15152 [3:1]
      New ports: A={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11] }, B=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10], Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$b$15152 [3:2]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][5]$b$15152 [1] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][15]$15564:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$b$15494 [2:0]
      New ports: A=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10], B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$b$15494 [2:1]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][119]$b$15494 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][240]$16239:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [1:0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [6:5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [1] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][120]$a$15496 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][244]$16251:
      Old ports: A={ 2'10 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [16] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [16] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502 [3:1]
      New ports: A=2'10, B=2'01, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502 [3:2]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502 [1] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [16]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][245]$16254:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [16] 1'1 }, B={ 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [16] 1'0 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [5] }
      New ports: A=2'01, B=2'10, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [5] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [1] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [16]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][246]$16257:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$a$15505 [3:0]
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] 1'1 }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11] 1'0 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$a$15505 [3:1]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][123]$a$15505 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][254]$16281:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, B={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [2] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] 2'01 }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [9] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [8] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [5] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [2] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][127]$a$15517 [7] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][8]$15543:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] 1'0 }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [3:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [0] }
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] 1'0 }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [7:6] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [0] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$a$15148 [2] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][9]$15546:
      Old ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] 1'1 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11] 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$b$15149 [4:0]
      New ports: A={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11:10] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10] 1'1 }, B={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [11] 1'0 }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$b$15149 [4:1]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][4]$b$15149 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$b$15521 [10]
  Optimizing cells in module \myproject.
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$6285:
      Old ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$a$6286 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$b$5915 [4:0]
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$a$6286 [2:1] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][7][119]$b$6287 [1] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$b$5915 [4:1]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][6][59]$b$5915 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][8][10]$b$6344 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$9354:
      Old ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$a$9355 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$b$8984 [4:0]
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$a$9355 [2:1] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][7][119]$b$9356 [1] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$b$8984 [4:1]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][6][59]$b$8984 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][8][10]$b$9413 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$12423:
      Old ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$a$12424 [2:0] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [1:0] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$b$12053 [4:0]
      New ports: A={ 2'01 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$a$12424 [2:1] }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [4:3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [3] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][7][119]$b$12425 [1] }, Y=$memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$b$12053 [4:1]
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][6][59]$b$12053 [0] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][8][10]$b$12482 [10]
    Consolidated identical input bits for $mux cell $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$15501:
      Old ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502 [3:1] 1'1 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [5] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127 [4:1] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127 [5] }
      New ports: A={ 1'0 $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$a$15502 [3:2] 1'1 }, B={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [4] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][7][122]$b$15503 [5] }, Y={ $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127 [4:2] $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127 [5] }
      New connections: $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][6][61]$a$15127 [1] = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][8][0]$a$15520 [16]
  Optimizing cells in module \myproject.
Performed a total of 56 changes.

42.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

42.14. Executing OPT_SHARE pass.

42.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdreg[0] ($dffe) from module myproject (D = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[0][0][0]$a$5548 [16:10], Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.q1 [16:10], rval = 7'0000000).
Adding SRST signal on $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdreg[1] ($dffe) from module myproject (D = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram0$rdmux[1][0][0]$a$8617 [16:10], Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.q0 [16:10], rval = 7'0000000).
Adding SRST signal on $\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdreg[0] ($dffe) from module myproject (D = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.ram1$rdmux[0][0][0]$a$11686 [16:10], Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_table1_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table1_rom_U.q2 [16:10], rval = 7'0000000).

42.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

42.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

42.18. Rerunning OPT passes. (Maybe there is more to do..)

42.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~119 debug messages>

42.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
Performed a total of 0 changes.

42.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

42.22. Executing OPT_SHARE pass.

42.23. Executing OPT_DFF pass (perform DFF optimizations).

42.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..

42.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

42.26. Finished OPT passes. (There is nothing left to do.)

43. Executing TECHMAP pass (map to technology primitives).

43.1. Executing Verilog-2005 frontend: /nix/store/9gvg4b4jw2xg04h7sq5zgxymrm4ja31v-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9gvg4b4jw2xg04h7sq5zgxymrm4ja31v-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

43.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$d4c0c20b0ee59f495e14575c4397dc0a6dd9e8e6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$90ef9d3919151a0ff7c15c5c14550fb560f421a1\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$24fb226dd75c9d3f6955ec2ad61d794776778cf6\_90_pmux for cells of type $pmux.
Using extmapper maccmap for cells of type $macc.
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p2 [25:10] (16 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_15_fu_2860_p2 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p2 [25:10] (16 bits, unsigned)
  add 16'1111111101111101 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p0 [8] 1'0 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p0 [6:0] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p0 [8:7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p0 [5:0] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0 [8:1] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p0 [5] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [8:5] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p0 [2:0] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [8:6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [4:2] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p0 [8] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [8:4] 1'1 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [2] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p0 [0] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p0 [8:4] 1'1 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p0 [2:0] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_298_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_298_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_298_p0 [8:0] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [8:6] 1'0 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [4] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [2:1] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_297_p0 [8] } (16x11 bits, signed)
  add { 1'0 \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_res_1_V_reg_623 } * \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.q0 (18x18 bits, signed)
  add { 1'0 \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_res_0_V_reg_618 } * \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.q0 (18x18 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p1 * { 3'001 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [7] 1'0 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [5:4] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [5] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [2] 1'1 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p0 [0] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_145_reg_3853 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p2 [25:10] (16 bits, unsigned)
  add 16'0000000010111101 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_105_reg_3786 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p2 [25:10] (16 bits, unsigned)
  add 16'0000000011011011 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2763 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_301_p2 [25:10] (16 bits, signed)
  add 16'1111111101110010 (16 bits, unsigned)
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$e071e5007763d96df0f2377da06116542bb02d73\_90_alu for cells of type $alu.
Using template $paramod$4ce4a1faeffe5690bb1819c6520eb4b4e75ebebd\_90_alu for cells of type $alu.
Using template $paramod$2470b7ea32c975a55c3ab8b283381b72d09e16d3\_90_alu for cells of type $alu.
Using template $paramod$18e186b19e8289c96b0098a1064962edaa2d1850\_90_alu for cells of type $alu.
Using template $paramod$995fa77f995ab2a1fa304b7779c4924f44406a52\_90_alu for cells of type $alu.
Using template $paramod$4ea93226f7218cc21110d019c5268a1e2c2f0207\_90_alu for cells of type $alu.
Using template $paramod$47e31072d55e23c52c57b8058d179588b3cde228\_90_alu for cells of type $alu.
Using template $paramod$51fd43d2a05ddd998467dc5ed6ae08b1b05d043e\_90_alu for cells of type $alu.
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p0 [14:0] } * { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [8] 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [8] 2'11 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [3] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [10] 1'1 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p1 [0] } (16x11 bits, signed)
Using template $paramod$566cea871029072c3d11e5c58f200438af13e9ad\_90_alu for cells of type $alu.
Using template $paramod$9dd2c168c92ea5e7211728a4dd85e9d07319b5c9\_90_alu for cells of type $alu.
Using template $paramod$c2329456e44d92cf6c81e6b9e31fcc0288d07542\_90_alu for cells of type $alu.
Using template $paramod$3feadc943c245786557f92f999c9b43f572b6b8b\_90_alu for cells of type $alu.
Using template $paramod$e3082a227a414c744409c60c11d08bfbd82701c7\_90_alu for cells of type $alu.
Using template $paramod$3b9767a4e5bbb8ac02007e824b5815620f68a53a\_90_alu for cells of type $alu.
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_2151_p2 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p2 [25:10] (16 bits, unsigned)
  add 16'0000000001001100 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_122_reg_3796 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_304_p2 [25:10] (16 bits, unsigned)
  add 16'0000000001100100 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2751 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p2 [25:10] (16 bits, unsigned)
  add 16'0000000100100111 (16 bits, unsigned)
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p0 [14:0] } * { 1'1 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [9:8] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [8] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [6:4] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [5] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [2:1] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p1 [5] } (16x11 bits, signed)
Using template $paramod$20dac44fb24fbeb4a48c5c68d184d7ea90336f82\_90_alu for cells of type $alu.
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_65_reg_3187 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p2 [25:10] (16 bits, unsigned)
  add 16'1111111101110010 (16 bits, unsigned)
Using template $paramod$1f812f0514ea3255703342654e053e2c502325cc\_90_alu for cells of type $alu.
Using template $paramod$e940ca766570d3cff6a28979f0e6f06461be7dab\_90_alu for cells of type $alu.
Using template $paramod$a460ba4831a5c553df03ee15bf45a690343e194f\_90_alu for cells of type $alu.
Using template $paramod$dd036810a3a4bcfdd55e6d675dfa5aaece6d3f8b\_90_alu for cells of type $alu.
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2755 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p2 [25:10] (16 bits, signed)
  add 16'1111111110010000 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [8:3] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [7] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p0 [3] } (16x11 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_27_reg_3152 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_30_reg_3167 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p2 [25:10] (16 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p2 [25:10] (16 bits, unsigned)
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln1118_fu_2556_p2 [23:10] } (15 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_2157_p2 (16 bits, unsigned)
Using template $paramod$9f2362f4666c2a0ee84db1ed9d71db3bd1eeae53\_90_alu for cells of type $alu.
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p0 [14:0] } * { 3'100 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p1 [6] 1'1 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p1 [6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p1 [3:2] 2'01 } (16x10 bits, signed)
Using template $paramod$f5ef69b350eb4888d7fd5599e5525777232de9ee\_90_alu for cells of type $alu.
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_62_reg_3172 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_68_reg_3213 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_71_reg_3243 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.mult_332_V_reg_3218 (16 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.mult_350_V_reg_3223 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p2 [25:10] (16 bits, signed)
  add 16'1111111101011010 (16 bits, unsigned)
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_90_alu for cells of type $alu.
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_144_V_reg_3741 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_300_p2 [24:10] (15 bits, signed)
  add 16'0000000011011110 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2771 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p2 [25:10] (16 bits, unsigned)
  add 16'0000000000101101 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_88_reg_3833 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2771 (16 bits, unsigned)
  add 16'0000000100011111 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.mult_290_V_reg_3198 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_2151_p2 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p2 [25:10] (16 bits, unsigned)
  add 16'0000000010000011 (16 bits, unsigned)
Using template $paramod$6d0f940abeab8f80a021d1bc835c5669ea44a2ad\_90_alu for cells of type $alu.
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [8:5] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [8] 1'1 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [2] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p0 [0] } (16x11 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_1_reg_3147 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p2 [25:10] (16 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p2 [25:10] (16 bits, unsigned)
  add 16'1111111110111100 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_55_reg_3157 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_2157_p2 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p2 [25:10] (16 bits, signed)
  add 16'1111111110011001 (16 bits, unsigned)
Using template $paramod$3b078deebc08728f6fb04181b5b65e6e5cbf257e\_90_alu for cells of type $alu.
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [8:6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [4] 2'00 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_293_p0 [6] } (16x11 bits, signed)
Using template $paramod$a05af0356cb963460b588c7d31a82fdf876468a4\_90_alu for cells of type $alu.
Using template $paramod$320523f2d39b429dc8fd1705aa50185ab1b59b01\_90_alu for cells of type $alu.
Using template $paramod$7a0caadb20e5e62f9b236262309fdb3998537ca8\_90_alu for cells of type $alu.
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_99_reg_3776 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_303_p2 [25:10] (16 bits, unsigned)
  add 16'0000000000111010 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [8:7] 1'1 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [5:4] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [2] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [4] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_296_p0 [0] } (16x11 bits, signed)
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p0 [14:0] } * { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [8] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [8] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [8] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [6] 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_602_p1 [10] } (16x11 bits, signed)
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p0 [14:0] } * { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [8:6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [4:3] 1'1 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p1 [1:0] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2755 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_302_p2 [25:10] (16 bits, unsigned)
  add 16'0000000010101101 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_218_V_reg_3761 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2751 (16 bits, unsigned)
  add 16'0000000010010010 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p2 [25:10] (16 bits, signed)
  add 16'1111111110110111 (16 bits, unsigned)
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p0 [14:0] } * { 3'001 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p1 [7:4] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p1 [4] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p1 [2:0] } (16x11 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_12_reg_3177 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_17_reg_3203 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_596_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p2 [25:10] (16 bits, unsigned)
  add 16'1111111011011100 (16 bits, unsigned)
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p0 [14:0] } * { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1 [8:1] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p1 [5] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.trunc_ln708_s_reg_3751 (15 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p2 [25:10] (16 bits, unsigned)
  add 16'0000000001101101 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2759 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p2 [25:10] (16 bits, unsigned)
  add 16'0000000011001011 (16 bits, unsigned)
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p0 [14:0] } * { 3'001 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p1 [7:6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p1 [6] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p1 [4:0] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2755 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_294_p2 [25:10] (16 bits, unsigned)
  add 16'0000000100100000 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_6_fu_2689_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.mult_361_V_reg_3828 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_305_p2 [25:10] (16 bits, unsigned)
  add 16'0000000001011110 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_5_reg_3162 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_599_p2 [25:10] (16 bits, unsigned)
  add { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_4_fu_2622_p2 [25] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_4_fu_2622_p2 [25] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_4_fu_2622_p2 [23:10] } (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_15_fu_2860_p2 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p2 [25:10] (16 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p2 [25:10] (16 bits, unsigned)
  add 16'1111111110100010 (16 bits, unsigned)
Using template $paramod$b09fe4dd2c0d227a04c821c49fc1f042f99d0ba5\_90_alu for cells of type $alu.
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2759 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_299_p2 [25:10] (16 bits, signed)
  add 16'1111111110100110 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2743 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_298_p2 [25:10] (16 bits, unsigned)
  add 16'0000000010000010 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_15_fu_2860_p2 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_598_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_fu_2198_p2 [23:10] (14 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_603_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_2_fu_2258_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p2 [25:10] (16 bits, signed)
  add { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_3_fu_2308_p2 [25] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_3_fu_2308_p2 [25] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_3_fu_2308_p2 [23:10] } (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.trunc_ln_reg_3656 (15 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.reg_2759 (16 bits, unsigned)
  add 16'0000000011100101 (16 bits, unsigned)
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p0 [14:0] } * { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p1 [8:2] 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_593_p1 [0] } (16x11 bits, signed)
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p0 [14:0] } * { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p1 [8:7] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_595_p1 [5:0] } (16x11 bits, signed)
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p0 [14:0] } * { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_597_p1 [8:0] } (16x11 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_290_p0 [8:0] } (16x11 bits, signed)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_36_reg_3182 (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.add_ln703_40_reg_3208 (16 bits, unsigned)
  add { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_7_fu_2941_p2 [25] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_7_fu_2941_p2 [25] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.sub_ln1118_7_fu_2941_p2 [23:10] } (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_592_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_594_p2 [25:10] (16 bits, unsigned)
  add \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_600_p2 [25:10] (16 bits, unsigned)
  add 16'0000000100100101 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.add_ln703_95_reg_3838 (16 bits, unsigned)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_292_p2 [25:10] (16 bits, unsigned)
  add 16'0000000100101011 (16 bits, unsigned)
Using extmapper simplemap for cells of type $eqx.
Using template $paramod$f05836d85e1860e75a2ae13f8f5d94b1462396f8\_90_alu for cells of type $alu.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_90_alu for cells of type $alu.
  add { 1'0 \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p0 [14:0] } * { \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [10] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [8:3] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [7] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [1] \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.grp_fu_601_p1 [3] } (16x11 bits, signed)
  add { 1'0 \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.exp_res_2_V_reg_628 } * \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.q0 (18x18 bits, signed)
  add \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_291_p1 * { \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [10] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [8] 1'1 \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [6] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [8] \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.grp_fu_295_p0 [3:0] } (16x11 bits, signed)
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011010 for cells of type $fa.
Using template $paramod$7af98a8d3d01ff58dee4212ab52569c379e064a1\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011010 for cells of type $lcu.
No more expansions possible.
<suppressed ~20423 debug messages>

44. Executing OPT pass (performing simple optimizations).

44.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.
<suppressed ~35061 debug messages>

44.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
<suppressed ~18432 debug messages>
Removed a total of 6144 cells.

44.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$18853 ($_DFFE_PP_) from module myproject (D = $memory\grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.ram$rdmux[0][0][0]$a$14755 [16], Q = \grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_187.invert_table2_U.softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table2_rom_U.q0 [16], rval = 1'1).

44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 4762 unused cells and 14056 unused wires.
<suppressed ~4764 debug messages>

44.5. Rerunning OPT passes. (Removed registers in this run.)

44.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.
<suppressed ~53 debug messages>

44.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

44.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$18566 ($_SDFF_PP0_) from module myproject (D = $procmux$1393.B_AND_S [21], Q = \ap_CS_fsm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$18564 ($_SDFF_PP0_) from module myproject (D = $procmux$1393.A [1], Q = \ap_CS_fsm [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$18567 ($_SDFF_PP0_) from module myproject (D = $procmux$1393.B_AND_S [16], Q = \ap_CS_fsm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$18568 ($_SDFF_PP0_) from module myproject (D = $procmux$1393.B_AND_S [11], Q = \ap_CS_fsm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$18565 ($_SDFF_PP0_) from module myproject (D = $procmux$1393.B_AND_S [26], Q = \ap_CS_fsm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28795 ($_SDFF_PP0_) from module myproject (D = $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1724.Y_B [5], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_CS_fsm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28794 ($_SDFF_PP0_) from module myproject (D = $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1724.Y_B [4], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_CS_fsm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28793 ($_SDFF_PP0_) from module myproject (D = $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1724.Y_B [3], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_CS_fsm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$28792 ($_SDFF_PP0_) from module myproject (D = $flatten\grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.$procmux$1724.Y_B [2], Q = \grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77.ap_CS_fsm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26962 ($_SDFF_PP0_) from module myproject (D = $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2888.Y_B [4], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.ap_CS_fsm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26961 ($_SDFF_PP0_) from module myproject (D = $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2888.Y_B [3], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.ap_CS_fsm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$26960 ($_SDFF_PP0_) from module myproject (D = $flatten\grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.$procmux$2888.Y_B [2], Q = \grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71.ap_CS_fsm [2], rval = 1'0).

44.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 12 unused cells and 22 unused wires.
<suppressed ~13 debug messages>

44.10. Rerunning OPT passes. (Removed registers in this run.)

44.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

44.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

44.13. Executing OPT_DFF pass (perform DFF optimizations).

44.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

44.15. Finished fast OPT passes.

45. Executing ABC pass (technology mapping using ABC).

45.1. Extracting gate netlist of module `\myproject' to `<abc-temp-dir>/input.blif'..
Extracted 48694 gates and 51448 wires to a netlist network with 2752 inputs and 1697 outputs.

45.1.1. Executing ABC.
Running ABC command: "/nix/store/cvdwg68g71ibc2nfi1ybqzl637ads9y8-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

45.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:     1915
ABC RESULTS:               AND cells:     1830
ABC RESULTS:               NOT cells:     2671
ABC RESULTS:              NAND cells:     1218
ABC RESULTS:              XNOR cells:     6379
ABC RESULTS:                OR cells:     5920
ABC RESULTS:             ORNOT cells:     1486
ABC RESULTS:               NOR cells:     5064
ABC RESULTS:            ANDNOT cells:    13969
ABC RESULTS:               XOR cells:     8379
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:        internal signals:    46999
ABC RESULTS:           input signals:     2752
ABC RESULTS:          output signals:     1697
Removing temp directory.

46. Executing OPT pass (performing simple optimizations).

46.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.
<suppressed ~91 debug messages>

46.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

46.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active SRST on $auto$ff.cc:266:slice$19002 ($_SDFFCE_PP1P_) from module myproject.
Removing never-active SRST on $auto$ff.cc:266:slice$118233 ($_SDFFCE_PP1P_) from module myproject.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$18854 ($_DFFE_PP_) from module myproject.

46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 4 unused cells and 13051 unused wires.
<suppressed ~126 debug messages>

46.5. Rerunning OPT passes. (Removed registers in this run.)

46.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.
<suppressed ~4 debug messages>

46.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

46.8. Executing OPT_DFF pass (perform DFF optimizations).

46.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

46.10. Finished fast OPT passes.

47. Executing HIERARCHY pass (managing design hierarchy).

47.1. Analyzing design hierarchy..
Top module:  \myproject

47.2. Analyzing design hierarchy..
Top module:  \myproject
Removed 0 unused modules.

48. Printing statistics.

=== myproject ===

   Number of wires:              48293
   Number of wire bits:          64835
   Number of public wires:        1188
   Number of public wire bits:   17565
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              51704
     $_ANDNOT_                   13946
     $_AND_                       1826
     $_DFFE_PP_                   2250
     $_MUX_                       1914
     $_NAND_                      1209
     $_NOR_                       5054
     $_NOT_                       2663
     $_ORNOT_                     1483
     $_OR_                        5896
     $_SDFFCE_PN0P_                621
     $_SDFFE_PP0N_                   1
     $_SDFFE_PP0P_                  69
     $_SDFF_PP0_                    15
     $_SDFF_PP1_                     3
     $_XNOR_                      6379
     $_XOR_                       8375

49. Executing CHECK pass (checking for obvious problems).
Checking module myproject...
Found and reported 0 problems.

50. Generating Graphviz representation of design.
Writing dot description to `/home/pominiq/projectfolder/runs/RUN_2023-12-27_17-42-25/01-yosys-synthesis/post_techmap.dot'.
Dumping module myproject to page 1.

51. Executing SHARE pass (SAT-based resource sharing).

52. Executing OPT pass (performing simple optimizations).

52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \myproject..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \myproject.
Performed a total of 0 changes.

52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\myproject'.
Removed a total of 0 cells.

52.6. Executing OPT_DFF pass (perform DFF optimizations).

52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..

52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module myproject.

52.9. Finished OPT passes. (There is nothing left to do.)

53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \myproject..
Removed 0 unused cells and 827 unused wires.
<suppressed ~827 debug messages>
{
   "creator": "Yosys 0.34 (git sha1 4a1b5599258, clang++ 11.1.0 -fPIC -Os)",
   "invocation": "stat -json ",
   "modules": {
      "\\myproject": {
         "num_wires":         47466,
         "num_wire_bits":     52079,
         "num_pub_wires":     361,
         "num_pub_wire_bits": 4809,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         51704,
         "num_cells_by_type": {
            "$_ANDNOT_": 13946,
            "$_AND_": 1826,
            "$_DFFE_PP_": 2250,
            "$_MUX_": 1914,
            "$_NAND_": 1209,
            "$_NOR_": 5054,
            "$_NOT_": 2663,
            "$_ORNOT_": 1483,
            "$_OR_": 5896,
            "$_SDFFCE_PN0P_": 621,
            "$_SDFFE_PP0N_": 1,
            "$_SDFFE_PP0P_": 69,
            "$_SDFF_PP0_": 15,
            "$_SDFF_PP1_": 3,
            "$_XNOR_": 6379,
            "$_XOR_": 8375
         }
      }
   },
      "design": {
         "num_wires":         47466,
         "num_wire_bits":     52079,
         "num_pub_wires":     361,
         "num_pub_wire_bits": 4809,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
