
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: crazy_one (RHEL64)
Current time: Sat Nov 26 04:18:48 2022

Loading db file '/opt/synopsys/fm_2016/libraries/syn/gtech.db'
########################################################################
# Formality Verification Script generated by:
#     fm_mk_script -o ./scripts/rtl2syn.tcl "../syn/outputs/CHIP_TOP.svf"
# Formality (R)  Version L-2016.03-SP1 -- Apr 13, 2016
# Copyright (C) 2007-2010 Synopsys, Inc. All rights reserved.
########################################################################
########################################################################
# Synopsys Auto Setup Mode
########################################################################
set synopsys_auto_setup true
true
# Note: The Synopsys Auto Setup mode is less conservative than the
# Formality default mode, and is more likely to result in a successful
# verification out-of-the-box.
#
# Setting synopsys_auto_setup will change the values of the variables
# listed here below.  You may change any of these variables back to
# their default settings to be more conservative.  Uncomment the
# appropriate lines below to revert back to their default settings:
# set hdlin_ignore_parallel_case true
# set hdlin_ignore_full_case true
# set verification_verify_directly_undriven_output true
# set hdlin_ignore_embedded_configuration false
# set svf_ignore_unqualified_fsm_information true
########################################################################
# Setup for instantiated or function-inferred DesignWare components
########################################################################
set hdlin_dwroot /opt/synopsys/dc_2018
/opt/synopsys/dc_2018
########################################################################
# Search path
########################################################################
set search_path " 	/project/designkit/TSMC_90/aci/sc-x/synopsys 	/project/designkit/TSMC_90/aci/sc-x/symbols 	/project/designkit/TSMC_90/aci/sc-x/libsi 	/project/designkit/TSMC_90/aci/sc-x/libspm 	/project/CK_Riscv/libs/DP_SRAM 	/project/CK_Riscv/backend/syn/./ 	/project/designkit/TSMC_90/aci/sc-x/symbols/synopsys "
  /project/designkit/TSMC_90/aci/sc-x/synopsys  /project/designkit/TSMC_90/aci/sc-x/symbols  /project/designkit/TSMC_90/aci/sc-x/libsi  /project/designkit/TSMC_90/aci/sc-x/libspm  /project/CK_Riscv/libs/DP_SRAM  /project/CK_Riscv/backend/syn/./  /project/designkit/TSMC_90/aci/sc-x/symbols/synopsys 
########################################################################
# Read in the SVF file(s)
########################################################################
set_svf ../syn/outputs/CHIP_TOP.svf
SVF set to '../syn/outputs/CHIP_TOP.svf'.
1
########################################################################
# Read in the libraries
########################################################################
read_db -technology_library SRAM_4096_32_ff_1.1_125.0_syn.db
Loading db file '/project/CK_Riscv/libs/DP_SRAM/SRAM_4096_32_ff_1.1_125.0_syn.db'
1
read_db -technology_library slow.db
Loading db file '/project/designkit/TSMC_90/aci/sc-x/synopsys/slow.db'
1
########################################################################
########################################################################
# set link_library " 	* 	/opt/synopsys/dc_2018/libraries/syn/dw_foundation.sldb 	SRAM_4096_32_ff_1.1_125.0_syn.db 	slow.db "
########################################################################
# Read in the Reference Design as verilog/vhdl source code
########################################################################
# No guide_environment analyze commands found in SVF
read_verilog -r    ../../module/riscv_core/rtl_v00/imm_gen.v
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/imm_gen.v'
Current container set to 'r'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/alu_ctrl.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/alu_ctrl.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/foward_unit.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/foward_unit.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/hazard_detec.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/hazard_detec.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/alu_ex.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/alu_ex.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/alu_add.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/alu_add.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/regfile.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/regfile.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/mem_wb.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/mem_wb.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/if_id.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/if_id.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/main_ctrl.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/main_ctrl.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/ex_mem.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/ex_mem.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/id_ex.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/id_ex.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/mux2.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/mux2.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/mux3.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/mux3.v'
1
read_verilog -r    ../../module/riscv_core/rtl_v00/riscv_core.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/riscv_core/rtl_v00/riscv_core.v'
1
read_verilog -r    ../../module/wrap/rtl_v00/wrap_dram.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/wrap/rtl_v00/wrap_dram.v'
1
read_verilog -r    ../../module/wrap/rtl_v00/wrap_iram.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/wrap/rtl_v00/wrap_iram.v'
1
read_verilog -r  	../../module/chip/rtl_v00/CHIP_TOP.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/module/chip/rtl_v00/CHIP_TOP.v'
1
# USER INTERVENTION REQUIRED HERE:
set_top CHIP_TOP
Setting top design to 'r:/WORK/CHIP_TOP'
Status:   Elaborating design CHIP_TOP   ...  
Status:   Elaborating design riscv_core   ...  
Status:   Elaborating design mux2   ...  
Status:   Elaborating design alu_add   ...  
Status:   Elaborating design wrap_iram   ...  
Status:   Elaborating design if_id   ...  
Status:   Elaborating design hazard_detec   ...  
Status:   Elaborating design mux3   ...  
Status:   Elaborating design main_ctrl   ...  
Status:   Elaborating design regfile   ...  
Status:   Elaborating design imm_gen   ...  
Status:   Elaborating design id_ex   ...  
Status:   Elaborating design alu_ctrl   ...  
Status:   Elaborating design alu_ex   ...  
Status:   Elaborating design ex_mem   ...  
Status:   Elaborating design wrap_dram   ...  
Status:   Elaborating design mem_wb   ...  
Status:   Elaborating design forward_unit   ...  
Status:  Implementing inferred operators...
Top design successfully set to 'r:/WORK/CHIP_TOP'
Reference design set to 'r:/WORK/CHIP_TOP'
1
########################################################################
# Read in the Implementation Design created from DC
#
# Choose the file that you wish to verify
########################################################################
# USER INTERVENTION REQUIRED HERE:
# read_ddc -i /project/CK_Riscv/backend/syn/./outputs/CHIP_TOP_post_dc.ddc
read_verilog -i /project/CK_Riscv/backend/syn/./outputs/CHIP_TOP_post_dc.v
No target library specified, default is WORK
Loading verilog file '/project/CK_Riscv/backend/syn/outputs/CHIP_TOP_post_dc.v'
Current container set to 'i'
1
# USER INTERVENTION REQUIRED HERE:
set_top CHIP_TOP
Setting top design to 'i:/WORK/CHIP_TOP'
Status:  Implementing inferred operators...
Top design successfully set to 'i:/WORK/CHIP_TOP'
Implementation design set to 'i:/WORK/CHIP_TOP'
1
########################################################################
# Verify and Report
#
# If the verification is not successful, the session will be saved and reports
# will be generated to help debug the failed or inconclusive verification.
########################################################################
if { ![verify] } {
  set DESIGN_NAME                   "CHIP_TOP"  ;#  The name of the top-level design
  set FMRM_FAILING_SESSION_NAME     ${DESIGN_NAME}
  set FMRM_FAILING_POINTS_REPORT    ${DESIGN_NAME}.fmv_failing_points.rpt
  set FMRM_ABORTED_POINTS_REPORT    ${DESIGN_NAME}.fmv_aborted_points.rpt

  set REPORTS_DIR "reports"

  file mkdir ${REPORTS_DIR}

  save_session -replace ${REPORTS_DIR}/${FMRM_FAILING_SESSION_NAME}
  report_failing_points > ${REPORTS_DIR}/${FMRM_FAILING_POINTS_REPORT}
  report_aborted > ${REPORTS_DIR}/${FMRM_ABORTED_POINTS_REPORT}
}
Reference design is 'r:/WORK/CHIP_TOP'
Implementation design is 'i:/WORK/CHIP_TOP'
Status:  Checking designs...
    Warning: Design r:/USERLIB/SRAM_4096_32 is a black box and there are cells referencing it (FM-160)
    Warning: Design i:/USERLIB/SRAM_4096_32 is a black box and there are cells referencing it (FM-160)
    Warning: 76 (8) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
    Warning: 2 (2) black-box references found in reference (implementation) design; see formality.log for list (FM-182)
Status:  Building verification models...
Status:  Processing Guide Commands...

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :         11          0          0          0         11
mark                :         16          0          0          0         16
replace             :          2          0          0          0          2
transformation
   map              :         16          0          0          0         16
   share            :          3          0          0          0          3
uniquify            :          2          0          0          0          2
ununiquify          :          1          0          0          0          1

SVF files read:
      ../syn/outputs/CHIP_TOP.svf

SVF files produced:
  /project/CK_Riscv/backend/lec/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 1547 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 66 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: r:/WORK/CHIP_TOP
 Implementation design: i:/WORK/CHIP_TOP
 1547 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)         212       0       0       0       1    1334       0    1547
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
exit

Maximum memory usage for this session: 469144 KB
CPU usage for this session: 15.61 seconds
Current time: Sat Nov 26 04:19:02 2022
Elapsed time: 18 seconds

Thank you for using Formality (R)!
