// Seed: 1319862515
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    output wor id_8,
    output wire id_9,
    output wand id_10,
    output tri id_11,
    input uwire id_12,
    output uwire id_13,
    input wor id_14,
    output wor id_15,
    output uwire id_16,
    input uwire id_17,
    input tri1 id_18,
    input tri id_19,
    input wand id_20
);
  assign id_9 = 1'b0;
  wire id_22, id_23;
  wire id_24;
  wire id_25;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    input wand id_5
);
  id_7(
      id_1, 1
  ); module_0(
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_5,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
