<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="my_design::work"/><component name="COREFIR_PF_C0::work"/><component name="CORECORDIC_C0::work"/><device die="PA5SOC025T" family="PolarFireSoC" package="fcvg484"/><component name="PF_SRAM_AHBL_AXI_C0::work"/><SmartGen version="8.0"/></workspace>