Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Ray_AABB_11_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Ray_AABB_11_1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Ray_AABB_11_1"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : Ray_AABB_11_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\less_than.v" into library work
Parsing module <less_than>.
Analyzing Verilog file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\less_or_equal.v" into library work
Parsing module <less_or_equal>.
Analyzing Verilog file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\greater_than.v" into library work
Parsing module <greater_than>.
Analyzing Verilog file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\greater_or_equal.v" into library work
Parsing module <greater_or_equal>.
Analyzing Verilog file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\Ray_AABB.v" into library work
Parsing module <Ray_AABB_11_1>.
Parsing VHDL file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl" into library work
Parsing entity <RightShifter_2_by_max_4_F400_uid4>.
Parsing architecture <arch> of entity <rightshifter_2_by_max_4_f400_uid4>.
Parsing entity <IntAdder_5_f400_uid8>.
Parsing architecture <arch> of entity <intadder_5_f400_uid8>.
Parsing entity <LZCShifter_6_to_6_counting_8_F400_uid16>.
Parsing architecture <arch> of entity <lzcshifter_6_to_6_counting_8_f400_uid16>.
Parsing entity <IntAdder_15_f400_uid20>.
Parsing architecture <arch> of entity <intadder_15_f400_uid20>.
Parsing entity <FPSub_11_1_F400_uid2>.
Parsing architecture <arch> of entity <fpsub_11_1_f400_uid2>.
Parsing VHDL file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndu.vhdl" into library work
Parsing entity <RightShifter_2_by_max_4_F400_uid4_rndu>.
Parsing architecture <arch> of entity <rightshifter_2_by_max_4_f400_uid4_rndu>.
Parsing entity <IntAdder_5_f400_uid8_rndu>.
Parsing architecture <arch> of entity <intadder_5_f400_uid8_rndu>.
Parsing entity <LZCShifter_6_to_6_counting_8_F400_uid16_rndu>.
Parsing architecture <arch> of entity <lzcshifter_6_to_6_counting_8_f400_uid16_rndu>.
Parsing entity <IntAdder_15_f400_uid20_rndu>.
Parsing architecture <arch> of entity <intadder_15_f400_uid20_rndu>.
Parsing entity <FPSub_11_1_F400_uid2_rndu>.
Parsing architecture <arch> of entity <fpsub_11_1_f400_uid2_rndu>.
Parsing VHDL file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndd.vhdl" into library work
Parsing entity <RightShifter_2_by_max_4_F400_uid4_rndd>.
Parsing architecture <arch> of entity <rightshifter_2_by_max_4_f400_uid4_rndd>.
Parsing entity <IntAdder_5_f400_uid8_rndd>.
Parsing architecture <arch> of entity <intadder_5_f400_uid8_rndd>.
Parsing entity <LZCShifter_6_to_6_counting_8_F400_uid16_rndd>.
Parsing architecture <arch> of entity <lzcshifter_6_to_6_counting_8_f400_uid16_rndd>.
Parsing entity <IntAdder_15_f400_uid20_rndd>.
Parsing architecture <arch> of entity <intadder_15_f400_uid20_rndd>.
Parsing entity <FPSub_11_1_F400_uid2_rndd>.
Parsing architecture <arch> of entity <fpsub_11_1_f400_uid2_rndd>.
Parsing VHDL file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndu.vhdl" into library work
Parsing entity <SmallMultTableP2x2r4XuYu_F400_uid8_rndu>.
Parsing architecture <arch> of entity <smallmulttablep2x2r4xuyu_f400_uid8_rndu>.
Parsing entity <IntMultiplier_UsingDSP_2_2_4_unsigned_F400_uid4_rndu>.
Parsing architecture <arch> of entity <intmultiplier_usingdsp_2_2_4_unsigned_f400_uid4_rndu>.
Parsing entity <IntAdder_14_f400_uid14_rndu>.
Parsing architecture <arch> of entity <intadder_14_f400_uid14_rndu>.
Parsing entity <FPMult_11_1_F400_uid2_rndu>.
Parsing architecture <arch> of entity <fpmult_11_1_f400_uid2_rndu>.
Parsing VHDL file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndd.vhdl" into library work
Parsing entity <SmallMultTableP2x2r4XuYu_F400_uid8>.
Parsing architecture <arch> of entity <smallmulttablep2x2r4xuyu_f400_uid8>.
Parsing entity <IntMultiplier_UsingDSP_2_2_4_unsigned_F400_uid4>.
Parsing architecture <arch> of entity <intmultiplier_usingdsp_2_2_4_unsigned_f400_uid4>.
Parsing entity <IntAdder_14_f400_uid14>.
Parsing architecture <arch> of entity <intadder_14_f400_uid14>.
Parsing entity <FPMult_11_1_F400_uid2_rndd>.
Parsing architecture <arch> of entity <fpmult_11_1_f400_uid2_rndd>.
Parsing VHDL file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl" into library work
Parsing entity <RightShifter_2_by_max_4_F400_uid4_rndua>.
Parsing architecture <arch> of entity <rightshifter_2_by_max_4_f400_uid4_rndua>.
Parsing entity <IntAdder_5_f400_uid8_rndua>.
Parsing architecture <arch> of entity <intadder_5_f400_uid8_rndua>.
Parsing entity <LZCShifter_6_to_6_counting_8_F400_uid16_rndua>.
Parsing architecture <arch> of entity <lzcshifter_6_to_6_counting_8_f400_uid16_rndua>.
Parsing entity <IntAdder_15_f400_uid20_rndua>.
Parsing architecture <arch> of entity <intadder_15_f400_uid20_rndua>.
Parsing entity <FPAdd_11_1_F400_uid2_rndu>.
Parsing architecture <arch> of entity <fpadd_11_1_f400_uid2_rndu>.
Parsing VHDL file "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl" into library work
Parsing entity <RightShifter_2_by_max_4_F400_uid4_rndda>.
Parsing architecture <arch> of entity <rightshifter_2_by_max_4_f400_uid4_rndda>.
Parsing entity <IntAdder_5_f400_uid8_rndda>.
Parsing architecture <arch> of entity <intadder_5_f400_uid8_rndda>.
Parsing entity <LZCShifter_6_to_6_counting_8_F400_uid16_rndda>.
Parsing architecture <arch> of entity <lzcshifter_6_to_6_counting_8_f400_uid16_rndda>.
Parsing entity <IntAdder_15_f400_uid20_rndda>.
Parsing architecture <arch> of entity <intadder_15_f400_uid20_rndda>.
Parsing entity <FPAdd_11_1_F400_uid2_rndd>.
Parsing architecture <arch> of entity <fpadd_11_1_f400_uid2_rndd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Ray_AABB_11_1>.
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndd

Elaborating entity <FPAdd_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl" Line 328: Assignment to sdexnxy ignored, since the identifier is never used

Elaborating entity <RightShifter_2_by_max_4_F400_uid4_rndda> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_5_f400_uid8_rndda> (architecture <arch>) from library <work>.

Elaborating entity <LZCShifter_6_to_6_counting_8_F400_uid16_rndda> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl" Line 376: Assignment to expfrac ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl" Line 379: Assignment to stk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl" Line 380: Assignment to rnd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl" Line 381: Assignment to grd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl" Line 382: Assignment to lsb ignored, since the identifier is never used

Elaborating entity <IntAdder_15_f400_uid20_rndda> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndd

Elaborating entity <FPAdd_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:758 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl" Line 188: Replacing existing netlist FPAdd_11_1_F400_uid2_rndd(arch)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndd

Elaborating entity <FPAdd_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndd

Elaborating entity <FPAdd_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndd

Elaborating entity <FPAdd_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndd

Elaborating entity <FPAdd_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndd

Elaborating entity <FPAdd_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndd

Elaborating entity <FPAdd_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndd

Elaborating entity <FPAdd_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndu

Elaborating entity <FPAdd_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl" Line 328: Assignment to sdexnxy ignored, since the identifier is never used

Elaborating entity <RightShifter_2_by_max_4_F400_uid4_rndua> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_5_f400_uid8_rndua> (architecture <arch>) from library <work>.

Elaborating entity <LZCShifter_6_to_6_counting_8_F400_uid16_rndua> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl" Line 376: Assignment to expfrac ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl" Line 379: Assignment to stk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl" Line 380: Assignment to rnd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl" Line 381: Assignment to grd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl" Line 382: Assignment to lsb ignored, since the identifier is never used

Elaborating entity <IntAdder_15_f400_uid20_rndua> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndu

Elaborating entity <FPAdd_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:758 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl" Line 188: Replacing existing netlist FPAdd_11_1_F400_uid2_rndu(arch)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndu

Elaborating entity <FPAdd_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndu

Elaborating entity <FPAdd_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndu

Elaborating entity <FPAdd_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndu

Elaborating entity <FPAdd_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndu

Elaborating entity <FPAdd_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndu

Elaborating entity <FPAdd_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPAdd_11_1_F400_uid2_rndu

Elaborating entity <FPAdd_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPSub_11_1_F400_uid2_rndd

Elaborating entity <FPSub_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndd.vhdl" Line 330: Assignment to sdexnxy ignored, since the identifier is never used

Elaborating entity <RightShifter_2_by_max_4_F400_uid4_rndd> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_5_f400_uid8_rndd> (architecture <arch>) from library <work>.

Elaborating entity <LZCShifter_6_to_6_counting_8_F400_uid16_rndd> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndd.vhdl" Line 378: Assignment to expfrac ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndd.vhdl" Line 384: Assignment to lsb ignored, since the identifier is never used

Elaborating entity <IntAdder_15_f400_uid20_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPSub_11_1_F400_uid2_rndu

Elaborating entity <FPSub_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndu.vhdl" Line 330: Assignment to sdexnxy ignored, since the identifier is never used

Elaborating entity <RightShifter_2_by_max_4_F400_uid4_rndu> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_5_f400_uid8_rndu> (architecture <arch>) from library <work>.

Elaborating entity <LZCShifter_6_to_6_counting_8_F400_uid16_rndu> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndu.vhdl" Line 378: Assignment to expfrac ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndu.vhdl" Line 384: Assignment to lsb ignored, since the identifier is never used

Elaborating entity <IntAdder_15_f400_uid20_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPSub_11_1_F400_uid2_rndd

Elaborating entity <FPSub_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:758 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndd.vhdl" Line 188: Replacing existing netlist FPSub_11_1_F400_uid2_rndd(arch)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPSub_11_1_F400_uid2_rndu

Elaborating entity <FPSub_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:758 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndu.vhdl" Line 188: Replacing existing netlist FPSub_11_1_F400_uid2_rndu(arch)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPSub_11_1_F400_uid2_rndd

Elaborating entity <FPSub_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPSub_11_1_F400_uid2_rndu

Elaborating entity <FPSub_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndu

Elaborating entity <FPMult_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.

Elaborating entity <IntMultiplier_UsingDSP_2_2_4_unsigned_F400_uid4_rndu> (architecture <arch>) from library <work>.

Elaborating entity <SmallMultTableP2x2r4XuYu_F400_uid8_rndu> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_14_f400_uid14_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.

Elaborating entity <IntMultiplier_UsingDSP_2_2_4_unsigned_F400_uid4> (architecture <arch>) from library <work>.

Elaborating entity <SmallMultTableP2x2r4XuYu_F400_uid8> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_14_f400_uid14> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:758 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndd.vhdl" Line 172: Replacing existing netlist FPMult_11_1_F400_uid2_rndd(arch)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndu

Elaborating entity <FPMult_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:758 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndu.vhdl" Line 172: Replacing existing netlist FPMult_11_1_F400_uid2_rndu(arch)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndu

Elaborating entity <FPMult_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndu

Elaborating entity <FPMult_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndu

Elaborating entity <FPMult_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndu

Elaborating entity <FPMult_11_1_F400_uid2_rndu> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module FPMult_11_1_F400_uid2_rndd

Elaborating entity <FPMult_11_1_F400_uid2_rndd> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <less_than>.
Going to vhdl side to elaborate module FPSub_11_1_F400_uid2

Elaborating entity <FPSub_11_1_F400_uid2> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl" Line 330: Assignment to sdexnxy ignored, since the identifier is never used

Elaborating entity <RightShifter_2_by_max_4_F400_uid4> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_5_f400_uid8> (architecture <arch>) from library <work>.

Elaborating entity <LZCShifter_6_to_6_counting_8_F400_uid16> (architecture <arch>) from library <work>.

Elaborating entity <IntAdder_15_f400_uid20> (architecture <arch>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <greater_than>.
Going to vhdl side to elaborate module FPSub_11_1_F400_uid2

Elaborating entity <FPSub_11_1_F400_uid2> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl" Line 330: Assignment to sdexnxy ignored, since the identifier is never used
WARNING:HDLCompiler:758 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl" Line 188: Replacing existing netlist FPSub_11_1_F400_uid2(arch)
Back to verilog to continue elaboration

Elaborating module <greater_or_equal>.
Going to vhdl side to elaborate module FPSub_11_1_F400_uid2

Elaborating entity <FPSub_11_1_F400_uid2> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl" Line 330: Assignment to sdexnxy ignored, since the identifier is never used
WARNING:HDLCompiler:758 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl" Line 188: Replacing existing netlist FPSub_11_1_F400_uid2(arch)
Back to verilog to continue elaboration

Elaborating module <less_or_equal>.
Going to vhdl side to elaborate module FPSub_11_1_F400_uid2

Elaborating entity <FPSub_11_1_F400_uid2> (architecture <arch>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl" Line 330: Assignment to sdexnxy ignored, since the identifier is never used
WARNING:HDLCompiler:758 - "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl" Line 188: Replacing existing netlist FPSub_11_1_F400_uid2(arch)
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Ray_AABB_11_1>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\Ray_AABB.v".
        width = 14
    Found 1-bit register for signal <xp1_2>.
    Found 1-bit register for signal <xp1_3>.
    Found 1-bit register for signal <xp1_4>.
    Found 1-bit register for signal <xp1_5>.
    Found 1-bit register for signal <xp1_6>.
    Found 1-bit register for signal <xp1_7>.
    Found 1-bit register for signal <xp1_8>.
    Found 1-bit register for signal <xp1_9>.
    Found 1-bit register for signal <xp1_10>.
    Found 1-bit register for signal <xp1_11>.
    Found 1-bit register for signal <xp1_12>.
    Found 1-bit register for signal <xp1_13>.
    Found 1-bit register for signal <xp1_14>.
    Found 1-bit register for signal <xp1_15>.
    Found 1-bit register for signal <xp1_16>.
    Found 1-bit register for signal <xp1_17>.
    Found 1-bit register for signal <xp2_1>.
    Found 1-bit register for signal <xp2_2>.
    Found 1-bit register for signal <xp2_3>.
    Found 1-bit register for signal <xp2_4>.
    Found 1-bit register for signal <xp2_5>.
    Found 1-bit register for signal <xp2_6>.
    Found 1-bit register for signal <xp2_7>.
    Found 1-bit register for signal <xp2_8>.
    Found 1-bit register for signal <xp2_9>.
    Found 1-bit register for signal <xp2_10>.
    Found 1-bit register for signal <xp2_11>.
    Found 1-bit register for signal <xp2_12>.
    Found 1-bit register for signal <xp2_13>.
    Found 1-bit register for signal <xp2_14>.
    Found 1-bit register for signal <xp2_15>.
    Found 1-bit register for signal <xp2_16>.
    Found 1-bit register for signal <xp2_17>.
    Found 1-bit register for signal <yp1_1>.
    Found 1-bit register for signal <yp1_2>.
    Found 1-bit register for signal <yp1_3>.
    Found 1-bit register for signal <yp1_4>.
    Found 1-bit register for signal <yp1_5>.
    Found 1-bit register for signal <yp1_6>.
    Found 1-bit register for signal <yp1_7>.
    Found 1-bit register for signal <yp1_8>.
    Found 1-bit register for signal <yp1_9>.
    Found 1-bit register for signal <yp1_10>.
    Found 1-bit register for signal <yp1_11>.
    Found 1-bit register for signal <yp1_12>.
    Found 1-bit register for signal <yp1_13>.
    Found 1-bit register for signal <yp1_14>.
    Found 1-bit register for signal <yp1_15>.
    Found 1-bit register for signal <yp1_16>.
    Found 1-bit register for signal <yp1_17>.
    Found 1-bit register for signal <yp2_1>.
    Found 1-bit register for signal <yp2_2>.
    Found 1-bit register for signal <yp2_3>.
    Found 1-bit register for signal <yp2_4>.
    Found 1-bit register for signal <yp2_5>.
    Found 1-bit register for signal <yp2_6>.
    Found 1-bit register for signal <yp2_7>.
    Found 1-bit register for signal <yp2_8>.
    Found 1-bit register for signal <yp2_9>.
    Found 1-bit register for signal <yp2_10>.
    Found 1-bit register for signal <yp2_11>.
    Found 1-bit register for signal <yp2_12>.
    Found 1-bit register for signal <yp2_13>.
    Found 1-bit register for signal <yp2_14>.
    Found 1-bit register for signal <yp2_15>.
    Found 1-bit register for signal <yp2_16>.
    Found 1-bit register for signal <yp2_17>.
    Found 1-bit register for signal <zp1_1>.
    Found 1-bit register for signal <zp1_2>.
    Found 1-bit register for signal <zp1_3>.
    Found 1-bit register for signal <zp1_4>.
    Found 1-bit register for signal <zp1_5>.
    Found 1-bit register for signal <zp1_6>.
    Found 1-bit register for signal <zp1_7>.
    Found 1-bit register for signal <zp1_8>.
    Found 1-bit register for signal <zp1_9>.
    Found 1-bit register for signal <zp1_10>.
    Found 1-bit register for signal <zp1_11>.
    Found 1-bit register for signal <zp1_12>.
    Found 1-bit register for signal <zp1_13>.
    Found 1-bit register for signal <zp1_14>.
    Found 1-bit register for signal <zp1_15>.
    Found 1-bit register for signal <zp1_16>.
    Found 1-bit register for signal <zp1_17>.
    Found 1-bit register for signal <zp2_1>.
    Found 1-bit register for signal <zp2_2>.
    Found 1-bit register for signal <zp2_3>.
    Found 1-bit register for signal <zp2_4>.
    Found 1-bit register for signal <zp2_5>.
    Found 1-bit register for signal <zp2_6>.
    Found 1-bit register for signal <zp2_7>.
    Found 1-bit register for signal <zp2_8>.
    Found 1-bit register for signal <zp2_9>.
    Found 1-bit register for signal <zp2_10>.
    Found 1-bit register for signal <zp2_11>.
    Found 1-bit register for signal <zp2_12>.
    Found 1-bit register for signal <zp2_13>.
    Found 1-bit register for signal <zp2_14>.
    Found 1-bit register for signal <zp2_15>.
    Found 1-bit register for signal <zp2_16>.
    Found 1-bit register for signal <zp2_17>.
    Found 1-bit register for signal <xdir_1>.
    Found 1-bit register for signal <xdir_2>.
    Found 1-bit register for signal <xdir_3>.
    Found 1-bit register for signal <xdir_4>.
    Found 1-bit register for signal <xdir_5>.
    Found 1-bit register for signal <xdir_6>.
    Found 1-bit register for signal <xdir_7>.
    Found 1-bit register for signal <xdir_8>.
    Found 1-bit register for signal <xdir_9>.
    Found 1-bit register for signal <xdir_10>.
    Found 1-bit register for signal <xdir_11>.
    Found 1-bit register for signal <xdir_12>.
    Found 1-bit register for signal <xdir_13>.
    Found 1-bit register for signal <xdir_14>.
    Found 1-bit register for signal <xdir_15>.
    Found 1-bit register for signal <xdir_16>.
    Found 1-bit register for signal <xdir_17>.
    Found 1-bit register for signal <xdir_18>.
    Found 1-bit register for signal <xdir_19>.
    Found 1-bit register for signal <xdir_20>.
    Found 1-bit register for signal <xdir_21>.
    Found 1-bit register for signal <xdir_22>.
    Found 1-bit register for signal <xdir_23>.
    Found 1-bit register for signal <xdir_24>.
    Found 1-bit register for signal <xdir_25>.
    Found 1-bit register for signal <xdir_26>.
    Found 1-bit register for signal <ydir_1>.
    Found 1-bit register for signal <ydir_2>.
    Found 1-bit register for signal <ydir_3>.
    Found 1-bit register for signal <ydir_4>.
    Found 1-bit register for signal <ydir_5>.
    Found 1-bit register for signal <ydir_6>.
    Found 1-bit register for signal <ydir_7>.
    Found 1-bit register for signal <ydir_8>.
    Found 1-bit register for signal <ydir_9>.
    Found 1-bit register for signal <ydir_10>.
    Found 1-bit register for signal <ydir_11>.
    Found 1-bit register for signal <ydir_12>.
    Found 1-bit register for signal <ydir_13>.
    Found 1-bit register for signal <ydir_14>.
    Found 1-bit register for signal <ydir_15>.
    Found 1-bit register for signal <ydir_16>.
    Found 1-bit register for signal <ydir_17>.
    Found 1-bit register for signal <ydir_18>.
    Found 1-bit register for signal <ydir_19>.
    Found 1-bit register for signal <ydir_20>.
    Found 1-bit register for signal <ydir_21>.
    Found 1-bit register for signal <ydir_22>.
    Found 1-bit register for signal <ydir_23>.
    Found 1-bit register for signal <ydir_24>.
    Found 1-bit register for signal <ydir_25>.
    Found 1-bit register for signal <ydir_26>.
    Found 1-bit register for signal <zdir_1>.
    Found 1-bit register for signal <zdir_2>.
    Found 1-bit register for signal <zdir_3>.
    Found 1-bit register for signal <zdir_4>.
    Found 1-bit register for signal <zdir_5>.
    Found 1-bit register for signal <zdir_6>.
    Found 1-bit register for signal <zdir_7>.
    Found 1-bit register for signal <zdir_8>.
    Found 1-bit register for signal <zdir_9>.
    Found 1-bit register for signal <zdir_10>.
    Found 1-bit register for signal <zdir_11>.
    Found 1-bit register for signal <zdir_12>.
    Found 1-bit register for signal <zdir_13>.
    Found 1-bit register for signal <zdir_14>.
    Found 1-bit register for signal <zdir_15>.
    Found 1-bit register for signal <zdir_16>.
    Found 1-bit register for signal <zdir_17>.
    Found 1-bit register for signal <zdir_18>.
    Found 1-bit register for signal <zdir_19>.
    Found 1-bit register for signal <zdir_20>.
    Found 1-bit register for signal <zdir_21>.
    Found 1-bit register for signal <zdir_22>.
    Found 1-bit register for signal <zdir_23>.
    Found 1-bit register for signal <zdir_24>.
    Found 1-bit register for signal <zdir_25>.
    Found 1-bit register for signal <zdir_26>.
    Found 3-bit register for signal <subX1_sign_1>.
    Found 3-bit register for signal <subX1_sign_2>.
    Found 3-bit register for signal <subY1_sign_1>.
    Found 3-bit register for signal <subY1_sign_2>.
    Found 3-bit register for signal <subZ1_sign_1>.
    Found 3-bit register for signal <subZ1_sign_2>.
    Found 3-bit register for signal <subX2_sign_1>.
    Found 3-bit register for signal <subX2_sign_2>.
    Found 3-bit register for signal <subY2_sign_1>.
    Found 3-bit register for signal <subY2_sign_2>.
    Found 3-bit register for signal <subZ2_sign_1>.
    Found 3-bit register for signal <subZ2_sign_2>.
    Found 15-bit register for signal <divxUP_1>.
    Found 15-bit register for signal <divxUP_2>.
    Found 15-bit register for signal <divxUP_3>.
    Found 15-bit register for signal <divxUP_4>.
    Found 15-bit register for signal <divxUP_5>.
    Found 3-bit register for signal <sdivx_1>.
    Found 1-bit register for signal <sdivx_2<12>>.
    Found 15-bit register for signal <divxLOW_1>.
    Found 15-bit register for signal <divxLOW_2>.
    Found 15-bit register for signal <divxLOW_3>.
    Found 15-bit register for signal <divxLOW_4>.
    Found 15-bit register for signal <divxLOW_5>.
    Found 15-bit register for signal <divyUP_1>.
    Found 15-bit register for signal <divyUP_2>.
    Found 15-bit register for signal <divyUP_3>.
    Found 15-bit register for signal <divyUP_4>.
    Found 15-bit register for signal <divyUP_5>.
    Found 3-bit register for signal <sdivy_1>.
    Found 1-bit register for signal <sdivy_2<12>>.
    Found 15-bit register for signal <divyLOW_1>.
    Found 15-bit register for signal <divyLOW_2>.
    Found 15-bit register for signal <divyLOW_3>.
    Found 15-bit register for signal <divyLOW_4>.
    Found 15-bit register for signal <divyLOW_5>.
    Found 15-bit register for signal <divzUP_1>.
    Found 15-bit register for signal <divzUP_2>.
    Found 15-bit register for signal <divzUP_3>.
    Found 15-bit register for signal <divzUP_4>.
    Found 15-bit register for signal <divzUP_5>.
    Found 3-bit register for signal <sdivz_1>.
    Found 1-bit register for signal <sdivz_2<12>>.
    Found 15-bit register for signal <divzLOW_1>.
    Found 15-bit register for signal <divzLOW_2>.
    Found 15-bit register for signal <divzLOW_3>.
    Found 15-bit register for signal <divzLOW_4>.
    Found 15-bit register for signal <divzLOW_5>.
    Found 15-bit register for signal <txmin_1>.
    Found 15-bit register for signal <txmin_2>.
    Found 15-bit register for signal <txmin_3>.
    Found 15-bit register for signal <txmin_4>.
    Found 15-bit register for signal <txmin_5>.
    Found 15-bit register for signal <txmin_6>.
    Found 15-bit register for signal <txmax_1>.
    Found 15-bit register for signal <txmax_2>.
    Found 15-bit register for signal <txmax_3>.
    Found 15-bit register for signal <txmax_4>.
    Found 15-bit register for signal <txmax_5>.
    Found 15-bit register for signal <txmax_6>.
    Found 15-bit register for signal <tymin_1>.
    Found 15-bit register for signal <tymin_2>.
    Found 15-bit register for signal <tymin_3>.
    Found 15-bit register for signal <tymin_4>.
    Found 15-bit register for signal <tymin_5>.
    Found 15-bit register for signal <tymin_6>.
    Found 15-bit register for signal <tymax_1>.
    Found 15-bit register for signal <tymax_2>.
    Found 15-bit register for signal <tymax_3>.
    Found 15-bit register for signal <tymax_4>.
    Found 15-bit register for signal <tymax_5>.
    Found 15-bit register for signal <tymax_6>.
    Found 15-bit register for signal <tzmin_1>.
    Found 15-bit register for signal <tzmin_2>.
    Found 15-bit register for signal <tzmin_3>.
    Found 15-bit register for signal <tzmin_4>.
    Found 15-bit register for signal <tzmin_5>.
    Found 15-bit register for signal <tzmin_6>.
    Found 15-bit register for signal <tzmax_1>.
    Found 15-bit register for signal <tzmax_2>.
    Found 15-bit register for signal <tzmax_3>.
    Found 15-bit register for signal <tzmax_4>.
    Found 15-bit register for signal <tzmax_5>.
    Found 15-bit register for signal <tzmax_6>.
    Found 3-bit register for signal <tfar_sign_1>.
    Found 3-bit register for signal <tfar_sign_2>.
    Found 3-bit register for signal <tfar_sign_3>.
    Found 3-bit register for signal <tfar_sign_4>.
    Found 3-bit register for signal <tfar_sign_5>.
    Found 3-bit register for signal <tfar_sign_6>.
    Found 15-bit register for signal <txmax>.
    Found 15-bit register for signal <txmin>.
    Found 15-bit register for signal <tymax>.
    Found 15-bit register for signal <tymin>.
    Found 15-bit register for signal <tzmax>.
    Found 15-bit register for signal <tzmin>.
    Found 15-bit register for signal <tnear>.
    Found 15-bit register for signal <tfar>.
    Found 1-bit register for signal <hit_miss>.
    Found 1-bit register for signal <xp1_1>.
    Summary:
	inferred 1357 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <Ray_AABB_11_1> synthesized.

Synthesizing Unit <FPAdd_11_1_F400_uid2_rndd>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl".
    Found 1-bit register for signal <newX_d2<0>>.
    Found 1-bit register for signal <newY_d1<0>>.
    Found 11-bit register for signal <expX_d1>.
    Found 11-bit register for signal <expX_d2>.
    Found 2-bit register for signal <excY_d1>.
    Found 1-bit register for signal <signX_d1>.
    Found 1-bit register for signal <EffSub_d1>.
    Found 1-bit register for signal <EffSub_d2>.
    Found 1-bit register for signal <EffSub_d3>.
    Found 1-bit register for signal <EffSub_d4>.
    Found 1-bit register for signal <EffSub_d5>.
    Found 6-bit register for signal <sXsYExnXY_d1>.
    Found 2-bit register for signal <excRt_d1>.
    Found 2-bit register for signal <excRt_d2>.
    Found 2-bit register for signal <excRt_d3>.
    Found 2-bit register for signal <excRt_d4>.
    Found 1-bit register for signal <signR_d1>.
    Found 1-bit register for signal <signR_d2>.
    Found 1-bit register for signal <signR_d3>.
    Found 1-bit register for signal <signR_d4>.
    Found 12-bit register for signal <expDiff_d1>.
    Found 6-bit register for signal <shiftedFracY_d1>.
    Found 13-bit register for signal <extendedExpInc_d1>.
    Found 13-bit register for signal <extendedExpInc_d2>.
    Found 3-bit register for signal <nZerosNew_d1>.
    Found 5-bit register for signal <shiftedFrac_d1>.
    Found 1-bit register for signal <eqdiffsign_d1>.
    Found 2-bit register for signal <upExc_d1>.
    Found 1-bit register for signal <fracR_d1>.
    Found 11-bit register for signal <expR_d1>.
    Found 15-bit register for signal <newX_d1>.
    Found 13-bit adder for signal <extendedExpInc> created at line 365.
    Found 12-bit subtractor for signal <eXmeY> created at line 228.
    Found 12-bit subtractor for signal <eYmeX> created at line 229.
    Found 13-bit subtractor for signal <updatedExp> created at line 259.
    Found 64x2-bit Read Only RAM for signal <excRt>
    Found 16x2-bit Read Only RAM for signal <excRt2>
    Found 14-bit comparator lessequal for signal <n0034> created at line 318
    Found 12-bit comparator greater for signal <shiftedOut_INV_96_o> created at line 340
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <FPAdd_11_1_F400_uid2_rndd> synthesized.

Synthesizing Unit <RightShifter_2_by_max_4_F400_uid4_rndda>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <RightShifter_2_by_max_4_F400_uid4_rndda> synthesized.

Synthesizing Unit <IntAdder_5_f400_uid8_rndda>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit adder for signal <n0010> created at line 77.
    Found 5-bit adder for signal <R> created at line 77.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <IntAdder_5_f400_uid8_rndda> synthesized.

Synthesizing Unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndda>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <level2_d1>.
    Found 1-bit register for signal <count2_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndda> synthesized.

Synthesizing Unit <IntAdder_15_f400_uid20_rndda>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndd.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit adder for signal <R> created at line 158.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IntAdder_15_f400_uid20_rndda> synthesized.

Synthesizing Unit <FPAdd_11_1_F400_uid2_rndu>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl".
    Found 1-bit register for signal <newX_d2<0>>.
    Found 1-bit register for signal <newY_d1<0>>.
    Found 11-bit register for signal <expX_d1>.
    Found 11-bit register for signal <expX_d2>.
    Found 2-bit register for signal <excY_d1>.
    Found 1-bit register for signal <signX_d1>.
    Found 1-bit register for signal <EffSub_d1>.
    Found 1-bit register for signal <EffSub_d2>.
    Found 1-bit register for signal <EffSub_d3>.
    Found 1-bit register for signal <EffSub_d4>.
    Found 1-bit register for signal <EffSub_d5>.
    Found 6-bit register for signal <sXsYExnXY_d1>.
    Found 2-bit register for signal <excRt_d1>.
    Found 2-bit register for signal <excRt_d2>.
    Found 2-bit register for signal <excRt_d3>.
    Found 2-bit register for signal <excRt_d4>.
    Found 1-bit register for signal <signR_d1>.
    Found 1-bit register for signal <signR_d2>.
    Found 1-bit register for signal <signR_d3>.
    Found 1-bit register for signal <signR_d4>.
    Found 12-bit register for signal <expDiff_d1>.
    Found 6-bit register for signal <shiftedFracY_d1>.
    Found 13-bit register for signal <extendedExpInc_d1>.
    Found 13-bit register for signal <extendedExpInc_d2>.
    Found 3-bit register for signal <nZerosNew_d1>.
    Found 5-bit register for signal <shiftedFrac_d1>.
    Found 1-bit register for signal <eqdiffsign_d1>.
    Found 2-bit register for signal <upExc_d1>.
    Found 1-bit register for signal <fracR_d1>.
    Found 11-bit register for signal <expR_d1>.
    Found 15-bit register for signal <newX_d1>.
    Found 13-bit adder for signal <extendedExpInc> created at line 365.
    Found 12-bit subtractor for signal <eXmeY> created at line 228.
    Found 12-bit subtractor for signal <eYmeX> created at line 229.
    Found 13-bit subtractor for signal <updatedExp> created at line 259.
    Found 64x2-bit Read Only RAM for signal <excRt>
    Found 16x2-bit Read Only RAM for signal <excRt2>
    Found 14-bit comparator lessequal for signal <n0034> created at line 318
    Found 12-bit comparator greater for signal <shiftedOut_INV_170_o> created at line 340
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <FPAdd_11_1_F400_uid2_rndu> synthesized.

Synthesizing Unit <RightShifter_2_by_max_4_F400_uid4_rndua>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <RightShifter_2_by_max_4_F400_uid4_rndua> synthesized.

Synthesizing Unit <IntAdder_5_f400_uid8_rndua>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit adder for signal <n0010> created at line 77.
    Found 5-bit adder for signal <R> created at line 77.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <IntAdder_5_f400_uid8_rndua> synthesized.

Synthesizing Unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndua>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <level2_d1>.
    Found 1-bit register for signal <count2_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndua> synthesized.

Synthesizing Unit <IntAdder_15_f400_uid20_rndua>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPAdd11_1_rndu.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit adder for signal <R> created at line 158.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IntAdder_15_f400_uid20_rndua> synthesized.

Synthesizing Unit <FPSub_11_1_F400_uid2_rndd>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndd.vhdl".
    Found 1-bit register for signal <newX_d2<0>>.
    Found 1-bit register for signal <newY_d1<0>>.
    Found 11-bit register for signal <expX_d1>.
    Found 11-bit register for signal <expX_d2>.
    Found 2-bit register for signal <excY_d1>.
    Found 1-bit register for signal <signX_d1>.
    Found 1-bit register for signal <EffSub_d1>.
    Found 1-bit register for signal <EffSub_d2>.
    Found 1-bit register for signal <EffSub_d3>.
    Found 1-bit register for signal <EffSub_d4>.
    Found 1-bit register for signal <EffSub_d5>.
    Found 6-bit register for signal <sXsYExnXY_d1>.
    Found 2-bit register for signal <excRt_d1>.
    Found 2-bit register for signal <excRt_d2>.
    Found 2-bit register for signal <excRt_d3>.
    Found 2-bit register for signal <excRt_d4>.
    Found 1-bit register for signal <signR_d1>.
    Found 1-bit register for signal <signR_d2>.
    Found 1-bit register for signal <signR_d3>.
    Found 1-bit register for signal <signR_d4>.
    Found 12-bit register for signal <expDiff_d1>.
    Found 6-bit register for signal <shiftedFracY_d1>.
    Found 13-bit register for signal <extendedExpInc_d1>.
    Found 13-bit register for signal <extendedExpInc_d2>.
    Found 3-bit register for signal <nZerosNew_d1>.
    Found 5-bit register for signal <shiftedFrac_d1<4:0>>.
    Found 1-bit register for signal <eqdiffsign_d1>.
    Found 2-bit register for signal <upExc_d1>.
    Found 1-bit register for signal <fracR_d1>.
    Found 11-bit register for signal <expR_d1>.
    Found 15-bit register for signal <newX_d1>.
    Found 13-bit adder for signal <extendedExpInc> created at line 367.
    Found 12-bit subtractor for signal <eXmeY> created at line 228.
    Found 12-bit subtractor for signal <eYmeX> created at line 229.
    Found 13-bit subtractor for signal <updatedExp> created at line 260.
    Found 64x2-bit Read Only RAM for signal <excRt>
    Found 16x2-bit Read Only RAM for signal <excRt2>
    Found 14-bit comparator lessequal for signal <n0034> created at line 319
    Found 12-bit comparator greater for signal <shiftedOut_INV_219_o> created at line 342
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <FPSub_11_1_F400_uid2_rndd> synthesized.

Synthesizing Unit <RightShifter_2_by_max_4_F400_uid4_rndd>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndd.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <RightShifter_2_by_max_4_F400_uid4_rndd> synthesized.

Synthesizing Unit <IntAdder_5_f400_uid8_rndd>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndd.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit adder for signal <n0010> created at line 77.
    Found 5-bit adder for signal <R> created at line 77.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <IntAdder_5_f400_uid8_rndd> synthesized.

Synthesizing Unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndd>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndd.vhdl".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <level2_d1>.
    Found 1-bit register for signal <count2_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndd> synthesized.

Synthesizing Unit <IntAdder_15_f400_uid20_rndd>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndd.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit adder for signal <R> created at line 158.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IntAdder_15_f400_uid20_rndd> synthesized.

Synthesizing Unit <FPSub_11_1_F400_uid2_rndu>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndu.vhdl".
    Found 1-bit register for signal <newX_d2<0>>.
    Found 1-bit register for signal <newY_d1<0>>.
    Found 11-bit register for signal <expX_d1>.
    Found 11-bit register for signal <expX_d2>.
    Found 2-bit register for signal <excY_d1>.
    Found 1-bit register for signal <signX_d1>.
    Found 1-bit register for signal <EffSub_d1>.
    Found 1-bit register for signal <EffSub_d2>.
    Found 1-bit register for signal <EffSub_d3>.
    Found 1-bit register for signal <EffSub_d4>.
    Found 1-bit register for signal <EffSub_d5>.
    Found 6-bit register for signal <sXsYExnXY_d1>.
    Found 2-bit register for signal <excRt_d1>.
    Found 2-bit register for signal <excRt_d2>.
    Found 2-bit register for signal <excRt_d3>.
    Found 2-bit register for signal <excRt_d4>.
    Found 1-bit register for signal <signR_d1>.
    Found 1-bit register for signal <signR_d2>.
    Found 1-bit register for signal <signR_d3>.
    Found 1-bit register for signal <signR_d4>.
    Found 12-bit register for signal <expDiff_d1>.
    Found 6-bit register for signal <shiftedFracY_d1>.
    Found 13-bit register for signal <extendedExpInc_d1>.
    Found 13-bit register for signal <extendedExpInc_d2>.
    Found 3-bit register for signal <nZerosNew_d1>.
    Found 5-bit register for signal <shiftedFrac_d1<4:0>>.
    Found 1-bit register for signal <eqdiffsign_d1>.
    Found 2-bit register for signal <upExc_d1>.
    Found 1-bit register for signal <fracR_d1>.
    Found 11-bit register for signal <expR_d1>.
    Found 15-bit register for signal <newX_d1>.
    Found 13-bit adder for signal <extendedExpInc> created at line 367.
    Found 12-bit subtractor for signal <eXmeY> created at line 228.
    Found 12-bit subtractor for signal <eYmeX> created at line 229.
    Found 13-bit subtractor for signal <updatedExp> created at line 260.
    Found 64x2-bit Read Only RAM for signal <excRt>
    Found 16x2-bit Read Only RAM for signal <excRt2>
    Found 14-bit comparator lessequal for signal <n0034> created at line 319
    Found 12-bit comparator greater for signal <shiftedOut_INV_227_o> created at line 342
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <FPSub_11_1_F400_uid2_rndu> synthesized.

Synthesizing Unit <RightShifter_2_by_max_4_F400_uid4_rndu>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndu.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <RightShifter_2_by_max_4_F400_uid4_rndu> synthesized.

Synthesizing Unit <IntAdder_5_f400_uid8_rndu>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndu.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit adder for signal <n0010> created at line 77.
    Found 5-bit adder for signal <R> created at line 77.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <IntAdder_5_f400_uid8_rndu> synthesized.

Synthesizing Unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndu>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndu.vhdl".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <level2_d1>.
    Found 1-bit register for signal <count2_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndu> synthesized.

Synthesizing Unit <IntAdder_15_f400_uid20_rndu>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1_rndu.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit adder for signal <R> created at line 158.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IntAdder_15_f400_uid20_rndu> synthesized.

Synthesizing Unit <FPMult_11_1_F400_uid2_rndu>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndu.vhdl".
    Found 1-bit register for signal <sign_d2>.
    Found 13-bit register for signal <expSumPreSub_d1>.
    Found 4-bit register for signal <sigProd_d1>.
    Found 2-bit register for signal <exc_d1>.
    Found 2-bit register for signal <exc_d2>.
    Found 2-bit register for signal <sigProdExt_d1<1:0>>.
    Found 14-bit register for signal <expSig_d1>.
    Found 1-bit register for signal <sticky_d1>.
    Found 1-bit register for signal <sign_d1>.
    Found 13-bit adder for signal <expSumPreSub> created at line 235.
    Found 13-bit adder for signal <expPostNorm> created at line 257.
    Found 13-bit subtractor for signal <expSum> created at line 200.
    Found 16x2-bit Read Only RAM for signal <exc>
    Found 4x2-bit Read Only RAM for signal <excPostNorm>
    WARNING:Xst:2404 -  FFs/Latches <bias_d1<12:10>> (without init value) have a constant value of 0 in block <FPMult_11_1_F400_uid2_rndu>.
    WARNING:Xst:2404 -  FFs/Latches <bias_d1<10:1>> (without init value) have a constant value of 1 in block <FPMult_11_1_F400_uid2_rndu>.
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FPMult_11_1_F400_uid2_rndu> synthesized.

Synthesizing Unit <IntMultiplier_UsingDSP_2_2_4_unsigned_F400_uid4_rndu>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndu.vhdl".
WARNING:Xst:3136 - Property "rom_extract" (value "yes") has not been applied on proper HDL object.
    Set property "rom_style = distributed" for instance <multTable>.
    Summary:
	no macro.
Unit <IntMultiplier_UsingDSP_2_2_4_unsigned_F400_uid4_rndu> synthesized.

Synthesizing Unit <SmallMultTableP2x2r4XuYu_F400_uid8_rndu>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndu.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x4-bit Read Only RAM for signal <TableOut>
    Summary:
	inferred   1 RAM(s).
Unit <SmallMultTableP2x2r4XuYu_F400_uid8_rndu> synthesized.

Synthesizing Unit <IntAdder_14_f400_uid14_rndu>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndu.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit adder for signal <R> created at line 142.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IntAdder_14_f400_uid14_rndu> synthesized.

Synthesizing Unit <FPMult_11_1_F400_uid2_rndd>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndd.vhdl".
    Found 1-bit register for signal <sign_d2>.
    Found 13-bit register for signal <expSumPreSub_d1>.
    Found 4-bit register for signal <sigProd_d1>.
    Found 2-bit register for signal <exc_d1>.
    Found 2-bit register for signal <exc_d2>.
    Found 2-bit register for signal <sigProdExt_d1<1:0>>.
    Found 14-bit register for signal <expSig_d1>.
    Found 1-bit register for signal <sticky_d1>.
    Found 1-bit register for signal <sign_d1>.
    Found 13-bit adder for signal <expSumPreSub> created at line 235.
    Found 13-bit adder for signal <expPostNorm> created at line 257.
    Found 13-bit subtractor for signal <expSum> created at line 200.
    Found 16x2-bit Read Only RAM for signal <exc>
    Found 4x2-bit Read Only RAM for signal <excPostNorm>
    WARNING:Xst:2404 -  FFs/Latches <bias_d1<12:10>> (without init value) have a constant value of 0 in block <FPMult_11_1_F400_uid2_rndd>.
    WARNING:Xst:2404 -  FFs/Latches <bias_d1<10:1>> (without init value) have a constant value of 1 in block <FPMult_11_1_F400_uid2_rndd>.
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FPMult_11_1_F400_uid2_rndd> synthesized.

Synthesizing Unit <IntMultiplier_UsingDSP_2_2_4_unsigned_F400_uid4>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndd.vhdl".
WARNING:Xst:3136 - Property "rom_extract" (value "yes") has not been applied on proper HDL object.
    Set property "rom_style = distributed" for instance <multTable>.
    Summary:
	no macro.
Unit <IntMultiplier_UsingDSP_2_2_4_unsigned_F400_uid4> synthesized.

Synthesizing Unit <SmallMultTableP2x2r4XuYu_F400_uid8>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndd.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x4-bit Read Only RAM for signal <TableOut>
    Summary:
	inferred   1 RAM(s).
Unit <SmallMultTableP2x2r4XuYu_F400_uid8> synthesized.

Synthesizing Unit <IntAdder_14_f400_uid14>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPMult11_1_rndd.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit adder for signal <R> created at line 142.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IntAdder_14_f400_uid14> synthesized.

Synthesizing Unit <less_than>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\less_than.v".
        width = 14
    Found 1-bit register for signal <less>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <less_than> synthesized.

Synthesizing Unit <FPSub_11_1_F400_uid2>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl".
    Found 1-bit register for signal <newX_d2<0>>.
    Found 1-bit register for signal <newY_d1<0>>.
    Found 11-bit register for signal <expX_d1>.
    Found 11-bit register for signal <expX_d2>.
    Found 2-bit register for signal <excY_d1>.
    Found 1-bit register for signal <signX_d1>.
    Found 1-bit register for signal <EffSub_d1>.
    Found 1-bit register for signal <EffSub_d2>.
    Found 1-bit register for signal <EffSub_d3>.
    Found 1-bit register for signal <EffSub_d4>.
    Found 1-bit register for signal <EffSub_d5>.
    Found 6-bit register for signal <sXsYExnXY_d1>.
    Found 2-bit register for signal <excRt_d1>.
    Found 2-bit register for signal <excRt_d2>.
    Found 2-bit register for signal <excRt_d3>.
    Found 2-bit register for signal <excRt_d4>.
    Found 1-bit register for signal <signR_d1>.
    Found 1-bit register for signal <signR_d2>.
    Found 1-bit register for signal <signR_d3>.
    Found 1-bit register for signal <signR_d4>.
    Found 12-bit register for signal <expDiff_d1>.
    Found 6-bit register for signal <shiftedFracY_d1>.
    Found 13-bit register for signal <extendedExpInc_d1>.
    Found 13-bit register for signal <extendedExpInc_d2>.
    Found 3-bit register for signal <nZerosNew_d1>.
    Found 5-bit register for signal <shiftedFrac_d1<4:0>>.
    Found 1-bit register for signal <eqdiffsign_d1>.
    Found 2-bit register for signal <upExc_d1>.
    Found 1-bit register for signal <fracR_d1>.
    Found 11-bit register for signal <expR_d1>.
    Found 15-bit register for signal <newX_d1>.
    Found 13-bit adder for signal <extendedExpInc> created at line 367.
    Found 12-bit subtractor for signal <eXmeY> created at line 228.
    Found 12-bit subtractor for signal <eYmeX> created at line 229.
    Found 13-bit subtractor for signal <updatedExp> created at line 260.
    Found 64x2-bit Read Only RAM for signal <excRt>
    Found 16x2-bit Read Only RAM for signal <excRt2>
    Found 14-bit comparator lessequal for signal <n0034> created at line 319
    Found 12-bit comparator greater for signal <shiftedOut_INV_299_o> created at line 342
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <FPSub_11_1_F400_uid2> synthesized.

Synthesizing Unit <RightShifter_2_by_max_4_F400_uid4>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   3 Multiplexer(s).
Unit <RightShifter_2_by_max_4_F400_uid4> synthesized.

Synthesizing Unit <IntAdder_5_f400_uid8>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit adder for signal <n0010> created at line 77.
    Found 5-bit adder for signal <R> created at line 77.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <IntAdder_5_f400_uid8> synthesized.

Synthesizing Unit <LZCShifter_6_to_6_counting_8_F400_uid16>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <level2_d1>.
    Found 1-bit register for signal <count2_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <LZCShifter_6_to_6_counting_8_F400_uid16> synthesized.

Synthesizing Unit <IntAdder_15_f400_uid20>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\FPSub11_1.vhdl".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit adder for signal <R> created at line 158.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IntAdder_15_f400_uid20> synthesized.

Synthesizing Unit <greater_than>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\greater_than.v".
        width = 14
    Found 1-bit register for signal <greater>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <greater_than> synthesized.

Synthesizing Unit <greater_or_equal>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\greater_or_equal.v".
        width = 14
    Found 1-bit register for signal <greater_or_equal>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <greater_or_equal> synthesized.

Synthesizing Unit <less_or_equal>.
    Related source file is "C:\Users\George\Dropbox\Imperial_College_London\Thesis\RTL\flopoco\Ray_AABB_11_1\less_or_equal.v".
        width = 14
    Found 1-bit register for signal <less_or_equal>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <less_or_equal> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 132
 16x2-bit single-port Read Only RAM                    : 57
 16x4-bit single-port Read Only RAM                    : 18
 4x2-bit single-port Read Only RAM                     : 18
 64x2-bit single-port Read Only RAM                    : 39
# Adders/Subtractors                                   : 306
 12-bit subtractor                                     : 39
 13-bit adder                                          : 75
 13-bit subtractor                                     : 57
 14-bit adder                                          : 18
 15-bit adder                                          : 39
 5-bit adder                                           : 78
# Registers                                            : 1743
 1-bit register                                        : 838
 11-bit register                                       : 117
 12-bit register                                       : 39
 13-bit register                                       : 96
 14-bit register                                       : 18
 15-bit register                                       : 113
 2-bit register                                        : 288
 3-bit register                                        : 60
 4-bit register                                        : 18
 5-bit register                                        : 39
 6-bit register                                        : 117
# Comparators                                          : 78
 12-bit comparator greater                             : 39
 14-bit comparator lessequal                           : 39
# Multiplexers                                         : 602
 1-bit 2-to-1 multiplexer                              : 41
 12-bit 2-to-1 multiplexer                             : 78
 15-bit 2-to-1 multiplexer                             : 96
 2-bit 2-to-1 multiplexer                              : 96
 3-bit 2-to-1 multiplexer                              : 78
 4-bit 2-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 39
 6-bit 2-to-1 multiplexer                              : 117
 9-bit 2-to-1 multiplexer                              : 39
# Xors                                                 : 102
 1-bit xor2                                            : 63
 5-bit xor2                                            : 39

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddX0LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddX0LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddX0LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddX0UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddX0UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddX0UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddY0LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddY0LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddY0LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddY0UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddY0UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddY0UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddZ0LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddZ0LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddZ0LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddZ0UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddZ0UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddZ0UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddX1LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddX1LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddX1LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddY1LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddY1LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddY1LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddZ1LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddZ1LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddZ1LOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddX2UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddX2UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddX2UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddY2UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddY2UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddY2UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAddZ2UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAddZ2UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAddZ2UP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAdddivxLOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAdddivxLOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAdddivxLOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAdddivxUP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAdddivxUP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAdddivxUP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAdddivyLOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAdddivyLOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAdddivyLOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAdddivyUP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAdddivyUP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAdddivyUP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAdddivzLOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAdddivzLOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAdddivzLOW> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAdddivzUP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAdddivzUP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAdddivzUP> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsubX1> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsubX1> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsubX1> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsubX2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsubX2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsubX2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsubY1> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsubY1> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsubY1> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsubY2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsubY2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsubY2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsubZ1> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsubZ1> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsubZ1> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsubZ2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsubZ2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsubZ2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPsub> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddX0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddX0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddY0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddY0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddZ0LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddZ0UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddX1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddY1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddZ1LOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddX2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddY2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAddZ2UP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAdddivxLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAdddivxUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAdddivyLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAdddivyUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAdddivzLOW>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAdddivzUP>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsubX1>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsubX2>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsubY1>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsubY2>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsubZ1>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsubZ2>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPsub>.
WARNING:Xst:2677 - Node <sdivx_1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <sdivx_1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <sdivy_1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <sdivy_1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <sdivz_1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <sdivz_1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.

Synthesizing (advanced) Unit <FPAdd_11_1_F400_uid2_rndd>.
INFO:Xst:3231 - The small RAM <Mram_excRt2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(upExc_d1,excRt_d4)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt2>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_excRt> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sXsYExnXY_d1>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt>         |          |
    -----------------------------------------------------------------------
Unit <FPAdd_11_1_F400_uid2_rndd> synthesized (advanced).

Synthesizing (advanced) Unit <FPAdd_11_1_F400_uid2_rndu>.
INFO:Xst:3231 - The small RAM <Mram_excRt2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(upExc_d1,excRt_d4)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt2>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_excRt> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sXsYExnXY_d1>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt>         |          |
    -----------------------------------------------------------------------
Unit <FPAdd_11_1_F400_uid2_rndu> synthesized (advanced).

Synthesizing (advanced) Unit <FPMult_11_1_F400_uid2_rndd>.
INFO:Xst:3231 - The small RAM <Mram_exc> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(X<14:13>,Y<14:13>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <exc>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_excPostNorm> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <expSigPostRound<13:12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excPostNorm>   |          |
    -----------------------------------------------------------------------
Unit <FPMult_11_1_F400_uid2_rndd> synthesized (advanced).

Synthesizing (advanced) Unit <FPMult_11_1_F400_uid2_rndu>.
INFO:Xst:3231 - The small RAM <Mram_exc> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(X<14:13>,Y<14:13>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <exc>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_excPostNorm> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <expSigPostRound<13:12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excPostNorm>   |          |
    -----------------------------------------------------------------------
Unit <FPMult_11_1_F400_uid2_rndu> synthesized (advanced).

Synthesizing (advanced) Unit <FPSub_11_1_F400_uid2>.
INFO:Xst:3231 - The small RAM <Mram_excRt> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sXsYExnXY_d1>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_excRt2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(upExc_d1,excRt_d4)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt2>        |          |
    -----------------------------------------------------------------------
Unit <FPSub_11_1_F400_uid2> synthesized (advanced).

Synthesizing (advanced) Unit <FPSub_11_1_F400_uid2_rndd>.
INFO:Xst:3231 - The small RAM <Mram_excRt> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sXsYExnXY_d1>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_excRt2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(upExc_d1,excRt_d4)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt2>        |          |
    -----------------------------------------------------------------------
Unit <FPSub_11_1_F400_uid2_rndd> synthesized (advanced).

Synthesizing (advanced) Unit <FPSub_11_1_F400_uid2_rndu>.
INFO:Xst:3231 - The small RAM <Mram_excRt> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sXsYExnXY_d1>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_excRt2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(upExc_d1,excRt_d4)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <excRt2>        |          |
    -----------------------------------------------------------------------
Unit <FPSub_11_1_F400_uid2_rndu> synthesized (advanced).

Synthesizing (advanced) Unit <SmallMultTableP2x2r4XuYu_F400_uid8>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_TableOut>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <X>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <TableOut>      |          |
    -----------------------------------------------------------------------
Unit <SmallMultTableP2x2r4XuYu_F400_uid8> synthesized (advanced).

Synthesizing (advanced) Unit <SmallMultTableP2x2r4XuYu_F400_uid8_rndu>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_TableOut>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <X>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <TableOut>      |          |
    -----------------------------------------------------------------------
Unit <SmallMultTableP2x2r4XuYu_F400_uid8_rndu> synthesized (advanced).
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_0> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_1> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_2> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <shiftedFrac_d1_3> of sequential type is unconnected in block <FPAdd_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndd>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPSub_11_1_F400_uid2_rndu>.
WARNING:Xst:2677 - Node <newX_d1_1> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_2> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_3> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_4> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_5> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_6> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_7> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_8> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_9> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_10> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_11> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_12> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_13> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <newX_d1_14> of sequential type is unconnected in block <FPSub_11_1_F400_uid2>.
WARNING:Xst:2677 - Node <sdivx_1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <sdivx_1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <sdivy_1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <sdivy_1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <sdivz_1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <sdivz_1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 132
 16x2-bit single-port distributed Read Only RAM        : 57
 16x4-bit single-port distributed Read Only RAM        : 18
 4x2-bit single-port distributed Read Only RAM         : 18
 64x2-bit single-port distributed Read Only RAM        : 39
# Adders/Subtractors                                   : 267
 12-bit subtractor                                     : 39
 13-bit adder                                          : 75
 13-bit subtractor                                     : 57
 14-bit adder                                          : 18
 15-bit adder                                          : 39
 5-bit adder carry in                                  : 39
# Registers                                            : 6889
 Flip-Flops                                            : 6889
# Comparators                                          : 78
 12-bit comparator greater                             : 39
 14-bit comparator lessequal                           : 39
# Multiplexers                                         : 674
 1-bit 2-to-1 multiplexer                              : 135
 12-bit 2-to-1 multiplexer                             : 78
 15-bit 2-to-1 multiplexer                             : 92
 2-bit 2-to-1 multiplexer                              : 78
 3-bit 2-to-1 multiplexer                              : 78
 4-bit 2-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 39
 6-bit 2-to-1 multiplexer                              : 117
 9-bit 2-to-1 multiplexer                              : 39
# Xors                                                 : 102
 1-bit xor2                                            : 63
 5-bit xor2                                            : 39

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAdd_11_1_F400_uid2_rndd> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAdd_11_1_F400_uid2_rndd> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAdd_11_1_F400_uid2_rndd> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPAdd_11_1_F400_uid2_rndu> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPAdd_11_1_F400_uid2_rndu> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPAdd_11_1_F400_uid2_rndu> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPSub_11_1_F400_uid2_rndd> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPSub_11_1_F400_uid2_rndd> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPSub_11_1_F400_uid2_rndd> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPSub_11_1_F400_uid2_rndu> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPSub_11_1_F400_uid2_rndu> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPSub_11_1_F400_uid2_rndu> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
INFO:Xst:2261 - The FF/Latch <signX_d1> in Unit <FPSub_11_1_F400_uid2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_5> 
INFO:Xst:2261 - The FF/Latch <excY_d1_0> in Unit <FPSub_11_1_F400_uid2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_0> 
INFO:Xst:2261 - The FF/Latch <excY_d1_1> in Unit <FPSub_11_1_F400_uid2> is equivalent to the following FF/Latch, which will be removed : <sXsYExnXY_d1_1> 
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessX0_X1/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessY0_Y1/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <lessZ0_Z1/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tymax_txmax/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_tzmax_tymax/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_than_txmax_tzmax/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_txmin_tzmin/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tzmin_tymin/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_than_tymin_txmin/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanZ/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanY/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_thanX/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_tfar_tnear/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <gre_or_eq_txmin_tymin/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/fracR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_1> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_3> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_6> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_7> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_8> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_9> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <less_or_eq_txmax_tymax/FPsub/expR_d1_10> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1710 - FF/Latch <FPAddZ0UP/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ1/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY1/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX1/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ2/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY2/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX2/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ1_divzLOW_rndu/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY2_divyUP_rndd/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX1_divxUP/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX1_divxUP/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX1_divxLOW_rndd/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX1_divxLOW_rndd/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX2_divxLOW/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX2_divxLOW/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX2_divxUP_rndd/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX2_divxUP_rndd/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lessX0_X1/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lessY0_Y1/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lessZ0_Z1/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <less_than_tymax_txmax/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <less_than_tzmax_tymax/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <less_than_txmax_tzmax/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_than_txmin_tzmin/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_than_tzmin_tymin/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_than_tymin_txmin/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_thanZ/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_thanY/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_thanX/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_or_eq_tfar_tnear/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_or_eq_txmin_tymin/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <less_or_eq_txmax_tymax/FPsub/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ2_divzUP_rndu/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY1_divyLOW_rndu/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY2_divyUP_rndu/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX1_divxLOW_rndu/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX2_divxUP_rndu/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ1_divzUP/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ1_divzUP/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ1_divzLOW_rndd/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ2_divzLOW/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ2_divzLOW/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ2_divzUP_rndd/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ2_divzUP_rndd/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY1_divyUP/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY1_divyUP/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY1_divyLOW_rndd/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY1_divyLOW_rndd/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY2_divyLOW/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY2_divyLOW/expSumPreSub_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY2_divyUP_rndd/sigProdExt_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/extendedExpInc_d1_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/sXsYExnXY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/excY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/expDiff_d1_11> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/excY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/newY_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/shiftedFracY_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <less_than_tzmax_tymax/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <less_than_tymax_txmax/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <less_or_eq_txmax_tymax/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_or_eq_txmin_tymin/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_or_eq_tfar_tnear/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <less_than_txmax_tzmax/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_thanX/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_thanY/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_than_txmin_tzmin/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_than_tzmin_tymin/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_than_tymin_txmin/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gre_thanZ/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ1/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY1/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX1/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubZ2/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubY2/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPsubX2/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lessX0_X1/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lessY0_Y1/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lessZ0_Z1/FPsub/extendedExpInc_d2_12> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FPAddY2UP/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/shiftedFracY_d1_3> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/shiftedFracY_d1_4> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/shiftedFracY_d1_0> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/shiftedFracY_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/shiftedFracY_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzLOW/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyLOW/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxLOW/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0LOW/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0LOW/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0LOW/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivzUP/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivyUP/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAdddivxUP/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ0UP/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY0UP/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_10> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_9> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_8> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_7> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_6> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_2> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_0> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX0UP/expDiff_d1_1> is unconnected in block <Ray_AABB_11_1>.
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/newX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/newX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/exc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/exc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/exc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/exc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/sigProd_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/sigProd_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPAdddivzLOW/signX_d1> <FPAdddivzUP/EffSub_d1> <FPAdddivzUP/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/sigProd_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/sigProd_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/newX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/newX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddY1LOW/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY1LOW/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/exc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/exc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPAddX2UP/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX2UP/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPAddY2UP/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY2UP/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzUP/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzUP/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/sigProd_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/sigProd_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/sigProd_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/sigProd_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPsubY2_divyUP_rndu/sigProd_d1_0> <FPsubY2_divyUP_rndd/sigProd_d1_3> <FPsubY2_divyUP_rndd/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/newX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/newX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddZ2UP/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ2UP/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/newX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/newX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/exc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/exc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPsubY1_divyLOW_rndu/sigProd_d1_0> <FPsubY1_divyLOW_rndd/sigProd_d1_3> <FPsubY1_divyLOW_rndd/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/exc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/exc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPAddZ0LOW/signX_d1> <FPAddZ0UP/EffSub_d1> <FPAddZ0UP/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/exc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/exc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPsubZ2_divzUP_rndu/sigProd_d1_0> <FPsubZ2_divzUP_rndd/sigProd_d1_3> <FPsubZ2_divzUP_rndd/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPAddX0LOW/signX_d1> <FPAddX0UP/EffSub_d1> <FPAddX0UP/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/exc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/exc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyUP/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyUP/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddZ1LOW/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ1LOW/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/newX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/newX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/sigProd_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/sigProd_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/sigProd_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/sigProd_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAddX1LOW/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX1LOW/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/sigProd_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/sigProd_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/sigProd_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/sigProd_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzLOW/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzLOW/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/newX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/newX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPsubX1_divxLOW_rndu/sigProd_d1_0> <FPsubX1_divxLOW_rndd/sigProd_d1_3> <FPsubX1_divxLOW_rndd/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPsubZ1_divzLOW_rndu/sigProd_d1_0> <FPsubZ1_divzLOW_rndd/sigProd_d1_3> <FPsubZ1_divzLOW_rndd/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPsubX2_divxUP_rndu/sigProd_d1_0> <FPsubX2_divxUP_rndd/sigProd_d1_3> <FPsubX2_divxUP_rndd/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/exc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/exc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyLOW/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyLOW/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/sigProd_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/sigProd_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/sigProd_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/sigProd_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxUP/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxUP/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/exc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/exc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/exc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/exc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPAdddivxLOW/signX_d1> <FPAdddivxUP/EffSub_d1> <FPAdddivxUP/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxLOW/sigProd_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxLOW/sigProd_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/exc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/exc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/exc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/exc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPAdddivyLOW/signX_d1> <FPAdddivyUP/EffSub_d1> <FPAdddivyUP/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/sigProd_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/sigProd_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/sigProd_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/sigProd_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following 3 FFs/Latches, which will be removed : <FPAddY0LOW/signX_d1> <FPAddY0UP/EffSub_d1> <FPAddY0UP/signX_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/exc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/exc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/exc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/exc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/newX_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/newX_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/newX_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/newX_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/exc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/exc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/exc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/exc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/newX_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/newX_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/newX_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/newX_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/exc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/exc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/newX_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/newX_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/exc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/exc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/exc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/exc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/exc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/exc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/newX_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/newX_d2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/exc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/exc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/exc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/exc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/exc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/exc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/exc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/exc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/expX_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/expX_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/sigProdExt_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/sigProdExt_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/sticky_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/sticky_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/signR_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/signR_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/sigProdExt_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/sigProdExt_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/sticky_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/sticky_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/signR_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/signR_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/signR_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/signR_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/sigProdExt_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/sigProdExt_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/sticky_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/sticky_d1> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/signR_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/signR_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/sigProdExt_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/sigProdExt_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/sticky_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/sticky_d1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/signR_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/signR_d1> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/signR_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/signR_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/sigProdExt_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/sigProdExt_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/sticky_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/sticky_d1> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/sigProdExt_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/sigProdExt_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/sticky_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/sticky_d1> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_11> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/signR_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/signR_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/signR_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/signR_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_11> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/signR_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/signR_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/extendedExpInc_d2_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/extendedExpInc_d2_11> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/signR_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/signR_d2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_11> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/signR_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/signR_d2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/signR_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/signR_d2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_11> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_0> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_2> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/extendedExpInc_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/extendedExpInc_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/extendedExpInc_d2_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/extendedExpInc_d2_11> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/extendedExpInc_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/extendedExpInc_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/extendedExpInc_d2_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/extendedExpInc_d2_1> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/extendedExpInc_d2_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/extendedExpInc_d2_3> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/signR_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/signR_d3> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/signR_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/signR_d3> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/signR_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/signR_d3> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/signR_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/signR_d3> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/signR_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/signR_d3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/signR_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/signR_d3> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/signR_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/signR_d4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/signR_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/signR_d4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/signR_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/signR_d4> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/signR_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/signR_d4> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/signR_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/signR_d4> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/signR_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/signR_d4> 

Optimizing unit <Ray_AABB_11_1> ...
INFO:Xst:2261 - The FF/Latch <FPsubY1/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/EffSub_d1> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/EffSub_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/EffSub_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/EffSub_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/EffSub_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/EffSub_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/EffSub_d1> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/EffSub_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/EffSub_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/EffSub_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/EffSub_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/EffSub_d3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/EffSub_d3> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/EffSub_d4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/EffSub_d4> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/EffSub_d5> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/EffSub_d5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/EffSub_d5> 

Optimizing unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndda> ...

Optimizing unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndua> ...

Optimizing unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndd> ...

Optimizing unit <LZCShifter_6_to_6_counting_8_F400_uid16_rndu> ...

Optimizing unit <LZCShifter_6_to_6_counting_8_F400_uid16> ...
WARNING:Xst:1710 - FF/Latch <FPAddX0UP/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0UP/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0UP/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0UP/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxUP/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyUP/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzUP/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/LZC_component/level2_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/LZC_component/level2_d1_1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FPAddX0LOW/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddY0LOW/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddZ0LOW/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddX1LOW/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddY1LOW/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddZ1LOW/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAdddivxLOW/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAdddivyLOW/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAdddivzLOW/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddX0UP/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddY0UP/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddZ0UP/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddX2UP/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddY2UP/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddZ2UP/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAdddivxUP/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAdddivyUP/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAdddivzUP/LZC_component/level2_d1_0> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1710 - FF/Latch <FPAddX0LOW/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/LZC_component/level2_d1_5> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/LZC_component/count2_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/eqdiffsign_d1> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX0LOW/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY0LOW/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ0LOW/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ2UP/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX1LOW/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY1LOW/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddY2UP/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddZ1LOW/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivxLOW/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAddX2UP/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivyLOW/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FPAdddivzLOW/nZerosNew_d1_2> (without init value) has a constant value of 0 in block <Ray_AABB_11_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/EffSub_d3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/EffSub_d4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ1LOW/EffSub_d5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/EffSub_d3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/EffSub_d4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY1LOW/EffSub_d5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/EffSub_d3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/EffSub_d4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX1LOW/EffSub_d5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/EffSub_d3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/EffSub_d4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddZ2UP/EffSub_d5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/EffSub_d3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/EffSub_d4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddY2UP/EffSub_d5> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/EffSub_d3> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/EffSub_d4> is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FPAddX2UP/EffSub_d5> is unconnected in block <Ray_AABB_11_1>.
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_5> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_9> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expDiff_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expDiff_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxLOW/sign_d1> 
INFO:Xst:2261 - The FF/Latch <divzLOW_1_sliced_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divzUP_1_sliced_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxLOW/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/nZerosNew_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/nZerosNew_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/shiftedFrac_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/shiftedFrac_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_4> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_5> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_6> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <divxLOW_1_sliced_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divxUP_1_sliced_0> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_8> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/nZerosNew_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/nZerosNew_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/nZerosNew_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following 12 FFs/Latches, which will be removed : <FPAdddivyLOW/nZerosNew_d1_1> <FPAdddivxLOW/nZerosNew_d1_1> <FPAddZ1LOW/nZerosNew_d1_1> <FPAddY1LOW/nZerosNew_d1_1> <FPAddX1LOW/nZerosNew_d1_1> <FPAddZ0LOW/nZerosNew_d1_1> <FPAddY0LOW/nZerosNew_d1_1> <FPAddX0LOW/nZerosNew_d1_1> <FPAdddivzUP/nZerosNew_d1_1> <FPAddZ2UP/nZerosNew_d1_1> <FPAddY2UP/nZerosNew_d1_1> <FPAddX2UP/nZerosNew_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_12> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_13> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_13> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <divzUP_5_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divzLOW_5_12> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <divxUP_4_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divxLOW_4_12> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/excY_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/excY_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/excY_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/excY_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expDiff_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expDiff_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_2> 
INFO:Xst:2261 - The FF/Latch <divzUP_2_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divzLOW_2_12> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_3> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/excY_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/excY_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_4> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/excY_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/excY_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_12> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSig_d1_13> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSig_d1_13> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expDiff_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expDiff_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzUP/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzUP/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/expSumPreSub_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxLOW_rndd/expSumPreSub_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_12> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_13> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_13> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_4> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_12> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyLOW/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_12> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyLOW/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSig_d1_13> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSig_d1_13> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_13> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_13> 
INFO:Xst:2261 - The FF/Latch <divyUP_5_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divyLOW_5_12> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <divyUP_2_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divyLOW_2_12> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/excY_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/excY_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/excY_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/excY_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/shiftedFrac_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/shiftedFrac_d1_4> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSumPreSub_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSumPreSub_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/shiftedFrac_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/shiftedFrac_d1_4> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expDiff_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expDiff_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/LZC_component/level2_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/LZC_component/level2_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expDiff_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expDiff_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSig_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSig_d1_9> 
INFO:Xst:2261 - The FF/Latch <divxUP_5_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divxLOW_5_12> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expDiff_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expDiff_d1_0> 
INFO:Xst:2261 - The FF/Latch <divzUP_3_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divzLOW_3_12> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/nZerosNew_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/nZerosNew_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/nZerosNew_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/nZerosNew_d1_0> 
INFO:Xst:2261 - The FF/Latch <divxUP_2_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divxLOW_2_12> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/LZC_component/level2_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/LZC_component/level2_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAddY0LOW/shiftedFrac_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddY0UP/shiftedFrac_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <divyLOW_1_sliced_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divyUP_1_sliced_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/excY_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/excY_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/excY_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/excY_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzLOW/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzLOW/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/LZC_component/level2_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/LZC_component/level2_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/LZC_component/level2_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following 12 FFs/Latches, which will be removed : <FPAddY0LOW/LZC_component/level2_d1_4> <FPAddZ0LOW/LZC_component/level2_d1_4> <FPAddX1LOW/LZC_component/level2_d1_4> <FPAddY1LOW/LZC_component/level2_d1_4> <FPAddZ1LOW/LZC_component/level2_d1_4> <FPAdddivxLOW/LZC_component/level2_d1_4> <FPAdddivyLOW/LZC_component/level2_d1_4> <FPAdddivzLOW/LZC_component/level2_d1_4> <FPAddX0UP/LZC_component/level2_d1_4> <FPAddX2UP/LZC_component/level2_d1_4> <FPAddY2UP/LZC_component/level2_d1_4> <FPAddZ2UP/LZC_component/level2_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxUP/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX1_divxLOW_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX1_divxUP/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_3> 
INFO:Xst:2261 - The FF/Latch <divyUP_3_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divyLOW_3_12> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSumPreSub_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSumPreSub_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expDiff_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expDiff_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX2_divxUP_rndu/expSig_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubX2_divxUP_rndd/expSig_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2_divzUP_rndu/expSumPreSub_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ2_divzUP_rndd/expSumPreSub_d1_9> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPAddX0LOW/shiftedFrac_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddX0UP/shiftedFrac_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/excY_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/excY_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/excY_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/excY_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/LZC_component/level2_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/LZC_component/level2_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/LZC_component/level2_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/LZC_component/level2_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPAdddivzLOW/shiftedFrac_d1_4> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivzUP/shiftedFrac_d1_4> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSumPreSub_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSumPreSub_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPAdddivyLOW/nZerosNew_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivyUP/nZerosNew_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubX1/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessX0_X1/FPsub/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPAdddivxLOW/LZC_component/level2_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAdddivxUP/LZC_component/level2_d1_3> 
INFO:Xst:2261 - The FF/Latch <divzUP_4_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divzLOW_4_12> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/excY_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/excY_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/excY_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/excY_d1_1> 
INFO:Xst:2261 - The FF/Latch <divxUP_3_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divxLOW_3_12> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY2_divyUP_rndu/expSumPreSub_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY2_divyUP_rndd/expSumPreSub_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/excY_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/excY_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <gre_than_tymin_txmin/FPsub/excY_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_or_eq_txmin_tymin/FPsub/excY_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY1/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessY0_Y1/FPsub/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ2/expX_d2_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanZ/FPsub/expX_d2_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d2_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d2_5> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d2_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d2_6> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/sign_d1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyUP/sign_d1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d2_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d2_7> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/sign_d2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyUP/sign_d2> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d2_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d2_8> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1/expX_d2_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <lessZ0_Z1/FPsub/expX_d2_9> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_10> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_10> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_11> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_11> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_12> 
INFO:Xst:2261 - The FF/Latch <FPAddZ0LOW/nZerosNew_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPAddZ0UP/nZerosNew_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_13> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_13> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d1_5> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d1_5> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d1_6> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d1_6> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d1_7> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d1_7> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/expDiff_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/expDiff_d1_0> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/sXsYExnXY_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/sXsYExnXY_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d1_8> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d1_8> 
INFO:Xst:2261 - The FF/Latch <divyUP_4_12> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <divyLOW_4_12> 
INFO:Xst:2261 - The FF/Latch <less_than_tymax_txmax/FPsub/sXsYExnXY_d1_3> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <less_or_eq_txmax_tymax/FPsub/sXsYExnXY_d1_3> 
INFO:Xst:2261 - The FF/Latch <FPsubX2/expX_d1_9> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanX/FPsub/expX_d1_9> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/excY_d1_0> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/excY_d1_0> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY2/excY_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <gre_thanY/FPsub/excY_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_1> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_1> 
INFO:Xst:2261 - The FF/Latch <FPsubZ1_divzLOW_rndu/expSig_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubZ1_divzLOW_rndd/expSig_d1_2> 
INFO:Xst:2261 - The FF/Latch <FPsubY1_divyLOW_rndu/expSig_d1_2> in Unit <Ray_AABB_11_1> is equivalent to the following FF/Latch, which will be removed : <FPsubY1_divyLOW_rndd/expSig_d1_2> 

Mapping all equations...
WARNING:Xst:2677 - Node <FPAdddivzUP/LZC_component/level2_d1_5> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAdddivzUP/LZC_component/level2_d1_4> of sequential type is unconnected in block <Ray_AABB_11_1>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Ray_AABB_11_1, actual ratio is 15.
WARNING:Xst:2677 - Node <FPAddZ1LOW/EffSub_d2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddY1LOW/EffSub_d2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddX1LOW/EffSub_d2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddZ2UP/EffSub_d2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddY2UP/EffSub_d2> of sequential type is unconnected in block <Ray_AABB_11_1>.
WARNING:Xst:2677 - Node <FPAddX2UP/EffSub_d2> of sequential type is unconnected in block <Ray_AABB_11_1>.

Final Macro Processing ...

Processing Unit <Ray_AABB_11_1> :
	Found 2-bit shift register for signal <subX1_sign_2_13>.
	Found 2-bit shift register for signal <subX1_sign_2_14>.
	Found 2-bit shift register for signal <subY1_sign_2_13>.
	Found 2-bit shift register for signal <subY1_sign_2_14>.
	Found 2-bit shift register for signal <subZ1_sign_2_13>.
	Found 2-bit shift register for signal <subZ1_sign_2_14>.
	Found 2-bit shift register for signal <subX2_sign_2_13>.
	Found 2-bit shift register for signal <subX2_sign_2_14>.
	Found 2-bit shift register for signal <subY2_sign_2_13>.
	Found 2-bit shift register for signal <subY2_sign_2_14>.
	Found 2-bit shift register for signal <subZ2_sign_2_13>.
	Found 2-bit shift register for signal <subZ2_sign_2_14>.
	Found 6-bit shift register for signal <divxUP_5_0>.
	Found 6-bit shift register for signal <divxUP_5_1>.
	Found 6-bit shift register for signal <divxUP_5_2>.
	Found 6-bit shift register for signal <divxUP_5_3>.
	Found 6-bit shift register for signal <divxUP_5_4>.
	Found 6-bit shift register for signal <divxUP_5_5>.
	Found 6-bit shift register for signal <divxUP_5_6>.
	Found 6-bit shift register for signal <divxUP_5_7>.
	Found 6-bit shift register for signal <divxUP_5_8>.
	Found 6-bit shift register for signal <divxUP_5_9>.
	Found 6-bit shift register for signal <divxUP_5_10>.
	Found 6-bit shift register for signal <divxUP_5_11>.
	Found 6-bit shift register for signal <divxUP_5_12>.
	Found 4-bit shift register for signal <divxUP_5_13>.
	Found 4-bit shift register for signal <divxUP_5_14>.
	Found 6-bit shift register for signal <divxLOW_5_0>.
	Found 6-bit shift register for signal <divxLOW_5_1>.
	Found 6-bit shift register for signal <divxLOW_5_2>.
	Found 6-bit shift register for signal <divxLOW_5_3>.
	Found 6-bit shift register for signal <divxLOW_5_4>.
	Found 6-bit shift register for signal <divxLOW_5_5>.
	Found 6-bit shift register for signal <divxLOW_5_6>.
	Found 6-bit shift register for signal <divxLOW_5_7>.
	Found 6-bit shift register for signal <divxLOW_5_8>.
	Found 6-bit shift register for signal <divxLOW_5_9>.
	Found 6-bit shift register for signal <divxLOW_5_10>.
	Found 6-bit shift register for signal <divxLOW_5_11>.
	Found 4-bit shift register for signal <divxLOW_5_13>.
	Found 4-bit shift register for signal <divxLOW_5_14>.
	Found 6-bit shift register for signal <divyUP_5_0>.
	Found 6-bit shift register for signal <divyUP_5_1>.
	Found 6-bit shift register for signal <divyUP_5_2>.
	Found 6-bit shift register for signal <divyUP_5_3>.
	Found 6-bit shift register for signal <divyUP_5_4>.
	Found 6-bit shift register for signal <divyUP_5_5>.
	Found 6-bit shift register for signal <divyUP_5_6>.
	Found 6-bit shift register for signal <divyUP_5_7>.
	Found 6-bit shift register for signal <divyUP_5_8>.
	Found 6-bit shift register for signal <divyUP_5_9>.
	Found 6-bit shift register for signal <divyUP_5_10>.
	Found 6-bit shift register for signal <divyUP_5_11>.
	Found 6-bit shift register for signal <divyUP_5_12>.
	Found 4-bit shift register for signal <divyUP_5_13>.
	Found 4-bit shift register for signal <divyUP_5_14>.
	Found 6-bit shift register for signal <divyLOW_5_0>.
	Found 6-bit shift register for signal <divyLOW_5_1>.
	Found 6-bit shift register for signal <divyLOW_5_2>.
	Found 6-bit shift register for signal <divyLOW_5_3>.
	Found 6-bit shift register for signal <divyLOW_5_4>.
	Found 6-bit shift register for signal <divyLOW_5_5>.
	Found 6-bit shift register for signal <divyLOW_5_6>.
	Found 6-bit shift register for signal <divyLOW_5_7>.
	Found 6-bit shift register for signal <divyLOW_5_8>.
	Found 6-bit shift register for signal <divyLOW_5_9>.
	Found 6-bit shift register for signal <divyLOW_5_10>.
	Found 6-bit shift register for signal <divyLOW_5_11>.
	Found 4-bit shift register for signal <divyLOW_5_13>.
	Found 4-bit shift register for signal <divyLOW_5_14>.
	Found 6-bit shift register for signal <divzUP_5_0>.
	Found 6-bit shift register for signal <divzUP_5_1>.
	Found 6-bit shift register for signal <divzUP_5_2>.
	Found 6-bit shift register for signal <divzUP_5_3>.
	Found 6-bit shift register for signal <divzUP_5_4>.
	Found 6-bit shift register for signal <divzUP_5_5>.
	Found 6-bit shift register for signal <divzUP_5_6>.
	Found 6-bit shift register for signal <divzUP_5_7>.
	Found 6-bit shift register for signal <divzUP_5_8>.
	Found 6-bit shift register for signal <divzUP_5_9>.
	Found 6-bit shift register for signal <divzUP_5_10>.
	Found 6-bit shift register for signal <divzUP_5_11>.
	Found 6-bit shift register for signal <divzUP_5_12>.
	Found 4-bit shift register for signal <divzUP_5_13>.
	Found 4-bit shift register for signal <divzUP_5_14>.
	Found 6-bit shift register for signal <divzLOW_5_0>.
	Found 6-bit shift register for signal <divzLOW_5_1>.
	Found 6-bit shift register for signal <divzLOW_5_2>.
	Found 6-bit shift register for signal <divzLOW_5_3>.
	Found 6-bit shift register for signal <divzLOW_5_4>.
	Found 6-bit shift register for signal <divzLOW_5_5>.
	Found 6-bit shift register for signal <divzLOW_5_6>.
	Found 6-bit shift register for signal <divzLOW_5_7>.
	Found 6-bit shift register for signal <divzLOW_5_8>.
	Found 6-bit shift register for signal <divzLOW_5_9>.
	Found 6-bit shift register for signal <divzLOW_5_10>.
	Found 6-bit shift register for signal <divzLOW_5_11>.
	Found 4-bit shift register for signal <divzLOW_5_13>.
	Found 4-bit shift register for signal <divzLOW_5_14>.
	Found 2-bit shift register for signal <sdivx_2>.
	Found 2-bit shift register for signal <sdivy_2>.
	Found 2-bit shift register for signal <sdivz_2>.
	Found 6-bit shift register for signal <txmax_6_0>.
	Found 6-bit shift register for signal <txmax_6_1>.
	Found 6-bit shift register for signal <txmax_6_2>.
	Found 6-bit shift register for signal <txmax_6_3>.
	Found 6-bit shift register for signal <txmax_6_4>.
	Found 6-bit shift register for signal <txmax_6_5>.
	Found 6-bit shift register for signal <txmax_6_6>.
	Found 6-bit shift register for signal <txmax_6_7>.
	Found 6-bit shift register for signal <txmax_6_8>.
	Found 6-bit shift register for signal <txmax_6_9>.
	Found 6-bit shift register for signal <txmax_6_10>.
	Found 6-bit shift register for signal <txmax_6_11>.
	Found 6-bit shift register for signal <txmax_6_12>.
	Found 6-bit shift register for signal <txmax_6_13>.
	Found 6-bit shift register for signal <txmax_6_14>.
	Found 6-bit shift register for signal <tymax_6_0>.
	Found 6-bit shift register for signal <tymax_6_1>.
	Found 6-bit shift register for signal <tymax_6_2>.
	Found 6-bit shift register for signal <tymax_6_3>.
	Found 6-bit shift register for signal <tymax_6_4>.
	Found 6-bit shift register for signal <tymax_6_5>.
	Found 6-bit shift register for signal <tymax_6_6>.
	Found 6-bit shift register for signal <tymax_6_7>.
	Found 6-bit shift register for signal <tymax_6_8>.
	Found 6-bit shift register for signal <tymax_6_9>.
	Found 6-bit shift register for signal <tymax_6_10>.
	Found 6-bit shift register for signal <tymax_6_11>.
	Found 6-bit shift register for signal <tymax_6_12>.
	Found 6-bit shift register for signal <tymax_6_13>.
	Found 6-bit shift register for signal <tymax_6_14>.
	Found 6-bit shift register for signal <tzmax_6_0>.
	Found 6-bit shift register for signal <tzmax_6_1>.
	Found 6-bit shift register for signal <tzmax_6_2>.
	Found 6-bit shift register for signal <tzmax_6_3>.
	Found 6-bit shift register for signal <tzmax_6_4>.
	Found 6-bit shift register for signal <tzmax_6_5>.
	Found 6-bit shift register for signal <tzmax_6_6>.
	Found 6-bit shift register for signal <tzmax_6_7>.
	Found 6-bit shift register for signal <tzmax_6_8>.
	Found 6-bit shift register for signal <tzmax_6_9>.
	Found 6-bit shift register for signal <tzmax_6_10>.
	Found 6-bit shift register for signal <tzmax_6_11>.
	Found 6-bit shift register for signal <tzmax_6_12>.
	Found 6-bit shift register for signal <tzmax_6_13>.
	Found 6-bit shift register for signal <tzmax_6_14>.
	Found 6-bit shift register for signal <txmin_6_0>.
	Found 6-bit shift register for signal <txmin_6_1>.
	Found 6-bit shift register for signal <txmin_6_2>.
	Found 6-bit shift register for signal <txmin_6_3>.
	Found 6-bit shift register for signal <txmin_6_4>.
	Found 6-bit shift register for signal <txmin_6_5>.
	Found 6-bit shift register for signal <txmin_6_6>.
	Found 6-bit shift register for signal <txmin_6_7>.
	Found 6-bit shift register for signal <txmin_6_8>.
	Found 6-bit shift register for signal <txmin_6_9>.
	Found 6-bit shift register for signal <txmin_6_10>.
	Found 6-bit shift register for signal <txmin_6_11>.
	Found 6-bit shift register for signal <txmin_6_12>.
	Found 6-bit shift register for signal <txmin_6_13>.
	Found 6-bit shift register for signal <txmin_6_14>.
	Found 6-bit shift register for signal <tymin_6_0>.
	Found 6-bit shift register for signal <tymin_6_1>.
	Found 6-bit shift register for signal <tymin_6_2>.
	Found 6-bit shift register for signal <tymin_6_3>.
	Found 6-bit shift register for signal <tymin_6_4>.
	Found 6-bit shift register for signal <tymin_6_5>.
	Found 6-bit shift register for signal <tymin_6_6>.
	Found 6-bit shift register for signal <tymin_6_7>.
	Found 6-bit shift register for signal <tymin_6_8>.
	Found 6-bit shift register for signal <tymin_6_9>.
	Found 6-bit shift register for signal <tymin_6_10>.
	Found 6-bit shift register for signal <tymin_6_11>.
	Found 6-bit shift register for signal <tymin_6_12>.
	Found 6-bit shift register for signal <tymin_6_13>.
	Found 6-bit shift register for signal <tymin_6_14>.
	Found 6-bit shift register for signal <tzmin_6_0>.
	Found 6-bit shift register for signal <tzmin_6_1>.
	Found 6-bit shift register for signal <tzmin_6_2>.
	Found 6-bit shift register for signal <tzmin_6_3>.
	Found 6-bit shift register for signal <tzmin_6_4>.
	Found 6-bit shift register for signal <tzmin_6_5>.
	Found 6-bit shift register for signal <tzmin_6_6>.
	Found 6-bit shift register for signal <tzmin_6_7>.
	Found 6-bit shift register for signal <tzmin_6_8>.
	Found 6-bit shift register for signal <tzmin_6_9>.
	Found 6-bit shift register for signal <tzmin_6_10>.
	Found 6-bit shift register for signal <tzmin_6_11>.
	Found 6-bit shift register for signal <tzmin_6_12>.
	Found 6-bit shift register for signal <tzmin_6_13>.
	Found 6-bit shift register for signal <tzmin_6_14>.
	Found 17-bit shift register for signal <xp1_17>.
	Found 17-bit shift register for signal <xp2_17>.
	Found 17-bit shift register for signal <yp1_17>.
	Found 17-bit shift register for signal <yp2_17>.
	Found 17-bit shift register for signal <zp1_17>.
	Found 17-bit shift register for signal <zp2_17>.
	Found 6-bit shift register for signal <tfar_sign_6_12>.
	Found 6-bit shift register for signal <tfar_sign_6_13>.
	Found 6-bit shift register for signal <tfar_sign_6_14>.
	Found 26-bit shift register for signal <xdir_26>.
	Found 26-bit shift register for signal <ydir_26>.
	Found 26-bit shift register for signal <zdir_26>.
	Found 4-bit shift register for signal <FPAdddivzLOW/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAdddivzLOW/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAdddivzLOW/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAdddivzLOW/EffSub_d5>.
	Found 2-bit shift register for signal <FPAdddivzLOW/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAdddivzLOW/signR_d3>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_10>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_9>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_8>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_7>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_6>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_5>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_4>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_3>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_2>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_1>.
	Found 2-bit shift register for signal <FPAdddivzLOW/expX_d2_0>.
	Found 4-bit shift register for signal <FPAdddivyLOW/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAdddivyLOW/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAdddivyLOW/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAdddivyLOW/EffSub_d5>.
	Found 2-bit shift register for signal <FPAdddivyLOW/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAdddivyLOW/signR_d3>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_10>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_9>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_8>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_7>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_6>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_5>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_4>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_3>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_2>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_1>.
	Found 2-bit shift register for signal <FPAdddivyLOW/expX_d2_0>.
	Found 4-bit shift register for signal <FPAdddivxLOW/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAdddivxLOW/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAdddivxLOW/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAdddivxLOW/EffSub_d5>.
	Found 2-bit shift register for signal <FPAdddivxLOW/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAdddivxLOW/signR_d3>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_10>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_9>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_8>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_7>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_6>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_5>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_4>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_3>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_2>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_1>.
	Found 2-bit shift register for signal <FPAdddivxLOW/expX_d2_0>.
	Found 4-bit shift register for signal <FPAddZ1LOW/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAddZ1LOW/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddZ1LOW/excRt_d4_0>.
	Found 2-bit shift register for signal <FPAddZ1LOW/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAddZ1LOW/signR_d3>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_10>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_9>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_8>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_7>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_6>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_5>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_4>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_3>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_2>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_1>.
	Found 2-bit shift register for signal <FPAddZ1LOW/expX_d2_0>.
	Found 4-bit shift register for signal <FPAddY1LOW/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAddY1LOW/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddY1LOW/excRt_d4_0>.
	Found 2-bit shift register for signal <FPAddY1LOW/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAddY1LOW/signR_d3>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_10>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_9>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_8>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_7>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_6>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_5>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_4>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_3>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_2>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_1>.
	Found 2-bit shift register for signal <FPAddY1LOW/expX_d2_0>.
	Found 4-bit shift register for signal <FPAddX1LOW/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAddX1LOW/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddX1LOW/excRt_d4_0>.
	Found 2-bit shift register for signal <FPAddX1LOW/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAddX1LOW/signR_d3>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_10>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_9>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_8>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_7>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_6>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_5>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_4>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_3>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_2>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_1>.
	Found 2-bit shift register for signal <FPAddX1LOW/expX_d2_0>.
	Found 4-bit shift register for signal <FPAddZ0LOW/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAddZ0LOW/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddZ0LOW/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAddZ0LOW/EffSub_d5>.
	Found 2-bit shift register for signal <FPAddZ0LOW/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAddZ0LOW/signR_d3>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_10>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_9>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_8>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_7>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_6>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_5>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_4>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_3>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_2>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_1>.
	Found 2-bit shift register for signal <FPAddZ0LOW/expX_d2_0>.
	Found 4-bit shift register for signal <FPAddY0LOW/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAddY0LOW/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddY0LOW/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAddY0LOW/EffSub_d5>.
	Found 2-bit shift register for signal <FPAddY0LOW/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAddY0LOW/signR_d3>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_10>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_9>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_8>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_7>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_6>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_5>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_4>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_3>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_2>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_1>.
	Found 2-bit shift register for signal <FPAddY0LOW/expX_d2_0>.
	Found 4-bit shift register for signal <FPAddX0LOW/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAddX0LOW/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddX0LOW/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAddX0LOW/EffSub_d5>.
	Found 2-bit shift register for signal <FPAddX0LOW/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAddX0LOW/signR_d3>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_10>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_9>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_8>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_7>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_6>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_5>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_4>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_3>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_2>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_1>.
	Found 2-bit shift register for signal <FPAddX0LOW/expX_d2_0>.
	Found 4-bit shift register for signal <FPAdddivzUP/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAdddivzUP/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAdddivyUP/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAdddivyUP/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAdddivxUP/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAdddivxUP/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAddZ2UP/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAddZ2UP/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddZ2UP/excRt_d4_0>.
	Found 2-bit shift register for signal <FPAddZ2UP/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAddZ2UP/signR_d3>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_10>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_9>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_8>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_7>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_6>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_5>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_4>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_3>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_2>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_1>.
	Found 2-bit shift register for signal <FPAddZ2UP/expX_d2_0>.
	Found 4-bit shift register for signal <FPAddY2UP/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAddY2UP/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddY2UP/excRt_d4_0>.
	Found 2-bit shift register for signal <FPAddY2UP/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAddY2UP/signR_d3>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_10>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_9>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_8>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_7>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_6>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_5>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_4>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_3>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_2>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_1>.
	Found 2-bit shift register for signal <FPAddY2UP/expX_d2_0>.
	Found 4-bit shift register for signal <FPAddX2UP/shiftedFrac_d1_4>.
	Found 4-bit shift register for signal <FPAddX2UP/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddX2UP/excRt_d4_0>.
	Found 2-bit shift register for signal <FPAddX2UP/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPAddX2UP/signR_d3>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_10>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_9>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_8>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_7>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_6>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_5>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_4>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_3>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_2>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_1>.
	Found 2-bit shift register for signal <FPAddX2UP/expX_d2_0>.
	Found 4-bit shift register for signal <FPAddZ0UP/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddZ0UP/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAddY0UP/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddY0UP/excRt_d4_0>.
	Found 4-bit shift register for signal <FPAddX0UP/excRt_d4_1>.
	Found 4-bit shift register for signal <FPAddX0UP/excRt_d4_0>.
	Found 3-bit shift register for signal <FPsubZ1/excRt_d4_1>.
	Found 3-bit shift register for signal <FPsubZ1/excRt_d4_0>.
	Found 3-bit shift register for signal <FPsubZ1/EffSub_d5>.
	Found 2-bit shift register for signal <FPsubZ1/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPsubZ1/signR_d3>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_10>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_9>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_8>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_7>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_6>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_5>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_4>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_3>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_2>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_1>.
	Found 2-bit shift register for signal <FPsubZ1/expX_d2_0>.
	Found 3-bit shift register for signal <FPsubY1/excRt_d4_1>.
	Found 3-bit shift register for signal <FPsubY1/excRt_d4_0>.
	Found 3-bit shift register for signal <FPsubY1/EffSub_d5>.
	Found 2-bit shift register for signal <FPsubY1/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPsubY1/signR_d3>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_10>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_9>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_8>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_7>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_6>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_5>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_4>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_3>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_2>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_1>.
	Found 2-bit shift register for signal <FPsubY1/expX_d2_0>.
	Found 3-bit shift register for signal <FPsubX1/excRt_d4_1>.
	Found 3-bit shift register for signal <FPsubX1/excRt_d4_0>.
	Found 3-bit shift register for signal <FPsubX1/EffSub_d5>.
	Found 2-bit shift register for signal <FPsubX1/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPsubX1/signR_d3>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_10>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_9>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_8>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_7>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_6>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_5>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_4>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_3>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_2>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_1>.
	Found 2-bit shift register for signal <FPsubX1/expX_d2_0>.
	Found 3-bit shift register for signal <FPsubZ2/excRt_d4_1>.
	Found 3-bit shift register for signal <FPsubZ2/excRt_d4_0>.
	Found 3-bit shift register for signal <FPsubZ2/EffSub_d5>.
	Found 2-bit shift register for signal <FPsubZ2/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPsubZ2/signR_d3>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_10>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_9>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_8>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_7>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_6>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_5>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_4>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_3>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_2>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_1>.
	Found 2-bit shift register for signal <FPsubZ2/expX_d2_0>.
	Found 3-bit shift register for signal <FPsubY2/excRt_d4_1>.
	Found 3-bit shift register for signal <FPsubY2/excRt_d4_0>.
	Found 3-bit shift register for signal <FPsubY2/EffSub_d5>.
	Found 2-bit shift register for signal <FPsubY2/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPsubY2/signR_d3>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_10>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_9>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_8>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_7>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_6>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_5>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_4>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_3>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_2>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_1>.
	Found 2-bit shift register for signal <FPsubY2/expX_d2_0>.
	Found 3-bit shift register for signal <FPsubX2/excRt_d4_1>.
	Found 3-bit shift register for signal <FPsubX2/excRt_d4_0>.
	Found 3-bit shift register for signal <FPsubX2/EffSub_d5>.
	Found 2-bit shift register for signal <FPsubX2/extendedExpInc_d2_0>.
	Found 2-bit shift register for signal <FPsubX2/signR_d3>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_10>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_9>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_8>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_7>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_6>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_5>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_4>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_3>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_2>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_1>.
	Found 2-bit shift register for signal <FPsubX2/expX_d2_0>.
	Found 3-bit shift register for signal <lessX0_X1/FPsub/excRt_d4_1>.
	Found 3-bit shift register for signal <lessX0_X1/FPsub/excRt_d4_0>.
	Found 2-bit shift register for signal <lessX0_X1/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <lessX0_X1/FPsub/signR_d4>.
	Found 2-bit shift register for signal <lessX0_X1/FPsub/expX_d2_4>.
	Found 2-bit shift register for signal <lessX0_X1/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <lessX0_X1/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <lessX0_X1/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <lessX0_X1/FPsub/expX_d2_0>.
	Found 3-bit shift register for signal <lessY0_Y1/FPsub/excRt_d4_1>.
	Found 3-bit shift register for signal <lessY0_Y1/FPsub/excRt_d4_0>.
	Found 2-bit shift register for signal <lessY0_Y1/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <lessY0_Y1/FPsub/signR_d4>.
	Found 2-bit shift register for signal <lessY0_Y1/FPsub/expX_d2_4>.
	Found 2-bit shift register for signal <lessY0_Y1/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <lessY0_Y1/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <lessY0_Y1/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <lessY0_Y1/FPsub/expX_d2_0>.
	Found 3-bit shift register for signal <lessZ0_Z1/FPsub/excRt_d4_1>.
	Found 3-bit shift register for signal <lessZ0_Z1/FPsub/excRt_d4_0>.
	Found 2-bit shift register for signal <lessZ0_Z1/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <lessZ0_Z1/FPsub/signR_d4>.
	Found 2-bit shift register for signal <lessZ0_Z1/FPsub/expX_d2_4>.
	Found 2-bit shift register for signal <lessZ0_Z1/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <lessZ0_Z1/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <lessZ0_Z1/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <lessZ0_Z1/FPsub/expX_d2_0>.
	Found 3-bit shift register for signal <less_than_tymax_txmax/FPsub/excRt_d4_1>.
	Found 3-bit shift register for signal <less_than_tymax_txmax/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <less_than_tymax_txmax/FPsub/EffSub_d5>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <less_than_tymax_txmax/FPsub/signR_d4>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_10>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_9>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_8>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_7>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_6>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_5>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_4>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <less_than_tymax_txmax/FPsub/expX_d2_0>.
	Found 3-bit shift register for signal <less_than_tzmax_tymax/FPsub/excRt_d4_1>.
	Found 3-bit shift register for signal <less_than_tzmax_tymax/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <less_than_tzmax_tymax/FPsub/EffSub_d5>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <less_than_tzmax_tymax/FPsub/signR_d4>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_10>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_9>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_8>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_7>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_6>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_5>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_4>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <less_than_tzmax_tymax/FPsub/expX_d2_0>.
	Found 3-bit shift register for signal <less_than_txmax_tzmax/FPsub/excRt_d4_1>.
	Found 3-bit shift register for signal <less_than_txmax_tzmax/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <less_than_txmax_tzmax/FPsub/EffSub_d5>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <less_than_txmax_tzmax/FPsub/signR_d4>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_10>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_9>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_8>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_7>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_6>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_5>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_4>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <less_than_txmax_tzmax/FPsub/expX_d2_0>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_0>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_4>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_5>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_6>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_7>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_8>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_9>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/expX_d2_10>.
	Found 3-bit shift register for signal <gre_than_txmin_tzmin/FPsub/signR_d4>.
	Found 2-bit shift register for signal <gre_than_txmin_tzmin/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <gre_than_txmin_tzmin/FPsub/EffSub_d5>.
	Found 3-bit shift register for signal <gre_than_txmin_tzmin/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <gre_than_txmin_tzmin/FPsub/excRt_d4_1>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_0>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_4>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_5>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_6>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_7>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_8>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_9>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/expX_d2_10>.
	Found 3-bit shift register for signal <gre_than_tzmin_tymin/FPsub/signR_d4>.
	Found 2-bit shift register for signal <gre_than_tzmin_tymin/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <gre_than_tzmin_tymin/FPsub/EffSub_d5>.
	Found 3-bit shift register for signal <gre_than_tzmin_tymin/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <gre_than_tzmin_tymin/FPsub/excRt_d4_1>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_0>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_4>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_5>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_6>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_7>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_8>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_9>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/expX_d2_10>.
	Found 3-bit shift register for signal <gre_than_tymin_txmin/FPsub/signR_d4>.
	Found 2-bit shift register for signal <gre_than_tymin_txmin/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <gre_than_tymin_txmin/FPsub/EffSub_d5>.
	Found 3-bit shift register for signal <gre_than_tymin_txmin/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <gre_than_tymin_txmin/FPsub/excRt_d4_1>.
	Found 2-bit shift register for signal <gre_thanZ/FPsub/expX_d2_0>.
	Found 2-bit shift register for signal <gre_thanZ/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <gre_thanZ/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <gre_thanZ/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <gre_thanZ/FPsub/expX_d2_4>.
	Found 3-bit shift register for signal <gre_thanZ/FPsub/signR_d4>.
	Found 2-bit shift register for signal <gre_thanZ/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <gre_thanZ/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <gre_thanZ/FPsub/excRt_d4_1>.
	Found 2-bit shift register for signal <gre_thanY/FPsub/expX_d2_0>.
	Found 2-bit shift register for signal <gre_thanY/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <gre_thanY/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <gre_thanY/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <gre_thanY/FPsub/expX_d2_4>.
	Found 3-bit shift register for signal <gre_thanY/FPsub/signR_d4>.
	Found 2-bit shift register for signal <gre_thanY/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <gre_thanY/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <gre_thanY/FPsub/excRt_d4_1>.
	Found 2-bit shift register for signal <gre_thanX/FPsub/expX_d2_0>.
	Found 2-bit shift register for signal <gre_thanX/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <gre_thanX/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <gre_thanX/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <gre_thanX/FPsub/expX_d2_4>.
	Found 3-bit shift register for signal <gre_thanX/FPsub/signR_d4>.
	Found 2-bit shift register for signal <gre_thanX/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <gre_thanX/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <gre_thanX/FPsub/excRt_d4_1>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_0>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_4>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_5>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_6>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_7>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_8>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_9>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/expX_d2_10>.
	Found 3-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/signR_d4>.
	Found 2-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/EffSub_d5>.
	Found 3-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <gre_or_eq_tfar_tnear/FPsub/excRt_d4_1>.
	Found 2-bit shift register for signal <gre_or_eq_txmin_tymin/FPsub/expX_d2_0>.
	Found 2-bit shift register for signal <gre_or_eq_txmin_tymin/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <gre_or_eq_txmin_tymin/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <gre_or_eq_txmin_tymin/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <gre_or_eq_txmin_tymin/FPsub/expX_d2_4>.
	Found 3-bit shift register for signal <gre_or_eq_txmin_tymin/FPsub/signR_d4>.
	Found 2-bit shift register for signal <gre_or_eq_txmin_tymin/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <gre_or_eq_txmin_tymin/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <gre_or_eq_txmin_tymin/FPsub/excRt_d4_1>.
	Found 2-bit shift register for signal <less_or_eq_txmax_tymax/FPsub/expX_d2_0>.
	Found 2-bit shift register for signal <less_or_eq_txmax_tymax/FPsub/expX_d2_1>.
	Found 2-bit shift register for signal <less_or_eq_txmax_tymax/FPsub/expX_d2_2>.
	Found 2-bit shift register for signal <less_or_eq_txmax_tymax/FPsub/expX_d2_3>.
	Found 2-bit shift register for signal <less_or_eq_txmax_tymax/FPsub/expX_d2_4>.
	Found 3-bit shift register for signal <less_or_eq_txmax_tymax/FPsub/signR_d4>.
	Found 2-bit shift register for signal <less_or_eq_txmax_tymax/FPsub/extendedExpInc_d2_0>.
	Found 3-bit shift register for signal <less_or_eq_txmax_tymax/FPsub/excRt_d4_0>.
	Found 3-bit shift register for signal <less_or_eq_txmax_tymax/FPsub/excRt_d4_1>.
Unit <Ray_AABB_11_1> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2627
 Flip-Flops                                            : 2627
# Shift Registers                                      : 694
 17-bit shift register                                 : 6
 2-bit shift register                                  : 381
 26-bit shift register                                 : 3
 3-bit shift register                                  : 70
 4-bit shift register                                  : 66
 6-bit shift register                                  : 168

=========================================================================
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAdddivzLOW/Mshreg_excRt_d3_1> <FPAdddivzUP/Mshreg_excRt_d3_1> are equivalent, XST will keep only <FPAdddivzLOW/Mshreg_excRt_d3_1>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAdddivzLOW/Mshreg_excRt_d3_0> <FPAdddivzUP/Mshreg_excRt_d3_0> are equivalent, XST will keep only <FPAdddivzLOW/Mshreg_excRt_d3_0>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAdddivyLOW/Mshreg_excRt_d3_0> <FPAdddivyUP/Mshreg_excRt_d3_0> are equivalent, XST will keep only <FPAdddivyLOW/Mshreg_excRt_d3_0>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAdddivyLOW/Mshreg_excRt_d3_1> <FPAdddivyUP/Mshreg_excRt_d3_1> are equivalent, XST will keep only <FPAdddivyLOW/Mshreg_excRt_d3_1>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAdddivxLOW/Mshreg_excRt_d3_1> <FPAdddivxUP/Mshreg_excRt_d3_1> are equivalent, XST will keep only <FPAdddivxLOW/Mshreg_excRt_d3_1>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAdddivxLOW/Mshreg_excRt_d3_0> <FPAdddivxUP/Mshreg_excRt_d3_0> are equivalent, XST will keep only <FPAdddivxLOW/Mshreg_excRt_d3_0>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAddZ0LOW/Mshreg_excRt_d3_1> <FPAddZ0UP/Mshreg_excRt_d3_1> are equivalent, XST will keep only <FPAddZ0LOW/Mshreg_excRt_d3_1>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAddZ0LOW/Mshreg_excRt_d3_0> <FPAddZ0UP/Mshreg_excRt_d3_0> are equivalent, XST will keep only <FPAddZ0LOW/Mshreg_excRt_d3_0>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAddY0LOW/Mshreg_excRt_d3_1> <FPAddY0UP/Mshreg_excRt_d3_1> are equivalent, XST will keep only <FPAddY0LOW/Mshreg_excRt_d3_1>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAddY0LOW/Mshreg_excRt_d3_0> <FPAddY0UP/Mshreg_excRt_d3_0> are equivalent, XST will keep only <FPAddY0LOW/Mshreg_excRt_d3_0>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAddX0LOW/Mshreg_excRt_d3_0> <FPAddX0UP/Mshreg_excRt_d3_0> are equivalent, XST will keep only <FPAddX0LOW/Mshreg_excRt_d3_0>.
INFO:Xst:2146 - In block <Ray_AABB_11_1>, Shifter <FPAddX0LOW/Mshreg_excRt_d3_1> <FPAddX0UP/Mshreg_excRt_d3_1> are equivalent, XST will keep only <FPAddX0LOW/Mshreg_excRt_d3_1>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Ray_AABB_11_1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7355
#      GND                         : 1
#      INV                         : 433
#      LUT1                        : 753
#      LUT2                        : 678
#      LUT3                        : 516
#      LUT4                        : 652
#      LUT5                        : 377
#      LUT6                        : 673
#      MUXCY                       : 1752
#      MUXF7                       : 12
#      MUXF8                       : 6
#      VCC                         : 1
#      XORCY                       : 1501
# FlipFlops/Latches                : 3309
#      FD                          : 2492
#      FDC                         : 15
#      FDE                         : 802
# Shift Registers                  : 682
#      SRLC16E                     : 679
#      SRLC32E                     : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 185
#      IBUF                        : 184
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3309  out of  106400     3%  
 Number of Slice LUTs:                 4764  out of  53200     8%  
    Number used as Logic:              4082  out of  53200     7%  
    Number used as Memory:              682  out of  17400     3%  
       Number used as SRL:              682

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5306
   Number with an unused Flip Flop:    1997  out of   5306    37%  
   Number with an unused LUT:           542  out of   5306    10%  
   Number of fully used LUT-FF pairs:  2767  out of   5306    52%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                         186
 Number of bonded IOBs:                 186  out of    200    93%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3991  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.931ns (Maximum Frequency: 341.134MHz)
   Minimum input arrival time before clock: 1.285ns
   Maximum output required time after clock: 0.515ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.931ns (frequency: 341.134MHz)
  Total number of paths / destination ports: 166421 / 3883
-------------------------------------------------------------------------
Delay:               2.931ns (Levels of Logic = 16)
  Source:            FPAddZ0LOW/excRt_d4_0 (FF)
  Destination:       FPsubZ2/expDiff_d1_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: FPAddZ0LOW/excRt_d4_0 to FPsubZ2/expDiff_d1_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.232   0.484  FPAddZ0LOW/excRt_d4_0 (FPAddZ0LOW/excRt_d4_0)
     LUT4:I0->O            5   0.043   0.475  FPsubZ2/Mmux_newX1861 (FPsubZ2/Mmux_newX186)
     LUT4:I0->O            1   0.043   0.000  FPsubZ2/Mcompar_excExpFracY[13]_excExpFracX[13]_LessThan_24_o_lut<6> (FPsubZ2/Mcompar_excExpFracY[13]_excExpFracX[13]_LessThan_24_o_lut<6>)
     MUXCY:S->O           19   0.365   0.373  FPsubZ2/Mcompar_excExpFracY[13]_excExpFracX[13]_LessThan_24_o_cy<6> (FPsubZ2/excExpFracY[13]_excExpFracX[13]_LessThan_24_o)
     LUT3:I2->O            1   0.043   0.279  FPsubZ2/newX<1>1 (FPsubZ2/newX<1>)
     MUXCY:DI->O           1   0.218   0.000  FPsubZ2/Mmux_expDiff_rs_cy<0> (FPsubZ2/Mmux_expDiff_rs_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  FPsubZ2/Mmux_expDiff_rs_cy<1> (FPsubZ2/Mmux_expDiff_rs_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  FPsubZ2/Mmux_expDiff_rs_cy<2> (FPsubZ2/Mmux_expDiff_rs_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  FPsubZ2/Mmux_expDiff_rs_cy<3> (FPsubZ2/Mmux_expDiff_rs_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  FPsubZ2/Mmux_expDiff_rs_cy<4> (FPsubZ2/Mmux_expDiff_rs_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  FPsubZ2/Mmux_expDiff_rs_cy<5> (FPsubZ2/Mmux_expDiff_rs_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  FPsubZ2/Mmux_expDiff_rs_cy<6> (FPsubZ2/Mmux_expDiff_rs_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  FPsubZ2/Mmux_expDiff_rs_cy<7> (FPsubZ2/Mmux_expDiff_rs_cy<7>)
     MUXCY:CI->O           1   0.012   0.000  FPsubZ2/Mmux_expDiff_rs_cy<8> (FPsubZ2/Mmux_expDiff_rs_cy<8>)
     MUXCY:CI->O           1   0.012   0.000  FPsubZ2/Mmux_expDiff_rs_cy<9> (FPsubZ2/Mmux_expDiff_rs_cy<9>)
     MUXCY:CI->O           0   0.013   0.000  FPsubZ2/Mmux_expDiff_rs_cy<10> (FPsubZ2/Mmux_expDiff_rs_cy<10>)
     XORCY:CI->O           1   0.251   0.000  FPsubZ2/Mmux_expDiff_rs_xor<11> (FPsubZ2/expDiff<11>)
     FD:D                     -0.001          FPsubZ2/expDiff_d1_11
    ----------------------------------------
    Total                      2.931ns (1.320ns logic, 1.611ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 320 / 319
-------------------------------------------------------------------------
Offset:              1.285ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       hit_miss (FF)
  Destination Clock: clk rising

  Data Path: rst to hit_miss
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.000   0.648  rst_IBUF (rst_IBUF)
     LUT6:I0->O            1   0.043   0.550  hit_miss_rstpot (hit_miss_rstpot)
     LUT6:I0->O            1   0.043   0.000  hit_miss_rstpot1 (hit_miss_rstpot1)
     FD:D                     -0.001          hit_miss
    ----------------------------------------
    Total                      1.285ns (0.086ns logic, 1.199ns route)
                                       (6.7% logic, 93.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.515ns (Levels of Logic = 1)
  Source:            hit_miss (FF)
  Destination:       hit_miss (PAD)
  Source Clock:      clk rising

  Data Path: hit_miss to hit_miss
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.232   0.283  hit_miss (hit_miss_OBUF)
     OBUF:I->O                 0.000          hit_miss_OBUF (hit_miss)
    ----------------------------------------
    Total                      0.515ns (0.232ns logic, 0.283ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.931|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 54.00 secs
Total CPU time to Xst completion: 53.78 secs
 
--> 

Total memory usage is 490944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1606 (   0 filtered)
Number of infos    :  972 (   0 filtered)

