library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Testbench is
end entity;
architecture TB of Testbench is
	component  del_01 is
		port (A, B, C, D: in std_logic_vector(3 downto 0);
				Op1, Op2: out std_logic_vector(4 downto 0));
	end component del_01;
	signal A, B, C, D: std_logic_vector(3 downto 0);
	signal Op1, Op2: std_logic_vector(4 downto 0);
	begin 
		process
		variable inp_AB, inp_CD : std_logic_vector(7 downto 0);
		begin
			for i in 0 to (2**8 - 1) loop
				inp_AB := std_logic_vector(to_unsigned(i,8));
				inp_CD := not inp_AB;
				A <= inp_AB(7 downto 4);
				B <= inp_AB(3 downto 0);
				C <= inp_CD(7 downto 4);
				D <= inp_CD(3 downto 0);
				wait for 10ns;
			end loop;
		end process;
		ADDER1: del_01 port map(A => A, B => B, C => C, D => D, Op1 => Op1, Op2 => Op2);
end TB;