
Tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073c4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  08007564  08007564  00008564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007744  08007744  00009074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007744  08007744  00008744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800774c  0800774c  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800774c  0800774c  0000874c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007750  08007750  00008750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08007754  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e4  20000074  080077c8  00009074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000558  080077c8  00009558  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f76a  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cf0  00000000  00000000  0001880e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  0001b500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b1e  00000000  00000000  0001c370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019583  00000000  00000000  0001ce8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014c67  00000000  00000000  00036411  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097a97  00000000  00000000  0004b078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2b0f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004518  00000000  00000000  000e2b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e706c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800754c 	.word	0x0800754c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800754c 	.word	0x0800754c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005b2:	463b      	mov	r3, r7
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005be:	4b21      	ldr	r3, [pc, #132]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c0:	4a21      	ldr	r2, [pc, #132]	@ (8000648 <MX_ADC1_Init+0x9c>)
 80005c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005ca:	4b1e      	ldr	r3, [pc, #120]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005d8:	2200      	movs	r2, #0
 80005da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005dc:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005de:	2200      	movs	r2, #0
 80005e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005e4:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005ea:	4b16      	ldr	r3, [pc, #88]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005ec:	4a17      	ldr	r2, [pc, #92]	@ (800064c <MX_ADC1_Init+0xa0>)
 80005ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005f0:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005f6:	4b13      	ldr	r3, [pc, #76]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005fc:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005fe:	2200      	movs	r2, #0
 8000600:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000604:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <MX_ADC1_Init+0x98>)
 8000606:	2201      	movs	r2, #1
 8000608:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800060a:	480e      	ldr	r0, [pc, #56]	@ (8000644 <MX_ADC1_Init+0x98>)
 800060c:	f001 fe4e 	bl	80022ac <HAL_ADC_Init>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000616:	f001 fbcb 	bl	8001db0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800061a:	2301      	movs	r3, #1
 800061c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800061e:	2301      	movs	r3, #1
 8000620:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000622:	2300      	movs	r3, #0
 8000624:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000626:	463b      	mov	r3, r7
 8000628:	4619      	mov	r1, r3
 800062a:	4806      	ldr	r0, [pc, #24]	@ (8000644 <MX_ADC1_Init+0x98>)
 800062c:	f002 f802 	bl	8002634 <HAL_ADC_ConfigChannel>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000636:	f001 fbbb 	bl	8001db0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800063a:	bf00      	nop
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000090 	.word	0x20000090
 8000648:	40012000 	.word	0x40012000
 800064c:	0f000001 	.word	0x0f000001

08000650 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b08a      	sub	sp, #40	@ 0x28
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a17      	ldr	r2, [pc, #92]	@ (80006cc <HAL_ADC_MspInit+0x7c>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d127      	bne.n	80006c2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	4b16      	ldr	r3, [pc, #88]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800067a:	4a15      	ldr	r2, [pc, #84]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 800067c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000680:	6453      	str	r3, [r2, #68]	@ 0x44
 8000682:	4b13      	ldr	r3, [pc, #76]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
 8000692:	4b0f      	ldr	r3, [pc, #60]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a0e      	ldr	r2, [pc, #56]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b0c      	ldr	r3, [pc, #48]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80006aa:	2306      	movs	r3, #6
 80006ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ae:	2303      	movs	r3, #3
 80006b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	4805      	ldr	r0, [pc, #20]	@ (80006d4 <HAL_ADC_MspInit+0x84>)
 80006be:	f002 fed9 	bl	8003474 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006c2:	bf00      	nop
 80006c4:	3728      	adds	r7, #40	@ 0x28
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40012000 	.word	0x40012000
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40020000 	.word	0x40020000

080006d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <MX_DMA_Init+0x3c>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a0b      	ldr	r2, [pc, #44]	@ (8000714 <MX_DMA_Init+0x3c>)
 80006e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b09      	ldr	r3, [pc, #36]	@ (8000714 <MX_DMA_Init+0x3c>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2100      	movs	r1, #0
 80006fe:	2010      	movs	r0, #16
 8000700:	f002 faa1 	bl	8002c46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000704:	2010      	movs	r0, #16
 8000706:	f002 faba 	bl	8002c7e <HAL_NVIC_EnableIRQ>

}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40023800 	.word	0x40023800

08000718 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	@ 0x28
 800071c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	613b      	str	r3, [r7, #16]
 8000732:	4b47      	ldr	r3, [pc, #284]	@ (8000850 <MX_GPIO_Init+0x138>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	4a46      	ldr	r2, [pc, #280]	@ (8000850 <MX_GPIO_Init+0x138>)
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	6313      	str	r3, [r2, #48]	@ 0x30
 800073e:	4b44      	ldr	r3, [pc, #272]	@ (8000850 <MX_GPIO_Init+0x138>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	f003 0301 	and.w	r3, r3, #1
 8000746:	613b      	str	r3, [r7, #16]
 8000748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	4b40      	ldr	r3, [pc, #256]	@ (8000850 <MX_GPIO_Init+0x138>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	4a3f      	ldr	r2, [pc, #252]	@ (8000850 <MX_GPIO_Init+0x138>)
 8000754:	f043 0310 	orr.w	r3, r3, #16
 8000758:	6313      	str	r3, [r2, #48]	@ 0x30
 800075a:	4b3d      	ldr	r3, [pc, #244]	@ (8000850 <MX_GPIO_Init+0x138>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	f003 0310 	and.w	r3, r3, #16
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	4b39      	ldr	r3, [pc, #228]	@ (8000850 <MX_GPIO_Init+0x138>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a38      	ldr	r2, [pc, #224]	@ (8000850 <MX_GPIO_Init+0x138>)
 8000770:	f043 0304 	orr.w	r3, r3, #4
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b36      	ldr	r3, [pc, #216]	@ (8000850 <MX_GPIO_Init+0x138>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f003 0304 	and.w	r3, r3, #4
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	4b32      	ldr	r3, [pc, #200]	@ (8000850 <MX_GPIO_Init+0x138>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	4a31      	ldr	r2, [pc, #196]	@ (8000850 <MX_GPIO_Init+0x138>)
 800078c:	f043 0308 	orr.w	r3, r3, #8
 8000790:	6313      	str	r3, [r2, #48]	@ 0x30
 8000792:	4b2f      	ldr	r3, [pc, #188]	@ (8000850 <MX_GPIO_Init+0x138>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	f003 0308 	and.w	r3, r3, #8
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	603b      	str	r3, [r7, #0]
 80007a2:	4b2b      	ldr	r3, [pc, #172]	@ (8000850 <MX_GPIO_Init+0x138>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	4a2a      	ldr	r2, [pc, #168]	@ (8000850 <MX_GPIO_Init+0x138>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ae:	4b28      	ldr	r3, [pc, #160]	@ (8000850 <MX_GPIO_Init+0x138>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2140      	movs	r1, #64	@ 0x40
 80007be:	4825      	ldr	r0, [pc, #148]	@ (8000854 <MX_GPIO_Init+0x13c>)
 80007c0:	f002 fff4 	bl	80037ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 80007ca:	4823      	ldr	r0, [pc, #140]	@ (8000858 <MX_GPIO_Init+0x140>)
 80007cc:	f002 ffee 	bl	80037ac <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 80007d0:	2200      	movs	r2, #0
 80007d2:	2110      	movs	r1, #16
 80007d4:	4821      	ldr	r0, [pc, #132]	@ (800085c <MX_GPIO_Init+0x144>)
 80007d6:	f002 ffe9 	bl	80037ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80007da:	2308      	movs	r3, #8
 80007dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007de:	2300      	movs	r3, #0
 80007e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007e2:	2301      	movs	r3, #1
 80007e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e6:	f107 0314 	add.w	r3, r7, #20
 80007ea:	4619      	mov	r1, r3
 80007ec:	4819      	ldr	r0, [pc, #100]	@ (8000854 <MX_GPIO_Init+0x13c>)
 80007ee:	f002 fe41 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80007f2:	2340      	movs	r3, #64	@ 0x40
 80007f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f6:	2301      	movs	r3, #1
 80007f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fe:	2300      	movs	r3, #0
 8000800:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000802:	f107 0314 	add.w	r3, r7, #20
 8000806:	4619      	mov	r1, r3
 8000808:	4812      	ldr	r0, [pc, #72]	@ (8000854 <MX_GPIO_Init+0x13c>)
 800080a:	f002 fe33 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800080e:	f44f 53fc 	mov.w	r3, #8064	@ 0x1f80
 8000812:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000814:	2301      	movs	r3, #1
 8000816:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081c:	2300      	movs	r3, #0
 800081e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	4619      	mov	r1, r3
 8000826:	480c      	ldr	r0, [pc, #48]	@ (8000858 <MX_GPIO_Init+0x140>)
 8000828:	f002 fe24 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800082c:	2310      	movs	r3, #16
 800082e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000830:	2301      	movs	r3, #1
 8000832:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000834:	2300      	movs	r3, #0
 8000836:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000838:	2300      	movs	r3, #0
 800083a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800083c:	f107 0314 	add.w	r3, r7, #20
 8000840:	4619      	mov	r1, r3
 8000842:	4806      	ldr	r0, [pc, #24]	@ (800085c <MX_GPIO_Init+0x144>)
 8000844:	f002 fe16 	bl	8003474 <HAL_GPIO_Init>

}
 8000848:	bf00      	nop
 800084a:	3728      	adds	r7, #40	@ 0x28
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	40023800 	.word	0x40023800
 8000854:	40020000 	.word	0x40020000
 8000858:	40021000 	.word	0x40021000
 800085c:	40020c00 	.word	0x40020c00

08000860 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000864:	4b12      	ldr	r3, [pc, #72]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000866:	4a13      	ldr	r2, [pc, #76]	@ (80008b4 <MX_I2C1_Init+0x54>)
 8000868:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800086a:	4b11      	ldr	r3, [pc, #68]	@ (80008b0 <MX_I2C1_Init+0x50>)
 800086c:	4a12      	ldr	r2, [pc, #72]	@ (80008b8 <MX_I2C1_Init+0x58>)
 800086e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000870:	4b0f      	ldr	r3, [pc, #60]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000872:	2200      	movs	r2, #0
 8000874:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000876:	4b0e      	ldr	r3, [pc, #56]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000878:	2200      	movs	r2, #0
 800087a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800087c:	4b0c      	ldr	r3, [pc, #48]	@ (80008b0 <MX_I2C1_Init+0x50>)
 800087e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000882:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000884:	4b0a      	ldr	r3, [pc, #40]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000886:	2200      	movs	r2, #0
 8000888:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800088a:	4b09      	ldr	r3, [pc, #36]	@ (80008b0 <MX_I2C1_Init+0x50>)
 800088c:	2200      	movs	r2, #0
 800088e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000890:	4b07      	ldr	r3, [pc, #28]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000892:	2200      	movs	r2, #0
 8000894:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000896:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000898:	2200      	movs	r2, #0
 800089a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800089c:	4804      	ldr	r0, [pc, #16]	@ (80008b0 <MX_I2C1_Init+0x50>)
 800089e:	f002 ff9f 	bl	80037e0 <HAL_I2C_Init>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008a8:	f001 fa82 	bl	8001db0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	200000d8 	.word	0x200000d8
 80008b4:	40005400 	.word	0x40005400
 80008b8:	000186a0 	.word	0x000186a0

080008bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08a      	sub	sp, #40	@ 0x28
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a19      	ldr	r2, [pc, #100]	@ (8000940 <HAL_I2C_MspInit+0x84>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d12c      	bne.n	8000938 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	613b      	str	r3, [r7, #16]
 80008e2:	4b18      	ldr	r3, [pc, #96]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	4a17      	ldr	r2, [pc, #92]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 80008e8:	f043 0302 	orr.w	r3, r3, #2
 80008ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ee:	4b15      	ldr	r3, [pc, #84]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	f003 0302 	and.w	r3, r3, #2
 80008f6:	613b      	str	r3, [r7, #16]
 80008f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80008fa:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80008fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000900:	2312      	movs	r3, #18
 8000902:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000908:	2303      	movs	r3, #3
 800090a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800090c:	2304      	movs	r3, #4
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4619      	mov	r1, r3
 8000916:	480c      	ldr	r0, [pc, #48]	@ (8000948 <HAL_I2C_MspInit+0x8c>)
 8000918:	f002 fdac 	bl	8003474 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	4b08      	ldr	r3, [pc, #32]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 8000922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000924:	4a07      	ldr	r2, [pc, #28]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 8000926:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800092a:	6413      	str	r3, [r2, #64]	@ 0x40
 800092c:	4b05      	ldr	r3, [pc, #20]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 800092e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000930:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000938:	bf00      	nop
 800093a:	3728      	adds	r7, #40	@ 0x28
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40005400 	.word	0x40005400
 8000944:	40023800 	.word	0x40023800
 8000948:	40020400 	.word	0x40020400

0800094c <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000950:	4b13      	ldr	r3, [pc, #76]	@ (80009a0 <MX_I2S3_Init+0x54>)
 8000952:	4a14      	ldr	r2, [pc, #80]	@ (80009a4 <MX_I2S3_Init+0x58>)
 8000954:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000956:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <MX_I2S3_Init+0x54>)
 8000958:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800095c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800095e:	4b10      	ldr	r3, [pc, #64]	@ (80009a0 <MX_I2S3_Init+0x54>)
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000964:	4b0e      	ldr	r3, [pc, #56]	@ (80009a0 <MX_I2S3_Init+0x54>)
 8000966:	2200      	movs	r2, #0
 8000968:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800096a:	4b0d      	ldr	r3, [pc, #52]	@ (80009a0 <MX_I2S3_Init+0x54>)
 800096c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000970:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000972:	4b0b      	ldr	r3, [pc, #44]	@ (80009a0 <MX_I2S3_Init+0x54>)
 8000974:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000978:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800097a:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <MX_I2S3_Init+0x54>)
 800097c:	2200      	movs	r2, #0
 800097e:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000980:	4b07      	ldr	r3, [pc, #28]	@ (80009a0 <MX_I2S3_Init+0x54>)
 8000982:	2200      	movs	r2, #0
 8000984:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000986:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <MX_I2S3_Init+0x54>)
 8000988:	2200      	movs	r2, #0
 800098a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800098c:	4804      	ldr	r0, [pc, #16]	@ (80009a0 <MX_I2S3_Init+0x54>)
 800098e:	f003 fbc5 	bl	800411c <HAL_I2S_Init>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8000998:	f001 fa0a 	bl	8001db0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	2000012c 	.word	0x2000012c
 80009a4:	40003c00 	.word	0x40003c00

080009a8 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b090      	sub	sp, #64	@ 0x40
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
 80009ba:	609a      	str	r2, [r3, #8]
 80009bc:	60da      	str	r2, [r3, #12]
 80009be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009c0:	f107 0314 	add.w	r3, r7, #20
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
 80009ca:	609a      	str	r2, [r3, #8]
 80009cc:	60da      	str	r2, [r3, #12]
 80009ce:	611a      	str	r2, [r3, #16]
 80009d0:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI3)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a4b      	ldr	r2, [pc, #300]	@ (8000b04 <HAL_I2S_MspInit+0x15c>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	f040 808e 	bne.w	8000afa <HAL_I2S_MspInit+0x152>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80009de:	2301      	movs	r3, #1
 80009e0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80009e2:	23c0      	movs	r3, #192	@ 0xc0
 80009e4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 80009e6:	2310      	movs	r3, #16
 80009e8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80009ea:	2302      	movs	r3, #2
 80009ec:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4618      	mov	r0, r3
 80009f4:	f004 ffcc 	bl	8005990 <HAL_RCCEx_PeriphCLKConfig>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 80009fe:	f001 f9d7 	bl	8001db0 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	613b      	str	r3, [r7, #16]
 8000a06:	4b40      	ldr	r3, [pc, #256]	@ (8000b08 <HAL_I2S_MspInit+0x160>)
 8000a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0a:	4a3f      	ldr	r2, [pc, #252]	@ (8000b08 <HAL_I2S_MspInit+0x160>)
 8000a0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a10:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a12:	4b3d      	ldr	r3, [pc, #244]	@ (8000b08 <HAL_I2S_MspInit+0x160>)
 8000a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a1a:	613b      	str	r3, [r7, #16]
 8000a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	4b39      	ldr	r3, [pc, #228]	@ (8000b08 <HAL_I2S_MspInit+0x160>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	4a38      	ldr	r2, [pc, #224]	@ (8000b08 <HAL_I2S_MspInit+0x160>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2e:	4b36      	ldr	r3, [pc, #216]	@ (8000b08 <HAL_I2S_MspInit+0x160>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60bb      	str	r3, [r7, #8]
 8000a3e:	4b32      	ldr	r3, [pc, #200]	@ (8000b08 <HAL_I2S_MspInit+0x160>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	4a31      	ldr	r2, [pc, #196]	@ (8000b08 <HAL_I2S_MspInit+0x160>)
 8000a44:	f043 0304 	orr.w	r3, r3, #4
 8000a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b08 <HAL_I2S_MspInit+0x160>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	f003 0304 	and.w	r3, r3, #4
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a56:	2310      	movs	r3, #16
 8000a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a62:	2300      	movs	r3, #0
 8000a64:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a66:	2306      	movs	r3, #6
 8000a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4826      	ldr	r0, [pc, #152]	@ (8000b0c <HAL_I2S_MspInit+0x164>)
 8000a72:	f002 fcff 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8000a76:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a80:	2300      	movs	r3, #0
 8000a82:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a84:	2300      	movs	r3, #0
 8000a86:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a88:	2306      	movs	r3, #6
 8000a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a8c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a90:	4619      	mov	r1, r3
 8000a92:	481f      	ldr	r0, [pc, #124]	@ (8000b10 <HAL_I2S_MspInit+0x168>)
 8000a94:	f002 fcee 	bl	8003474 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000a98:	4b1e      	ldr	r3, [pc, #120]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000a9a:	4a1f      	ldr	r2, [pc, #124]	@ (8000b18 <HAL_I2S_MspInit+0x170>)
 8000a9c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000aa6:	2240      	movs	r2, #64	@ 0x40
 8000aa8:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ab0:	4b18      	ldr	r3, [pc, #96]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000ab2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ab6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ab8:	4b16      	ldr	r3, [pc, #88]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000aba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000abe:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ac0:	4b14      	ldr	r3, [pc, #80]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000ac2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ac6:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000ac8:	4b12      	ldr	r3, [pc, #72]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000aca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ace:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000ad0:	4b10      	ldr	r3, [pc, #64]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000ad2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ad6:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000ade:	480d      	ldr	r0, [pc, #52]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000ae0:	f002 f8e8 	bl	8002cb4 <HAL_DMA_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <HAL_I2S_MspInit+0x146>
    {
      Error_Handler();
 8000aea:	f001 f961 	bl	8001db0 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4a08      	ldr	r2, [pc, #32]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000af2:	639a      	str	r2, [r3, #56]	@ 0x38
 8000af4:	4a07      	ldr	r2, [pc, #28]	@ (8000b14 <HAL_I2S_MspInit+0x16c>)
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000afa:	bf00      	nop
 8000afc:	3740      	adds	r7, #64	@ 0x40
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40003c00 	.word	0x40003c00
 8000b08:	40023800 	.word	0x40023800
 8000b0c:	40020000 	.word	0x40020000
 8000b10:	40020800 	.word	0x40020800
 8000b14:	20000174 	.word	0x20000174
 8000b18:	40026088 	.word	0x40026088

08000b1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b08d      	sub	sp, #52	@ 0x34
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b22:	f001 fb2d 	bl	8002180 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b26:	f000 fae3 	bl	80010f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b2a:	f7ff fdf5 	bl	8000718 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b2e:	f7ff fdd3 	bl	80006d8 <MX_DMA_Init>
  MX_SPI1_Init();
 8000b32:	f001 f943 	bl	8001dbc <MX_SPI1_Init>
  MX_ADC1_Init();
 8000b36:	f7ff fd39 	bl	80005ac <MX_ADC1_Init>
  MX_I2C1_Init();
 8000b3a:	f7ff fe91 	bl	8000860 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000b3e:	f7ff ff05 	bl	800094c <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */

  // Hardware Initialization (Run once)
  Screen_Init();
 8000b42:	f000 fb3f 	bl	80011c4 <Screen_Init>
  Audio_Init();
 8000b46:	f001 f85b 	bl	8001c00 <Audio_Init>
  LCD_Init();
 8000b4a:	f000 ff87 	bl	8001a5c <LCD_Init>
  LCD_LoadCustomChars();
 8000b4e:	f000 ffbf 	bl	8001ad0 <LCD_LoadCustomChars>

  // Seed random
  srand(HAL_GetTick() + Read_ADC_Channel(JS_RX_CHANNEL));
 8000b52:	f001 fb7b 	bl	800224c <HAL_GetTick>
 8000b56:	4604      	mov	r4, r0
 8000b58:	2001      	movs	r0, #1
 8000b5a:	f000 fc71 	bl	8001440 <Read_ADC_Channel>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	4423      	add	r3, r4
 8000b62:	4618      	mov	r0, r3
 8000b64:	f005 fb10 	bl	8006188 <srand>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
	  uint32_t now = HAL_GetTick();
 8000b68:	f001 fb70 	bl	800224c <HAL_GetTick>
 8000b6c:	62b8      	str	r0, [r7, #40]	@ 0x28
	  Audio_Update();
 8000b6e:	f001 f8ed 	bl	8001d4c <Audio_Update>

  	  // Emergency Stop = Clockwise + Anti-clockwise rotation buttons pressed together
	  if (current_state != STATE_STOPPED &&
 8000b72:	4b96      	ldr	r3, [pc, #600]	@ (8000dcc <main+0x2b0>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	2b04      	cmp	r3, #4
 8000b78:	d01b      	beq.n	8000bb2 <main+0x96>
  	  HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_SET &&
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	4894      	ldr	r0, [pc, #592]	@ (8000dd0 <main+0x2b4>)
 8000b7e:	f002 fdfd 	bl	800377c <HAL_GPIO_ReadPin>
 8000b82:	4603      	mov	r3, r0
	  if (current_state != STATE_STOPPED &&
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d114      	bne.n	8000bb2 <main+0x96>
  	  HAL_GPIO_ReadPin(BTN_PORT, BTN_ROT_PIN) == GPIO_PIN_RESET) {
 8000b88:	2108      	movs	r1, #8
 8000b8a:	4891      	ldr	r0, [pc, #580]	@ (8000dd0 <main+0x2b4>)
 8000b8c:	f002 fdf6 	bl	800377c <HAL_GPIO_ReadPin>
 8000b90:	4603      	mov	r3, r0
  	  HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_SET &&
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d10d      	bne.n	8000bb2 <main+0x96>
  		  current_state = STATE_STOPPED;
 8000b96:	4b8d      	ldr	r3, [pc, #564]	@ (8000dcc <main+0x2b0>)
 8000b98:	2204      	movs	r2, #4
 8000b9a:	701a      	strb	r2, [r3, #0]
  	      uint32_t stop_time = HAL_GetTick();
 8000b9c:	f001 fb56 	bl	800224c <HAL_GetTick>
 8000ba0:	6278      	str	r0, [r7, #36]	@ 0x24
  	      while((HAL_GetTick() - stop_time) < DEBOUNCE_DELAY);
 8000ba2:	bf00      	nop
 8000ba4:	f001 fb52 	bl	800224c <HAL_GetTick>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	2b31      	cmp	r3, #49	@ 0x31
 8000bb0:	d9f8      	bls.n	8000ba4 <main+0x88>
  	  }
      switch (current_state)
 8000bb2:	4b86      	ldr	r3, [pc, #536]	@ (8000dcc <main+0x2b0>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b05      	cmp	r3, #5
 8000bb8:	d8d6      	bhi.n	8000b68 <main+0x4c>
 8000bba:	a201      	add	r2, pc, #4	@ (adr r2, 8000bc0 <main+0xa4>)
 8000bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bc0:	08000bd9 	.word	0x08000bd9
 8000bc4:	08000cdf 	.word	0x08000cdf
 8000bc8:	08000d27 	.word	0x08000d27
 8000bcc:	08000f29 	.word	0x08000f29
 8000bd0:	08000fd5 	.word	0x08000fd5
 8000bd4:	08000fe3 	.word	0x08000fe3
      {
          case STATE_INIT:
          {
        	  // Start Animation
        	  uint8_t frame_index = (now >> 9) & 1;
 8000bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bda:	0a5b      	lsrs	r3, r3, #9
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	72fb      	strb	r3, [r7, #11]
        	  static uint32_t last_frame_time = 0;

        	  if (now - last_frame_time > 100) {
 8000be4:	4b7b      	ldr	r3, [pc, #492]	@ (8000dd4 <main+0x2b8>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000bea:	1ad3      	subs	r3, r2, r3
 8000bec:	2b64      	cmp	r3, #100	@ 0x64
 8000bee:	d915      	bls.n	8000c1c <main+0x100>
        		  const uint8_t* current_icon = (frame_index) ? START_ICON_2 : START_ICON_1;
 8000bf0:	7afb      	ldrb	r3, [r7, #11]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <main+0xde>
 8000bf6:	4b78      	ldr	r3, [pc, #480]	@ (8000dd8 <main+0x2bc>)
 8000bf8:	e000      	b.n	8000bfc <main+0xe0>
 8000bfa:	4b78      	ldr	r3, [pc, #480]	@ (8000ddc <main+0x2c0>)
 8000bfc:	607b      	str	r3, [r7, #4]
        		  memcpy(&display_buffer[0], current_icon, 8);
 8000bfe:	2208      	movs	r2, #8
 8000c00:	6879      	ldr	r1, [r7, #4]
 8000c02:	4877      	ldr	r0, [pc, #476]	@ (8000de0 <main+0x2c4>)
 8000c04:	f005 fccf 	bl	80065a6 <memcpy>
        		  memcpy(&display_buffer[8], current_icon, 8);
 8000c08:	2208      	movs	r2, #8
 8000c0a:	6879      	ldr	r1, [r7, #4]
 8000c0c:	4875      	ldr	r0, [pc, #468]	@ (8000de4 <main+0x2c8>)
 8000c0e:	f005 fcca 	bl	80065a6 <memcpy>
        		  MAX7219_Flush();
 8000c12:	f000 fb19 	bl	8001248 <MAX7219_Flush>
        		  last_frame_time = now;
 8000c16:	4a6f      	ldr	r2, [pc, #444]	@ (8000dd4 <main+0x2b8>)
 8000c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c1a:	6013      	str	r3, [r2, #0]
        	  }
        	  static uint8_t start_ok = 0;

        	  if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_RESET &&
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	486c      	ldr	r0, [pc, #432]	@ (8000dd0 <main+0x2b4>)
 8000c20:	f002 fdac 	bl	800377c <HAL_GPIO_ReadPin>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d109      	bne.n	8000c3e <main+0x122>
        	  HAL_GPIO_ReadPin(BTN_PORT, BTN_ROT_PIN) == GPIO_PIN_SET) {
 8000c2a:	2108      	movs	r1, #8
 8000c2c:	4868      	ldr	r0, [pc, #416]	@ (8000dd0 <main+0x2b4>)
 8000c2e:	f002 fda5 	bl	800377c <HAL_GPIO_ReadPin>
 8000c32:	4603      	mov	r3, r0
        	  if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_RESET &&
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d102      	bne.n	8000c3e <main+0x122>
        	      start_ok = 1;
 8000c38:	4b6b      	ldr	r3, [pc, #428]	@ (8000de8 <main+0x2cc>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	701a      	strb	r2, [r3, #0]
        	  }
        	  if (start_ok) {
 8000c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8000de8 <main+0x2cc>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f000 8226 	beq.w	8001094 <main+0x578>
        		  if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_SET ||
 8000c48:	2101      	movs	r1, #1
 8000c4a:	4861      	ldr	r0, [pc, #388]	@ (8000dd0 <main+0x2b4>)
 8000c4c:	f002 fd96 	bl	800377c <HAL_GPIO_ReadPin>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d007      	beq.n	8000c66 <main+0x14a>
        		  HAL_GPIO_ReadPin(BTN_PORT, BTN_ROT_PIN) == GPIO_PIN_RESET) {
 8000c56:	2108      	movs	r1, #8
 8000c58:	485d      	ldr	r0, [pc, #372]	@ (8000dd0 <main+0x2b4>)
 8000c5a:	f002 fd8f 	bl	800377c <HAL_GPIO_ReadPin>
 8000c5e:	4603      	mov	r3, r0
        		  if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_SET ||
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	f040 8217 	bne.w	8001094 <main+0x578>

        			  Audio_Beep(500);
 8000c66:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c6a:	f001 f81f 	bl	8001cac <Audio_Beep>
        			  uint32_t tick = HAL_GetTick();
 8000c6e:	f001 faed 	bl	800224c <HAL_GetTick>
 8000c72:	6038      	str	r0, [r7, #0]
        			  while((HAL_GetTick() - tick) < DEBOUNCE_DELAY);
 8000c74:	bf00      	nop
 8000c76:	f001 fae9 	bl	800224c <HAL_GetTick>
 8000c7a:	4602      	mov	r2, r0
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	1ad3      	subs	r3, r2, r3
 8000c80:	2b31      	cmp	r3, #49	@ 0x31
 8000c82:	d9f8      	bls.n	8000c76 <main+0x15a>

        			  // Reset Game Variables
        			  game_score = 0;
 8000c84:	4b59      	ldr	r3, [pc, #356]	@ (8000dec <main+0x2d0>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
        			  game_level = 1;
 8000c8a:	4b59      	ldr	r3, [pc, #356]	@ (8000df0 <main+0x2d4>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	701a      	strb	r2, [r3, #0]
        			  lines_cleared = 0;
 8000c90:	4b58      	ldr	r3, [pc, #352]	@ (8000df4 <main+0x2d8>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
        			  gravity_speed = 500;
 8000c96:	4b58      	ldr	r3, [pc, #352]	@ (8000df8 <main+0x2dc>)
 8000c98:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c9c:	601a      	str	r2, [r3, #0]
        			  next_shape_id = rand() % NUM_SHAPES;
 8000c9e:	f005 faa1 	bl	80061e4 <rand>
 8000ca2:	4602      	mov	r2, r0
 8000ca4:	4b55      	ldr	r3, [pc, #340]	@ (8000dfc <main+0x2e0>)
 8000ca6:	fb83 1302 	smull	r1, r3, r3, r2
 8000caa:	4413      	add	r3, r2
 8000cac:	1099      	asrs	r1, r3, #2
 8000cae:	17d3      	asrs	r3, r2, #31
 8000cb0:	1ac9      	subs	r1, r1, r3
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	1a5b      	subs	r3, r3, r1
 8000cb8:	1ad1      	subs	r1, r2, r3
 8000cba:	b2ca      	uxtb	r2, r1
 8000cbc:	4b50      	ldr	r3, [pc, #320]	@ (8000e00 <main+0x2e4>)
 8000cbe:	701a      	strb	r2, [r3, #0]

        			  MAX7219_Clear(locked_buffer);
 8000cc0:	4850      	ldr	r0, [pc, #320]	@ (8000e04 <main+0x2e8>)
 8000cc2:	f000 faf9 	bl	80012b8 <MAX7219_Clear>
        			  MAX7219_Clear(display_buffer);
 8000cc6:	4846      	ldr	r0, [pc, #280]	@ (8000de0 <main+0x2c4>)
 8000cc8:	f000 faf6 	bl	80012b8 <MAX7219_Clear>
        			  LCD_UpdateStats();
 8000ccc:	f000 ff5c 	bl	8001b88 <LCD_UpdateStats>

        			  start_ok = 0;
 8000cd0:	4b45      	ldr	r3, [pc, #276]	@ (8000de8 <main+0x2cc>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	701a      	strb	r2, [r3, #0]
        			  current_state = STATE_SPAWN;
 8000cd6:	4b3d      	ldr	r3, [pc, #244]	@ (8000dcc <main+0x2b0>)
 8000cd8:	2201      	movs	r2, #1
 8000cda:	701a      	strb	r2, [r3, #0]
        		  }
        	  }
              break;
 8000cdc:	e1da      	b.n	8001094 <main+0x578>
      	  }

          case STATE_SPAWN:
          {
              Tetromino_Spawn(next_shape_id);
 8000cde:	4b48      	ldr	r3, [pc, #288]	@ (8000e00 <main+0x2e4>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f000 fc9d 	bl	8001624 <Tetromino_Spawn>

              if (Tetromino_CheckCollision(pivot_x, pivot_y)) {
 8000cea:	4b47      	ldr	r3, [pc, #284]	@ (8000e08 <main+0x2ec>)
 8000cec:	f993 3000 	ldrsb.w	r3, [r3]
 8000cf0:	4a46      	ldr	r2, [pc, #280]	@ (8000e0c <main+0x2f0>)
 8000cf2:	f992 2000 	ldrsb.w	r2, [r2]
 8000cf6:	4611      	mov	r1, r2
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f000 fcbf 	bl	800167c <Tetromino_CheckCollision>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d007      	beq.n	8000d14 <main+0x1f8>
            	  Audio_Beep(300);
 8000d04:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000d08:	f000 ffd0 	bl	8001cac <Audio_Beep>
            	  current_state = STATE_GAMEOVER;
 8000d0c:	4b2f      	ldr	r3, [pc, #188]	@ (8000dcc <main+0x2b0>)
 8000d0e:	2205      	movs	r2, #5
 8000d10:	701a      	strb	r2, [r3, #0]
              } else {
                  last_gravity_time = HAL_GetTick();
                  current_state = STATE_PLAYING;
              }
              break;
 8000d12:	e1c3      	b.n	800109c <main+0x580>
                  last_gravity_time = HAL_GetTick();
 8000d14:	f001 fa9a 	bl	800224c <HAL_GetTick>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	4a3d      	ldr	r2, [pc, #244]	@ (8000e10 <main+0x2f4>)
 8000d1c:	6013      	str	r3, [r2, #0]
                  current_state = STATE_PLAYING;
 8000d1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000dcc <main+0x2b0>)
 8000d20:	2202      	movs	r2, #2
 8000d22:	701a      	strb	r2, [r3, #0]
              break;
 8000d24:	e1ba      	b.n	800109c <main+0x580>
          }

          case STATE_PLAYING:
          {
              // Gravity Logic
              if (now - last_gravity_time > gravity_speed) {
 8000d26:	4b3a      	ldr	r3, [pc, #232]	@ (8000e10 <main+0x2f4>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d2c:	1ad2      	subs	r2, r2, r3
 8000d2e:	4b32      	ldr	r3, [pc, #200]	@ (8000df8 <main+0x2dc>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d92a      	bls.n	8000d8c <main+0x270>
            	  if (!Tetromino_CheckCollision(pivot_x, pivot_y + 1)) {
 8000d36:	4b34      	ldr	r3, [pc, #208]	@ (8000e08 <main+0x2ec>)
 8000d38:	f993 2000 	ldrsb.w	r2, [r3]
 8000d3c:	4b33      	ldr	r3, [pc, #204]	@ (8000e0c <main+0x2f0>)
 8000d3e:	f993 3000 	ldrsb.w	r3, [r3]
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	3301      	adds	r3, #1
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	b25b      	sxtb	r3, r3
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	f000 fc95 	bl	800167c <Tetromino_CheckCollision>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d10e      	bne.n	8000d76 <main+0x25a>
            		  pivot_y++;
 8000d58:	4b2c      	ldr	r3, [pc, #176]	@ (8000e0c <main+0x2f0>)
 8000d5a:	f993 3000 	ldrsb.w	r3, [r3]
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	3301      	adds	r3, #1
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	b25a      	sxtb	r2, r3
 8000d66:	4b29      	ldr	r3, [pc, #164]	@ (8000e0c <main+0x2f0>)
 8000d68:	701a      	strb	r2, [r3, #0]
                      game_score += DROP_POINTS;
 8000d6a:	4b20      	ldr	r3, [pc, #128]	@ (8000dec <main+0x2d0>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	4a1e      	ldr	r2, [pc, #120]	@ (8000dec <main+0x2d0>)
 8000d72:	6013      	str	r3, [r2, #0]
 8000d74:	e007      	b.n	8000d86 <main+0x26a>
                  } else {
                	  // Lock Piece
                	  Tetromino_Lock();
 8000d76:	f000 fcc1 	bl	80016fc <Tetromino_Lock>
                	  Audio_Beep(50);
 8000d7a:	2032      	movs	r0, #50	@ 0x32
 8000d7c:	f000 ff96 	bl	8001cac <Audio_Beep>
                	  current_state = STATE_STATS;
 8000d80:	4b12      	ldr	r3, [pc, #72]	@ (8000dcc <main+0x2b0>)
 8000d82:	2203      	movs	r2, #3
 8000d84:	701a      	strb	r2, [r3, #0]
                  }
            	  last_gravity_time = now;
 8000d86:	4a22      	ldr	r2, [pc, #136]	@ (8000e10 <main+0x2f4>)
 8000d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d8a:	6013      	str	r3, [r2, #0]
              }

              // Player Input
              if (now - last_input_time > DEBOUNCE_DELAY) {
 8000d8c:	4b21      	ldr	r3, [pc, #132]	@ (8000e14 <main+0x2f8>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d92:	1ad3      	subs	r3, r2, r3
 8000d94:	2b32      	cmp	r3, #50	@ 0x32
 8000d96:	f240 8090 	bls.w	8000eba <main+0x39e>
                  uint32_t val_x = Read_ADC_Channel(JS_RX_CHANNEL);
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	f000 fb50 	bl	8001440 <Read_ADC_Channel>
 8000da0:	6138      	str	r0, [r7, #16]
                  uint32_t val_y = Read_ADC_Channel(JS_RY_CHANNEL);
 8000da2:	2002      	movs	r0, #2
 8000da4:	f000 fb4c 	bl	8001440 <Read_ADC_Channel>
 8000da8:	60f8      	str	r0, [r7, #12]
                  int8_t next_x = pivot_x;
 8000daa:	4b17      	ldr	r3, [pc, #92]	@ (8000e08 <main+0x2ec>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

                  // X Movement
                  if (val_x < JS_LOW) next_x--;
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8000db8:	d22e      	bcs.n	8000e18 <main+0x2fc>
 8000dba:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	3b01      	subs	r3, #1
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000dc8:	e032      	b.n	8000e30 <main+0x314>
 8000dca:	bf00      	nop
 8000dcc:	200001d4 	.word	0x200001d4
 8000dd0:	40020000 	.word	0x40020000
 8000dd4:	2000039c 	.word	0x2000039c
 8000dd8:	0800762c 	.word	0x0800762c
 8000ddc:	08007624 	.word	0x08007624
 8000de0:	200001e0 	.word	0x200001e0
 8000de4:	200001e8 	.word	0x200001e8
 8000de8:	200003a0 	.word	0x200003a0
 8000dec:	20000390 	.word	0x20000390
 8000df0:	20000008 	.word	0x20000008
 8000df4:	20000394 	.word	0x20000394
 8000df8:	20000004 	.word	0x20000004
 8000dfc:	92492493 	.word	0x92492493
 8000e00:	2000038e 	.word	0x2000038e
 8000e04:	200001f0 	.word	0x200001f0
 8000e08:	200001d5 	.word	0x200001d5
 8000e0c:	200001d6 	.word	0x200001d6
 8000e10:	20000384 	.word	0x20000384
 8000e14:	20000380 	.word	0x20000380
                  else if (val_x > JS_HIGH) next_x++;
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d906      	bls.n	8000e30 <main+0x314>
 8000e22:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	3301      	adds	r3, #1
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                  if(next_x < 0) next_x = TOTAL_COLS - 1;
 8000e30:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	da02      	bge.n	8000e3e <main+0x322>
 8000e38:	2307      	movs	r3, #7
 8000e3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                  if(next_x >= TOTAL_COLS) next_x = 0;
 8000e3e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8000e42:	2b07      	cmp	r3, #7
 8000e44:	dd02      	ble.n	8000e4c <main+0x330>
 8000e46:	2300      	movs	r3, #0
 8000e48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                  if (!Tetromino_CheckCollision(next_x, pivot_y)) pivot_x = next_x;
 8000e4c:	4b94      	ldr	r3, [pc, #592]	@ (80010a0 <main+0x584>)
 8000e4e:	f993 2000 	ldrsb.w	r2, [r3]
 8000e52:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8000e56:	4611      	mov	r1, r2
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f000 fc0f 	bl	800167c <Tetromino_CheckCollision>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d103      	bne.n	8000e6c <main+0x350>
 8000e64:	4a8f      	ldr	r2, [pc, #572]	@ (80010a4 <main+0x588>)
 8000e66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e6a:	7013      	strb	r3, [r2, #0]

                  // Drop
                  if (val_y > JS_HIGH) {
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d91e      	bls.n	8000eb4 <main+0x398>
                      if (!Tetromino_CheckCollision(pivot_x, pivot_y + 1)) {
 8000e76:	4b8b      	ldr	r3, [pc, #556]	@ (80010a4 <main+0x588>)
 8000e78:	f993 2000 	ldrsb.w	r2, [r3]
 8000e7c:	4b88      	ldr	r3, [pc, #544]	@ (80010a0 <main+0x584>)
 8000e7e:	f993 3000 	ldrsb.w	r3, [r3]
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	3301      	adds	r3, #1
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	b25b      	sxtb	r3, r3
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4610      	mov	r0, r2
 8000e8e:	f000 fbf5 	bl	800167c <Tetromino_CheckCollision>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d10d      	bne.n	8000eb4 <main+0x398>
                          pivot_y++;
 8000e98:	4b81      	ldr	r3, [pc, #516]	@ (80010a0 <main+0x584>)
 8000e9a:	f993 3000 	ldrsb.w	r3, [r3]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	b25a      	sxtb	r2, r3
 8000ea6:	4b7e      	ldr	r3, [pc, #504]	@ (80010a0 <main+0x584>)
 8000ea8:	701a      	strb	r2, [r3, #0]
                          game_score += DROP_POINTS;
 8000eaa:	4b7f      	ldr	r3, [pc, #508]	@ (80010a8 <main+0x58c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	4a7d      	ldr	r2, [pc, #500]	@ (80010a8 <main+0x58c>)
 8000eb2:	6013      	str	r3, [r2, #0]
                      }
                  }
                  last_input_time = now;
 8000eb4:	4a7d      	ldr	r2, [pc, #500]	@ (80010ac <main+0x590>)
 8000eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000eb8:	6013      	str	r3, [r2, #0]
              }

              // Anti-Clockwise Rotation
              static uint8_t antirot_latch = 0;
              if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_SET) {
 8000eba:	2101      	movs	r1, #1
 8000ebc:	487c      	ldr	r0, [pc, #496]	@ (80010b0 <main+0x594>)
 8000ebe:	f002 fc5d 	bl	800377c <HAL_GPIO_ReadPin>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d10b      	bne.n	8000ee0 <main+0x3c4>
            	  if (antirot_latch == 0) {
 8000ec8:	4b7a      	ldr	r3, [pc, #488]	@ (80010b4 <main+0x598>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d10a      	bne.n	8000ee6 <main+0x3ca>
            		  Tetromino_Rotate(-1);
 8000ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ed4:	f000 fc94 	bl	8001800 <Tetromino_Rotate>
                      antirot_latch = 1;
 8000ed8:	4b76      	ldr	r3, [pc, #472]	@ (80010b4 <main+0x598>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	701a      	strb	r2, [r3, #0]
 8000ede:	e002      	b.n	8000ee6 <main+0x3ca>
                  }
              } else {
            	  antirot_latch = 0;
 8000ee0:	4b74      	ldr	r3, [pc, #464]	@ (80010b4 <main+0x598>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
              }

              // Clockwise Rotation
              static uint8_t rot_latch = 0;
              if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ROT_PIN) == GPIO_PIN_RESET) {
 8000ee6:	2108      	movs	r1, #8
 8000ee8:	4871      	ldr	r0, [pc, #452]	@ (80010b0 <main+0x594>)
 8000eea:	f002 fc47 	bl	800377c <HAL_GPIO_ReadPin>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d10a      	bne.n	8000f0a <main+0x3ee>
            	  if (rot_latch == 0) {
 8000ef4:	4b70      	ldr	r3, [pc, #448]	@ (80010b8 <main+0x59c>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d109      	bne.n	8000f10 <main+0x3f4>
            		  Tetromino_Rotate(1);
 8000efc:	2001      	movs	r0, #1
 8000efe:	f000 fc7f 	bl	8001800 <Tetromino_Rotate>
                      rot_latch = 1;
 8000f02:	4b6d      	ldr	r3, [pc, #436]	@ (80010b8 <main+0x59c>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	701a      	strb	r2, [r3, #0]
 8000f08:	e002      	b.n	8000f10 <main+0x3f4>
                  }
              } else {
            	  rot_latch = 0;
 8000f0a:	4b6b      	ldr	r3, [pc, #428]	@ (80010b8 <main+0x59c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	701a      	strb	r2, [r3, #0]
              }

              // LED Matrix Render
              memcpy(display_buffer, locked_buffer, sizeof(locked_buffer));
 8000f10:	4a6a      	ldr	r2, [pc, #424]	@ (80010bc <main+0x5a0>)
 8000f12:	4b6b      	ldr	r3, [pc, #428]	@ (80010c0 <main+0x5a4>)
 8000f14:	4614      	mov	r4, r2
 8000f16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
              Tetromino_Draw(display_buffer);
 8000f1c:	4867      	ldr	r0, [pc, #412]	@ (80010bc <main+0x5a0>)
 8000f1e:	f000 fc2f 	bl	8001780 <Tetromino_Draw>
              MAX7219_Flush();
 8000f22:	f000 f991 	bl	8001248 <MAX7219_Flush>
              break;
 8000f26:	e0b9      	b.n	800109c <main+0x580>
          }

          case STATE_STATS:
          {
        	  uint8_t cleared_lines = Check_Full_Rows();
 8000f28:	f000 fb04 	bl	8001534 <Check_Full_Rows>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	75fb      	strb	r3, [r7, #23]
        	  if (cleared_lines > 0) {
 8000f30:	7dfb      	ldrb	r3, [r7, #23]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d037      	beq.n	8000fa6 <main+0x48a>
        		  game_score += (cleared_lines * FULLROW_POINTS * game_level);
 8000f36:	7dfb      	ldrb	r3, [r7, #23]
 8000f38:	4a62      	ldr	r2, [pc, #392]	@ (80010c4 <main+0x5a8>)
 8000f3a:	7812      	ldrb	r2, [r2, #0]
 8000f3c:	b2d2      	uxtb	r2, r2
 8000f3e:	fb03 f202 	mul.w	r2, r3, r2
 8000f42:	4613      	mov	r3, r2
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	4413      	add	r3, r2
 8000f48:	00db      	lsls	r3, r3, #3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4b56      	ldr	r3, [pc, #344]	@ (80010a8 <main+0x58c>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4413      	add	r3, r2
 8000f52:	4a55      	ldr	r2, [pc, #340]	@ (80010a8 <main+0x58c>)
 8000f54:	6013      	str	r3, [r2, #0]
        		  lines_cleared += cleared_lines;
 8000f56:	7dfa      	ldrb	r2, [r7, #23]
 8000f58:	4b5b      	ldr	r3, [pc, #364]	@ (80010c8 <main+0x5ac>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	4a5a      	ldr	r2, [pc, #360]	@ (80010c8 <main+0x5ac>)
 8000f60:	6013      	str	r3, [r2, #0]
        		  // Level Up Logic
                  if (lines_cleared >= (game_level * LNS_CLR_NXT_LVL)) {
 8000f62:	4b58      	ldr	r3, [pc, #352]	@ (80010c4 <main+0x5a8>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	4b56      	ldr	r3, [pc, #344]	@ (80010c8 <main+0x5ac>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d814      	bhi.n	8000f9e <main+0x482>
                	  game_level++;
 8000f74:	4b53      	ldr	r3, [pc, #332]	@ (80010c4 <main+0x5a8>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4b51      	ldr	r3, [pc, #324]	@ (80010c4 <main+0x5a8>)
 8000f80:	701a      	strb	r2, [r3, #0]
                	  if (gravity_speed > 100) {
 8000f82:	4b52      	ldr	r3, [pc, #328]	@ (80010cc <main+0x5b0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2b64      	cmp	r3, #100	@ 0x64
 8000f88:	d904      	bls.n	8000f94 <main+0x478>
                		  gravity_speed -= 50;
 8000f8a:	4b50      	ldr	r3, [pc, #320]	@ (80010cc <main+0x5b0>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	3b32      	subs	r3, #50	@ 0x32
 8000f90:	4a4e      	ldr	r2, [pc, #312]	@ (80010cc <main+0x5b0>)
 8000f92:	6013      	str	r3, [r2, #0]
                	  }
                	  Audio_Beep(600);
 8000f94:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000f98:	f000 fe88 	bl	8001cac <Audio_Beep>
 8000f9c:	e003      	b.n	8000fa6 <main+0x48a>
                  }
                  else {
                	  Audio_Beep(300);
 8000f9e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000fa2:	f000 fe83 	bl	8001cac <Audio_Beep>
                  }
        	  }
              // We update the next_shape_id variable which LCD_UpdateStats reads
              next_shape_id = rand() % NUM_SHAPES;
 8000fa6:	f005 f91d 	bl	80061e4 <rand>
 8000faa:	4602      	mov	r2, r0
 8000fac:	4b48      	ldr	r3, [pc, #288]	@ (80010d0 <main+0x5b4>)
 8000fae:	fb83 1302 	smull	r1, r3, r3, r2
 8000fb2:	4413      	add	r3, r2
 8000fb4:	1099      	asrs	r1, r3, #2
 8000fb6:	17d3      	asrs	r3, r2, #31
 8000fb8:	1ac9      	subs	r1, r1, r3
 8000fba:	460b      	mov	r3, r1
 8000fbc:	00db      	lsls	r3, r3, #3
 8000fbe:	1a5b      	subs	r3, r3, r1
 8000fc0:	1ad1      	subs	r1, r2, r3
 8000fc2:	b2ca      	uxtb	r2, r1
 8000fc4:	4b43      	ldr	r3, [pc, #268]	@ (80010d4 <main+0x5b8>)
 8000fc6:	701a      	strb	r2, [r3, #0]
              // Update the LCD with the new score, level and next shape
              LCD_UpdateStats();
 8000fc8:	f000 fdde 	bl	8001b88 <LCD_UpdateStats>

              current_state = STATE_SPAWN;
 8000fcc:	4b42      	ldr	r3, [pc, #264]	@ (80010d8 <main+0x5bc>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
              break;
 8000fd2:	e063      	b.n	800109c <main+0x580>
          }

          case STATE_STOPPED:
          {
        	  // Clears the display
        	  MAX7219_Clear(display_buffer);
 8000fd4:	4839      	ldr	r0, [pc, #228]	@ (80010bc <main+0x5a0>)
 8000fd6:	f000 f96f 	bl	80012b8 <MAX7219_Clear>
        	  MAX7219_Flush();
 8000fda:	f000 f935 	bl	8001248 <MAX7219_Flush>

              while(1){
 8000fde:	bf00      	nop
 8000fe0:	e7fd      	b.n	8000fde <main+0x4c2>
          }

          case STATE_GAMEOVER:
          {
              // GameOver Animation
              uint8_t frame_index = (now >> 9) & 1;
 8000fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fe4:	0a5b      	lsrs	r3, r3, #9
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	f003 0301 	and.w	r3, r3, #1
 8000fec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
              static uint32_t last_frame_time = 0;

              if (now - last_frame_time > 100) {
 8000ff0:	4b3a      	ldr	r3, [pc, #232]	@ (80010dc <main+0x5c0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	2b64      	cmp	r3, #100	@ 0x64
 8000ffa:	d916      	bls.n	800102a <main+0x50e>
            	  const uint8_t* current_icon = (frame_index) ? GAMEOVER_ICON_2 : GAMEOVER_ICON_1;
 8000ffc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <main+0x4ec>
 8001004:	4b36      	ldr	r3, [pc, #216]	@ (80010e0 <main+0x5c4>)
 8001006:	e000      	b.n	800100a <main+0x4ee>
 8001008:	4b36      	ldr	r3, [pc, #216]	@ (80010e4 <main+0x5c8>)
 800100a:	61fb      	str	r3, [r7, #28]

                  memcpy(&display_buffer[0], current_icon, 8);
 800100c:	2208      	movs	r2, #8
 800100e:	69f9      	ldr	r1, [r7, #28]
 8001010:	482a      	ldr	r0, [pc, #168]	@ (80010bc <main+0x5a0>)
 8001012:	f005 fac8 	bl	80065a6 <memcpy>
                  memcpy(&display_buffer[8], current_icon, 8);
 8001016:	2208      	movs	r2, #8
 8001018:	69f9      	ldr	r1, [r7, #28]
 800101a:	4833      	ldr	r0, [pc, #204]	@ (80010e8 <main+0x5cc>)
 800101c:	f005 fac3 	bl	80065a6 <memcpy>
                  MAX7219_Flush();
 8001020:	f000 f912 	bl	8001248 <MAX7219_Flush>
                  last_frame_time = now;
 8001024:	4a2d      	ldr	r2, [pc, #180]	@ (80010dc <main+0x5c0>)
 8001026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001028:	6013      	str	r3, [r2, #0]
              }
              static uint8_t restart_ok = 0;

              if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_RESET &&
 800102a:	2101      	movs	r1, #1
 800102c:	4820      	ldr	r0, [pc, #128]	@ (80010b0 <main+0x594>)
 800102e:	f002 fba5 	bl	800377c <HAL_GPIO_ReadPin>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d109      	bne.n	800104c <main+0x530>
              HAL_GPIO_ReadPin(BTN_PORT, BTN_ROT_PIN) == GPIO_PIN_SET) {
 8001038:	2108      	movs	r1, #8
 800103a:	481d      	ldr	r0, [pc, #116]	@ (80010b0 <main+0x594>)
 800103c:	f002 fb9e 	bl	800377c <HAL_GPIO_ReadPin>
 8001040:	4603      	mov	r3, r0
              if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_RESET &&
 8001042:	2b01      	cmp	r3, #1
 8001044:	d102      	bne.n	800104c <main+0x530>
            	  restart_ok = 1;
 8001046:	4b29      	ldr	r3, [pc, #164]	@ (80010ec <main+0x5d0>)
 8001048:	2201      	movs	r2, #1
 800104a:	701a      	strb	r2, [r3, #0]
              }

              if (restart_ok) {
 800104c:	4b27      	ldr	r3, [pc, #156]	@ (80010ec <main+0x5d0>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d021      	beq.n	8001098 <main+0x57c>
            	  if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_SET ||
 8001054:	2101      	movs	r1, #1
 8001056:	4816      	ldr	r0, [pc, #88]	@ (80010b0 <main+0x594>)
 8001058:	f002 fb90 	bl	800377c <HAL_GPIO_ReadPin>
 800105c:	4603      	mov	r3, r0
 800105e:	2b01      	cmp	r3, #1
 8001060:	d006      	beq.n	8001070 <main+0x554>
            	  HAL_GPIO_ReadPin(BTN_PORT, BTN_ROT_PIN) == GPIO_PIN_RESET) {
 8001062:	2108      	movs	r1, #8
 8001064:	4812      	ldr	r0, [pc, #72]	@ (80010b0 <main+0x594>)
 8001066:	f002 fb89 	bl	800377c <HAL_GPIO_ReadPin>
 800106a:	4603      	mov	r3, r0
            	  if (HAL_GPIO_ReadPin(BTN_PORT, BTN_ANTIROT_PIN) == GPIO_PIN_SET ||
 800106c:	2b00      	cmp	r3, #0
 800106e:	d113      	bne.n	8001098 <main+0x57c>

            		  uint32_t tick = HAL_GetTick();
 8001070:	f001 f8ec 	bl	800224c <HAL_GetTick>
 8001074:	61b8      	str	r0, [r7, #24]
            		  while((HAL_GetTick() - tick) < DEBOUNCE_DELAY);
 8001076:	bf00      	nop
 8001078:	f001 f8e8 	bl	800224c <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b31      	cmp	r3, #49	@ 0x31
 8001084:	d9f8      	bls.n	8001078 <main+0x55c>

            		  restart_ok = 0;
 8001086:	4b19      	ldr	r3, [pc, #100]	@ (80010ec <main+0x5d0>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]
            		  current_state = STATE_INIT;
 800108c:	4b12      	ldr	r3, [pc, #72]	@ (80010d8 <main+0x5bc>)
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]
            	  }
              }
              break;
 8001092:	e001      	b.n	8001098 <main+0x57c>
              break;
 8001094:	bf00      	nop
 8001096:	e567      	b.n	8000b68 <main+0x4c>
              break;
 8001098:	bf00      	nop
 800109a:	e565      	b.n	8000b68 <main+0x4c>
    {
 800109c:	e564      	b.n	8000b68 <main+0x4c>
 800109e:	bf00      	nop
 80010a0:	200001d6 	.word	0x200001d6
 80010a4:	200001d5 	.word	0x200001d5
 80010a8:	20000390 	.word	0x20000390
 80010ac:	20000380 	.word	0x20000380
 80010b0:	40020000 	.word	0x40020000
 80010b4:	200003a1 	.word	0x200003a1
 80010b8:	200003a2 	.word	0x200003a2
 80010bc:	200001e0 	.word	0x200001e0
 80010c0:	200001f0 	.word	0x200001f0
 80010c4:	20000008 	.word	0x20000008
 80010c8:	20000394 	.word	0x20000394
 80010cc:	20000004 	.word	0x20000004
 80010d0:	92492493 	.word	0x92492493
 80010d4:	2000038e 	.word	0x2000038e
 80010d8:	200001d4 	.word	0x200001d4
 80010dc:	200003a4 	.word	0x200003a4
 80010e0:	0800763c 	.word	0x0800763c
 80010e4:	08007634 	.word	0x08007634
 80010e8:	200001e8 	.word	0x200001e8
 80010ec:	200003a8 	.word	0x200003a8

080010f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b094      	sub	sp, #80	@ 0x50
 80010f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f6:	f107 0320 	add.w	r3, r7, #32
 80010fa:	2230      	movs	r2, #48	@ 0x30
 80010fc:	2100      	movs	r1, #0
 80010fe:	4618      	mov	r0, r3
 8001100:	f005 f9d5 	bl	80064ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001114:	2300      	movs	r3, #0
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	4b28      	ldr	r3, [pc, #160]	@ (80011bc <SystemClock_Config+0xcc>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800111c:	4a27      	ldr	r2, [pc, #156]	@ (80011bc <SystemClock_Config+0xcc>)
 800111e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001122:	6413      	str	r3, [r2, #64]	@ 0x40
 8001124:	4b25      	ldr	r3, [pc, #148]	@ (80011bc <SystemClock_Config+0xcc>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001130:	2300      	movs	r3, #0
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	4b22      	ldr	r3, [pc, #136]	@ (80011c0 <SystemClock_Config+0xd0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a21      	ldr	r2, [pc, #132]	@ (80011c0 <SystemClock_Config+0xd0>)
 800113a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	4b1f      	ldr	r3, [pc, #124]	@ (80011c0 <SystemClock_Config+0xd0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800114c:	2302      	movs	r3, #2
 800114e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001150:	2301      	movs	r3, #1
 8001152:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001154:	2310      	movs	r3, #16
 8001156:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001158:	2302      	movs	r3, #2
 800115a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800115c:	2300      	movs	r3, #0
 800115e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001160:	2310      	movs	r3, #16
 8001162:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001164:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001168:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800116a:	2304      	movs	r3, #4
 800116c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800116e:	2308      	movs	r3, #8
 8001170:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001172:	f107 0320 	add.w	r3, r7, #32
 8001176:	4618      	mov	r0, r3
 8001178:	f003 ff86 	bl	8005088 <HAL_RCC_OscConfig>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001182:	f000 fe15 	bl	8001db0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001186:	230f      	movs	r3, #15
 8001188:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800118a:	2302      	movs	r3, #2
 800118c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001192:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001196:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001198:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800119c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800119e:	f107 030c 	add.w	r3, r7, #12
 80011a2:	2102      	movs	r1, #2
 80011a4:	4618      	mov	r0, r3
 80011a6:	f004 f9e7 	bl	8005578 <HAL_RCC_ClockConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011b0:	f000 fdfe 	bl	8001db0 <Error_Handler>
  }
}
 80011b4:	bf00      	nop
 80011b6:	3750      	adds	r7, #80	@ 0x50
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40007000 	.word	0x40007000

080011c4 <Screen_Init>:

/* USER CODE BEGIN 4 */

/* MAX7219 LED MATRIX DISPLAY FUNCTIONS */
void Screen_Init(void) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
    uint8_t commands[][2] = {
 80011ca:	4a1c      	ldr	r2, [pc, #112]	@ (800123c <Screen_Init+0x78>)
 80011cc:	1d3b      	adds	r3, r7, #4
 80011ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80011d0:	c303      	stmia	r3!, {r0, r1}
 80011d2:	801a      	strh	r2, [r3, #0]
		// 0x00} = Min.
		// 0x02} = Medium
		// 0x04} = High
		{REG_INTENSITY, 0x01} // Brightness level
    };
    for (int c = 0; c < 5; c++) {
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	e028      	b.n	800122c <Screen_Init+0x68>
    	HAL_GPIO_WritePin(MTX_PORT, MTX_CS_PIN, GPIO_PIN_RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	2140      	movs	r1, #64	@ 0x40
 80011de:	4818      	ldr	r0, [pc, #96]	@ (8001240 <Screen_Init+0x7c>)
 80011e0:	f002 fae4 	bl	80037ac <HAL_GPIO_WritePin>
        for(int m=0; m<NUM_MODULES; m++) {
 80011e4:	2300      	movs	r3, #0
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	e015      	b.n	8001216 <Screen_Init+0x52>
        	HAL_SPI_Transmit(&hspi1, &commands[c][0], 1, 10);
 80011ea:	1d3a      	adds	r2, r7, #4
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	18d1      	adds	r1, r2, r3
 80011f2:	230a      	movs	r3, #10
 80011f4:	2201      	movs	r2, #1
 80011f6:	4813      	ldr	r0, [pc, #76]	@ (8001244 <Screen_Init+0x80>)
 80011f8:	f004 fda5 	bl	8005d46 <HAL_SPI_Transmit>
        	HAL_SPI_Transmit(&hspi1, &commands[c][1], 1, 10);
 80011fc:	1d3a      	adds	r2, r7, #4
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	3301      	adds	r3, #1
 8001204:	18d1      	adds	r1, r2, r3
 8001206:	230a      	movs	r3, #10
 8001208:	2201      	movs	r2, #1
 800120a:	480e      	ldr	r0, [pc, #56]	@ (8001244 <Screen_Init+0x80>)
 800120c:	f004 fd9b 	bl	8005d46 <HAL_SPI_Transmit>
        for(int m=0; m<NUM_MODULES; m++) {
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	3301      	adds	r3, #1
 8001214:	613b      	str	r3, [r7, #16]
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	2b01      	cmp	r3, #1
 800121a:	dde6      	ble.n	80011ea <Screen_Init+0x26>
        }
        HAL_GPIO_WritePin(MTX_PORT, MTX_CS_PIN, GPIO_PIN_SET);
 800121c:	2201      	movs	r2, #1
 800121e:	2140      	movs	r1, #64	@ 0x40
 8001220:	4807      	ldr	r0, [pc, #28]	@ (8001240 <Screen_Init+0x7c>)
 8001222:	f002 fac3 	bl	80037ac <HAL_GPIO_WritePin>
    for (int c = 0; c < 5; c++) {
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	3301      	adds	r3, #1
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	2b04      	cmp	r3, #4
 8001230:	ddd3      	ble.n	80011da <Screen_Init+0x16>
    }
}
 8001232:	bf00      	nop
 8001234:	bf00      	nop
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	08007564 	.word	0x08007564
 8001240:	40020000 	.word	0x40020000
 8001244:	200003ac 	.word	0x200003ac

08001248 <MAX7219_Flush>:

void MAX7219_Flush(void) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
    uint8_t packet[4]; // Buffer for [Addr2, Data2, Addr1, Data1]

    for (uint8_t i = 0; i < 8; i++) {
 800124e:	2300      	movs	r3, #0
 8001250:	71fb      	strb	r3, [r7, #7]
 8001252:	e022      	b.n	800129a <MAX7219_Flush+0x52>
    	uint8_t addr = i + 1;
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	3301      	adds	r3, #1
 8001258:	71bb      	strb	r3, [r7, #6]

    	// Module 2 Top-Left shifted out first
        packet[0] = addr;
 800125a:	79bb      	ldrb	r3, [r7, #6]
 800125c:	703b      	strb	r3, [r7, #0]
        packet[1] = display_buffer[8 + i];
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	3308      	adds	r3, #8
 8001262:	4a12      	ldr	r2, [pc, #72]	@ (80012ac <MAX7219_Flush+0x64>)
 8001264:	5cd3      	ldrb	r3, [r2, r3]
 8001266:	707b      	strb	r3, [r7, #1]
        // Module 1 Bottom-Right shifted out last
        packet[2] = addr;
 8001268:	79bb      	ldrb	r3, [r7, #6]
 800126a:	70bb      	strb	r3, [r7, #2]
        packet[3] = display_buffer[i];
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	4a0f      	ldr	r2, [pc, #60]	@ (80012ac <MAX7219_Flush+0x64>)
 8001270:	5cd3      	ldrb	r3, [r2, r3]
 8001272:	70fb      	strb	r3, [r7, #3]

        HAL_GPIO_WritePin(MTX_PORT, MTX_CS_PIN, GPIO_PIN_RESET);
 8001274:	2200      	movs	r2, #0
 8001276:	2140      	movs	r1, #64	@ 0x40
 8001278:	480d      	ldr	r0, [pc, #52]	@ (80012b0 <MAX7219_Flush+0x68>)
 800127a:	f002 fa97 	bl	80037ac <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&hspi1, packet, 4, 10);
 800127e:	4639      	mov	r1, r7
 8001280:	230a      	movs	r3, #10
 8001282:	2204      	movs	r2, #4
 8001284:	480b      	ldr	r0, [pc, #44]	@ (80012b4 <MAX7219_Flush+0x6c>)
 8001286:	f004 fd5e 	bl	8005d46 <HAL_SPI_Transmit>
        HAL_GPIO_WritePin(MTX_PORT, MTX_CS_PIN, GPIO_PIN_SET);
 800128a:	2201      	movs	r2, #1
 800128c:	2140      	movs	r1, #64	@ 0x40
 800128e:	4808      	ldr	r0, [pc, #32]	@ (80012b0 <MAX7219_Flush+0x68>)
 8001290:	f002 fa8c 	bl	80037ac <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 8; i++) {
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	3301      	adds	r3, #1
 8001298:	71fb      	strb	r3, [r7, #7]
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	2b07      	cmp	r3, #7
 800129e:	d9d9      	bls.n	8001254 <MAX7219_Flush+0xc>
    }
}
 80012a0:	bf00      	nop
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200001e0 	.word	0x200001e0
 80012b0:	40020000 	.word	0x40020000
 80012b4:	200003ac 	.word	0x200003ac

080012b8 <MAX7219_Clear>:

void MAX7219_Clear(uint8_t* buffer) { memset(buffer, 0, TOTAL_ROWS); }
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	2210      	movs	r2, #16
 80012c2:	2100      	movs	r1, #0
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f005 f8f2 	bl	80064ae <memset>
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <MAX7219_SetPixel>:

void MAX7219_SetPixel(uint8_t* buffer, int8_t x, int8_t y, uint8_t state) {
 80012d2:	b480      	push	{r7}
 80012d4:	b085      	sub	sp, #20
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
 80012da:	4608      	mov	r0, r1
 80012dc:	4611      	mov	r1, r2
 80012de:	461a      	mov	r2, r3
 80012e0:	4603      	mov	r3, r0
 80012e2:	70fb      	strb	r3, [r7, #3]
 80012e4:	460b      	mov	r3, r1
 80012e6:	70bb      	strb	r3, [r7, #2]
 80012e8:	4613      	mov	r3, r2
 80012ea:	707b      	strb	r3, [r7, #1]
    if (x < 0 || x >= TOTAL_COLS || y < 0 || y >= TOTAL_ROWS) return;
 80012ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	db5a      	blt.n	80013aa <MAX7219_SetPixel+0xd8>
 80012f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012f8:	2b07      	cmp	r3, #7
 80012fa:	dc56      	bgt.n	80013aa <MAX7219_SetPixel+0xd8>
 80012fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001300:	2b00      	cmp	r3, #0
 8001302:	db52      	blt.n	80013aa <MAX7219_SetPixel+0xd8>
 8001304:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001308:	2b0f      	cmp	r3, #15
 800130a:	dc4e      	bgt.n	80013aa <MAX7219_SetPixel+0xd8>
    uint8_t module_offset = (y < 8) ? 8 : 0;
 800130c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001310:	2b07      	cmp	r3, #7
 8001312:	dc01      	bgt.n	8001318 <MAX7219_SetPixel+0x46>
 8001314:	2308      	movs	r3, #8
 8001316:	e000      	b.n	800131a <MAX7219_SetPixel+0x48>
 8001318:	2300      	movs	r3, #0
 800131a:	73fb      	strb	r3, [r7, #15]
    int8_t local_y = (y < 8) ? y : y - 8;
 800131c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001320:	2b07      	cmp	r3, #7
 8001322:	dd04      	ble.n	800132e <MAX7219_SetPixel+0x5c>
 8001324:	78bb      	ldrb	r3, [r7, #2]
 8001326:	3b08      	subs	r3, #8
 8001328:	b2db      	uxtb	r3, r3
 800132a:	b25b      	sxtb	r3, r3
 800132c:	e001      	b.n	8001332 <MAX7219_SetPixel+0x60>
 800132e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001332:	73bb      	strb	r3, [r7, #14]
    if (state) buffer[module_offset + x] |= (1 << local_y);
 8001334:	787b      	ldrb	r3, [r7, #1]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d01a      	beq.n	8001370 <MAX7219_SetPixel+0x9e>
 800133a:	7bfa      	ldrb	r2, [r7, #15]
 800133c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001340:	4413      	add	r3, r2
 8001342:	461a      	mov	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	4413      	add	r3, r2
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	b25a      	sxtb	r2, r3
 800134c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001350:	2101      	movs	r1, #1
 8001352:	fa01 f303 	lsl.w	r3, r1, r3
 8001356:	b25b      	sxtb	r3, r3
 8001358:	4313      	orrs	r3, r2
 800135a:	b259      	sxtb	r1, r3
 800135c:	7bfa      	ldrb	r2, [r7, #15]
 800135e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001362:	4413      	add	r3, r2
 8001364:	461a      	mov	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4413      	add	r3, r2
 800136a:	b2ca      	uxtb	r2, r1
 800136c:	701a      	strb	r2, [r3, #0]
 800136e:	e01d      	b.n	80013ac <MAX7219_SetPixel+0xda>
    else       buffer[module_offset + x] &= ~(1 << local_y);
 8001370:	7bfa      	ldrb	r2, [r7, #15]
 8001372:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001376:	4413      	add	r3, r2
 8001378:	461a      	mov	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4413      	add	r3, r2
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	b25a      	sxtb	r2, r3
 8001382:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001386:	2101      	movs	r1, #1
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	b25b      	sxtb	r3, r3
 800138e:	43db      	mvns	r3, r3
 8001390:	b25b      	sxtb	r3, r3
 8001392:	4013      	ands	r3, r2
 8001394:	b259      	sxtb	r1, r3
 8001396:	7bfa      	ldrb	r2, [r7, #15]
 8001398:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800139c:	4413      	add	r3, r2
 800139e:	461a      	mov	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4413      	add	r3, r2
 80013a4:	b2ca      	uxtb	r2, r1
 80013a6:	701a      	strb	r2, [r3, #0]
 80013a8:	e000      	b.n	80013ac <MAX7219_SetPixel+0xda>
    if (x < 0 || x >= TOTAL_COLS || y < 0 || y >= TOTAL_ROWS) return;
 80013aa:	bf00      	nop
}
 80013ac:	3714      	adds	r7, #20
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr

080013b6 <MAX7219_GetPixel>:

uint8_t MAX7219_GetPixel(uint8_t* buffer, int8_t x, int8_t y) {
 80013b6:	b480      	push	{r7}
 80013b8:	b085      	sub	sp, #20
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
 80013be:	460b      	mov	r3, r1
 80013c0:	70fb      	strb	r3, [r7, #3]
 80013c2:	4613      	mov	r3, r2
 80013c4:	70bb      	strb	r3, [r7, #2]
    if (x < 0 || x >= TOTAL_COLS || y < 0 || y >= TOTAL_ROWS) return 0;
 80013c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	db0b      	blt.n	80013e6 <MAX7219_GetPixel+0x30>
 80013ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80013d2:	2b07      	cmp	r3, #7
 80013d4:	dc07      	bgt.n	80013e6 <MAX7219_GetPixel+0x30>
 80013d6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	db03      	blt.n	80013e6 <MAX7219_GetPixel+0x30>
 80013de:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80013e2:	2b0f      	cmp	r3, #15
 80013e4:	dd01      	ble.n	80013ea <MAX7219_GetPixel+0x34>
 80013e6:	2300      	movs	r3, #0
 80013e8:	e024      	b.n	8001434 <MAX7219_GetPixel+0x7e>
    uint8_t module_offset = (y < 8) ? 8 : 0;
 80013ea:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80013ee:	2b07      	cmp	r3, #7
 80013f0:	dc01      	bgt.n	80013f6 <MAX7219_GetPixel+0x40>
 80013f2:	2308      	movs	r3, #8
 80013f4:	e000      	b.n	80013f8 <MAX7219_GetPixel+0x42>
 80013f6:	2300      	movs	r3, #0
 80013f8:	73fb      	strb	r3, [r7, #15]
    int8_t local_y = (y < 8) ? y : y - 8;
 80013fa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80013fe:	2b07      	cmp	r3, #7
 8001400:	dd04      	ble.n	800140c <MAX7219_GetPixel+0x56>
 8001402:	78bb      	ldrb	r3, [r7, #2]
 8001404:	3b08      	subs	r3, #8
 8001406:	b2db      	uxtb	r3, r3
 8001408:	b25b      	sxtb	r3, r3
 800140a:	e001      	b.n	8001410 <MAX7219_GetPixel+0x5a>
 800140c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001410:	73bb      	strb	r3, [r7, #14]
    return (buffer[module_offset + x] & (1 << local_y)) ? 1 : 0;
 8001412:	7bfa      	ldrb	r2, [r7, #15]
 8001414:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001418:	4413      	add	r3, r2
 800141a:	461a      	mov	r2, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4413      	add	r3, r2
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	461a      	mov	r2, r3
 8001424:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001428:	fa42 f303 	asr.w	r3, r2, r3
 800142c:	b2db      	uxtb	r3, r3
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	b2db      	uxtb	r3, r3
}
 8001434:	4618      	mov	r0, r3
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <Read_ADC_Channel>:

uint32_t Read_ADC_Channel(uint32_t channel) {
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001448:	f107 030c 	add.w	r3, r7, #12
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
    sConfig.Channel = channel;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 800145a:	2301      	movs	r3, #1
 800145c:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 800145e:	2304      	movs	r3, #4
 8001460:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) Error_Handler();
 8001462:	f107 030c 	add.w	r3, r7, #12
 8001466:	4619      	mov	r1, r3
 8001468:	4811      	ldr	r0, [pc, #68]	@ (80014b0 <Read_ADC_Channel+0x70>)
 800146a:	f001 f8e3 	bl	8002634 <HAL_ADC_ConfigChannel>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <Read_ADC_Channel+0x38>
 8001474:	f000 fc9c 	bl	8001db0 <Error_Handler>
    HAL_ADC_Start(&hadc1);
 8001478:	480d      	ldr	r0, [pc, #52]	@ (80014b0 <Read_ADC_Channel+0x70>)
 800147a:	f000 ff5b 	bl	8002334 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 800147e:	210a      	movs	r1, #10
 8001480:	480b      	ldr	r0, [pc, #44]	@ (80014b0 <Read_ADC_Channel+0x70>)
 8001482:	f001 f83e 	bl	8002502 <HAL_ADC_PollForConversion>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d108      	bne.n	800149e <Read_ADC_Channel+0x5e>
        uint32_t val = HAL_ADC_GetValue(&hadc1);
 800148c:	4808      	ldr	r0, [pc, #32]	@ (80014b0 <Read_ADC_Channel+0x70>)
 800148e:	f001 f8c3 	bl	8002618 <HAL_ADC_GetValue>
 8001492:	61f8      	str	r0, [r7, #28]
        HAL_ADC_Stop(&hadc1);
 8001494:	4806      	ldr	r0, [pc, #24]	@ (80014b0 <Read_ADC_Channel+0x70>)
 8001496:	f001 f801 	bl	800249c <HAL_ADC_Stop>
        return val;
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	e004      	b.n	80014a8 <Read_ADC_Channel+0x68>
    }
    HAL_ADC_Stop(&hadc1);
 800149e:	4804      	ldr	r0, [pc, #16]	@ (80014b0 <Read_ADC_Channel+0x70>)
 80014a0:	f000 fffc 	bl	800249c <HAL_ADC_Stop>
    return 2048;
 80014a4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3720      	adds	r7, #32
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000090 	.word	0x20000090

080014b4 <Wrap_Coordinate>:

/* BASE GAME LOGIC FUNCTIONS */
int8_t Wrap_Coordinate(int8_t x) {
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]
    return (x % TOTAL_COLS + TOTAL_COLS) % TOTAL_COLS;
 80014be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c2:	425a      	negs	r2, r3
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	f002 0207 	and.w	r2, r2, #7
 80014cc:	bf58      	it	pl
 80014ce:	4253      	negpl	r3, r2
 80014d0:	b25b      	sxtb	r3, r3
 80014d2:	3308      	adds	r3, #8
 80014d4:	425a      	negs	r2, r3
 80014d6:	f003 0307 	and.w	r3, r3, #7
 80014da:	f002 0207 	and.w	r2, r2, #7
 80014de:	bf58      	it	pl
 80014e0:	4253      	negpl	r3, r2
 80014e2:	b25b      	sxtb	r3, r3
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <Check_Pixel_Collision>:

uint8_t Check_Pixel_Collision(int8_t x, int8_t y) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	460a      	mov	r2, r1
 80014fa:	71fb      	strb	r3, [r7, #7]
 80014fc:	4613      	mov	r3, r2
 80014fe:	71bb      	strb	r3, [r7, #6]
    if (y >= TOTAL_ROWS) return 1;
 8001500:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001504:	2b0f      	cmp	r3, #15
 8001506:	dd01      	ble.n	800150c <Check_Pixel_Collision+0x1c>
 8001508:	2301      	movs	r3, #1
 800150a:	e00d      	b.n	8001528 <Check_Pixel_Collision+0x38>
    if (MAX7219_GetPixel(locked_buffer, x, y)) return 1;
 800150c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001514:	4619      	mov	r1, r3
 8001516:	4806      	ldr	r0, [pc, #24]	@ (8001530 <Check_Pixel_Collision+0x40>)
 8001518:	f7ff ff4d 	bl	80013b6 <MAX7219_GetPixel>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <Check_Pixel_Collision+0x36>
 8001522:	2301      	movs	r3, #1
 8001524:	e000      	b.n	8001528 <Check_Pixel_Collision+0x38>
    return 0;
 8001526:	2300      	movs	r3, #0
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	200001f0 	.word	0x200001f0

08001534 <Check_Full_Rows>:

uint8_t Check_Full_Rows(void) {
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
    uint8_t fr_count = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	71fb      	strb	r3, [r7, #7]

    for (int8_t y = TOTAL_ROWS - 1; y >= 0; y--) {
 800153e:	230f      	movs	r3, #15
 8001540:	71bb      	strb	r3, [r7, #6]
 8001542:	e064      	b.n	800160e <Check_Full_Rows+0xda>
        uint8_t row_full = 1;
 8001544:	2301      	movs	r3, #1
 8001546:	717b      	strb	r3, [r7, #5]

        for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 8001548:	2300      	movs	r3, #0
 800154a:	713b      	strb	r3, [r7, #4]
 800154c:	e010      	b.n	8001570 <Check_Full_Rows+0x3c>
            if (MAX7219_GetPixel(locked_buffer, x, y) == 0) {
 800154e:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001552:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001556:	4619      	mov	r1, r3
 8001558:	4831      	ldr	r0, [pc, #196]	@ (8001620 <Check_Full_Rows+0xec>)
 800155a:	f7ff ff2c 	bl	80013b6 <MAX7219_GetPixel>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d102      	bne.n	800156a <Check_Full_Rows+0x36>
                row_full = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	717b      	strb	r3, [r7, #5]
                break;
 8001568:	e005      	b.n	8001576 <Check_Full_Rows+0x42>
        for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 800156a:	793b      	ldrb	r3, [r7, #4]
 800156c:	3301      	adds	r3, #1
 800156e:	713b      	strb	r3, [r7, #4]
 8001570:	793b      	ldrb	r3, [r7, #4]
 8001572:	2b07      	cmp	r3, #7
 8001574:	d9eb      	bls.n	800154e <Check_Full_Rows+0x1a>
            }
        }
        if (row_full) {
 8001576:	797b      	ldrb	r3, [r7, #5]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d042      	beq.n	8001602 <Check_Full_Rows+0xce>
            fr_count++;
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	3301      	adds	r3, #1
 8001580:	71fb      	strb	r3, [r7, #7]
            // Move all rows above this one down
            for (int8_t k = y; k > 0; k--) {
 8001582:	79bb      	ldrb	r3, [r7, #6]
 8001584:	70fb      	strb	r3, [r7, #3]
 8001586:	e022      	b.n	80015ce <Check_Full_Rows+0x9a>
                for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 8001588:	2300      	movs	r3, #0
 800158a:	70bb      	strb	r3, [r7, #2]
 800158c:	e016      	b.n	80015bc <Check_Full_Rows+0x88>
                    uint8_t pixel_above = MAX7219_GetPixel(locked_buffer, x, k - 1);
 800158e:	f997 1002 	ldrsb.w	r1, [r7, #2]
 8001592:	78fb      	ldrb	r3, [r7, #3]
 8001594:	3b01      	subs	r3, #1
 8001596:	b2db      	uxtb	r3, r3
 8001598:	b25b      	sxtb	r3, r3
 800159a:	461a      	mov	r2, r3
 800159c:	4820      	ldr	r0, [pc, #128]	@ (8001620 <Check_Full_Rows+0xec>)
 800159e:	f7ff ff0a 	bl	80013b6 <MAX7219_GetPixel>
 80015a2:	4603      	mov	r3, r0
 80015a4:	703b      	strb	r3, [r7, #0]
                    MAX7219_SetPixel(locked_buffer, x, k, pixel_above);
 80015a6:	f997 1002 	ldrsb.w	r1, [r7, #2]
 80015aa:	783b      	ldrb	r3, [r7, #0]
 80015ac:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80015b0:	481b      	ldr	r0, [pc, #108]	@ (8001620 <Check_Full_Rows+0xec>)
 80015b2:	f7ff fe8e 	bl	80012d2 <MAX7219_SetPixel>
                for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 80015b6:	78bb      	ldrb	r3, [r7, #2]
 80015b8:	3301      	adds	r3, #1
 80015ba:	70bb      	strb	r3, [r7, #2]
 80015bc:	78bb      	ldrb	r3, [r7, #2]
 80015be:	2b07      	cmp	r3, #7
 80015c0:	d9e5      	bls.n	800158e <Check_Full_Rows+0x5a>
            for (int8_t k = y; k > 0; k--) {
 80015c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	3b01      	subs	r3, #1
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	70fb      	strb	r3, [r7, #3]
 80015ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	dcd8      	bgt.n	8001588 <Check_Full_Rows+0x54>
                }
            }
            // Clear top row
            for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 80015d6:	2300      	movs	r3, #0
 80015d8:	707b      	strb	r3, [r7, #1]
 80015da:	e009      	b.n	80015f0 <Check_Full_Rows+0xbc>
                MAX7219_SetPixel(locked_buffer, x, 0, 0);
 80015dc:	f997 1001 	ldrsb.w	r1, [r7, #1]
 80015e0:	2300      	movs	r3, #0
 80015e2:	2200      	movs	r2, #0
 80015e4:	480e      	ldr	r0, [pc, #56]	@ (8001620 <Check_Full_Rows+0xec>)
 80015e6:	f7ff fe74 	bl	80012d2 <MAX7219_SetPixel>
            for (uint8_t x = 0; x < TOTAL_COLS; x++) {
 80015ea:	787b      	ldrb	r3, [r7, #1]
 80015ec:	3301      	adds	r3, #1
 80015ee:	707b      	strb	r3, [r7, #1]
 80015f0:	787b      	ldrb	r3, [r7, #1]
 80015f2:	2b07      	cmp	r3, #7
 80015f4:	d9f2      	bls.n	80015dc <Check_Full_Rows+0xa8>
            }
            y++;
 80015f6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	3301      	adds	r3, #1
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	71bb      	strb	r3, [r7, #6]
    for (int8_t y = TOTAL_ROWS - 1; y >= 0; y--) {
 8001602:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001606:	b2db      	uxtb	r3, r3
 8001608:	3b01      	subs	r3, #1
 800160a:	b2db      	uxtb	r3, r3
 800160c:	71bb      	strb	r3, [r7, #6]
 800160e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001612:	2b00      	cmp	r3, #0
 8001614:	da96      	bge.n	8001544 <Check_Full_Rows+0x10>
        }
    }
    return fr_count;
 8001616:	79fb      	ldrb	r3, [r7, #7]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3708      	adds	r7, #8
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	200001f0 	.word	0x200001f0

08001624 <Tetromino_Spawn>:

/* TETROMINO FUNCTIONS */
void Tetromino_Spawn(uint8_t shape_id) {
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
    if (shape_id >= NUM_SHAPES) shape_id = 0;
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	2b06      	cmp	r3, #6
 8001632:	d901      	bls.n	8001638 <Tetromino_Spawn+0x14>
 8001634:	2300      	movs	r3, #0
 8001636:	71fb      	strb	r3, [r7, #7]
    memcpy(active_shape_coords, SHAPES[shape_id], 8);
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	4a0a      	ldr	r2, [pc, #40]	@ (8001668 <Tetromino_Spawn+0x44>)
 800163e:	441a      	add	r2, r3
 8001640:	4b0a      	ldr	r3, [pc, #40]	@ (800166c <Tetromino_Spawn+0x48>)
 8001642:	6810      	ldr	r0, [r2, #0]
 8001644:	6851      	ldr	r1, [r2, #4]
 8001646:	c303      	stmia	r3!, {r0, r1}
    pivot_x = 3; pivot_y = 0; current_shape_id = shape_id;
 8001648:	4b09      	ldr	r3, [pc, #36]	@ (8001670 <Tetromino_Spawn+0x4c>)
 800164a:	2203      	movs	r2, #3
 800164c:	701a      	strb	r2, [r3, #0]
 800164e:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <Tetromino_Spawn+0x50>)
 8001650:	2200      	movs	r2, #0
 8001652:	701a      	strb	r2, [r3, #0]
 8001654:	4a08      	ldr	r2, [pc, #32]	@ (8001678 <Tetromino_Spawn+0x54>)
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	7013      	strb	r3, [r2, #0]
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	080075ec 	.word	0x080075ec
 800166c:	200001d8 	.word	0x200001d8
 8001670:	200001d5 	.word	0x200001d5
 8001674:	200001d6 	.word	0x200001d6
 8001678:	20000000 	.word	0x20000000

0800167c <Tetromino_CheckCollision>:

uint8_t Tetromino_CheckCollision(int8_t target_pivot_x, int8_t target_pivot_y) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	460a      	mov	r2, r1
 8001686:	71fb      	strb	r3, [r7, #7]
 8001688:	4613      	mov	r3, r2
 800168a:	71bb      	strb	r3, [r7, #6]
    for (int i = 0; i < 4; i++) {
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	e029      	b.n	80016e6 <Tetromino_CheckCollision+0x6a>
        int8_t raw_x = target_pivot_x + active_shape_coords[i*2];
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	4a18      	ldr	r2, [pc, #96]	@ (80016f8 <Tetromino_CheckCollision+0x7c>)
 8001698:	56d3      	ldrsb	r3, [r2, r3]
 800169a:	b2da      	uxtb	r2, r3
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	4413      	add	r3, r2
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	72fb      	strb	r3, [r7, #11]
        int8_t block_y = target_pivot_y + active_shape_coords[i*2 + 1];
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	3301      	adds	r3, #1
 80016aa:	4a13      	ldr	r2, [pc, #76]	@ (80016f8 <Tetromino_CheckCollision+0x7c>)
 80016ac:	56d3      	ldrsb	r3, [r2, r3]
 80016ae:	b2da      	uxtb	r2, r3
 80016b0:	79bb      	ldrb	r3, [r7, #6]
 80016b2:	4413      	add	r3, r2
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	72bb      	strb	r3, [r7, #10]
        int8_t block_x = Wrap_Coordinate(raw_x);
 80016b8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fef9 	bl	80014b4 <Wrap_Coordinate>
 80016c2:	4603      	mov	r3, r0
 80016c4:	727b      	strb	r3, [r7, #9]
        if (Check_Pixel_Collision(block_x, block_y)) return 1;
 80016c6:	f997 200a 	ldrsb.w	r2, [r7, #10]
 80016ca:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80016ce:	4611      	mov	r1, r2
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff0d 	bl	80014f0 <Check_Pixel_Collision>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <Tetromino_CheckCollision+0x64>
 80016dc:	2301      	movs	r3, #1
 80016de:	e006      	b.n	80016ee <Tetromino_CheckCollision+0x72>
    for (int i = 0; i < 4; i++) {
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	3301      	adds	r3, #1
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	2b03      	cmp	r3, #3
 80016ea:	ddd2      	ble.n	8001692 <Tetromino_CheckCollision+0x16>
    }
    return 0;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200001d8 	.word	0x200001d8

080016fc <Tetromino_Lock>:

void Tetromino_Lock(void) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
    for (int i = 0; i < 4; i++) {
 8001702:	2300      	movs	r3, #0
 8001704:	607b      	str	r3, [r7, #4]
 8001706:	e02a      	b.n	800175e <Tetromino_Lock+0x62>
        int8_t raw_x = pivot_x + active_shape_coords[i*2];
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	4a18      	ldr	r2, [pc, #96]	@ (8001770 <Tetromino_Lock+0x74>)
 800170e:	56d3      	ldrsb	r3, [r2, r3]
 8001710:	b2da      	uxtb	r2, r3
 8001712:	4b18      	ldr	r3, [pc, #96]	@ (8001774 <Tetromino_Lock+0x78>)
 8001714:	f993 3000 	ldrsb.w	r3, [r3]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	4413      	add	r3, r2
 800171c:	b2db      	uxtb	r3, r3
 800171e:	70fb      	strb	r3, [r7, #3]
        int8_t block_y = pivot_y + active_shape_coords[i*2 + 1];
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	005b      	lsls	r3, r3, #1
 8001724:	3301      	adds	r3, #1
 8001726:	4a12      	ldr	r2, [pc, #72]	@ (8001770 <Tetromino_Lock+0x74>)
 8001728:	56d3      	ldrsb	r3, [r2, r3]
 800172a:	b2da      	uxtb	r2, r3
 800172c:	4b12      	ldr	r3, [pc, #72]	@ (8001778 <Tetromino_Lock+0x7c>)
 800172e:	f993 3000 	ldrsb.w	r3, [r3]
 8001732:	b2db      	uxtb	r3, r3
 8001734:	4413      	add	r3, r2
 8001736:	b2db      	uxtb	r3, r3
 8001738:	70bb      	strb	r3, [r7, #2]
        int8_t block_x = Wrap_Coordinate(raw_x);
 800173a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff feb8 	bl	80014b4 <Wrap_Coordinate>
 8001744:	4603      	mov	r3, r0
 8001746:	707b      	strb	r3, [r7, #1]
        MAX7219_SetPixel(locked_buffer, block_x, block_y, 1);
 8001748:	f997 2002 	ldrsb.w	r2, [r7, #2]
 800174c:	f997 1001 	ldrsb.w	r1, [r7, #1]
 8001750:	2301      	movs	r3, #1
 8001752:	480a      	ldr	r0, [pc, #40]	@ (800177c <Tetromino_Lock+0x80>)
 8001754:	f7ff fdbd 	bl	80012d2 <MAX7219_SetPixel>
    for (int i = 0; i < 4; i++) {
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	3301      	adds	r3, #1
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b03      	cmp	r3, #3
 8001762:	ddd1      	ble.n	8001708 <Tetromino_Lock+0xc>
    }
}
 8001764:	bf00      	nop
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200001d8 	.word	0x200001d8
 8001774:	200001d5 	.word	0x200001d5
 8001778:	200001d6 	.word	0x200001d6
 800177c:	200001f0 	.word	0x200001f0

08001780 <Tetromino_Draw>:

void Tetromino_Draw(uint8_t* buffer) {
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 4; i++) {
 8001788:	2300      	movs	r3, #0
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	e02a      	b.n	80017e4 <Tetromino_Draw+0x64>
        int8_t raw_x = pivot_x + active_shape_coords[i*2];
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4a18      	ldr	r2, [pc, #96]	@ (80017f4 <Tetromino_Draw+0x74>)
 8001794:	56d3      	ldrsb	r3, [r2, r3]
 8001796:	b2da      	uxtb	r2, r3
 8001798:	4b17      	ldr	r3, [pc, #92]	@ (80017f8 <Tetromino_Draw+0x78>)
 800179a:	f993 3000 	ldrsb.w	r3, [r3]
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	4413      	add	r3, r2
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	72fb      	strb	r3, [r7, #11]
        int8_t block_y = pivot_y + active_shape_coords[i*2 + 1];
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	3301      	adds	r3, #1
 80017ac:	4a11      	ldr	r2, [pc, #68]	@ (80017f4 <Tetromino_Draw+0x74>)
 80017ae:	56d3      	ldrsb	r3, [r2, r3]
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	4b12      	ldr	r3, [pc, #72]	@ (80017fc <Tetromino_Draw+0x7c>)
 80017b4:	f993 3000 	ldrsb.w	r3, [r3]
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	4413      	add	r3, r2
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	72bb      	strb	r3, [r7, #10]
        int8_t block_x = Wrap_Coordinate(raw_x);
 80017c0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff fe75 	bl	80014b4 <Wrap_Coordinate>
 80017ca:	4603      	mov	r3, r0
 80017cc:	727b      	strb	r3, [r7, #9]
        MAX7219_SetPixel(buffer, block_x, block_y, 1);
 80017ce:	f997 200a 	ldrsb.w	r2, [r7, #10]
 80017d2:	f997 1009 	ldrsb.w	r1, [r7, #9]
 80017d6:	2301      	movs	r3, #1
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff fd7a 	bl	80012d2 <MAX7219_SetPixel>
    for (int i = 0; i < 4; i++) {
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	3301      	adds	r3, #1
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2b03      	cmp	r3, #3
 80017e8:	ddd1      	ble.n	800178e <Tetromino_Draw+0xe>
    }
}
 80017ea:	bf00      	nop
 80017ec:	bf00      	nop
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	200001d8 	.word	0x200001d8
 80017f8:	200001d5 	.word	0x200001d5
 80017fc:	200001d6 	.word	0x200001d6

08001800 <Tetromino_Rotate>:

void Tetromino_Rotate(int8_t direction) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	@ 0x28
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
	if (current_shape_id == 3) return;
 800180a:	4b49      	ldr	r3, [pc, #292]	@ (8001930 <Tetromino_Rotate+0x130>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	2b03      	cmp	r3, #3
 8001810:	f000 8089 	beq.w	8001926 <Tetromino_Rotate+0x126>
	int8_t temp_coords[8];
    for (int i = 0; i < 4; i++) {
 8001814:	2300      	movs	r3, #0
 8001816:	627b      	str	r3, [r7, #36]	@ 0x24
 8001818:	e036      	b.n	8001888 <Tetromino_Rotate+0x88>
        int8_t old_x = active_shape_coords[i * 2];
 800181a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	4a45      	ldr	r2, [pc, #276]	@ (8001934 <Tetromino_Rotate+0x134>)
 8001820:	5cd3      	ldrb	r3, [r2, r3]
 8001822:	763b      	strb	r3, [r7, #24]
        int8_t old_y = active_shape_coords[i * 2 + 1];
 8001824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	3301      	adds	r3, #1
 800182a:	4a42      	ldr	r2, [pc, #264]	@ (8001934 <Tetromino_Rotate+0x134>)
 800182c:	5cd3      	ldrb	r3, [r2, r3]
 800182e:	75fb      	strb	r3, [r7, #23]

        if (direction > 0) {
 8001830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001834:	2b00      	cmp	r3, #0
 8001836:	dd12      	ble.n	800185e <Tetromino_Rotate+0x5e>
            // Clockwise: (x, y) to (-y, x)
            temp_coords[i * 2]     = old_y;
 8001838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	3328      	adds	r3, #40	@ 0x28
 800183e:	443b      	add	r3, r7
 8001840:	7dfa      	ldrb	r2, [r7, #23]
 8001842:	f803 2c1c 	strb.w	r2, [r3, #-28]
            temp_coords[i * 2 + 1] = -old_x;
 8001846:	7e3b      	ldrb	r3, [r7, #24]
 8001848:	425b      	negs	r3, r3
 800184a:	b2da      	uxtb	r2, r3
 800184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	3301      	adds	r3, #1
 8001852:	b252      	sxtb	r2, r2
 8001854:	3328      	adds	r3, #40	@ 0x28
 8001856:	443b      	add	r3, r7
 8001858:	f803 2c1c 	strb.w	r2, [r3, #-28]
 800185c:	e011      	b.n	8001882 <Tetromino_Rotate+0x82>
        } else {
            // Anti-Clockwise: (x, y) to (y, -x)
            temp_coords[i * 2]     = -old_y;
 800185e:	7dfb      	ldrb	r3, [r7, #23]
 8001860:	425b      	negs	r3, r3
 8001862:	b2da      	uxtb	r2, r3
 8001864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	b252      	sxtb	r2, r2
 800186a:	3328      	adds	r3, #40	@ 0x28
 800186c:	443b      	add	r3, r7
 800186e:	f803 2c1c 	strb.w	r2, [r3, #-28]
            temp_coords[i * 2 + 1] = old_x;
 8001872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	3301      	adds	r3, #1
 8001878:	3328      	adds	r3, #40	@ 0x28
 800187a:	443b      	add	r3, r7
 800187c:	7e3a      	ldrb	r2, [r7, #24]
 800187e:	f803 2c1c 	strb.w	r2, [r3, #-28]
    for (int i = 0; i < 4; i++) {
 8001882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001884:	3301      	adds	r3, #1
 8001886:	627b      	str	r3, [r7, #36]	@ 0x24
 8001888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188a:	2b03      	cmp	r3, #3
 800188c:	ddc5      	ble.n	800181a <Tetromino_Rotate+0x1a>
        }
    }

    // Check collisions to validate the possible new rotation
    uint8_t rot_ok = 1;
 800188e:	2301      	movs	r3, #1
 8001890:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for (int i = 0; i < 4; i++) {
 8001894:	2300      	movs	r3, #0
 8001896:	61fb      	str	r3, [r7, #28]
 8001898:	e035      	b.n	8001906 <Tetromino_Rotate+0x106>
        int8_t raw_x = pivot_x + temp_coords[i*2];
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	3328      	adds	r3, #40	@ 0x28
 80018a0:	443b      	add	r3, r7
 80018a2:	f913 3c1c 	ldrsb.w	r3, [r3, #-28]
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	4b23      	ldr	r3, [pc, #140]	@ (8001938 <Tetromino_Rotate+0x138>)
 80018aa:	f993 3000 	ldrsb.w	r3, [r3]
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	4413      	add	r3, r2
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	76fb      	strb	r3, [r7, #27]
        int8_t block_y = pivot_y + temp_coords[i*2 + 1];
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	3301      	adds	r3, #1
 80018bc:	3328      	adds	r3, #40	@ 0x28
 80018be:	443b      	add	r3, r7
 80018c0:	f913 3c1c 	ldrsb.w	r3, [r3, #-28]
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	4b1d      	ldr	r3, [pc, #116]	@ (800193c <Tetromino_Rotate+0x13c>)
 80018c8:	f993 3000 	ldrsb.w	r3, [r3]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	4413      	add	r3, r2
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	76bb      	strb	r3, [r7, #26]
        int8_t block_x = Wrap_Coordinate(raw_x);
 80018d4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff fdeb 	bl	80014b4 <Wrap_Coordinate>
 80018de:	4603      	mov	r3, r0
 80018e0:	767b      	strb	r3, [r7, #25]
        if (Check_Pixel_Collision(block_x, block_y)) {
 80018e2:	f997 201a 	ldrsb.w	r2, [r7, #26]
 80018e6:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80018ea:	4611      	mov	r1, r2
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff fdff 	bl	80014f0 <Check_Pixel_Collision>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d003      	beq.n	8001900 <Tetromino_Rotate+0x100>
            rot_ok = 0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            break;
 80018fe:	e005      	b.n	800190c <Tetromino_Rotate+0x10c>
    for (int i = 0; i < 4; i++) {
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	3301      	adds	r3, #1
 8001904:	61fb      	str	r3, [r7, #28]
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	2b03      	cmp	r3, #3
 800190a:	ddc6      	ble.n	800189a <Tetromino_Rotate+0x9a>
        }
    }
    if (rot_ok) memcpy(active_shape_coords, temp_coords, 8);
 800190c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001910:	2b00      	cmp	r3, #0
 8001912:	d009      	beq.n	8001928 <Tetromino_Rotate+0x128>
 8001914:	4b07      	ldr	r3, [pc, #28]	@ (8001934 <Tetromino_Rotate+0x134>)
 8001916:	461a      	mov	r2, r3
 8001918:	f107 030c 	add.w	r3, r7, #12
 800191c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001920:	e882 0003 	stmia.w	r2, {r0, r1}
 8001924:	e000      	b.n	8001928 <Tetromino_Rotate+0x128>
	if (current_shape_id == 3) return;
 8001926:	bf00      	nop
}
 8001928:	3728      	adds	r7, #40	@ 0x28
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000000 	.word	0x20000000
 8001934:	200001d8 	.word	0x200001d8
 8001938:	200001d5 	.word	0x200001d5
 800193c:	200001d6 	.word	0x200001d6

08001940 <LCD_Send4Bits>:

/* LCD FUNCTIONS */
void LCD_Send4Bits(uint8_t val) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_PORT, D4_PIN, (val >> 0) & 0x01);
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	b2db      	uxtb	r3, r3
 8001952:	461a      	mov	r2, r3
 8001954:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001958:	4815      	ldr	r0, [pc, #84]	@ (80019b0 <LCD_Send4Bits+0x70>)
 800195a:	f001 ff27 	bl	80037ac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_PORT, D5_PIN, (val >> 1) & 0x01);
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	085b      	lsrs	r3, r3, #1
 8001962:	b2db      	uxtb	r3, r3
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	b2db      	uxtb	r3, r3
 800196a:	461a      	mov	r2, r3
 800196c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001970:	480f      	ldr	r0, [pc, #60]	@ (80019b0 <LCD_Send4Bits+0x70>)
 8001972:	f001 ff1b 	bl	80037ac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_PORT, D6_PIN, (val >> 2) & 0x01);
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	089b      	lsrs	r3, r3, #2
 800197a:	b2db      	uxtb	r3, r3
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	b2db      	uxtb	r3, r3
 8001982:	461a      	mov	r2, r3
 8001984:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001988:	4809      	ldr	r0, [pc, #36]	@ (80019b0 <LCD_Send4Bits+0x70>)
 800198a:	f001 ff0f 	bl	80037ac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_PORT, D7_PIN, (val >> 3) & 0x01);
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	08db      	lsrs	r3, r3, #3
 8001992:	b2db      	uxtb	r3, r3
 8001994:	f003 0301 	and.w	r3, r3, #1
 8001998:	b2db      	uxtb	r3, r3
 800199a:	461a      	mov	r2, r3
 800199c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019a0:	4803      	ldr	r0, [pc, #12]	@ (80019b0 <LCD_Send4Bits+0x70>)
 80019a2:	f001 ff03 	bl	80037ac <HAL_GPIO_WritePin>
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40021000 	.word	0x40021000

080019b4 <LCD_EnablePulse>:

void LCD_EnablePulse(void) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_PORT, E_PIN, GPIO_PIN_SET);
 80019b8:	2201      	movs	r2, #1
 80019ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019be:	4808      	ldr	r0, [pc, #32]	@ (80019e0 <LCD_EnablePulse+0x2c>)
 80019c0:	f001 fef4 	bl	80037ac <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80019c4:	2001      	movs	r0, #1
 80019c6:	f000 fc4d 	bl	8002264 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_PORT, E_PIN, GPIO_PIN_RESET);
 80019ca:	2200      	movs	r2, #0
 80019cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019d0:	4803      	ldr	r0, [pc, #12]	@ (80019e0 <LCD_EnablePulse+0x2c>)
 80019d2:	f001 feeb 	bl	80037ac <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80019d6:	2001      	movs	r0, #1
 80019d8:	f000 fc44 	bl	8002264 <HAL_Delay>
}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40021000 	.word	0x40021000

080019e4 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t cmd) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4603      	mov	r3, r0
 80019ec:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_PORT, RS_PIN, GPIO_PIN_RESET);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2180      	movs	r1, #128	@ 0x80
 80019f2:	480a      	ldr	r0, [pc, #40]	@ (8001a1c <LCD_SendCommand+0x38>)
 80019f4:	f001 feda 	bl	80037ac <HAL_GPIO_WritePin>
    LCD_Send4Bits(cmd >> 4);
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	091b      	lsrs	r3, r3, #4
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff ff9e 	bl	8001940 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001a04:	f7ff ffd6 	bl	80019b4 <LCD_EnablePulse>
    LCD_Send4Bits(cmd);
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff ff98 	bl	8001940 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001a10:	f7ff ffd0 	bl	80019b4 <LCD_EnablePulse>
}
 8001a14:	bf00      	nop
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40021000 	.word	0x40021000

08001a20 <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_PORT, RS_PIN, GPIO_PIN_SET);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	2180      	movs	r1, #128	@ 0x80
 8001a2e:	480a      	ldr	r0, [pc, #40]	@ (8001a58 <LCD_SendData+0x38>)
 8001a30:	f001 febc 	bl	80037ac <HAL_GPIO_WritePin>
    LCD_Send4Bits(data >> 4);
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	091b      	lsrs	r3, r3, #4
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff ff80 	bl	8001940 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001a40:	f7ff ffb8 	bl	80019b4 <LCD_EnablePulse>
    LCD_Send4Bits(data);
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff7a 	bl	8001940 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001a4c:	f7ff ffb2 	bl	80019b4 <LCD_EnablePulse>
}
 8001a50:	bf00      	nop
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40021000 	.word	0x40021000

08001a5c <LCD_Init>:

void LCD_Init(void) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001a60:	2032      	movs	r0, #50	@ 0x32
 8001a62:	f000 fbff 	bl	8002264 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_PORT, RS_PIN, GPIO_PIN_RESET);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2180      	movs	r1, #128	@ 0x80
 8001a6a:	4818      	ldr	r0, [pc, #96]	@ (8001acc <LCD_Init+0x70>)
 8001a6c:	f001 fe9e 	bl	80037ac <HAL_GPIO_WritePin>

    LCD_Send4Bits(0x03); LCD_EnablePulse(); HAL_Delay(5);
 8001a70:	2003      	movs	r0, #3
 8001a72:	f7ff ff65 	bl	8001940 <LCD_Send4Bits>
 8001a76:	f7ff ff9d 	bl	80019b4 <LCD_EnablePulse>
 8001a7a:	2005      	movs	r0, #5
 8001a7c:	f000 fbf2 	bl	8002264 <HAL_Delay>
    LCD_Send4Bits(0x03); LCD_EnablePulse(); HAL_Delay(1);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f7ff ff5d 	bl	8001940 <LCD_Send4Bits>
 8001a86:	f7ff ff95 	bl	80019b4 <LCD_EnablePulse>
 8001a8a:	2001      	movs	r0, #1
 8001a8c:	f000 fbea 	bl	8002264 <HAL_Delay>
    LCD_Send4Bits(0x03); LCD_EnablePulse(); HAL_Delay(1);
 8001a90:	2003      	movs	r0, #3
 8001a92:	f7ff ff55 	bl	8001940 <LCD_Send4Bits>
 8001a96:	f7ff ff8d 	bl	80019b4 <LCD_EnablePulse>
 8001a9a:	2001      	movs	r0, #1
 8001a9c:	f000 fbe2 	bl	8002264 <HAL_Delay>
    LCD_Send4Bits(0x02); LCD_EnablePulse();
 8001aa0:	2002      	movs	r0, #2
 8001aa2:	f7ff ff4d 	bl	8001940 <LCD_Send4Bits>
 8001aa6:	f7ff ff85 	bl	80019b4 <LCD_EnablePulse>

    LCD_SendCommand(0x28);
 8001aaa:	2028      	movs	r0, #40	@ 0x28
 8001aac:	f7ff ff9a 	bl	80019e4 <LCD_SendCommand>
    LCD_SendCommand(0x0C);
 8001ab0:	200c      	movs	r0, #12
 8001ab2:	f7ff ff97 	bl	80019e4 <LCD_SendCommand>
    LCD_SendCommand(0x06);
 8001ab6:	2006      	movs	r0, #6
 8001ab8:	f7ff ff94 	bl	80019e4 <LCD_SendCommand>
    LCD_SendCommand(0x01);
 8001abc:	2001      	movs	r0, #1
 8001abe:	f7ff ff91 	bl	80019e4 <LCD_SendCommand>
    HAL_Delay(2);
 8001ac2:	2002      	movs	r0, #2
 8001ac4:	f000 fbce 	bl	8002264 <HAL_Delay>
}
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40021000 	.word	0x40021000

08001ad0 <LCD_LoadCustomChars>:

void LCD_LoadCustomChars(void) {
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
    LCD_SendCommand(0x40);
 8001ad6:	2040      	movs	r0, #64	@ 0x40
 8001ad8:	f7ff ff84 	bl	80019e4 <LCD_SendCommand>
    for (int i = 0; i < 7; i++) {
 8001adc:	2300      	movs	r3, #0
 8001ade:	607b      	str	r3, [r7, #4]
 8001ae0:	e015      	b.n	8001b0e <LCD_LoadCustomChars+0x3e>
        for (int j = 0; j < 8; j++) {
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	603b      	str	r3, [r7, #0]
 8001ae6:	e00c      	b.n	8001b02 <LCD_LoadCustomChars+0x32>
            LCD_SendData(TETRIS_LCD_CHARS[i][j]);
 8001ae8:	4a0e      	ldr	r2, [pc, #56]	@ (8001b24 <LCD_LoadCustomChars+0x54>)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	441a      	add	r2, r3
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	4413      	add	r3, r2
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7ff ff92 	bl	8001a20 <LCD_SendData>
        for (int j = 0; j < 8; j++) {
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	3301      	adds	r3, #1
 8001b00:	603b      	str	r3, [r7, #0]
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	2b07      	cmp	r3, #7
 8001b06:	ddef      	ble.n	8001ae8 <LCD_LoadCustomChars+0x18>
    for (int i = 0; i < 7; i++) {
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	607b      	str	r3, [r7, #4]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2b06      	cmp	r3, #6
 8001b12:	dde6      	ble.n	8001ae2 <LCD_LoadCustomChars+0x12>
        }
    }
    LCD_SendCommand(0x80);
 8001b14:	2080      	movs	r0, #128	@ 0x80
 8001b16:	f7ff ff65 	bl	80019e4 <LCD_SendCommand>
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	080075b4 	.word	0x080075b4

08001b28 <LCD_SendString>:

void LCD_SendString(char *str) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
    while (*str) LCD_SendData(*str++);
 8001b30:	e006      	b.n	8001b40 <LCD_SendString+0x18>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	1c5a      	adds	r2, r3, #1
 8001b36:	607a      	str	r2, [r7, #4]
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff ff70 	bl	8001a20 <LCD_SendData>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1f4      	bne.n	8001b32 <LCD_SendString+0xa>
}
 8001b48:	bf00      	nop
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b084      	sub	sp, #16
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	4603      	mov	r3, r0
 8001b5a:	460a      	mov	r2, r1
 8001b5c:	71fb      	strb	r3, [r7, #7]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	71bb      	strb	r3, [r7, #6]
    uint8_t address = (row == 0) ? (0x80 + col) : (0xC0 + col);
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d103      	bne.n	8001b70 <LCD_SetCursor+0x1e>
 8001b68:	79bb      	ldrb	r3, [r7, #6]
 8001b6a:	3b80      	subs	r3, #128	@ 0x80
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	e002      	b.n	8001b76 <LCD_SetCursor+0x24>
 8001b70:	79bb      	ldrb	r3, [r7, #6]
 8001b72:	3b40      	subs	r3, #64	@ 0x40
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	73fb      	strb	r3, [r7, #15]
    LCD_SendCommand(address);
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7ff ff32 	bl	80019e4 <LCD_SendCommand>
}
 8001b80:	bf00      	nop
 8001b82:	3710      	adds	r7, #16
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <LCD_UpdateStats>:

void LCD_UpdateStats(void) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
    char buffer[16];
    LCD_SetCursor(0, 0);
 8001b8e:	2100      	movs	r1, #0
 8001b90:	2000      	movs	r0, #0
 8001b92:	f7ff ffde 	bl	8001b52 <LCD_SetCursor>
    sprintf(buffer, "Score:%lu   ", game_score);
 8001b96:	4b14      	ldr	r3, [pc, #80]	@ (8001be8 <LCD_UpdateStats+0x60>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	463b      	mov	r3, r7
 8001b9c:	4913      	ldr	r1, [pc, #76]	@ (8001bec <LCD_UpdateStats+0x64>)
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f004 fc20 	bl	80063e4 <siprintf>
    LCD_SendString(buffer);
 8001ba4:	463b      	mov	r3, r7
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff ffbe 	bl	8001b28 <LCD_SendString>

    LCD_SetCursor(1, 0);
 8001bac:	2100      	movs	r1, #0
 8001bae:	2001      	movs	r0, #1
 8001bb0:	f7ff ffcf 	bl	8001b52 <LCD_SetCursor>
    sprintf(buffer, "Lvl:%d Next:", game_level);
 8001bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <LCD_UpdateStats+0x68>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	461a      	mov	r2, r3
 8001bbc:	463b      	mov	r3, r7
 8001bbe:	490d      	ldr	r1, [pc, #52]	@ (8001bf4 <LCD_UpdateStats+0x6c>)
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f004 fc0f 	bl	80063e4 <siprintf>
    LCD_SendString(buffer);
 8001bc6:	463b      	mov	r3, r7
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff ffad 	bl	8001b28 <LCD_SendString>
    LCD_SendData(next_shape_id);
 8001bce:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf8 <LCD_UpdateStats+0x70>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff ff23 	bl	8001a20 <LCD_SendData>
    LCD_SendString(" ");
 8001bda:	4808      	ldr	r0, [pc, #32]	@ (8001bfc <LCD_UpdateStats+0x74>)
 8001bdc:	f7ff ffa4 	bl	8001b28 <LCD_SendString>
}
 8001be0:	bf00      	nop
 8001be2:	3710      	adds	r7, #16
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000390 	.word	0x20000390
 8001bec:	08007570 	.word	0x08007570
 8001bf0:	20000008 	.word	0x20000008
 8001bf4:	08007580 	.word	0x08007580
 8001bf8:	2000038e 	.word	0x2000038e
 8001bfc:	08007590 	.word	0x08007590

08001c00 <Audio_Init>:

/* AUDIO FUNCTIONS */
void Audio_Init(void) {
 8001c00:	b5b0      	push	{r4, r5, r7, lr}
 8001c02:	b08c      	sub	sp, #48	@ 0x30
 8001c04:	af02      	add	r7, sp, #8
	uint32_t start_tick;

    HAL_GPIO_WritePin(AUDIO_RESET_PORT, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001c06:	2200      	movs	r2, #0
 8001c08:	2110      	movs	r1, #16
 8001c0a:	4825      	ldr	r0, [pc, #148]	@ (8001ca0 <Audio_Init+0xa0>)
 8001c0c:	f001 fdce 	bl	80037ac <HAL_GPIO_WritePin>
	start_tick = HAL_GetTick();
 8001c10:	f000 fb1c 	bl	800224c <HAL_GetTick>
 8001c14:	6238      	str	r0, [r7, #32]
    while((HAL_GetTick() - start_tick) < 10);
 8001c16:	bf00      	nop
 8001c18:	f000 fb18 	bl	800224c <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	6a3b      	ldr	r3, [r7, #32]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b09      	cmp	r3, #9
 8001c24:	d9f8      	bls.n	8001c18 <Audio_Init+0x18>
    HAL_GPIO_WritePin(AUDIO_RESET_PORT, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001c26:	2201      	movs	r2, #1
 8001c28:	2110      	movs	r1, #16
 8001c2a:	481d      	ldr	r0, [pc, #116]	@ (8001ca0 <Audio_Init+0xa0>)
 8001c2c:	f001 fdbe 	bl	80037ac <HAL_GPIO_WritePin>
	start_tick = HAL_GetTick();
 8001c30:	f000 fb0c 	bl	800224c <HAL_GetTick>
 8001c34:	6238      	str	r0, [r7, #32]
    while((HAL_GetTick() - start_tick) < 10);
 8001c36:	bf00      	nop
 8001c38:	f000 fb08 	bl	800224c <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	6a3b      	ldr	r3, [r7, #32]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b09      	cmp	r3, #9
 8001c44:	d9f8      	bls.n	8001c38 <Audio_Init+0x38>

    // Init Sequence (Starts Muted)
    uint8_t cmds[15][2] = {
 8001c46:	4b17      	ldr	r3, [pc, #92]	@ (8001ca4 <Audio_Init+0xa4>)
 8001c48:	463c      	mov	r4, r7
 8001c4a:	461d      	mov	r5, r3
 8001c4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c50:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001c54:	c407      	stmia	r4!, {r0, r1, r2}
 8001c56:	8023      	strh	r3, [r4, #0]
        {0x1A, 0x18}, {0x1B, 0x18}, {0x20, 0x18}, {0x21, 0x18}, // Volume level

        {0x02, 0x9E}  // Power UP
    };

    for (int i = 0; i < 15; i++) {
 8001c58:	2300      	movs	r3, #0
 8001c5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c5c:	e018      	b.n	8001c90 <Audio_Init+0x90>
        HAL_I2C_Master_Transmit(&hi2c1, CS43L22_ADDR, cmds[i], 2, 100);
 8001c5e:	463a      	mov	r2, r7
 8001c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	441a      	add	r2, r3
 8001c66:	2364      	movs	r3, #100	@ 0x64
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	2194      	movs	r1, #148	@ 0x94
 8001c6e:	480e      	ldr	r0, [pc, #56]	@ (8001ca8 <Audio_Init+0xa8>)
 8001c70:	f001 fefa 	bl	8003a68 <HAL_I2C_Master_Transmit>
        start_tick = HAL_GetTick();
 8001c74:	f000 faea 	bl	800224c <HAL_GetTick>
 8001c78:	6238      	str	r0, [r7, #32]
        while((HAL_GetTick() - start_tick) < 5);
 8001c7a:	bf00      	nop
 8001c7c:	f000 fae6 	bl	800224c <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	6a3b      	ldr	r3, [r7, #32]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b04      	cmp	r3, #4
 8001c88:	d9f8      	bls.n	8001c7c <Audio_Init+0x7c>
    for (int i = 0; i < 15; i++) {
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c92:	2b0e      	cmp	r3, #14
 8001c94:	dde3      	ble.n	8001c5e <Audio_Init+0x5e>
    }
}
 8001c96:	bf00      	nop
 8001c98:	bf00      	nop
 8001c9a:	3728      	adds	r7, #40	@ 0x28
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8001ca0:	40020c00 	.word	0x40020c00
 8001ca4:	08007594 	.word	0x08007594
 8001ca8:	200000d8 	.word	0x200000d8

08001cac <Audio_Beep>:

void Audio_Beep(uint16_t duration_ms) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af02      	add	r7, sp, #8
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	80fb      	strh	r3, [r7, #6]
    if (beeping) {
 8001cb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d30 <Audio_Beep+0x84>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d002      	beq.n	8001cc6 <Audio_Beep+0x1a>
        HAL_I2S_DMAStop(&hi2s3);
 8001cc0:	481c      	ldr	r0, [pc, #112]	@ (8001d34 <Audio_Beep+0x88>)
 8001cc2:	f002 fc0f 	bl	80044e4 <HAL_I2S_DMAStop>
    }
    for (int i = 0; i < 192; i++) {
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	e00d      	b.n	8001ce8 <Audio_Beep+0x3c>
        dma_tone_buffer[i] = (i < 96) ? 32000 : -32000;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2b5f      	cmp	r3, #95	@ 0x5f
 8001cd0:	dc02      	bgt.n	8001cd8 <Audio_Beep+0x2c>
 8001cd2:	f44f 41fa 	mov.w	r1, #32000	@ 0x7d00
 8001cd6:	e000      	b.n	8001cda <Audio_Beep+0x2e>
 8001cd8:	4917      	ldr	r1, [pc, #92]	@ (8001d38 <Audio_Beep+0x8c>)
 8001cda:	4a18      	ldr	r2, [pc, #96]	@ (8001d3c <Audio_Beep+0x90>)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 192; i++) {
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2bbf      	cmp	r3, #191	@ 0xbf
 8001cec:	ddee      	ble.n	8001ccc <Audio_Beep+0x20>
    }
    uint8_t unmute_cmd[] = {0x06, 0x04};
 8001cee:	f240 4306 	movw	r3, #1030	@ 0x406
 8001cf2:	813b      	strh	r3, [r7, #8]
    HAL_I2C_Master_Transmit(&hi2c1, CS43L22_ADDR, unmute_cmd, 2, 10);
 8001cf4:	f107 0208 	add.w	r2, r7, #8
 8001cf8:	230a      	movs	r3, #10
 8001cfa:	9300      	str	r3, [sp, #0]
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	2194      	movs	r1, #148	@ 0x94
 8001d00:	480f      	ldr	r0, [pc, #60]	@ (8001d40 <Audio_Beep+0x94>)
 8001d02:	f001 feb1 	bl	8003a68 <HAL_I2C_Master_Transmit>
    HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)dma_tone_buffer, 192);
 8001d06:	22c0      	movs	r2, #192	@ 0xc0
 8001d08:	490c      	ldr	r1, [pc, #48]	@ (8001d3c <Audio_Beep+0x90>)
 8001d0a:	480a      	ldr	r0, [pc, #40]	@ (8001d34 <Audio_Beep+0x88>)
 8001d0c:	f002 fb46 	bl	800439c <HAL_I2S_Transmit_DMA>

    beeping = 1;
 8001d10:	4b07      	ldr	r3, [pc, #28]	@ (8001d30 <Audio_Beep+0x84>)
 8001d12:	2201      	movs	r2, #1
 8001d14:	701a      	strb	r2, [r3, #0]
    beep_start_time = HAL_GetTick();
 8001d16:	f000 fa99 	bl	800224c <HAL_GetTick>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	4a09      	ldr	r2, [pc, #36]	@ (8001d44 <Audio_Beep+0x98>)
 8001d1e:	6013      	str	r3, [r2, #0]
    beep_total_duration = duration_ms;
 8001d20:	4a09      	ldr	r2, [pc, #36]	@ (8001d48 <Audio_Beep+0x9c>)
 8001d22:	88fb      	ldrh	r3, [r7, #6]
 8001d24:	8013      	strh	r3, [r2, #0]
}
 8001d26:	bf00      	nop
 8001d28:	3710      	adds	r7, #16
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000398 	.word	0x20000398
 8001d34:	2000012c 	.word	0x2000012c
 8001d38:	ffff8300 	.word	0xffff8300
 8001d3c:	20000200 	.word	0x20000200
 8001d40:	200000d8 	.word	0x200000d8
 8001d44:	20000388 	.word	0x20000388
 8001d48:	2000038c 	.word	0x2000038c

08001d4c <Audio_Update>:

void Audio_Update(void) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af02      	add	r7, sp, #8
    // If we are beeping passed the time we mute it
    if (beeping && (HAL_GetTick() - beep_start_time >= beep_total_duration)) {
 8001d52:	4b12      	ldr	r3, [pc, #72]	@ (8001d9c <Audio_Update+0x50>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d01a      	beq.n	8001d92 <Audio_Update+0x46>
 8001d5c:	f000 fa76 	bl	800224c <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	4b0f      	ldr	r3, [pc, #60]	@ (8001da0 <Audio_Update+0x54>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	4a0e      	ldr	r2, [pc, #56]	@ (8001da4 <Audio_Update+0x58>)
 8001d6a:	8812      	ldrh	r2, [r2, #0]
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d310      	bcc.n	8001d92 <Audio_Update+0x46>

        HAL_I2S_DMAStop(&hi2s3);
 8001d70:	480d      	ldr	r0, [pc, #52]	@ (8001da8 <Audio_Update+0x5c>)
 8001d72:	f002 fbb7 	bl	80044e4 <HAL_I2S_DMAStop>
        uint8_t mute_cmd[] = {0x06, 0x44};
 8001d76:	f244 4306 	movw	r3, #17414	@ 0x4406
 8001d7a:	80bb      	strh	r3, [r7, #4]
        HAL_I2C_Master_Transmit(&hi2c1, CS43L22_ADDR, mute_cmd, 2, 10);
 8001d7c:	1d3a      	adds	r2, r7, #4
 8001d7e:	230a      	movs	r3, #10
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	2302      	movs	r3, #2
 8001d84:	2194      	movs	r1, #148	@ 0x94
 8001d86:	4809      	ldr	r0, [pc, #36]	@ (8001dac <Audio_Update+0x60>)
 8001d88:	f001 fe6e 	bl	8003a68 <HAL_I2C_Master_Transmit>
        beeping = 0;
 8001d8c:	4b03      	ldr	r3, [pc, #12]	@ (8001d9c <Audio_Update+0x50>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	701a      	strb	r2, [r3, #0]
    }
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000398 	.word	0x20000398
 8001da0:	20000388 	.word	0x20000388
 8001da4:	2000038c 	.word	0x2000038c
 8001da8:	2000012c 	.word	0x2000012c
 8001dac:	200000d8 	.word	0x200000d8

08001db0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001db4:	b672      	cpsid	i
}
 8001db6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8001db8:	bf00      	nop
 8001dba:	e7fd      	b.n	8001db8 <Error_Handler+0x8>

08001dbc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001dc0:	4b17      	ldr	r3, [pc, #92]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001dc2:	4a18      	ldr	r2, [pc, #96]	@ (8001e24 <MX_SPI1_Init+0x68>)
 8001dc4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dc6:	4b16      	ldr	r3, [pc, #88]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001dc8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001dcc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001dce:	4b14      	ldr	r3, [pc, #80]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dd4:	4b12      	ldr	r3, [pc, #72]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dda:	4b11      	ldr	r3, [pc, #68]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001de0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001de6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001de8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001dee:	4b0c      	ldr	r3, [pc, #48]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001df0:	2220      	movs	r2, #32
 8001df2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001df4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dfa:	4b09      	ldr	r3, [pc, #36]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e00:	4b07      	ldr	r3, [pc, #28]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e06:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001e08:	220a      	movs	r2, #10
 8001e0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e0c:	4804      	ldr	r0, [pc, #16]	@ (8001e20 <MX_SPI1_Init+0x64>)
 8001e0e:	f003 ff11 	bl	8005c34 <HAL_SPI_Init>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001e18:	f7ff ffca 	bl	8001db0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e1c:	bf00      	nop
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	200003ac 	.word	0x200003ac
 8001e24:	40013000 	.word	0x40013000

08001e28 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08a      	sub	sp, #40	@ 0x28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a19      	ldr	r2, [pc, #100]	@ (8001eac <HAL_SPI_MspInit+0x84>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d12b      	bne.n	8001ea2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	613b      	str	r3, [r7, #16]
 8001e4e:	4b18      	ldr	r3, [pc, #96]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e52:	4a17      	ldr	r2, [pc, #92]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e5a:	4b15      	ldr	r3, [pc, #84]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	4b11      	ldr	r3, [pc, #68]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	4a10      	ldr	r2, [pc, #64]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e70:	f043 0301 	orr.w	r3, r3, #1
 8001e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e76:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb0 <HAL_SPI_MspInit+0x88>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001e82:	23a0      	movs	r3, #160	@ 0xa0
 8001e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e86:	2302      	movs	r3, #2
 8001e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e92:	2305      	movs	r3, #5
 8001e94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e96:	f107 0314 	add.w	r3, r7, #20
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4805      	ldr	r0, [pc, #20]	@ (8001eb4 <HAL_SPI_MspInit+0x8c>)
 8001e9e:	f001 fae9 	bl	8003474 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001ea2:	bf00      	nop
 8001ea4:	3728      	adds	r7, #40	@ 0x28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	40013000 	.word	0x40013000
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40020000 	.word	0x40020000

08001eb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	607b      	str	r3, [r7, #4]
 8001ec2:	4b10      	ldr	r3, [pc, #64]	@ (8001f04 <HAL_MspInit+0x4c>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec6:	4a0f      	ldr	r2, [pc, #60]	@ (8001f04 <HAL_MspInit+0x4c>)
 8001ec8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ecc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ece:	4b0d      	ldr	r3, [pc, #52]	@ (8001f04 <HAL_MspInit+0x4c>)
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ed6:	607b      	str	r3, [r7, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	603b      	str	r3, [r7, #0]
 8001ede:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <HAL_MspInit+0x4c>)
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee2:	4a08      	ldr	r2, [pc, #32]	@ (8001f04 <HAL_MspInit+0x4c>)
 8001ee4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ee8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eea:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <HAL_MspInit+0x4c>)
 8001eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef2:	603b      	str	r3, [r7, #0]
 8001ef4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ef6:	2007      	movs	r0, #7
 8001ef8:	f000 fe9a 	bl	8002c30 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001efc:	bf00      	nop
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40023800 	.word	0x40023800

08001f08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f0c:	bf00      	nop
 8001f0e:	e7fd      	b.n	8001f0c <NMI_Handler+0x4>

08001f10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f14:	bf00      	nop
 8001f16:	e7fd      	b.n	8001f14 <HardFault_Handler+0x4>

08001f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f1c:	bf00      	nop
 8001f1e:	e7fd      	b.n	8001f1c <MemManage_Handler+0x4>

08001f20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <BusFault_Handler+0x4>

08001f28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f2c:	bf00      	nop
 8001f2e:	e7fd      	b.n	8001f2c <UsageFault_Handler+0x4>

08001f30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f50:	bf00      	nop
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr

08001f5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f5e:	f000 f961 	bl	8002224 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
	...

08001f68 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001f6c:	4802      	ldr	r0, [pc, #8]	@ (8001f78 <DMA1_Stream5_IRQHandler+0x10>)
 8001f6e:	f001 f817 	bl	8002fa0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	20000174 	.word	0x20000174

08001f7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  return 1;
 8001f80:	2301      	movs	r3, #1
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <_kill>:

int _kill(int pid, int sig)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f96:	f004 fad9 	bl	800654c <__errno>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2216      	movs	r2, #22
 8001f9e:	601a      	str	r2, [r3, #0]
  return -1;
 8001fa0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}

08001fac <_exit>:

void _exit (int status)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f7ff ffe7 	bl	8001f8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fbe:	bf00      	nop
 8001fc0:	e7fd      	b.n	8001fbe <_exit+0x12>

08001fc2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b086      	sub	sp, #24
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	60f8      	str	r0, [r7, #12]
 8001fca:	60b9      	str	r1, [r7, #8]
 8001fcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	e00a      	b.n	8001fea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fd4:	f3af 8000 	nop.w
 8001fd8:	4601      	mov	r1, r0
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	1c5a      	adds	r2, r3, #1
 8001fde:	60ba      	str	r2, [r7, #8]
 8001fe0:	b2ca      	uxtb	r2, r1
 8001fe2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	617b      	str	r3, [r7, #20]
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	dbf0      	blt.n	8001fd4 <_read+0x12>
  }

  return len;
 8001ff2:	687b      	ldr	r3, [r7, #4]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]
 800200c:	e009      	b.n	8002022 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	1c5a      	adds	r2, r3, #1
 8002012:	60ba      	str	r2, [r7, #8]
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	3301      	adds	r3, #1
 8002020:	617b      	str	r3, [r7, #20]
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	429a      	cmp	r2, r3
 8002028:	dbf1      	blt.n	800200e <_write+0x12>
  }
  return len;
 800202a:	687b      	ldr	r3, [r7, #4]
}
 800202c:	4618      	mov	r0, r3
 800202e:	3718      	adds	r7, #24
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <_close>:

int _close(int file)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800203c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002040:	4618      	mov	r0, r3
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800205c:	605a      	str	r2, [r3, #4]
  return 0;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <_isatty>:

int _isatty(int file)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002074:	2301      	movs	r3, #1
}
 8002076:	4618      	mov	r0, r3
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002082:	b480      	push	{r7}
 8002084:	b085      	sub	sp, #20
 8002086:	af00      	add	r7, sp, #0
 8002088:	60f8      	str	r0, [r7, #12]
 800208a:	60b9      	str	r1, [r7, #8]
 800208c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800208e:	2300      	movs	r3, #0
}
 8002090:	4618      	mov	r0, r3
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020a4:	4a14      	ldr	r2, [pc, #80]	@ (80020f8 <_sbrk+0x5c>)
 80020a6:	4b15      	ldr	r3, [pc, #84]	@ (80020fc <_sbrk+0x60>)
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020b0:	4b13      	ldr	r3, [pc, #76]	@ (8002100 <_sbrk+0x64>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d102      	bne.n	80020be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020b8:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <_sbrk+0x64>)
 80020ba:	4a12      	ldr	r2, [pc, #72]	@ (8002104 <_sbrk+0x68>)
 80020bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020be:	4b10      	ldr	r3, [pc, #64]	@ (8002100 <_sbrk+0x64>)
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4413      	add	r3, r2
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d207      	bcs.n	80020dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020cc:	f004 fa3e 	bl	800654c <__errno>
 80020d0:	4603      	mov	r3, r0
 80020d2:	220c      	movs	r2, #12
 80020d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020d6:	f04f 33ff 	mov.w	r3, #4294967295
 80020da:	e009      	b.n	80020f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020dc:	4b08      	ldr	r3, [pc, #32]	@ (8002100 <_sbrk+0x64>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020e2:	4b07      	ldr	r3, [pc, #28]	@ (8002100 <_sbrk+0x64>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4413      	add	r3, r2
 80020ea:	4a05      	ldr	r2, [pc, #20]	@ (8002100 <_sbrk+0x64>)
 80020ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ee:	68fb      	ldr	r3, [r7, #12]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20020000 	.word	0x20020000
 80020fc:	00000400 	.word	0x00000400
 8002100:	20000404 	.word	0x20000404
 8002104:	20000558 	.word	0x20000558

08002108 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800210c:	4b06      	ldr	r3, [pc, #24]	@ (8002128 <SystemInit+0x20>)
 800210e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002112:	4a05      	ldr	r2, [pc, #20]	@ (8002128 <SystemInit+0x20>)
 8002114:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002118:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	e000ed00 	.word	0xe000ed00

0800212c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800212c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002164 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002130:	f7ff ffea 	bl	8002108 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002134:	480c      	ldr	r0, [pc, #48]	@ (8002168 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002136:	490d      	ldr	r1, [pc, #52]	@ (800216c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002138:	4a0d      	ldr	r2, [pc, #52]	@ (8002170 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800213a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800213c:	e002      	b.n	8002144 <LoopCopyDataInit>

0800213e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800213e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002140:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002142:	3304      	adds	r3, #4

08002144 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002144:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002146:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002148:	d3f9      	bcc.n	800213e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800214a:	4a0a      	ldr	r2, [pc, #40]	@ (8002174 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800214c:	4c0a      	ldr	r4, [pc, #40]	@ (8002178 <LoopFillZerobss+0x22>)
  movs r3, #0
 800214e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002150:	e001      	b.n	8002156 <LoopFillZerobss>

08002152 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002152:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002154:	3204      	adds	r2, #4

08002156 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002156:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002158:	d3fb      	bcc.n	8002152 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800215a:	f004 f9fd 	bl	8006558 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800215e:	f7fe fcdd 	bl	8000b1c <main>
  bx  lr    
 8002162:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002164:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002168:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800216c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002170:	08007754 	.word	0x08007754
  ldr r2, =_sbss
 8002174:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002178:	20000558 	.word	0x20000558

0800217c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800217c:	e7fe      	b.n	800217c <ADC_IRQHandler>
	...

08002180 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002184:	4b0e      	ldr	r3, [pc, #56]	@ (80021c0 <HAL_Init+0x40>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a0d      	ldr	r2, [pc, #52]	@ (80021c0 <HAL_Init+0x40>)
 800218a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800218e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002190:	4b0b      	ldr	r3, [pc, #44]	@ (80021c0 <HAL_Init+0x40>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a0a      	ldr	r2, [pc, #40]	@ (80021c0 <HAL_Init+0x40>)
 8002196:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800219a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800219c:	4b08      	ldr	r3, [pc, #32]	@ (80021c0 <HAL_Init+0x40>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a07      	ldr	r2, [pc, #28]	@ (80021c0 <HAL_Init+0x40>)
 80021a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021a8:	2003      	movs	r0, #3
 80021aa:	f000 fd41 	bl	8002c30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ae:	2000      	movs	r0, #0
 80021b0:	f000 f808 	bl	80021c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021b4:	f7ff fe80 	bl	8001eb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40023c00 	.word	0x40023c00

080021c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021cc:	4b12      	ldr	r3, [pc, #72]	@ (8002218 <HAL_InitTick+0x54>)
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	4b12      	ldr	r3, [pc, #72]	@ (800221c <HAL_InitTick+0x58>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	4619      	mov	r1, r3
 80021d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021da:	fbb3 f3f1 	udiv	r3, r3, r1
 80021de:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e2:	4618      	mov	r0, r3
 80021e4:	f000 fd59 	bl	8002c9a <HAL_SYSTICK_Config>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e00e      	b.n	8002210 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b0f      	cmp	r3, #15
 80021f6:	d80a      	bhi.n	800220e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021f8:	2200      	movs	r2, #0
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002200:	f000 fd21 	bl	8002c46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002204:	4a06      	ldr	r2, [pc, #24]	@ (8002220 <HAL_InitTick+0x5c>)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
 800220c:	e000      	b.n	8002210 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
}
 8002210:	4618      	mov	r0, r3
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	2000000c 	.word	0x2000000c
 800221c:	20000014 	.word	0x20000014
 8002220:	20000010 	.word	0x20000010

08002224 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002228:	4b06      	ldr	r3, [pc, #24]	@ (8002244 <HAL_IncTick+0x20>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	461a      	mov	r2, r3
 800222e:	4b06      	ldr	r3, [pc, #24]	@ (8002248 <HAL_IncTick+0x24>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4413      	add	r3, r2
 8002234:	4a04      	ldr	r2, [pc, #16]	@ (8002248 <HAL_IncTick+0x24>)
 8002236:	6013      	str	r3, [r2, #0]
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	20000014 	.word	0x20000014
 8002248:	20000408 	.word	0x20000408

0800224c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  return uwTick;
 8002250:	4b03      	ldr	r3, [pc, #12]	@ (8002260 <HAL_GetTick+0x14>)
 8002252:	681b      	ldr	r3, [r3, #0]
}
 8002254:	4618      	mov	r0, r3
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	20000408 	.word	0x20000408

08002264 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800226c:	f7ff ffee 	bl	800224c <HAL_GetTick>
 8002270:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800227c:	d005      	beq.n	800228a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800227e:	4b0a      	ldr	r3, [pc, #40]	@ (80022a8 <HAL_Delay+0x44>)
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	461a      	mov	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4413      	add	r3, r2
 8002288:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800228a:	bf00      	nop
 800228c:	f7ff ffde 	bl	800224c <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	429a      	cmp	r2, r3
 800229a:	d8f7      	bhi.n	800228c <HAL_Delay+0x28>
  {
  }
}
 800229c:	bf00      	nop
 800229e:	bf00      	nop
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	20000014 	.word	0x20000014

080022ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b4:	2300      	movs	r3, #0
 80022b6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e033      	b.n	800232a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d109      	bne.n	80022de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7fe f9c0 	bl	8000650 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	f003 0310 	and.w	r3, r3, #16
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d118      	bne.n	800231c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022f2:	f023 0302 	bic.w	r3, r3, #2
 80022f6:	f043 0202 	orr.w	r2, r3, #2
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 faca 	bl	8002898 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230e:	f023 0303 	bic.w	r3, r3, #3
 8002312:	f043 0201 	orr.w	r2, r3, #1
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	641a      	str	r2, [r3, #64]	@ 0x40
 800231a:	e001      	b.n	8002320 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002328:	7bfb      	ldrb	r3, [r7, #15]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
	...

08002334 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800233c:	2300      	movs	r3, #0
 800233e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002346:	2b01      	cmp	r3, #1
 8002348:	d101      	bne.n	800234e <HAL_ADC_Start+0x1a>
 800234a:	2302      	movs	r3, #2
 800234c:	e097      	b.n	800247e <HAL_ADC_Start+0x14a>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b01      	cmp	r3, #1
 8002362:	d018      	beq.n	8002396 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689a      	ldr	r2, [r3, #8]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 0201 	orr.w	r2, r2, #1
 8002372:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002374:	4b45      	ldr	r3, [pc, #276]	@ (800248c <HAL_ADC_Start+0x158>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a45      	ldr	r2, [pc, #276]	@ (8002490 <HAL_ADC_Start+0x15c>)
 800237a:	fba2 2303 	umull	r2, r3, r2, r3
 800237e:	0c9a      	lsrs	r2, r3, #18
 8002380:	4613      	mov	r3, r2
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	4413      	add	r3, r2
 8002386:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002388:	e002      	b.n	8002390 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	3b01      	subs	r3, #1
 800238e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d1f9      	bne.n	800238a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d15f      	bne.n	8002464 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80023ac:	f023 0301 	bic.w	r3, r3, #1
 80023b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d007      	beq.n	80023d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023ce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023e2:	d106      	bne.n	80023f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e8:	f023 0206 	bic.w	r2, r3, #6
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80023f0:	e002      	b.n	80023f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002400:	4b24      	ldr	r3, [pc, #144]	@ (8002494 <HAL_ADC_Start+0x160>)
 8002402:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800240c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f003 031f 	and.w	r3, r3, #31
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10f      	bne.n	800243a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d129      	bne.n	800247c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	e020      	b.n	800247c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a16      	ldr	r2, [pc, #88]	@ (8002498 <HAL_ADC_Start+0x164>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d11b      	bne.n	800247c <HAL_ADC_Start+0x148>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d114      	bne.n	800247c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002460:	609a      	str	r2, [r3, #8]
 8002462:	e00b      	b.n	800247c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002468:	f043 0210 	orr.w	r2, r3, #16
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002474:	f043 0201 	orr.w	r2, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	2000000c 	.word	0x2000000c
 8002490:	431bde83 	.word	0x431bde83
 8002494:	40012300 	.word	0x40012300
 8002498:	40012000 	.word	0x40012000

0800249c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d101      	bne.n	80024b2 <HAL_ADC_Stop+0x16>
 80024ae:	2302      	movs	r3, #2
 80024b0:	e021      	b.n	80024f6 <HAL_ADC_Stop+0x5a>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 0201 	bic.w	r2, r2, #1
 80024c8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d109      	bne.n	80024ec <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024dc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024e0:	f023 0301 	bic.w	r3, r3, #1
 80024e4:	f043 0201 	orr.w	r2, r3, #1
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr

08002502 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b084      	sub	sp, #16
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
 800250a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800250c:	2300      	movs	r3, #0
 800250e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800251a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800251e:	d113      	bne.n	8002548 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800252a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800252e:	d10b      	bne.n	8002548 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	f043 0220 	orr.w	r2, r3, #32
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e063      	b.n	8002610 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002548:	f7ff fe80 	bl	800224c <HAL_GetTick>
 800254c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800254e:	e021      	b.n	8002594 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002556:	d01d      	beq.n	8002594 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d007      	beq.n	800256e <HAL_ADC_PollForConversion+0x6c>
 800255e:	f7ff fe75 	bl	800224c <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	683a      	ldr	r2, [r7, #0]
 800256a:	429a      	cmp	r2, r3
 800256c:	d212      	bcs.n	8002594 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0302 	and.w	r3, r3, #2
 8002578:	2b02      	cmp	r3, #2
 800257a:	d00b      	beq.n	8002594 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002580:	f043 0204 	orr.w	r2, r3, #4
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e03d      	b.n	8002610 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	2b02      	cmp	r3, #2
 80025a0:	d1d6      	bne.n	8002550 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f06f 0212 	mvn.w	r2, #18
 80025aa:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d123      	bne.n	800260e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d11f      	bne.n	800260e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d006      	beq.n	80025ea <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d111      	bne.n	800260e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d105      	bne.n	800260e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002606:	f043 0201 	orr.w	r2, r3, #1
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002626:	4618      	mov	r0, r3
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
	...

08002634 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800263e:	2300      	movs	r3, #0
 8002640:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002648:	2b01      	cmp	r3, #1
 800264a:	d101      	bne.n	8002650 <HAL_ADC_ConfigChannel+0x1c>
 800264c:	2302      	movs	r3, #2
 800264e:	e113      	b.n	8002878 <HAL_ADC_ConfigChannel+0x244>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2b09      	cmp	r3, #9
 800265e:	d925      	bls.n	80026ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	68d9      	ldr	r1, [r3, #12]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	b29b      	uxth	r3, r3
 800266c:	461a      	mov	r2, r3
 800266e:	4613      	mov	r3, r2
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	4413      	add	r3, r2
 8002674:	3b1e      	subs	r3, #30
 8002676:	2207      	movs	r2, #7
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	43da      	mvns	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	400a      	ands	r2, r1
 8002684:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68d9      	ldr	r1, [r3, #12]
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	b29b      	uxth	r3, r3
 8002696:	4618      	mov	r0, r3
 8002698:	4603      	mov	r3, r0
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	4403      	add	r3, r0
 800269e:	3b1e      	subs	r3, #30
 80026a0:	409a      	lsls	r2, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	430a      	orrs	r2, r1
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	e022      	b.n	80026f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6919      	ldr	r1, [r3, #16]
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	461a      	mov	r2, r3
 80026ba:	4613      	mov	r3, r2
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	4413      	add	r3, r2
 80026c0:	2207      	movs	r2, #7
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	43da      	mvns	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	400a      	ands	r2, r1
 80026ce:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6919      	ldr	r1, [r3, #16]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	689a      	ldr	r2, [r3, #8]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	b29b      	uxth	r3, r3
 80026e0:	4618      	mov	r0, r3
 80026e2:	4603      	mov	r3, r0
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	4403      	add	r3, r0
 80026e8:	409a      	lsls	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	2b06      	cmp	r3, #6
 80026f8:	d824      	bhi.n	8002744 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	4613      	mov	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4413      	add	r3, r2
 800270a:	3b05      	subs	r3, #5
 800270c:	221f      	movs	r2, #31
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43da      	mvns	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	400a      	ands	r2, r1
 800271a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	b29b      	uxth	r3, r3
 8002728:	4618      	mov	r0, r3
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	4613      	mov	r3, r2
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4413      	add	r3, r2
 8002734:	3b05      	subs	r3, #5
 8002736:	fa00 f203 	lsl.w	r2, r0, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	635a      	str	r2, [r3, #52]	@ 0x34
 8002742:	e04c      	b.n	80027de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	2b0c      	cmp	r3, #12
 800274a:	d824      	bhi.n	8002796 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685a      	ldr	r2, [r3, #4]
 8002756:	4613      	mov	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4413      	add	r3, r2
 800275c:	3b23      	subs	r3, #35	@ 0x23
 800275e:	221f      	movs	r2, #31
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43da      	mvns	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	400a      	ands	r2, r1
 800276c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	b29b      	uxth	r3, r3
 800277a:	4618      	mov	r0, r3
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	4613      	mov	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	4413      	add	r3, r2
 8002786:	3b23      	subs	r3, #35	@ 0x23
 8002788:	fa00 f203 	lsl.w	r2, r0, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	430a      	orrs	r2, r1
 8002792:	631a      	str	r2, [r3, #48]	@ 0x30
 8002794:	e023      	b.n	80027de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685a      	ldr	r2, [r3, #4]
 80027a0:	4613      	mov	r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	4413      	add	r3, r2
 80027a6:	3b41      	subs	r3, #65	@ 0x41
 80027a8:	221f      	movs	r2, #31
 80027aa:	fa02 f303 	lsl.w	r3, r2, r3
 80027ae:	43da      	mvns	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	400a      	ands	r2, r1
 80027b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	4618      	mov	r0, r3
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	685a      	ldr	r2, [r3, #4]
 80027ca:	4613      	mov	r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	3b41      	subs	r3, #65	@ 0x41
 80027d2:	fa00 f203 	lsl.w	r2, r0, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027de:	4b29      	ldr	r3, [pc, #164]	@ (8002884 <HAL_ADC_ConfigChannel+0x250>)
 80027e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a28      	ldr	r2, [pc, #160]	@ (8002888 <HAL_ADC_ConfigChannel+0x254>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d10f      	bne.n	800280c <HAL_ADC_ConfigChannel+0x1d8>
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2b12      	cmp	r3, #18
 80027f2:	d10b      	bne.n	800280c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a1d      	ldr	r2, [pc, #116]	@ (8002888 <HAL_ADC_ConfigChannel+0x254>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d12b      	bne.n	800286e <HAL_ADC_ConfigChannel+0x23a>
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a1c      	ldr	r2, [pc, #112]	@ (800288c <HAL_ADC_ConfigChannel+0x258>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d003      	beq.n	8002828 <HAL_ADC_ConfigChannel+0x1f4>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2b11      	cmp	r3, #17
 8002826:	d122      	bne.n	800286e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a11      	ldr	r2, [pc, #68]	@ (800288c <HAL_ADC_ConfigChannel+0x258>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d111      	bne.n	800286e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800284a:	4b11      	ldr	r3, [pc, #68]	@ (8002890 <HAL_ADC_ConfigChannel+0x25c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a11      	ldr	r2, [pc, #68]	@ (8002894 <HAL_ADC_ConfigChannel+0x260>)
 8002850:	fba2 2303 	umull	r2, r3, r2, r3
 8002854:	0c9a      	lsrs	r2, r3, #18
 8002856:	4613      	mov	r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002860:	e002      	b.n	8002868 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	3b01      	subs	r3, #1
 8002866:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1f9      	bne.n	8002862 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	40012300 	.word	0x40012300
 8002888:	40012000 	.word	0x40012000
 800288c:	10000012 	.word	0x10000012
 8002890:	2000000c 	.word	0x2000000c
 8002894:	431bde83 	.word	0x431bde83

08002898 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028a0:	4b79      	ldr	r3, [pc, #484]	@ (8002a88 <ADC_Init+0x1f0>)
 80028a2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	431a      	orrs	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6859      	ldr	r1, [r3, #4]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	021a      	lsls	r2, r3, #8
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80028f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6859      	ldr	r1, [r3, #4]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	430a      	orrs	r2, r1
 8002902:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689a      	ldr	r2, [r3, #8]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002912:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	6899      	ldr	r1, [r3, #8]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	430a      	orrs	r2, r1
 8002924:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292a:	4a58      	ldr	r2, [pc, #352]	@ (8002a8c <ADC_Init+0x1f4>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d022      	beq.n	8002976 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800293e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6899      	ldr	r1, [r3, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	430a      	orrs	r2, r1
 8002950:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002960:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6899      	ldr	r1, [r3, #8]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	430a      	orrs	r2, r1
 8002972:	609a      	str	r2, [r3, #8]
 8002974:	e00f      	b.n	8002996 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	689a      	ldr	r2, [r3, #8]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002984:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002994:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 0202 	bic.w	r2, r2, #2
 80029a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6899      	ldr	r1, [r3, #8]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	7e1b      	ldrb	r3, [r3, #24]
 80029b0:	005a      	lsls	r2, r3, #1
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d01b      	beq.n	80029fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029d2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80029e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6859      	ldr	r1, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ee:	3b01      	subs	r3, #1
 80029f0:	035a      	lsls	r2, r3, #13
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	430a      	orrs	r2, r1
 80029f8:	605a      	str	r2, [r3, #4]
 80029fa:	e007      	b.n	8002a0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a0a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002a1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	3b01      	subs	r3, #1
 8002a28:	051a      	lsls	r2, r3, #20
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002a40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	6899      	ldr	r1, [r3, #8]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a4e:	025a      	lsls	r2, r3, #9
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	430a      	orrs	r2, r1
 8002a56:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6899      	ldr	r1, [r3, #8]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	029a      	lsls	r2, r3, #10
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	609a      	str	r2, [r3, #8]
}
 8002a7c:	bf00      	nop
 8002a7e:	3714      	adds	r7, #20
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr
 8002a88:	40012300 	.word	0x40012300
 8002a8c:	0f000001 	.word	0x0f000001

08002a90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f003 0307 	and.w	r3, r3, #7
 8002a9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002aac:	4013      	ands	r3, r2
 8002aae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ab8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002abc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ac0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ac2:	4a04      	ldr	r2, [pc, #16]	@ (8002ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	60d3      	str	r3, [r2, #12]
}
 8002ac8:	bf00      	nop
 8002aca:	3714      	adds	r7, #20
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	e000ed00 	.word	0xe000ed00

08002ad8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002adc:	4b04      	ldr	r3, [pc, #16]	@ (8002af0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	0a1b      	lsrs	r3, r3, #8
 8002ae2:	f003 0307 	and.w	r3, r3, #7
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr
 8002af0:	e000ed00 	.word	0xe000ed00

08002af4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	db0b      	blt.n	8002b1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b06:	79fb      	ldrb	r3, [r7, #7]
 8002b08:	f003 021f 	and.w	r2, r3, #31
 8002b0c:	4907      	ldr	r1, [pc, #28]	@ (8002b2c <__NVIC_EnableIRQ+0x38>)
 8002b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b12:	095b      	lsrs	r3, r3, #5
 8002b14:	2001      	movs	r0, #1
 8002b16:	fa00 f202 	lsl.w	r2, r0, r2
 8002b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	e000e100 	.word	0xe000e100

08002b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	4603      	mov	r3, r0
 8002b38:	6039      	str	r1, [r7, #0]
 8002b3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	db0a      	blt.n	8002b5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	b2da      	uxtb	r2, r3
 8002b48:	490c      	ldr	r1, [pc, #48]	@ (8002b7c <__NVIC_SetPriority+0x4c>)
 8002b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4e:	0112      	lsls	r2, r2, #4
 8002b50:	b2d2      	uxtb	r2, r2
 8002b52:	440b      	add	r3, r1
 8002b54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b58:	e00a      	b.n	8002b70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	b2da      	uxtb	r2, r3
 8002b5e:	4908      	ldr	r1, [pc, #32]	@ (8002b80 <__NVIC_SetPriority+0x50>)
 8002b60:	79fb      	ldrb	r3, [r7, #7]
 8002b62:	f003 030f 	and.w	r3, r3, #15
 8002b66:	3b04      	subs	r3, #4
 8002b68:	0112      	lsls	r2, r2, #4
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	440b      	add	r3, r1
 8002b6e:	761a      	strb	r2, [r3, #24]
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	e000e100 	.word	0xe000e100
 8002b80:	e000ed00 	.word	0xe000ed00

08002b84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b089      	sub	sp, #36	@ 0x24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f003 0307 	and.w	r3, r3, #7
 8002b96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	f1c3 0307 	rsb	r3, r3, #7
 8002b9e:	2b04      	cmp	r3, #4
 8002ba0:	bf28      	it	cs
 8002ba2:	2304      	movcs	r3, #4
 8002ba4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3304      	adds	r3, #4
 8002baa:	2b06      	cmp	r3, #6
 8002bac:	d902      	bls.n	8002bb4 <NVIC_EncodePriority+0x30>
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	3b03      	subs	r3, #3
 8002bb2:	e000      	b.n	8002bb6 <NVIC_EncodePriority+0x32>
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43da      	mvns	r2, r3
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	401a      	ands	r2, r3
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd6:	43d9      	mvns	r1, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bdc:	4313      	orrs	r3, r2
         );
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3724      	adds	r7, #36	@ 0x24
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
	...

08002bec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bfc:	d301      	bcc.n	8002c02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e00f      	b.n	8002c22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c02:	4a0a      	ldr	r2, [pc, #40]	@ (8002c2c <SysTick_Config+0x40>)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	3b01      	subs	r3, #1
 8002c08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c0a:	210f      	movs	r1, #15
 8002c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c10:	f7ff ff8e 	bl	8002b30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c14:	4b05      	ldr	r3, [pc, #20]	@ (8002c2c <SysTick_Config+0x40>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c1a:	4b04      	ldr	r3, [pc, #16]	@ (8002c2c <SysTick_Config+0x40>)
 8002c1c:	2207      	movs	r2, #7
 8002c1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	e000e010 	.word	0xe000e010

08002c30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f7ff ff29 	bl	8002a90 <__NVIC_SetPriorityGrouping>
}
 8002c3e:	bf00      	nop
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c46:	b580      	push	{r7, lr}
 8002c48:	b086      	sub	sp, #24
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	60b9      	str	r1, [r7, #8]
 8002c50:	607a      	str	r2, [r7, #4]
 8002c52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c54:	2300      	movs	r3, #0
 8002c56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c58:	f7ff ff3e 	bl	8002ad8 <__NVIC_GetPriorityGrouping>
 8002c5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	68b9      	ldr	r1, [r7, #8]
 8002c62:	6978      	ldr	r0, [r7, #20]
 8002c64:	f7ff ff8e 	bl	8002b84 <NVIC_EncodePriority>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c6e:	4611      	mov	r1, r2
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff5d 	bl	8002b30 <__NVIC_SetPriority>
}
 8002c76:	bf00      	nop
 8002c78:	3718      	adds	r7, #24
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b082      	sub	sp, #8
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	4603      	mov	r3, r0
 8002c86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff ff31 	bl	8002af4 <__NVIC_EnableIRQ>
}
 8002c92:	bf00      	nop
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b082      	sub	sp, #8
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7ff ffa2 	bl	8002bec <SysTick_Config>
 8002ca8:	4603      	mov	r3, r0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
	...

08002cb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cc0:	f7ff fac4 	bl	800224c <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e099      	b.n	8002e04 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 0201 	bic.w	r2, r2, #1
 8002cee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cf0:	e00f      	b.n	8002d12 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cf2:	f7ff faab 	bl	800224c <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	2b05      	cmp	r3, #5
 8002cfe:	d908      	bls.n	8002d12 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2220      	movs	r2, #32
 8002d04:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2203      	movs	r2, #3
 8002d0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e078      	b.n	8002e04 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d1e8      	bne.n	8002cf2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d28:	697a      	ldr	r2, [r7, #20]
 8002d2a:	4b38      	ldr	r3, [pc, #224]	@ (8002e0c <HAL_DMA_Init+0x158>)
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685a      	ldr	r2, [r3, #4]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a1b      	ldr	r3, [r3, #32]
 8002d5c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d68:	2b04      	cmp	r3, #4
 8002d6a:	d107      	bne.n	8002d7c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d74:	4313      	orrs	r3, r2
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	697a      	ldr	r2, [r7, #20]
 8002d82:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	f023 0307 	bic.w	r3, r3, #7
 8002d92:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da2:	2b04      	cmp	r3, #4
 8002da4:	d117      	bne.n	8002dd6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00e      	beq.n	8002dd6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 fadf 	bl	800337c <DMA_CheckFifoParam>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d008      	beq.n	8002dd6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2240      	movs	r2, #64	@ 0x40
 8002dc8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e016      	b.n	8002e04 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 fa96 	bl	8003310 <DMA_CalcBaseAndBitshift>
 8002de4:	4603      	mov	r3, r0
 8002de6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dec:	223f      	movs	r2, #63	@ 0x3f
 8002dee:	409a      	lsls	r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3718      	adds	r7, #24
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	f010803f 	.word	0xf010803f

08002e10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
 8002e1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e26:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d101      	bne.n	8002e36 <HAL_DMA_Start_IT+0x26>
 8002e32:	2302      	movs	r3, #2
 8002e34:	e040      	b.n	8002eb8 <HAL_DMA_Start_IT+0xa8>
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d12f      	bne.n	8002eaa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2202      	movs	r2, #2
 8002e4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	68b9      	ldr	r1, [r7, #8]
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 fa28 	bl	80032b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e68:	223f      	movs	r2, #63	@ 0x3f
 8002e6a:	409a      	lsls	r2, r3
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f042 0216 	orr.w	r2, r2, #22
 8002e7e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d007      	beq.n	8002e98 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0208 	orr.w	r2, r2, #8
 8002e96:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0201 	orr.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	e005      	b.n	8002eb6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002eb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3718      	adds	r7, #24
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ecc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002ece:	f7ff f9bd 	bl	800224c <HAL_GetTick>
 8002ed2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d008      	beq.n	8002ef2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2280      	movs	r2, #128	@ 0x80
 8002ee4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e052      	b.n	8002f98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0216 	bic.w	r2, r2, #22
 8002f00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	695a      	ldr	r2, [r3, #20]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d103      	bne.n	8002f22 <HAL_DMA_Abort+0x62>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d007      	beq.n	8002f32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0208 	bic.w	r2, r2, #8
 8002f30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0201 	bic.w	r2, r2, #1
 8002f40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f42:	e013      	b.n	8002f6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f44:	f7ff f982 	bl	800224c <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b05      	cmp	r3, #5
 8002f50:	d90c      	bls.n	8002f6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2220      	movs	r2, #32
 8002f56:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e015      	b.n	8002f98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1e4      	bne.n	8002f44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f7e:	223f      	movs	r2, #63	@ 0x3f
 8002f80:	409a      	lsls	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fac:	4b8e      	ldr	r3, [pc, #568]	@ (80031e8 <HAL_DMA_IRQHandler+0x248>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a8e      	ldr	r2, [pc, #568]	@ (80031ec <HAL_DMA_IRQHandler+0x24c>)
 8002fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb6:	0a9b      	lsrs	r3, r3, #10
 8002fb8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fbe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fca:	2208      	movs	r2, #8
 8002fcc:	409a      	lsls	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d01a      	beq.n	800300c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0304 	and.w	r3, r3, #4
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d013      	beq.n	800300c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 0204 	bic.w	r2, r2, #4
 8002ff2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff8:	2208      	movs	r2, #8
 8002ffa:	409a      	lsls	r2, r3
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003004:	f043 0201 	orr.w	r2, r3, #1
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003010:	2201      	movs	r2, #1
 8003012:	409a      	lsls	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4013      	ands	r3, r2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d012      	beq.n	8003042 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003026:	2b00      	cmp	r3, #0
 8003028:	d00b      	beq.n	8003042 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302e:	2201      	movs	r2, #1
 8003030:	409a      	lsls	r2, r3
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800303a:	f043 0202 	orr.w	r2, r3, #2
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003046:	2204      	movs	r2, #4
 8003048:	409a      	lsls	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	4013      	ands	r3, r2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d012      	beq.n	8003078 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00b      	beq.n	8003078 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003064:	2204      	movs	r2, #4
 8003066:	409a      	lsls	r2, r3
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003070:	f043 0204 	orr.w	r2, r3, #4
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800307c:	2210      	movs	r2, #16
 800307e:	409a      	lsls	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4013      	ands	r3, r2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d043      	beq.n	8003110 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0308 	and.w	r3, r3, #8
 8003092:	2b00      	cmp	r3, #0
 8003094:	d03c      	beq.n	8003110 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309a:	2210      	movs	r2, #16
 800309c:	409a      	lsls	r2, r3
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d018      	beq.n	80030e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d108      	bne.n	80030d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d024      	beq.n	8003110 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	4798      	blx	r3
 80030ce:	e01f      	b.n	8003110 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d01b      	beq.n	8003110 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	4798      	blx	r3
 80030e0:	e016      	b.n	8003110 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d107      	bne.n	8003100 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f022 0208 	bic.w	r2, r2, #8
 80030fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003114:	2220      	movs	r2, #32
 8003116:	409a      	lsls	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	4013      	ands	r3, r2
 800311c:	2b00      	cmp	r3, #0
 800311e:	f000 808f 	beq.w	8003240 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0310 	and.w	r3, r3, #16
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 8087 	beq.w	8003240 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003136:	2220      	movs	r2, #32
 8003138:	409a      	lsls	r2, r3
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b05      	cmp	r3, #5
 8003148:	d136      	bne.n	80031b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 0216 	bic.w	r2, r2, #22
 8003158:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	695a      	ldr	r2, [r3, #20]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003168:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d103      	bne.n	800317a <HAL_DMA_IRQHandler+0x1da>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003176:	2b00      	cmp	r3, #0
 8003178:	d007      	beq.n	800318a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f022 0208 	bic.w	r2, r2, #8
 8003188:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318e:	223f      	movs	r2, #63	@ 0x3f
 8003190:	409a      	lsls	r2, r3
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d07e      	beq.n	80032ac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	4798      	blx	r3
        }
        return;
 80031b6:	e079      	b.n	80032ac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d01d      	beq.n	8003202 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10d      	bne.n	80031f0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d031      	beq.n	8003240 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	4798      	blx	r3
 80031e4:	e02c      	b.n	8003240 <HAL_DMA_IRQHandler+0x2a0>
 80031e6:	bf00      	nop
 80031e8:	2000000c 	.word	0x2000000c
 80031ec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d023      	beq.n	8003240 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	4798      	blx	r3
 8003200:	e01e      	b.n	8003240 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800320c:	2b00      	cmp	r3, #0
 800320e:	d10f      	bne.n	8003230 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0210 	bic.w	r2, r2, #16
 800321e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003234:	2b00      	cmp	r3, #0
 8003236:	d003      	beq.n	8003240 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003244:	2b00      	cmp	r3, #0
 8003246:	d032      	beq.n	80032ae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	2b00      	cmp	r3, #0
 8003252:	d022      	beq.n	800329a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2205      	movs	r2, #5
 8003258:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f022 0201 	bic.w	r2, r2, #1
 800326a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	3301      	adds	r3, #1
 8003270:	60bb      	str	r3, [r7, #8]
 8003272:	697a      	ldr	r2, [r7, #20]
 8003274:	429a      	cmp	r2, r3
 8003276:	d307      	bcc.n	8003288 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f2      	bne.n	800326c <HAL_DMA_IRQHandler+0x2cc>
 8003286:	e000      	b.n	800328a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003288:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d005      	beq.n	80032ae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	4798      	blx	r3
 80032aa:	e000      	b.n	80032ae <HAL_DMA_IRQHandler+0x30e>
        return;
 80032ac:	bf00      	nop
    }
  }
}
 80032ae:	3718      	adds	r7, #24
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
 80032c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80032d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	2b40      	cmp	r3, #64	@ 0x40
 80032e0:	d108      	bne.n	80032f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68ba      	ldr	r2, [r7, #8]
 80032f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80032f2:	e007      	b.n	8003304 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	68ba      	ldr	r2, [r7, #8]
 80032fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	60da      	str	r2, [r3, #12]
}
 8003304:	bf00      	nop
 8003306:	3714      	adds	r7, #20
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	b2db      	uxtb	r3, r3
 800331e:	3b10      	subs	r3, #16
 8003320:	4a14      	ldr	r2, [pc, #80]	@ (8003374 <DMA_CalcBaseAndBitshift+0x64>)
 8003322:	fba2 2303 	umull	r2, r3, r2, r3
 8003326:	091b      	lsrs	r3, r3, #4
 8003328:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800332a:	4a13      	ldr	r2, [pc, #76]	@ (8003378 <DMA_CalcBaseAndBitshift+0x68>)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4413      	add	r3, r2
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	461a      	mov	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2b03      	cmp	r3, #3
 800333c:	d909      	bls.n	8003352 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003346:	f023 0303 	bic.w	r3, r3, #3
 800334a:	1d1a      	adds	r2, r3, #4
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003350:	e007      	b.n	8003362 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800335a:	f023 0303 	bic.w	r3, r3, #3
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	aaaaaaab 	.word	0xaaaaaaab
 8003378:	0800765c 	.word	0x0800765c

0800337c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003384:	2300      	movs	r3, #0
 8003386:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d11f      	bne.n	80033d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2b03      	cmp	r3, #3
 800339a:	d856      	bhi.n	800344a <DMA_CheckFifoParam+0xce>
 800339c:	a201      	add	r2, pc, #4	@ (adr r2, 80033a4 <DMA_CheckFifoParam+0x28>)
 800339e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a2:	bf00      	nop
 80033a4:	080033b5 	.word	0x080033b5
 80033a8:	080033c7 	.word	0x080033c7
 80033ac:	080033b5 	.word	0x080033b5
 80033b0:	0800344b 	.word	0x0800344b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d046      	beq.n	800344e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033c4:	e043      	b.n	800344e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033ce:	d140      	bne.n	8003452 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033d4:	e03d      	b.n	8003452 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033de:	d121      	bne.n	8003424 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b03      	cmp	r3, #3
 80033e4:	d837      	bhi.n	8003456 <DMA_CheckFifoParam+0xda>
 80033e6:	a201      	add	r2, pc, #4	@ (adr r2, 80033ec <DMA_CheckFifoParam+0x70>)
 80033e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ec:	080033fd 	.word	0x080033fd
 80033f0:	08003403 	.word	0x08003403
 80033f4:	080033fd 	.word	0x080033fd
 80033f8:	08003415 	.word	0x08003415
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003400:	e030      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003406:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d025      	beq.n	800345a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003412:	e022      	b.n	800345a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003418:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800341c:	d11f      	bne.n	800345e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003422:	e01c      	b.n	800345e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	2b02      	cmp	r3, #2
 8003428:	d903      	bls.n	8003432 <DMA_CheckFifoParam+0xb6>
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b03      	cmp	r3, #3
 800342e:	d003      	beq.n	8003438 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003430:	e018      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	73fb      	strb	r3, [r7, #15]
      break;
 8003436:	e015      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00e      	beq.n	8003462 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	73fb      	strb	r3, [r7, #15]
      break;
 8003448:	e00b      	b.n	8003462 <DMA_CheckFifoParam+0xe6>
      break;
 800344a:	bf00      	nop
 800344c:	e00a      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 800344e:	bf00      	nop
 8003450:	e008      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 8003452:	bf00      	nop
 8003454:	e006      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 8003456:	bf00      	nop
 8003458:	e004      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 800345a:	bf00      	nop
 800345c:	e002      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;   
 800345e:	bf00      	nop
 8003460:	e000      	b.n	8003464 <DMA_CheckFifoParam+0xe8>
      break;
 8003462:	bf00      	nop
    }
  } 
  
  return status; 
 8003464:	7bfb      	ldrb	r3, [r7, #15]
}
 8003466:	4618      	mov	r0, r3
 8003468:	3714      	adds	r7, #20
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop

08003474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003474:	b480      	push	{r7}
 8003476:	b089      	sub	sp, #36	@ 0x24
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800347e:	2300      	movs	r3, #0
 8003480:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003482:	2300      	movs	r3, #0
 8003484:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003486:	2300      	movs	r3, #0
 8003488:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800348a:	2300      	movs	r3, #0
 800348c:	61fb      	str	r3, [r7, #28]
 800348e:	e159      	b.n	8003744 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003490:	2201      	movs	r2, #1
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	4013      	ands	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	f040 8148 	bne.w	800373e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d005      	beq.n	80034c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d130      	bne.n	8003528 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	2203      	movs	r2, #3
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	43db      	mvns	r3, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4013      	ands	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	68da      	ldr	r2, [r3, #12]
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ea:	69ba      	ldr	r2, [r7, #24]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034fc:	2201      	movs	r2, #1
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	091b      	lsrs	r3, r3, #4
 8003512:	f003 0201 	and.w	r2, r3, #1
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4313      	orrs	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	2b03      	cmp	r3, #3
 8003532:	d017      	beq.n	8003564 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	2203      	movs	r2, #3
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	43db      	mvns	r3, r3
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	4013      	ands	r3, r2
 800354a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	689a      	ldr	r2, [r3, #8]
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d123      	bne.n	80035b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	08da      	lsrs	r2, r3, #3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3208      	adds	r2, #8
 8003578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800357c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	220f      	movs	r2, #15
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4013      	ands	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	691a      	ldr	r2, [r3, #16]
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	08da      	lsrs	r2, r3, #3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3208      	adds	r2, #8
 80035b2:	69b9      	ldr	r1, [r7, #24]
 80035b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	2203      	movs	r2, #3
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 0203 	and.w	r2, r3, #3
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80a2 	beq.w	800373e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
 80035fe:	4b57      	ldr	r3, [pc, #348]	@ (800375c <HAL_GPIO_Init+0x2e8>)
 8003600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003602:	4a56      	ldr	r2, [pc, #344]	@ (800375c <HAL_GPIO_Init+0x2e8>)
 8003604:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003608:	6453      	str	r3, [r2, #68]	@ 0x44
 800360a:	4b54      	ldr	r3, [pc, #336]	@ (800375c <HAL_GPIO_Init+0x2e8>)
 800360c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800360e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003616:	4a52      	ldr	r2, [pc, #328]	@ (8003760 <HAL_GPIO_Init+0x2ec>)
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	089b      	lsrs	r3, r3, #2
 800361c:	3302      	adds	r3, #2
 800361e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003622:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	220f      	movs	r2, #15
 800362e:	fa02 f303 	lsl.w	r3, r2, r3
 8003632:	43db      	mvns	r3, r3
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	4013      	ands	r3, r2
 8003638:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a49      	ldr	r2, [pc, #292]	@ (8003764 <HAL_GPIO_Init+0x2f0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d019      	beq.n	8003676 <HAL_GPIO_Init+0x202>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a48      	ldr	r2, [pc, #288]	@ (8003768 <HAL_GPIO_Init+0x2f4>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d013      	beq.n	8003672 <HAL_GPIO_Init+0x1fe>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a47      	ldr	r2, [pc, #284]	@ (800376c <HAL_GPIO_Init+0x2f8>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d00d      	beq.n	800366e <HAL_GPIO_Init+0x1fa>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a46      	ldr	r2, [pc, #280]	@ (8003770 <HAL_GPIO_Init+0x2fc>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d007      	beq.n	800366a <HAL_GPIO_Init+0x1f6>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a45      	ldr	r2, [pc, #276]	@ (8003774 <HAL_GPIO_Init+0x300>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d101      	bne.n	8003666 <HAL_GPIO_Init+0x1f2>
 8003662:	2304      	movs	r3, #4
 8003664:	e008      	b.n	8003678 <HAL_GPIO_Init+0x204>
 8003666:	2307      	movs	r3, #7
 8003668:	e006      	b.n	8003678 <HAL_GPIO_Init+0x204>
 800366a:	2303      	movs	r3, #3
 800366c:	e004      	b.n	8003678 <HAL_GPIO_Init+0x204>
 800366e:	2302      	movs	r3, #2
 8003670:	e002      	b.n	8003678 <HAL_GPIO_Init+0x204>
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <HAL_GPIO_Init+0x204>
 8003676:	2300      	movs	r3, #0
 8003678:	69fa      	ldr	r2, [r7, #28]
 800367a:	f002 0203 	and.w	r2, r2, #3
 800367e:	0092      	lsls	r2, r2, #2
 8003680:	4093      	lsls	r3, r2
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	4313      	orrs	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003688:	4935      	ldr	r1, [pc, #212]	@ (8003760 <HAL_GPIO_Init+0x2ec>)
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	089b      	lsrs	r3, r3, #2
 800368e:	3302      	adds	r3, #2
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003696:	4b38      	ldr	r3, [pc, #224]	@ (8003778 <HAL_GPIO_Init+0x304>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	43db      	mvns	r3, r3
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	4013      	ands	r3, r2
 80036a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d003      	beq.n	80036ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80036b2:	69ba      	ldr	r2, [r7, #24]
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036ba:	4a2f      	ldr	r2, [pc, #188]	@ (8003778 <HAL_GPIO_Init+0x304>)
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003778 <HAL_GPIO_Init+0x304>)
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	43db      	mvns	r3, r3
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4013      	ands	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036e4:	4a24      	ldr	r2, [pc, #144]	@ (8003778 <HAL_GPIO_Init+0x304>)
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036ea:	4b23      	ldr	r3, [pc, #140]	@ (8003778 <HAL_GPIO_Init+0x304>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	43db      	mvns	r3, r3
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	4013      	ands	r3, r2
 80036f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800370e:	4a1a      	ldr	r2, [pc, #104]	@ (8003778 <HAL_GPIO_Init+0x304>)
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003714:	4b18      	ldr	r3, [pc, #96]	@ (8003778 <HAL_GPIO_Init+0x304>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	43db      	mvns	r3, r3
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4013      	ands	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d003      	beq.n	8003738 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	4313      	orrs	r3, r2
 8003736:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003738:	4a0f      	ldr	r2, [pc, #60]	@ (8003778 <HAL_GPIO_Init+0x304>)
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	3301      	adds	r3, #1
 8003742:	61fb      	str	r3, [r7, #28]
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	2b0f      	cmp	r3, #15
 8003748:	f67f aea2 	bls.w	8003490 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800374c:	bf00      	nop
 800374e:	bf00      	nop
 8003750:	3724      	adds	r7, #36	@ 0x24
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	40023800 	.word	0x40023800
 8003760:	40013800 	.word	0x40013800
 8003764:	40020000 	.word	0x40020000
 8003768:	40020400 	.word	0x40020400
 800376c:	40020800 	.word	0x40020800
 8003770:	40020c00 	.word	0x40020c00
 8003774:	40021000 	.word	0x40021000
 8003778:	40013c00 	.word	0x40013c00

0800377c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	460b      	mov	r3, r1
 8003786:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	691a      	ldr	r2, [r3, #16]
 800378c:	887b      	ldrh	r3, [r7, #2]
 800378e:	4013      	ands	r3, r2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d002      	beq.n	800379a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003794:	2301      	movs	r3, #1
 8003796:	73fb      	strb	r3, [r7, #15]
 8003798:	e001      	b.n	800379e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800379a:	2300      	movs	r3, #0
 800379c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800379e:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3714      	adds	r7, #20
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	460b      	mov	r3, r1
 80037b6:	807b      	strh	r3, [r7, #2]
 80037b8:	4613      	mov	r3, r2
 80037ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037bc:	787b      	ldrb	r3, [r7, #1]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d003      	beq.n	80037ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037c2:	887a      	ldrh	r2, [r7, #2]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037c8:	e003      	b.n	80037d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037ca:	887b      	ldrh	r3, [r7, #2]
 80037cc:	041a      	lsls	r2, r3, #16
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	619a      	str	r2, [r3, #24]
}
 80037d2:	bf00      	nop
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
	...

080037e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d101      	bne.n	80037f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e12b      	b.n	8003a4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d106      	bne.n	800380c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7fd f858 	bl	80008bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2224      	movs	r2, #36	@ 0x24
 8003810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0201 	bic.w	r2, r2, #1
 8003822:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003832:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003842:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003844:	f002 f890 	bl	8005968 <HAL_RCC_GetPCLK1Freq>
 8003848:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	4a81      	ldr	r2, [pc, #516]	@ (8003a54 <HAL_I2C_Init+0x274>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d807      	bhi.n	8003864 <HAL_I2C_Init+0x84>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	4a80      	ldr	r2, [pc, #512]	@ (8003a58 <HAL_I2C_Init+0x278>)
 8003858:	4293      	cmp	r3, r2
 800385a:	bf94      	ite	ls
 800385c:	2301      	movls	r3, #1
 800385e:	2300      	movhi	r3, #0
 8003860:	b2db      	uxtb	r3, r3
 8003862:	e006      	b.n	8003872 <HAL_I2C_Init+0x92>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	4a7d      	ldr	r2, [pc, #500]	@ (8003a5c <HAL_I2C_Init+0x27c>)
 8003868:	4293      	cmp	r3, r2
 800386a:	bf94      	ite	ls
 800386c:	2301      	movls	r3, #1
 800386e:	2300      	movhi	r3, #0
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e0e7      	b.n	8003a4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4a78      	ldr	r2, [pc, #480]	@ (8003a60 <HAL_I2C_Init+0x280>)
 800387e:	fba2 2303 	umull	r2, r3, r2, r3
 8003882:	0c9b      	lsrs	r3, r3, #18
 8003884:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68ba      	ldr	r2, [r7, #8]
 8003896:	430a      	orrs	r2, r1
 8003898:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	4a6a      	ldr	r2, [pc, #424]	@ (8003a54 <HAL_I2C_Init+0x274>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d802      	bhi.n	80038b4 <HAL_I2C_Init+0xd4>
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	3301      	adds	r3, #1
 80038b2:	e009      	b.n	80038c8 <HAL_I2C_Init+0xe8>
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80038ba:	fb02 f303 	mul.w	r3, r2, r3
 80038be:	4a69      	ldr	r2, [pc, #420]	@ (8003a64 <HAL_I2C_Init+0x284>)
 80038c0:	fba2 2303 	umull	r2, r3, r2, r3
 80038c4:	099b      	lsrs	r3, r3, #6
 80038c6:	3301      	adds	r3, #1
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	6812      	ldr	r2, [r2, #0]
 80038cc:	430b      	orrs	r3, r1
 80038ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80038da:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	495c      	ldr	r1, [pc, #368]	@ (8003a54 <HAL_I2C_Init+0x274>)
 80038e4:	428b      	cmp	r3, r1
 80038e6:	d819      	bhi.n	800391c <HAL_I2C_Init+0x13c>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	1e59      	subs	r1, r3, #1
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80038f6:	1c59      	adds	r1, r3, #1
 80038f8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80038fc:	400b      	ands	r3, r1
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00a      	beq.n	8003918 <HAL_I2C_Init+0x138>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	1e59      	subs	r1, r3, #1
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003910:	3301      	adds	r3, #1
 8003912:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003916:	e051      	b.n	80039bc <HAL_I2C_Init+0x1dc>
 8003918:	2304      	movs	r3, #4
 800391a:	e04f      	b.n	80039bc <HAL_I2C_Init+0x1dc>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d111      	bne.n	8003948 <HAL_I2C_Init+0x168>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	1e58      	subs	r0, r3, #1
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6859      	ldr	r1, [r3, #4]
 800392c:	460b      	mov	r3, r1
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	440b      	add	r3, r1
 8003932:	fbb0 f3f3 	udiv	r3, r0, r3
 8003936:	3301      	adds	r3, #1
 8003938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800393c:	2b00      	cmp	r3, #0
 800393e:	bf0c      	ite	eq
 8003940:	2301      	moveq	r3, #1
 8003942:	2300      	movne	r3, #0
 8003944:	b2db      	uxtb	r3, r3
 8003946:	e012      	b.n	800396e <HAL_I2C_Init+0x18e>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	1e58      	subs	r0, r3, #1
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6859      	ldr	r1, [r3, #4]
 8003950:	460b      	mov	r3, r1
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	440b      	add	r3, r1
 8003956:	0099      	lsls	r1, r3, #2
 8003958:	440b      	add	r3, r1
 800395a:	fbb0 f3f3 	udiv	r3, r0, r3
 800395e:	3301      	adds	r3, #1
 8003960:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003964:	2b00      	cmp	r3, #0
 8003966:	bf0c      	ite	eq
 8003968:	2301      	moveq	r3, #1
 800396a:	2300      	movne	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <HAL_I2C_Init+0x196>
 8003972:	2301      	movs	r3, #1
 8003974:	e022      	b.n	80039bc <HAL_I2C_Init+0x1dc>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d10e      	bne.n	800399c <HAL_I2C_Init+0x1bc>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	1e58      	subs	r0, r3, #1
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6859      	ldr	r1, [r3, #4]
 8003986:	460b      	mov	r3, r1
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	440b      	add	r3, r1
 800398c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003990:	3301      	adds	r3, #1
 8003992:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003996:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800399a:	e00f      	b.n	80039bc <HAL_I2C_Init+0x1dc>
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	1e58      	subs	r0, r3, #1
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6859      	ldr	r1, [r3, #4]
 80039a4:	460b      	mov	r3, r1
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	440b      	add	r3, r1
 80039aa:	0099      	lsls	r1, r3, #2
 80039ac:	440b      	add	r3, r1
 80039ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80039b2:	3301      	adds	r3, #1
 80039b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	6809      	ldr	r1, [r1, #0]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	69da      	ldr	r2, [r3, #28]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	431a      	orrs	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	430a      	orrs	r2, r1
 80039de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80039ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	6911      	ldr	r1, [r2, #16]
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	68d2      	ldr	r2, [r2, #12]
 80039f6:	4311      	orrs	r1, r2
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	6812      	ldr	r2, [r2, #0]
 80039fc:	430b      	orrs	r3, r1
 80039fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	695a      	ldr	r2, [r3, #20]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	699b      	ldr	r3, [r3, #24]
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f042 0201 	orr.w	r2, r2, #1
 8003a2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2220      	movs	r2, #32
 8003a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	000186a0 	.word	0x000186a0
 8003a58:	001e847f 	.word	0x001e847f
 8003a5c:	003d08ff 	.word	0x003d08ff
 8003a60:	431bde83 	.word	0x431bde83
 8003a64:	10624dd3 	.word	0x10624dd3

08003a68 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b088      	sub	sp, #32
 8003a6c:	af02      	add	r7, sp, #8
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	607a      	str	r2, [r7, #4]
 8003a72:	461a      	mov	r2, r3
 8003a74:	460b      	mov	r3, r1
 8003a76:	817b      	strh	r3, [r7, #10]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a7c:	f7fe fbe6 	bl	800224c <HAL_GetTick>
 8003a80:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b20      	cmp	r3, #32
 8003a8c:	f040 80e0 	bne.w	8003c50 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	9300      	str	r3, [sp, #0]
 8003a94:	2319      	movs	r3, #25
 8003a96:	2201      	movs	r2, #1
 8003a98:	4970      	ldr	r1, [pc, #448]	@ (8003c5c <HAL_I2C_Master_Transmit+0x1f4>)
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f000 f964 	bl	8003d68 <I2C_WaitOnFlagUntilTimeout>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	e0d3      	b.n	8003c52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d101      	bne.n	8003ab8 <HAL_I2C_Master_Transmit+0x50>
 8003ab4:	2302      	movs	r3, #2
 8003ab6:	e0cc      	b.n	8003c52 <HAL_I2C_Master_Transmit+0x1ea>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d007      	beq.n	8003ade <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f042 0201 	orr.w	r2, r2, #1
 8003adc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003aec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2221      	movs	r2, #33	@ 0x21
 8003af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2210      	movs	r2, #16
 8003afa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	893a      	ldrh	r2, [r7, #8]
 8003b0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	4a50      	ldr	r2, [pc, #320]	@ (8003c60 <HAL_I2C_Master_Transmit+0x1f8>)
 8003b1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003b20:	8979      	ldrh	r1, [r7, #10]
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	6a3a      	ldr	r2, [r7, #32]
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 f89c 	bl	8003c64 <I2C_MasterRequestWrite>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e08d      	b.n	8003c52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b36:	2300      	movs	r3, #0
 8003b38:	613b      	str	r3, [r7, #16]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	695b      	ldr	r3, [r3, #20]
 8003b40:	613b      	str	r3, [r7, #16]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	613b      	str	r3, [r7, #16]
 8003b4a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003b4c:	e066      	b.n	8003c1c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b4e:	697a      	ldr	r2, [r7, #20]
 8003b50:	6a39      	ldr	r1, [r7, #32]
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 fa22 	bl	8003f9c <I2C_WaitOnTXEFlagUntilTimeout>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00d      	beq.n	8003b7a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b62:	2b04      	cmp	r3, #4
 8003b64:	d107      	bne.n	8003b76 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e06b      	b.n	8003c52 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7e:	781a      	ldrb	r2, [r3, #0]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8a:	1c5a      	adds	r2, r3, #1
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	3b01      	subs	r3, #1
 8003b98:	b29a      	uxth	r2, r3
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	b29a      	uxth	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d11b      	bne.n	8003bf0 <HAL_I2C_Master_Transmit+0x188>
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d017      	beq.n	8003bf0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc4:	781a      	ldrb	r2, [r3, #0]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd0:	1c5a      	adds	r2, r3, #1
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	b29a      	uxth	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be8:	3b01      	subs	r3, #1
 8003bea:	b29a      	uxth	r2, r3
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bf0:	697a      	ldr	r2, [r7, #20]
 8003bf2:	6a39      	ldr	r1, [r7, #32]
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	f000 fa19 	bl	800402c <I2C_WaitOnBTFFlagUntilTimeout>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00d      	beq.n	8003c1c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c04:	2b04      	cmp	r3, #4
 8003c06:	d107      	bne.n	8003c18 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c16:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e01a      	b.n	8003c52 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d194      	bne.n	8003b4e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2220      	movs	r2, #32
 8003c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	e000      	b.n	8003c52 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003c50:	2302      	movs	r3, #2
  }
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3718      	adds	r7, #24
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	00100002 	.word	0x00100002
 8003c60:	ffff0000 	.word	0xffff0000

08003c64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b088      	sub	sp, #32
 8003c68:	af02      	add	r7, sp, #8
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	607a      	str	r2, [r7, #4]
 8003c6e:	603b      	str	r3, [r7, #0]
 8003c70:	460b      	mov	r3, r1
 8003c72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	2b08      	cmp	r3, #8
 8003c7e:	d006      	beq.n	8003c8e <I2C_MasterRequestWrite+0x2a>
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d003      	beq.n	8003c8e <I2C_MasterRequestWrite+0x2a>
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c8c:	d108      	bne.n	8003ca0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c9c:	601a      	str	r2, [r3, #0]
 8003c9e:	e00b      	b.n	8003cb8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca4:	2b12      	cmp	r3, #18
 8003ca6:	d107      	bne.n	8003cb8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cb6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	9300      	str	r3, [sp, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f000 f84f 	bl	8003d68 <I2C_WaitOnFlagUntilTimeout>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00d      	beq.n	8003cec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cde:	d103      	bne.n	8003ce8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ce6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e035      	b.n	8003d58 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	691b      	ldr	r3, [r3, #16]
 8003cf0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cf4:	d108      	bne.n	8003d08 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003cf6:	897b      	ldrh	r3, [r7, #10]
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d04:	611a      	str	r2, [r3, #16]
 8003d06:	e01b      	b.n	8003d40 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d08:	897b      	ldrh	r3, [r7, #10]
 8003d0a:	11db      	asrs	r3, r3, #7
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	f003 0306 	and.w	r3, r3, #6
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	f063 030f 	orn	r3, r3, #15
 8003d18:	b2da      	uxtb	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	490e      	ldr	r1, [pc, #56]	@ (8003d60 <I2C_MasterRequestWrite+0xfc>)
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f000 f898 	bl	8003e5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e010      	b.n	8003d58 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d36:	897b      	ldrh	r3, [r7, #10]
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	4907      	ldr	r1, [pc, #28]	@ (8003d64 <I2C_MasterRequestWrite+0x100>)
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 f888 	bl	8003e5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e000      	b.n	8003d58 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3718      	adds	r7, #24
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	00010008 	.word	0x00010008
 8003d64:	00010002 	.word	0x00010002

08003d68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	603b      	str	r3, [r7, #0]
 8003d74:	4613      	mov	r3, r2
 8003d76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d78:	e048      	b.n	8003e0c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d80:	d044      	beq.n	8003e0c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d82:	f7fe fa63 	bl	800224c <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	683a      	ldr	r2, [r7, #0]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d302      	bcc.n	8003d98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d139      	bne.n	8003e0c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	0c1b      	lsrs	r3, r3, #16
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d10d      	bne.n	8003dbe <I2C_WaitOnFlagUntilTimeout+0x56>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	43da      	mvns	r2, r3
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	4013      	ands	r3, r2
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	bf0c      	ite	eq
 8003db4:	2301      	moveq	r3, #1
 8003db6:	2300      	movne	r3, #0
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	461a      	mov	r2, r3
 8003dbc:	e00c      	b.n	8003dd8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	43da      	mvns	r2, r3
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	bf0c      	ite	eq
 8003dd0:	2301      	moveq	r3, #1
 8003dd2:	2300      	movne	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	79fb      	ldrb	r3, [r7, #7]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d116      	bne.n	8003e0c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df8:	f043 0220 	orr.w	r2, r3, #32
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e023      	b.n	8003e54 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	0c1b      	lsrs	r3, r3, #16
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d10d      	bne.n	8003e32 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	43da      	mvns	r2, r3
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	4013      	ands	r3, r2
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	bf0c      	ite	eq
 8003e28:	2301      	moveq	r3, #1
 8003e2a:	2300      	movne	r3, #0
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	461a      	mov	r2, r3
 8003e30:	e00c      	b.n	8003e4c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	43da      	mvns	r2, r3
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	bf0c      	ite	eq
 8003e44:	2301      	moveq	r3, #1
 8003e46:	2300      	movne	r3, #0
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	79fb      	ldrb	r3, [r7, #7]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d093      	beq.n	8003d7a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3710      	adds	r7, #16
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
 8003e68:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e6a:	e071      	b.n	8003f50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	695b      	ldr	r3, [r3, #20]
 8003e72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e7a:	d123      	bne.n	8003ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e8a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2220      	movs	r2, #32
 8003ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb0:	f043 0204 	orr.w	r2, r3, #4
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e067      	b.n	8003f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eca:	d041      	beq.n	8003f50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ecc:	f7fe f9be 	bl	800224c <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d302      	bcc.n	8003ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d136      	bne.n	8003f50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	0c1b      	lsrs	r3, r3, #16
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d10c      	bne.n	8003f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	695b      	ldr	r3, [r3, #20]
 8003ef2:	43da      	mvns	r2, r3
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	bf14      	ite	ne
 8003efe:	2301      	movne	r3, #1
 8003f00:	2300      	moveq	r3, #0
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	e00b      	b.n	8003f1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	43da      	mvns	r2, r3
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	4013      	ands	r3, r2
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	bf14      	ite	ne
 8003f18:	2301      	movne	r3, #1
 8003f1a:	2300      	moveq	r3, #0
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d016      	beq.n	8003f50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3c:	f043 0220 	orr.w	r2, r3, #32
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e021      	b.n	8003f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	0c1b      	lsrs	r3, r3, #16
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d10c      	bne.n	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	43da      	mvns	r2, r3
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	4013      	ands	r3, r2
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	bf14      	ite	ne
 8003f6c:	2301      	movne	r3, #1
 8003f6e:	2300      	moveq	r3, #0
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	e00b      	b.n	8003f8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	43da      	mvns	r2, r3
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	bf14      	ite	ne
 8003f86:	2301      	movne	r3, #1
 8003f88:	2300      	moveq	r3, #0
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	f47f af6d 	bne.w	8003e6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f92:	2300      	movs	r3, #0
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3710      	adds	r7, #16
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fa8:	e034      	b.n	8004014 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 f886 	bl	80040bc <I2C_IsAcknowledgeFailed>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d001      	beq.n	8003fba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e034      	b.n	8004024 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc0:	d028      	beq.n	8004014 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fc2:	f7fe f943 	bl	800224c <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d302      	bcc.n	8003fd8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d11d      	bne.n	8004014 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fe2:	2b80      	cmp	r3, #128	@ 0x80
 8003fe4:	d016      	beq.n	8004014 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004000:	f043 0220 	orr.w	r2, r3, #32
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e007      	b.n	8004024 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800401e:	2b80      	cmp	r3, #128	@ 0x80
 8004020:	d1c3      	bne.n	8003faa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004038:	e034      	b.n	80040a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 f83e 	bl	80040bc <I2C_IsAcknowledgeFailed>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e034      	b.n	80040b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004050:	d028      	beq.n	80040a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004052:	f7fe f8fb 	bl	800224c <HAL_GetTick>
 8004056:	4602      	mov	r2, r0
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	1ad3      	subs	r3, r2, r3
 800405c:	68ba      	ldr	r2, [r7, #8]
 800405e:	429a      	cmp	r2, r3
 8004060:	d302      	bcc.n	8004068 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d11d      	bne.n	80040a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	f003 0304 	and.w	r3, r3, #4
 8004072:	2b04      	cmp	r3, #4
 8004074:	d016      	beq.n	80040a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2220      	movs	r2, #32
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004090:	f043 0220 	orr.w	r2, r3, #32
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e007      	b.n	80040b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	f003 0304 	and.w	r3, r3, #4
 80040ae:	2b04      	cmp	r3, #4
 80040b0:	d1c3      	bne.n	800403a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040d2:	d11b      	bne.n	800410c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040dc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2220      	movs	r2, #32
 80040e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f8:	f043 0204 	orr.w	r2, r3, #4
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e000      	b.n	800410e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
	...

0800411c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b088      	sub	sp, #32
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e128      	b.n	8004380 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d109      	bne.n	800414e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a90      	ldr	r2, [pc, #576]	@ (8004388 <HAL_I2S_Init+0x26c>)
 8004146:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f7fc fc2d 	bl	80009a8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2202      	movs	r2, #2
 8004152:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	69db      	ldr	r3, [r3, #28]
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	6812      	ldr	r2, [r2, #0]
 8004160:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004164:	f023 030f 	bic.w	r3, r3, #15
 8004168:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2202      	movs	r2, #2
 8004170:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	2b02      	cmp	r3, #2
 8004178:	d060      	beq.n	800423c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d102      	bne.n	8004188 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004182:	2310      	movs	r3, #16
 8004184:	617b      	str	r3, [r7, #20]
 8004186:	e001      	b.n	800418c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004188:	2320      	movs	r3, #32
 800418a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	2b20      	cmp	r3, #32
 8004192:	d802      	bhi.n	800419a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	005b      	lsls	r3, r3, #1
 8004198:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800419a:	2001      	movs	r0, #1
 800419c:	f001 fce8 	bl	8005b70 <HAL_RCCEx_GetPeriphCLKFreq>
 80041a0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041aa:	d125      	bne.n	80041f8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d010      	beq.n	80041d6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80041be:	4613      	mov	r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	4413      	add	r3, r2
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	461a      	mov	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d0:	3305      	adds	r3, #5
 80041d2:	613b      	str	r3, [r7, #16]
 80041d4:	e01f      	b.n	8004216 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80041e0:	4613      	mov	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4413      	add	r3, r2
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	461a      	mov	r2, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f2:	3305      	adds	r3, #5
 80041f4:	613b      	str	r3, [r7, #16]
 80041f6:	e00e      	b.n	8004216 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004200:	4613      	mov	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4413      	add	r3, r2
 8004206:	005b      	lsls	r3, r3, #1
 8004208:	461a      	mov	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004212:	3305      	adds	r3, #5
 8004214:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	4a5c      	ldr	r2, [pc, #368]	@ (800438c <HAL_I2S_Init+0x270>)
 800421a:	fba2 2303 	umull	r2, r3, r2, r3
 800421e:	08db      	lsrs	r3, r3, #3
 8004220:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	085b      	lsrs	r3, r3, #1
 8004232:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004234:	69bb      	ldr	r3, [r7, #24]
 8004236:	021b      	lsls	r3, r3, #8
 8004238:	61bb      	str	r3, [r7, #24]
 800423a:	e003      	b.n	8004244 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800423c:	2302      	movs	r3, #2
 800423e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d902      	bls.n	8004250 <HAL_I2S_Init+0x134>
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	2bff      	cmp	r3, #255	@ 0xff
 800424e:	d907      	bls.n	8004260 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004254:	f043 0210 	orr.w	r2, r3, #16
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e08f      	b.n	8004380 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	691a      	ldr	r2, [r3, #16]
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	ea42 0103 	orr.w	r1, r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	69fa      	ldr	r2, [r7, #28]
 8004270:	430a      	orrs	r2, r1
 8004272:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	69db      	ldr	r3, [r3, #28]
 800427a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800427e:	f023 030f 	bic.w	r3, r3, #15
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	6851      	ldr	r1, [r2, #4]
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	6892      	ldr	r2, [r2, #8]
 800428a:	4311      	orrs	r1, r2
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	68d2      	ldr	r2, [r2, #12]
 8004290:	4311      	orrs	r1, r2
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6992      	ldr	r2, [r2, #24]
 8004296:	430a      	orrs	r2, r1
 8004298:	431a      	orrs	r2, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042a2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a1b      	ldr	r3, [r3, #32]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d161      	bne.n	8004370 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a38      	ldr	r2, [pc, #224]	@ (8004390 <HAL_I2S_Init+0x274>)
 80042b0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a37      	ldr	r2, [pc, #220]	@ (8004394 <HAL_I2S_Init+0x278>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d101      	bne.n	80042c0 <HAL_I2S_Init+0x1a4>
 80042bc:	4b36      	ldr	r3, [pc, #216]	@ (8004398 <HAL_I2S_Init+0x27c>)
 80042be:	e001      	b.n	80042c4 <HAL_I2S_Init+0x1a8>
 80042c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	6812      	ldr	r2, [r2, #0]
 80042ca:	4932      	ldr	r1, [pc, #200]	@ (8004394 <HAL_I2S_Init+0x278>)
 80042cc:	428a      	cmp	r2, r1
 80042ce:	d101      	bne.n	80042d4 <HAL_I2S_Init+0x1b8>
 80042d0:	4a31      	ldr	r2, [pc, #196]	@ (8004398 <HAL_I2S_Init+0x27c>)
 80042d2:	e001      	b.n	80042d8 <HAL_I2S_Init+0x1bc>
 80042d4:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80042d8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80042dc:	f023 030f 	bic.w	r3, r3, #15
 80042e0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004394 <HAL_I2S_Init+0x278>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d101      	bne.n	80042f0 <HAL_I2S_Init+0x1d4>
 80042ec:	4b2a      	ldr	r3, [pc, #168]	@ (8004398 <HAL_I2S_Init+0x27c>)
 80042ee:	e001      	b.n	80042f4 <HAL_I2S_Init+0x1d8>
 80042f0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042f4:	2202      	movs	r2, #2
 80042f6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a25      	ldr	r2, [pc, #148]	@ (8004394 <HAL_I2S_Init+0x278>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d101      	bne.n	8004306 <HAL_I2S_Init+0x1ea>
 8004302:	4b25      	ldr	r3, [pc, #148]	@ (8004398 <HAL_I2S_Init+0x27c>)
 8004304:	e001      	b.n	800430a <HAL_I2S_Init+0x1ee>
 8004306:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800430a:	69db      	ldr	r3, [r3, #28]
 800430c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004316:	d003      	beq.n	8004320 <HAL_I2S_Init+0x204>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d103      	bne.n	8004328 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004320:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004324:	613b      	str	r3, [r7, #16]
 8004326:	e001      	b.n	800432c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004328:	2300      	movs	r3, #0
 800432a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004336:	4313      	orrs	r3, r2
 8004338:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004340:	4313      	orrs	r3, r2
 8004342:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800434a:	4313      	orrs	r3, r2
 800434c:	b29a      	uxth	r2, r3
 800434e:	897b      	ldrh	r3, [r7, #10]
 8004350:	4313      	orrs	r3, r2
 8004352:	b29b      	uxth	r3, r3
 8004354:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004358:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a0d      	ldr	r2, [pc, #52]	@ (8004394 <HAL_I2S_Init+0x278>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d101      	bne.n	8004368 <HAL_I2S_Init+0x24c>
 8004364:	4b0c      	ldr	r3, [pc, #48]	@ (8004398 <HAL_I2S_Init+0x27c>)
 8004366:	e001      	b.n	800436c <HAL_I2S_Init+0x250>
 8004368:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800436c:	897a      	ldrh	r2, [r7, #10]
 800436e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	3720      	adds	r7, #32
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	08004a4d 	.word	0x08004a4d
 800438c:	cccccccd 	.word	0xcccccccd
 8004390:	08004bd5 	.word	0x08004bd5
 8004394:	40003800 	.word	0x40003800
 8004398:	40003400 	.word	0x40003400

0800439c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	4613      	mov	r3, r2
 80043a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d002      	beq.n	80043b6 <HAL_I2S_Transmit_DMA+0x1a>
 80043b0:	88fb      	ldrh	r3, [r7, #6]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e08a      	b.n	80044d0 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d001      	beq.n	80043ca <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80043c6:	2302      	movs	r3, #2
 80043c8:	e082      	b.n	80044d0 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d101      	bne.n	80043da <HAL_I2S_Transmit_DMA+0x3e>
 80043d6:	2302      	movs	r3, #2
 80043d8:	e07a      	b.n	80044d0 <HAL_I2S_Transmit_DMA+0x134>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2203      	movs	r2, #3
 80043e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	f003 0307 	and.w	r3, r3, #7
 8004400:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2b03      	cmp	r3, #3
 8004406:	d002      	beq.n	800440e <HAL_I2S_Transmit_DMA+0x72>
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	2b05      	cmp	r3, #5
 800440c:	d10a      	bne.n	8004424 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 800440e:	88fb      	ldrh	r3, [r7, #6]
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	b29a      	uxth	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8004418:	88fb      	ldrh	r3, [r7, #6]
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004422:	e005      	b.n	8004430 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	88fa      	ldrh	r2, [r7, #6]
 8004428:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	88fa      	ldrh	r2, [r7, #6]
 800442e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004434:	4a28      	ldr	r2, [pc, #160]	@ (80044d8 <HAL_I2S_Transmit_DMA+0x13c>)
 8004436:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800443c:	4a27      	ldr	r2, [pc, #156]	@ (80044dc <HAL_I2S_Transmit_DMA+0x140>)
 800443e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004444:	4a26      	ldr	r2, [pc, #152]	@ (80044e0 <HAL_I2S_Transmit_DMA+0x144>)
 8004446:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004450:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004458:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800445e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004460:	f7fe fcd6 	bl	8002e10 <HAL_DMA_Start_IT>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00f      	beq.n	800448a <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800446e:	f043 0208 	orr.w	r2, r3, #8
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e022      	b.n	80044d0 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d107      	bne.n	80044b0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0202 	orr.w	r2, r2, #2
 80044ae:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	69db      	ldr	r3, [r3, #28]
 80044b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d107      	bne.n	80044ce <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	69da      	ldr	r2, [r3, #28]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80044cc:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	0800492b 	.word	0x0800492b
 80044dc:	080048e9 	.word	0x080048e9
 80044e0:	08004947 	.word	0x08004947

080044e4 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b088      	sub	sp, #32
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80044ec:	2300      	movs	r3, #0
 80044ee:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044f8:	d004      	beq.n	8004504 <HAL_I2S_DMAStop+0x20>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f040 80d1 	bne.w	80046a6 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00f      	beq.n	800452c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004510:	4618      	mov	r0, r3
 8004512:	f7fe fcd5 	bl	8002ec0 <HAL_DMA_Abort>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d007      	beq.n	800452c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004520:	f043 0208 	orr.w	r2, r3, #8
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800452c:	2364      	movs	r3, #100	@ 0x64
 800452e:	2201      	movs	r2, #1
 8004530:	2102      	movs	r1, #2
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 fb14 	bl	8004b60 <I2S_WaitFlagStateUntilTimeout>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00b      	beq.n	8004556 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004542:	f043 0201 	orr.w	r2, r3, #1
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8004556:	2364      	movs	r3, #100	@ 0x64
 8004558:	2200      	movs	r2, #0
 800455a:	2180      	movs	r1, #128	@ 0x80
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 faff 	bl	8004b60 <I2S_WaitFlagStateUntilTimeout>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00b      	beq.n	8004580 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800456c:	f043 0201 	orr.w	r2, r3, #1
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	69da      	ldr	r2, [r3, #28]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800458e:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004590:	2300      	movs	r3, #0
 8004592:	617b      	str	r3, [r7, #20]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	617b      	str	r3, [r7, #20]
 800459c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	685a      	ldr	r2, [r3, #4]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0202 	bic.w	r2, r2, #2
 80045ac:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b05      	cmp	r3, #5
 80045b8:	f040 8165 	bne.w	8004886 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00f      	beq.n	80045e4 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7fe fc79 	bl	8002ec0 <HAL_DMA_Abort>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d007      	beq.n	80045e4 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d8:	f043 0208 	orr.w	r2, r3, #8
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a8a      	ldr	r2, [pc, #552]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d101      	bne.n	80045f2 <HAL_I2S_DMAStop+0x10e>
 80045ee:	4b8a      	ldr	r3, [pc, #552]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 80045f0:	e001      	b.n	80045f6 <HAL_I2S_DMAStop+0x112>
 80045f2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80045f6:	69da      	ldr	r2, [r3, #28]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4985      	ldr	r1, [pc, #532]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 80045fe:	428b      	cmp	r3, r1
 8004600:	d101      	bne.n	8004606 <HAL_I2S_DMAStop+0x122>
 8004602:	4b85      	ldr	r3, [pc, #532]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 8004604:	e001      	b.n	800460a <HAL_I2S_DMAStop+0x126>
 8004606:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800460a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800460e:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8004610:	2300      	movs	r3, #0
 8004612:	613b      	str	r3, [r7, #16]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a7e      	ldr	r2, [pc, #504]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d101      	bne.n	8004622 <HAL_I2S_DMAStop+0x13e>
 800461e:	4b7e      	ldr	r3, [pc, #504]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 8004620:	e001      	b.n	8004626 <HAL_I2S_DMAStop+0x142>
 8004622:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	613b      	str	r3, [r7, #16]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a79      	ldr	r2, [pc, #484]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d101      	bne.n	8004638 <HAL_I2S_DMAStop+0x154>
 8004634:	4b78      	ldr	r3, [pc, #480]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 8004636:	e001      	b.n	800463c <HAL_I2S_DMAStop+0x158>
 8004638:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	613b      	str	r3, [r7, #16]
 8004640:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a73      	ldr	r2, [pc, #460]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d101      	bne.n	8004650 <HAL_I2S_DMAStop+0x16c>
 800464c:	4b72      	ldr	r3, [pc, #456]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 800464e:	e001      	b.n	8004654 <HAL_I2S_DMAStop+0x170>
 8004650:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004654:	685a      	ldr	r2, [r3, #4]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	496e      	ldr	r1, [pc, #440]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 800465c:	428b      	cmp	r3, r1
 800465e:	d101      	bne.n	8004664 <HAL_I2S_DMAStop+0x180>
 8004660:	4b6d      	ldr	r3, [pc, #436]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 8004662:	e001      	b.n	8004668 <HAL_I2S_DMAStop+0x184>
 8004664:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004668:	f022 0201 	bic.w	r2, r2, #1
 800466c:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d10c      	bne.n	8004690 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800467a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800468e:	e0fa      	b.n	8004886 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a5f      	ldr	r2, [pc, #380]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d101      	bne.n	800469e <HAL_I2S_DMAStop+0x1ba>
 800469a:	4b5f      	ldr	r3, [pc, #380]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 800469c:	e001      	b.n	80046a2 <HAL_I2S_DMAStop+0x1be>
 800469e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80046a2:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80046a4:	e0ef      	b.n	8004886 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046ae:	d005      	beq.n	80046bc <HAL_I2S_DMAStop+0x1d8>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046b8:	f040 80e5 	bne.w	8004886 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d00f      	beq.n	80046e4 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7fe fbf9 	bl	8002ec0 <HAL_DMA_Abort>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d007      	beq.n	80046e4 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d8:	f043 0208 	orr.w	r2, r3, #8
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	2b05      	cmp	r3, #5
 80046ee:	f040 809a 	bne.w	8004826 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00f      	beq.n	800471a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fe:	4618      	mov	r0, r3
 8004700:	f7fe fbde 	bl	8002ec0 <HAL_DMA_Abort>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d007      	beq.n	800471a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470e:	f043 0208 	orr.w	r2, r3, #8
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800471a:	f7fd fd97 	bl	800224c <HAL_GetTick>
 800471e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8004720:	e012      	b.n	8004748 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8004722:	f7fd fd93 	bl	800224c <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b64      	cmp	r3, #100	@ 0x64
 800472e:	d90b      	bls.n	8004748 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004734:	f043 0201 	orr.w	r2, r3, #1
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a31      	ldr	r2, [pc, #196]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d101      	bne.n	8004756 <HAL_I2S_DMAStop+0x272>
 8004752:	4b31      	ldr	r3, [pc, #196]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 8004754:	e001      	b.n	800475a <HAL_I2S_DMAStop+0x276>
 8004756:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f003 0302 	and.w	r3, r3, #2
 8004760:	2b02      	cmp	r3, #2
 8004762:	d1de      	bne.n	8004722 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8004764:	e012      	b.n	800478c <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8004766:	f7fd fd71 	bl	800224c <HAL_GetTick>
 800476a:	4602      	mov	r2, r0
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	2b64      	cmp	r3, #100	@ 0x64
 8004772:	d90b      	bls.n	800478c <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004778:	f043 0201 	orr.w	r2, r3, #1
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a20      	ldr	r2, [pc, #128]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d101      	bne.n	800479a <HAL_I2S_DMAStop+0x2b6>
 8004796:	4b20      	ldr	r3, [pc, #128]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 8004798:	e001      	b.n	800479e <HAL_I2S_DMAStop+0x2ba>
 800479a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047a4:	2b80      	cmp	r3, #128	@ 0x80
 80047a6:	d0de      	beq.n	8004766 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a19      	ldr	r2, [pc, #100]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d101      	bne.n	80047b6 <HAL_I2S_DMAStop+0x2d2>
 80047b2:	4b19      	ldr	r3, [pc, #100]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 80047b4:	e001      	b.n	80047ba <HAL_I2S_DMAStop+0x2d6>
 80047b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047ba:	69da      	ldr	r2, [r3, #28]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4914      	ldr	r1, [pc, #80]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 80047c2:	428b      	cmp	r3, r1
 80047c4:	d101      	bne.n	80047ca <HAL_I2S_DMAStop+0x2e6>
 80047c6:	4b14      	ldr	r3, [pc, #80]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 80047c8:	e001      	b.n	80047ce <HAL_I2S_DMAStop+0x2ea>
 80047ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047d2:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80047d4:	2300      	movs	r3, #0
 80047d6:	60fb      	str	r3, [r7, #12]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a0d      	ldr	r2, [pc, #52]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d101      	bne.n	80047e6 <HAL_I2S_DMAStop+0x302>
 80047e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 80047e4:	e001      	b.n	80047ea <HAL_I2S_DMAStop+0x306>
 80047e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	60fb      	str	r3, [r7, #12]
 80047ee:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a07      	ldr	r2, [pc, #28]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d101      	bne.n	80047fe <HAL_I2S_DMAStop+0x31a>
 80047fa:	4b07      	ldr	r3, [pc, #28]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 80047fc:	e001      	b.n	8004802 <HAL_I2S_DMAStop+0x31e>
 80047fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4902      	ldr	r1, [pc, #8]	@ (8004814 <HAL_I2S_DMAStop+0x330>)
 800480a:	428b      	cmp	r3, r1
 800480c:	d106      	bne.n	800481c <HAL_I2S_DMAStop+0x338>
 800480e:	4b02      	ldr	r3, [pc, #8]	@ (8004818 <HAL_I2S_DMAStop+0x334>)
 8004810:	e006      	b.n	8004820 <HAL_I2S_DMAStop+0x33c>
 8004812:	bf00      	nop
 8004814:	40003800 	.word	0x40003800
 8004818:	40003400 	.word	0x40003400
 800481c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004820:	f022 0202 	bic.w	r2, r2, #2
 8004824:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	69da      	ldr	r2, [r3, #28]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004834:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004836:	2300      	movs	r3, #0
 8004838:	60bb      	str	r3, [r7, #8]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	60bb      	str	r3, [r7, #8]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	60bb      	str	r3, [r7, #8]
 800484a:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	685a      	ldr	r2, [r3, #4]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f022 0201 	bic.w	r2, r2, #1
 800485a:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004864:	d10c      	bne.n	8004880 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800486a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	77fb      	strb	r3, [r7, #31]
 800487e:	e002      	b.n	8004886 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 800488e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004890:	4618      	mov	r0, r3
 8004892:	3720      	adds	r7, #32
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80048dc:	bf00      	nop
 80048de:	370c      	adds	r7, #12
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	69db      	ldr	r3, [r3, #28]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10e      	bne.n	800491c <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f022 0202 	bic.w	r2, r2, #2
 800490c:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f7ff ffc5 	bl	80048ac <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8004922:	bf00      	nop
 8004924:	3710      	adds	r7, #16
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}

0800492a <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800492a:	b580      	push	{r7, lr}
 800492c:	b084      	sub	sp, #16
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004936:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8004938:	68f8      	ldr	r0, [r7, #12]
 800493a:	f7ff ffad 	bl	8004898 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800493e:	bf00      	nop
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b084      	sub	sp, #16
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004952:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	685a      	ldr	r2, [r3, #4]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f022 0203 	bic.w	r2, r2, #3
 8004962:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497c:	f043 0208 	orr.w	r2, r3, #8
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f7ff ffa5 	bl	80048d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800498a:	bf00      	nop
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}

08004992 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004992:	b580      	push	{r7, lr}
 8004994:	b082      	sub	sp, #8
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499e:	881a      	ldrh	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049aa:	1c9a      	adds	r2, r3, #2
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d10e      	bne.n	80049e6 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	685a      	ldr	r2, [r3, #4]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80049d6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f7ff ff63 	bl	80048ac <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80049e6:	bf00      	nop
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b082      	sub	sp, #8
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	68da      	ldr	r2, [r3, #12]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a00:	b292      	uxth	r2, r2
 8004a02:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a08:	1c9a      	adds	r2, r3, #2
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	3b01      	subs	r3, #1
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d10e      	bne.n	8004a44 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685a      	ldr	r2, [r3, #4]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004a34:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7ff ff3e 	bl	80048c0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004a44:	bf00      	nop
 8004a46:	3708      	adds	r7, #8
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b086      	sub	sp, #24
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	2b04      	cmp	r3, #4
 8004a66:	d13a      	bne.n	8004ade <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d109      	bne.n	8004a86 <I2S_IRQHandler+0x3a>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a7c:	2b40      	cmp	r3, #64	@ 0x40
 8004a7e:	d102      	bne.n	8004a86 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff ffb4 	bl	80049ee <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a8c:	2b40      	cmp	r3, #64	@ 0x40
 8004a8e:	d126      	bne.n	8004ade <I2S_IRQHandler+0x92>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f003 0320 	and.w	r3, r3, #32
 8004a9a:	2b20      	cmp	r3, #32
 8004a9c:	d11f      	bne.n	8004ade <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004aac:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004aae:	2300      	movs	r3, #0
 8004ab0:	613b      	str	r3, [r7, #16]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	613b      	str	r3, [r7, #16]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	613b      	str	r3, [r7, #16]
 8004ac2:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ad0:	f043 0202 	orr.w	r2, r3, #2
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f7ff fefb 	bl	80048d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	2b03      	cmp	r3, #3
 8004ae8:	d136      	bne.n	8004b58 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	f003 0302 	and.w	r3, r3, #2
 8004af0:	2b02      	cmp	r3, #2
 8004af2:	d109      	bne.n	8004b08 <I2S_IRQHandler+0xbc>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004afe:	2b80      	cmp	r3, #128	@ 0x80
 8004b00:	d102      	bne.n	8004b08 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f7ff ff45 	bl	8004992 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	f003 0308 	and.w	r3, r3, #8
 8004b0e:	2b08      	cmp	r3, #8
 8004b10:	d122      	bne.n	8004b58 <I2S_IRQHandler+0x10c>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f003 0320 	and.w	r3, r3, #32
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d11b      	bne.n	8004b58 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004b2e:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004b30:	2300      	movs	r3, #0
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	60fb      	str	r3, [r7, #12]
 8004b3c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b4a:	f043 0204 	orr.w	r2, r3, #4
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f7ff febe 	bl	80048d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b58:	bf00      	nop
 8004b5a:	3718      	adds	r7, #24
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	603b      	str	r3, [r7, #0]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b70:	f7fd fb6c 	bl	800224c <HAL_GetTick>
 8004b74:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8004b76:	e018      	b.n	8004baa <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7e:	d014      	beq.n	8004baa <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8004b80:	f7fd fb64 	bl	800224c <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	683a      	ldr	r2, [r7, #0]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d902      	bls.n	8004b96 <I2S_WaitFlagStateUntilTimeout+0x36>
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d109      	bne.n	8004baa <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e00f      	b.n	8004bca <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	689a      	ldr	r2, [r3, #8]
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	68ba      	ldr	r2, [r7, #8]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	bf0c      	ite	eq
 8004bba:	2301      	moveq	r3, #1
 8004bbc:	2300      	movne	r3, #0
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	79fb      	ldrb	r3, [r7, #7]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d1d7      	bne.n	8004b78 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3718      	adds	r7, #24
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
	...

08004bd4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a92      	ldr	r2, [pc, #584]	@ (8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d101      	bne.n	8004bf2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004bee:	4b92      	ldr	r3, [pc, #584]	@ (8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004bf0:	e001      	b.n	8004bf6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004bf2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a8b      	ldr	r2, [pc, #556]	@ (8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d101      	bne.n	8004c10 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004c0c:	4b8a      	ldr	r3, [pc, #552]	@ (8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c0e:	e001      	b.n	8004c14 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004c10:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c20:	d004      	beq.n	8004c2c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	f040 8099 	bne.w	8004d5e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d107      	bne.n	8004c46 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d002      	beq.n	8004c46 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 f925 	bl	8004e90 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	f003 0301 	and.w	r3, r3, #1
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d107      	bne.n	8004c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d002      	beq.n	8004c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f9c8 	bl	8004ff0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c66:	2b40      	cmp	r3, #64	@ 0x40
 8004c68:	d13a      	bne.n	8004ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f003 0320 	and.w	r3, r3, #32
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d035      	beq.n	8004ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a6e      	ldr	r2, [pc, #440]	@ (8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d101      	bne.n	8004c82 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004c7e:	4b6e      	ldr	r3, [pc, #440]	@ (8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c80:	e001      	b.n	8004c86 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004c82:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c86:	685a      	ldr	r2, [r3, #4]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4969      	ldr	r1, [pc, #420]	@ (8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004c8e:	428b      	cmp	r3, r1
 8004c90:	d101      	bne.n	8004c96 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004c92:	4b69      	ldr	r3, [pc, #420]	@ (8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004c94:	e001      	b.n	8004c9a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004c96:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004c9a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004c9e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004cae:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	60fb      	str	r3, [r7, #12]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68db      	ldr	r3, [r3, #12]
 8004cba:	60fb      	str	r3, [r7, #12]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd2:	f043 0202 	orr.w	r2, r3, #2
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7ff fdfa 	bl	80048d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	f003 0308 	and.w	r3, r3, #8
 8004ce6:	2b08      	cmp	r3, #8
 8004ce8:	f040 80c3 	bne.w	8004e72 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f003 0320 	and.w	r3, r3, #32
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	f000 80bd 	beq.w	8004e72 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	685a      	ldr	r2, [r3, #4]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004d06:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a49      	ldr	r2, [pc, #292]	@ (8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d101      	bne.n	8004d16 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004d12:	4b49      	ldr	r3, [pc, #292]	@ (8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d14:	e001      	b.n	8004d1a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004d16:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d1a:	685a      	ldr	r2, [r3, #4]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4944      	ldr	r1, [pc, #272]	@ (8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004d22:	428b      	cmp	r3, r1
 8004d24:	d101      	bne.n	8004d2a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004d26:	4b44      	ldr	r3, [pc, #272]	@ (8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004d28:	e001      	b.n	8004d2e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004d2a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004d2e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004d32:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004d34:	2300      	movs	r3, #0
 8004d36:	60bb      	str	r3, [r7, #8]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	60bb      	str	r3, [r7, #8]
 8004d40:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4e:	f043 0204 	orr.w	r2, r3, #4
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7ff fdbc 	bl	80048d4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004d5c:	e089      	b.n	8004e72 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d107      	bne.n	8004d78 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f8be 	bl	8004ef4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d107      	bne.n	8004d92 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d002      	beq.n	8004d92 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 f8fd 	bl	8004f8c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d98:	2b40      	cmp	r3, #64	@ 0x40
 8004d9a:	d12f      	bne.n	8004dfc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	f003 0320 	and.w	r3, r3, #32
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d02a      	beq.n	8004dfc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685a      	ldr	r2, [r3, #4]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004db4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a1e      	ldr	r2, [pc, #120]	@ (8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d101      	bne.n	8004dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004dc2:	e001      	b.n	8004dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004dc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4919      	ldr	r1, [pc, #100]	@ (8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004dd0:	428b      	cmp	r3, r1
 8004dd2:	d101      	bne.n	8004dd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004dd4:	4b18      	ldr	r3, [pc, #96]	@ (8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004dd6:	e001      	b.n	8004ddc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004dd8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004ddc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004de0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2201      	movs	r2, #1
 8004de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dee:	f043 0202 	orr.w	r2, r3, #2
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f7ff fd6c 	bl	80048d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	f003 0308 	and.w	r3, r3, #8
 8004e02:	2b08      	cmp	r3, #8
 8004e04:	d136      	bne.n	8004e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	f003 0320 	and.w	r3, r3, #32
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d031      	beq.n	8004e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a07      	ldr	r2, [pc, #28]	@ (8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d101      	bne.n	8004e1e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004e1a:	4b07      	ldr	r3, [pc, #28]	@ (8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e1c:	e001      	b.n	8004e22 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004e1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4902      	ldr	r1, [pc, #8]	@ (8004e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004e2a:	428b      	cmp	r3, r1
 8004e2c:	d106      	bne.n	8004e3c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004e2e:	4b02      	ldr	r3, [pc, #8]	@ (8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004e30:	e006      	b.n	8004e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004e32:	bf00      	nop
 8004e34:	40003800 	.word	0x40003800
 8004e38:	40003400 	.word	0x40003400
 8004e3c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004e40:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004e44:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004e54:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e62:	f043 0204 	orr.w	r2, r3, #4
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7ff fd32 	bl	80048d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004e70:	e000      	b.n	8004e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004e72:	bf00      	nop
}
 8004e74:	bf00      	nop
 8004e76:	3720      	adds	r7, #32
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9c:	1c99      	adds	r1, r3, #2
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	6251      	str	r1, [r2, #36]	@ 0x24
 8004ea2:	881a      	ldrh	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d113      	bne.n	8004eea <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004ed0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d106      	bne.n	8004eea <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7ff ffc9 	bl	8004e7c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004eea:	bf00      	nop
 8004eec:	3708      	adds	r7, #8
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
	...

08004ef4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f00:	1c99      	adds	r1, r3, #2
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	6251      	str	r1, [r2, #36]	@ 0x24
 8004f06:	8819      	ldrh	r1, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004f84 <I2SEx_TxISR_I2SExt+0x90>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d101      	bne.n	8004f16 <I2SEx_TxISR_I2SExt+0x22>
 8004f12:	4b1d      	ldr	r3, [pc, #116]	@ (8004f88 <I2SEx_TxISR_I2SExt+0x94>)
 8004f14:	e001      	b.n	8004f1a <I2SEx_TxISR_I2SExt+0x26>
 8004f16:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f1a:	460a      	mov	r2, r1
 8004f1c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	3b01      	subs	r3, #1
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d121      	bne.n	8004f7a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a12      	ldr	r2, [pc, #72]	@ (8004f84 <I2SEx_TxISR_I2SExt+0x90>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d101      	bne.n	8004f44 <I2SEx_TxISR_I2SExt+0x50>
 8004f40:	4b11      	ldr	r3, [pc, #68]	@ (8004f88 <I2SEx_TxISR_I2SExt+0x94>)
 8004f42:	e001      	b.n	8004f48 <I2SEx_TxISR_I2SExt+0x54>
 8004f44:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f48:	685a      	ldr	r2, [r3, #4]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	490d      	ldr	r1, [pc, #52]	@ (8004f84 <I2SEx_TxISR_I2SExt+0x90>)
 8004f50:	428b      	cmp	r3, r1
 8004f52:	d101      	bne.n	8004f58 <I2SEx_TxISR_I2SExt+0x64>
 8004f54:	4b0c      	ldr	r3, [pc, #48]	@ (8004f88 <I2SEx_TxISR_I2SExt+0x94>)
 8004f56:	e001      	b.n	8004f5c <I2SEx_TxISR_I2SExt+0x68>
 8004f58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f5c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004f60:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d106      	bne.n	8004f7a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f7ff ff81 	bl	8004e7c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004f7a:	bf00      	nop
 8004f7c:	3708      	adds	r7, #8
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	40003800 	.word	0x40003800
 8004f88:	40003400 	.word	0x40003400

08004f8c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68d8      	ldr	r0, [r3, #12]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f9e:	1c99      	adds	r1, r3, #2
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004fa4:	b282      	uxth	r2, r0
 8004fa6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	3b01      	subs	r3, #1
 8004fb0:	b29a      	uxth	r2, r3
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d113      	bne.n	8004fe8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685a      	ldr	r2, [r3, #4]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004fce:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d106      	bne.n	8004fe8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7ff ff4a 	bl	8004e7c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004fe8:	bf00      	nop
 8004fea:	3708      	adds	r7, #8
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a20      	ldr	r2, [pc, #128]	@ (8005080 <I2SEx_RxISR_I2SExt+0x90>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d101      	bne.n	8005006 <I2SEx_RxISR_I2SExt+0x16>
 8005002:	4b20      	ldr	r3, [pc, #128]	@ (8005084 <I2SEx_RxISR_I2SExt+0x94>)
 8005004:	e001      	b.n	800500a <I2SEx_RxISR_I2SExt+0x1a>
 8005006:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800500a:	68d8      	ldr	r0, [r3, #12]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005010:	1c99      	adds	r1, r3, #2
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005016:	b282      	uxth	r2, r0
 8005018:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800501e:	b29b      	uxth	r3, r3
 8005020:	3b01      	subs	r3, #1
 8005022:	b29a      	uxth	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800502c:	b29b      	uxth	r3, r3
 800502e:	2b00      	cmp	r3, #0
 8005030:	d121      	bne.n	8005076 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a12      	ldr	r2, [pc, #72]	@ (8005080 <I2SEx_RxISR_I2SExt+0x90>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d101      	bne.n	8005040 <I2SEx_RxISR_I2SExt+0x50>
 800503c:	4b11      	ldr	r3, [pc, #68]	@ (8005084 <I2SEx_RxISR_I2SExt+0x94>)
 800503e:	e001      	b.n	8005044 <I2SEx_RxISR_I2SExt+0x54>
 8005040:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005044:	685a      	ldr	r2, [r3, #4]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	490d      	ldr	r1, [pc, #52]	@ (8005080 <I2SEx_RxISR_I2SExt+0x90>)
 800504c:	428b      	cmp	r3, r1
 800504e:	d101      	bne.n	8005054 <I2SEx_RxISR_I2SExt+0x64>
 8005050:	4b0c      	ldr	r3, [pc, #48]	@ (8005084 <I2SEx_RxISR_I2SExt+0x94>)
 8005052:	e001      	b.n	8005058 <I2SEx_RxISR_I2SExt+0x68>
 8005054:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005058:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800505c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005062:	b29b      	uxth	r3, r3
 8005064:	2b00      	cmp	r3, #0
 8005066:	d106      	bne.n	8005076 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f7ff ff03 	bl	8004e7c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005076:	bf00      	nop
 8005078:	3708      	adds	r7, #8
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	40003800 	.word	0x40003800
 8005084:	40003400 	.word	0x40003400

08005088 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d101      	bne.n	800509a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e267      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d075      	beq.n	8005192 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050a6:	4b88      	ldr	r3, [pc, #544]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 030c 	and.w	r3, r3, #12
 80050ae:	2b04      	cmp	r3, #4
 80050b0:	d00c      	beq.n	80050cc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050b2:	4b85      	ldr	r3, [pc, #532]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050ba:	2b08      	cmp	r3, #8
 80050bc:	d112      	bne.n	80050e4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050be:	4b82      	ldr	r3, [pc, #520]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050ca:	d10b      	bne.n	80050e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050cc:	4b7e      	ldr	r3, [pc, #504]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d05b      	beq.n	8005190 <HAL_RCC_OscConfig+0x108>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d157      	bne.n	8005190 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e242      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050ec:	d106      	bne.n	80050fc <HAL_RCC_OscConfig+0x74>
 80050ee:	4b76      	ldr	r3, [pc, #472]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a75      	ldr	r2, [pc, #468]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80050f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050f8:	6013      	str	r3, [r2, #0]
 80050fa:	e01d      	b.n	8005138 <HAL_RCC_OscConfig+0xb0>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005104:	d10c      	bne.n	8005120 <HAL_RCC_OscConfig+0x98>
 8005106:	4b70      	ldr	r3, [pc, #448]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a6f      	ldr	r2, [pc, #444]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 800510c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005110:	6013      	str	r3, [r2, #0]
 8005112:	4b6d      	ldr	r3, [pc, #436]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a6c      	ldr	r2, [pc, #432]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 8005118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800511c:	6013      	str	r3, [r2, #0]
 800511e:	e00b      	b.n	8005138 <HAL_RCC_OscConfig+0xb0>
 8005120:	4b69      	ldr	r3, [pc, #420]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a68      	ldr	r2, [pc, #416]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 8005126:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800512a:	6013      	str	r3, [r2, #0]
 800512c:	4b66      	ldr	r3, [pc, #408]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a65      	ldr	r2, [pc, #404]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 8005132:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005136:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d013      	beq.n	8005168 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005140:	f7fd f884 	bl	800224c <HAL_GetTick>
 8005144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005146:	e008      	b.n	800515a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005148:	f7fd f880 	bl	800224c <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b64      	cmp	r3, #100	@ 0x64
 8005154:	d901      	bls.n	800515a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e207      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800515a:	4b5b      	ldr	r3, [pc, #364]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d0f0      	beq.n	8005148 <HAL_RCC_OscConfig+0xc0>
 8005166:	e014      	b.n	8005192 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005168:	f7fd f870 	bl	800224c <HAL_GetTick>
 800516c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800516e:	e008      	b.n	8005182 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005170:	f7fd f86c 	bl	800224c <HAL_GetTick>
 8005174:	4602      	mov	r2, r0
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	2b64      	cmp	r3, #100	@ 0x64
 800517c:	d901      	bls.n	8005182 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e1f3      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005182:	4b51      	ldr	r3, [pc, #324]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1f0      	bne.n	8005170 <HAL_RCC_OscConfig+0xe8>
 800518e:	e000      	b.n	8005192 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005190:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b00      	cmp	r3, #0
 800519c:	d063      	beq.n	8005266 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800519e:	4b4a      	ldr	r3, [pc, #296]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f003 030c 	and.w	r3, r3, #12
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00b      	beq.n	80051c2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051aa:	4b47      	ldr	r3, [pc, #284]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051b2:	2b08      	cmp	r3, #8
 80051b4:	d11c      	bne.n	80051f0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051b6:	4b44      	ldr	r3, [pc, #272]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d116      	bne.n	80051f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051c2:	4b41      	ldr	r3, [pc, #260]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0302 	and.w	r3, r3, #2
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d005      	beq.n	80051da <HAL_RCC_OscConfig+0x152>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d001      	beq.n	80051da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e1c7      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051da:	4b3b      	ldr	r3, [pc, #236]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	00db      	lsls	r3, r3, #3
 80051e8:	4937      	ldr	r1, [pc, #220]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051ee:	e03a      	b.n	8005266 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d020      	beq.n	800523a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051f8:	4b34      	ldr	r3, [pc, #208]	@ (80052cc <HAL_RCC_OscConfig+0x244>)
 80051fa:	2201      	movs	r2, #1
 80051fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051fe:	f7fd f825 	bl	800224c <HAL_GetTick>
 8005202:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005204:	e008      	b.n	8005218 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005206:	f7fd f821 	bl	800224c <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	2b02      	cmp	r3, #2
 8005212:	d901      	bls.n	8005218 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e1a8      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005218:	4b2b      	ldr	r3, [pc, #172]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0302 	and.w	r3, r3, #2
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0f0      	beq.n	8005206 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005224:	4b28      	ldr	r3, [pc, #160]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	00db      	lsls	r3, r3, #3
 8005232:	4925      	ldr	r1, [pc, #148]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 8005234:	4313      	orrs	r3, r2
 8005236:	600b      	str	r3, [r1, #0]
 8005238:	e015      	b.n	8005266 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800523a:	4b24      	ldr	r3, [pc, #144]	@ (80052cc <HAL_RCC_OscConfig+0x244>)
 800523c:	2200      	movs	r2, #0
 800523e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005240:	f7fd f804 	bl	800224c <HAL_GetTick>
 8005244:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005246:	e008      	b.n	800525a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005248:	f7fd f800 	bl	800224c <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	2b02      	cmp	r3, #2
 8005254:	d901      	bls.n	800525a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e187      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800525a:	4b1b      	ldr	r3, [pc, #108]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1f0      	bne.n	8005248 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0308 	and.w	r3, r3, #8
 800526e:	2b00      	cmp	r3, #0
 8005270:	d036      	beq.n	80052e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d016      	beq.n	80052a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800527a:	4b15      	ldr	r3, [pc, #84]	@ (80052d0 <HAL_RCC_OscConfig+0x248>)
 800527c:	2201      	movs	r2, #1
 800527e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005280:	f7fc ffe4 	bl	800224c <HAL_GetTick>
 8005284:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005286:	e008      	b.n	800529a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005288:	f7fc ffe0 	bl	800224c <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	2b02      	cmp	r3, #2
 8005294:	d901      	bls.n	800529a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e167      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800529a:	4b0b      	ldr	r3, [pc, #44]	@ (80052c8 <HAL_RCC_OscConfig+0x240>)
 800529c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d0f0      	beq.n	8005288 <HAL_RCC_OscConfig+0x200>
 80052a6:	e01b      	b.n	80052e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052a8:	4b09      	ldr	r3, [pc, #36]	@ (80052d0 <HAL_RCC_OscConfig+0x248>)
 80052aa:	2200      	movs	r2, #0
 80052ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ae:	f7fc ffcd 	bl	800224c <HAL_GetTick>
 80052b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052b4:	e00e      	b.n	80052d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052b6:	f7fc ffc9 	bl	800224c <HAL_GetTick>
 80052ba:	4602      	mov	r2, r0
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	2b02      	cmp	r3, #2
 80052c2:	d907      	bls.n	80052d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	e150      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
 80052c8:	40023800 	.word	0x40023800
 80052cc:	42470000 	.word	0x42470000
 80052d0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052d4:	4b88      	ldr	r3, [pc, #544]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 80052d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052d8:	f003 0302 	and.w	r3, r3, #2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1ea      	bne.n	80052b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0304 	and.w	r3, r3, #4
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f000 8097 	beq.w	800541c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052ee:	2300      	movs	r3, #0
 80052f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052f2:	4b81      	ldr	r3, [pc, #516]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 80052f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10f      	bne.n	800531e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052fe:	2300      	movs	r3, #0
 8005300:	60bb      	str	r3, [r7, #8]
 8005302:	4b7d      	ldr	r3, [pc, #500]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005306:	4a7c      	ldr	r2, [pc, #496]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005308:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800530c:	6413      	str	r3, [r2, #64]	@ 0x40
 800530e:	4b7a      	ldr	r3, [pc, #488]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005312:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005316:	60bb      	str	r3, [r7, #8]
 8005318:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800531a:	2301      	movs	r3, #1
 800531c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800531e:	4b77      	ldr	r3, [pc, #476]	@ (80054fc <HAL_RCC_OscConfig+0x474>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005326:	2b00      	cmp	r3, #0
 8005328:	d118      	bne.n	800535c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800532a:	4b74      	ldr	r3, [pc, #464]	@ (80054fc <HAL_RCC_OscConfig+0x474>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a73      	ldr	r2, [pc, #460]	@ (80054fc <HAL_RCC_OscConfig+0x474>)
 8005330:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005334:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005336:	f7fc ff89 	bl	800224c <HAL_GetTick>
 800533a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800533c:	e008      	b.n	8005350 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800533e:	f7fc ff85 	bl	800224c <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d901      	bls.n	8005350 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e10c      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005350:	4b6a      	ldr	r3, [pc, #424]	@ (80054fc <HAL_RCC_OscConfig+0x474>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0f0      	beq.n	800533e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	2b01      	cmp	r3, #1
 8005362:	d106      	bne.n	8005372 <HAL_RCC_OscConfig+0x2ea>
 8005364:	4b64      	ldr	r3, [pc, #400]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005368:	4a63      	ldr	r2, [pc, #396]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 800536a:	f043 0301 	orr.w	r3, r3, #1
 800536e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005370:	e01c      	b.n	80053ac <HAL_RCC_OscConfig+0x324>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	2b05      	cmp	r3, #5
 8005378:	d10c      	bne.n	8005394 <HAL_RCC_OscConfig+0x30c>
 800537a:	4b5f      	ldr	r3, [pc, #380]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 800537c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800537e:	4a5e      	ldr	r2, [pc, #376]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005380:	f043 0304 	orr.w	r3, r3, #4
 8005384:	6713      	str	r3, [r2, #112]	@ 0x70
 8005386:	4b5c      	ldr	r3, [pc, #368]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800538a:	4a5b      	ldr	r2, [pc, #364]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 800538c:	f043 0301 	orr.w	r3, r3, #1
 8005390:	6713      	str	r3, [r2, #112]	@ 0x70
 8005392:	e00b      	b.n	80053ac <HAL_RCC_OscConfig+0x324>
 8005394:	4b58      	ldr	r3, [pc, #352]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005396:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005398:	4a57      	ldr	r2, [pc, #348]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 800539a:	f023 0301 	bic.w	r3, r3, #1
 800539e:	6713      	str	r3, [r2, #112]	@ 0x70
 80053a0:	4b55      	ldr	r3, [pc, #340]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 80053a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053a4:	4a54      	ldr	r2, [pc, #336]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 80053a6:	f023 0304 	bic.w	r3, r3, #4
 80053aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d015      	beq.n	80053e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b4:	f7fc ff4a 	bl	800224c <HAL_GetTick>
 80053b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ba:	e00a      	b.n	80053d2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053bc:	f7fc ff46 	bl	800224c <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d901      	bls.n	80053d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e0cb      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053d2:	4b49      	ldr	r3, [pc, #292]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 80053d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053d6:	f003 0302 	and.w	r3, r3, #2
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d0ee      	beq.n	80053bc <HAL_RCC_OscConfig+0x334>
 80053de:	e014      	b.n	800540a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053e0:	f7fc ff34 	bl	800224c <HAL_GetTick>
 80053e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053e6:	e00a      	b.n	80053fe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053e8:	f7fc ff30 	bl	800224c <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d901      	bls.n	80053fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e0b5      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053fe:	4b3e      	ldr	r3, [pc, #248]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005400:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1ee      	bne.n	80053e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800540a:	7dfb      	ldrb	r3, [r7, #23]
 800540c:	2b01      	cmp	r3, #1
 800540e:	d105      	bne.n	800541c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005410:	4b39      	ldr	r3, [pc, #228]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005414:	4a38      	ldr	r2, [pc, #224]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005416:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800541a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	2b00      	cmp	r3, #0
 8005422:	f000 80a1 	beq.w	8005568 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005426:	4b34      	ldr	r3, [pc, #208]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	f003 030c 	and.w	r3, r3, #12
 800542e:	2b08      	cmp	r3, #8
 8005430:	d05c      	beq.n	80054ec <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	2b02      	cmp	r3, #2
 8005438:	d141      	bne.n	80054be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800543a:	4b31      	ldr	r3, [pc, #196]	@ (8005500 <HAL_RCC_OscConfig+0x478>)
 800543c:	2200      	movs	r2, #0
 800543e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005440:	f7fc ff04 	bl	800224c <HAL_GetTick>
 8005444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005446:	e008      	b.n	800545a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005448:	f7fc ff00 	bl	800224c <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b02      	cmp	r3, #2
 8005454:	d901      	bls.n	800545a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e087      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800545a:	4b27      	ldr	r3, [pc, #156]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1f0      	bne.n	8005448 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	69da      	ldr	r2, [r3, #28]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	431a      	orrs	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005474:	019b      	lsls	r3, r3, #6
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800547c:	085b      	lsrs	r3, r3, #1
 800547e:	3b01      	subs	r3, #1
 8005480:	041b      	lsls	r3, r3, #16
 8005482:	431a      	orrs	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005488:	061b      	lsls	r3, r3, #24
 800548a:	491b      	ldr	r1, [pc, #108]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 800548c:	4313      	orrs	r3, r2
 800548e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005490:	4b1b      	ldr	r3, [pc, #108]	@ (8005500 <HAL_RCC_OscConfig+0x478>)
 8005492:	2201      	movs	r2, #1
 8005494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005496:	f7fc fed9 	bl	800224c <HAL_GetTick>
 800549a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800549c:	e008      	b.n	80054b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800549e:	f7fc fed5 	bl	800224c <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d901      	bls.n	80054b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e05c      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054b0:	4b11      	ldr	r3, [pc, #68]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0f0      	beq.n	800549e <HAL_RCC_OscConfig+0x416>
 80054bc:	e054      	b.n	8005568 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054be:	4b10      	ldr	r3, [pc, #64]	@ (8005500 <HAL_RCC_OscConfig+0x478>)
 80054c0:	2200      	movs	r2, #0
 80054c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054c4:	f7fc fec2 	bl	800224c <HAL_GetTick>
 80054c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054ca:	e008      	b.n	80054de <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054cc:	f7fc febe 	bl	800224c <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d901      	bls.n	80054de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e045      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054de:	4b06      	ldr	r3, [pc, #24]	@ (80054f8 <HAL_RCC_OscConfig+0x470>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d1f0      	bne.n	80054cc <HAL_RCC_OscConfig+0x444>
 80054ea:	e03d      	b.n	8005568 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d107      	bne.n	8005504 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e038      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
 80054f8:	40023800 	.word	0x40023800
 80054fc:	40007000 	.word	0x40007000
 8005500:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005504:	4b1b      	ldr	r3, [pc, #108]	@ (8005574 <HAL_RCC_OscConfig+0x4ec>)
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	2b01      	cmp	r3, #1
 8005510:	d028      	beq.n	8005564 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800551c:	429a      	cmp	r2, r3
 800551e:	d121      	bne.n	8005564 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800552a:	429a      	cmp	r2, r3
 800552c:	d11a      	bne.n	8005564 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005534:	4013      	ands	r3, r2
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800553a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800553c:	4293      	cmp	r3, r2
 800553e:	d111      	bne.n	8005564 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554a:	085b      	lsrs	r3, r3, #1
 800554c:	3b01      	subs	r3, #1
 800554e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005550:	429a      	cmp	r2, r3
 8005552:	d107      	bne.n	8005564 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800555e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005560:	429a      	cmp	r2, r3
 8005562:	d001      	beq.n	8005568 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e000      	b.n	800556a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	3718      	adds	r7, #24
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	40023800 	.word	0x40023800

08005578 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d101      	bne.n	800558c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e0cc      	b.n	8005726 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800558c:	4b68      	ldr	r3, [pc, #416]	@ (8005730 <HAL_RCC_ClockConfig+0x1b8>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0307 	and.w	r3, r3, #7
 8005594:	683a      	ldr	r2, [r7, #0]
 8005596:	429a      	cmp	r2, r3
 8005598:	d90c      	bls.n	80055b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800559a:	4b65      	ldr	r3, [pc, #404]	@ (8005730 <HAL_RCC_ClockConfig+0x1b8>)
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055a2:	4b63      	ldr	r3, [pc, #396]	@ (8005730 <HAL_RCC_ClockConfig+0x1b8>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0307 	and.w	r3, r3, #7
 80055aa:	683a      	ldr	r2, [r7, #0]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d001      	beq.n	80055b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e0b8      	b.n	8005726 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d020      	beq.n	8005602 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 0304 	and.w	r3, r3, #4
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d005      	beq.n	80055d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055cc:	4b59      	ldr	r3, [pc, #356]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	4a58      	ldr	r2, [pc, #352]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 80055d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80055d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0308 	and.w	r3, r3, #8
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d005      	beq.n	80055f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055e4:	4b53      	ldr	r3, [pc, #332]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	4a52      	ldr	r2, [pc, #328]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 80055ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80055ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055f0:	4b50      	ldr	r3, [pc, #320]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	494d      	ldr	r1, [pc, #308]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	2b00      	cmp	r3, #0
 800560c:	d044      	beq.n	8005698 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d107      	bne.n	8005626 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005616:	4b47      	ldr	r3, [pc, #284]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d119      	bne.n	8005656 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e07f      	b.n	8005726 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	2b02      	cmp	r3, #2
 800562c:	d003      	beq.n	8005636 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005632:	2b03      	cmp	r3, #3
 8005634:	d107      	bne.n	8005646 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005636:	4b3f      	ldr	r3, [pc, #252]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d109      	bne.n	8005656 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e06f      	b.n	8005726 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005646:	4b3b      	ldr	r3, [pc, #236]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d101      	bne.n	8005656 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e067      	b.n	8005726 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005656:	4b37      	ldr	r3, [pc, #220]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f023 0203 	bic.w	r2, r3, #3
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	4934      	ldr	r1, [pc, #208]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 8005664:	4313      	orrs	r3, r2
 8005666:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005668:	f7fc fdf0 	bl	800224c <HAL_GetTick>
 800566c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800566e:	e00a      	b.n	8005686 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005670:	f7fc fdec 	bl	800224c <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800567e:	4293      	cmp	r3, r2
 8005680:	d901      	bls.n	8005686 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e04f      	b.n	8005726 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005686:	4b2b      	ldr	r3, [pc, #172]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 020c 	and.w	r2, r3, #12
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	429a      	cmp	r2, r3
 8005696:	d1eb      	bne.n	8005670 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005698:	4b25      	ldr	r3, [pc, #148]	@ (8005730 <HAL_RCC_ClockConfig+0x1b8>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0307 	and.w	r3, r3, #7
 80056a0:	683a      	ldr	r2, [r7, #0]
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d20c      	bcs.n	80056c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056a6:	4b22      	ldr	r3, [pc, #136]	@ (8005730 <HAL_RCC_ClockConfig+0x1b8>)
 80056a8:	683a      	ldr	r2, [r7, #0]
 80056aa:	b2d2      	uxtb	r2, r2
 80056ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ae:	4b20      	ldr	r3, [pc, #128]	@ (8005730 <HAL_RCC_ClockConfig+0x1b8>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0307 	and.w	r3, r3, #7
 80056b6:	683a      	ldr	r2, [r7, #0]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d001      	beq.n	80056c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e032      	b.n	8005726 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0304 	and.w	r3, r3, #4
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d008      	beq.n	80056de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056cc:	4b19      	ldr	r3, [pc, #100]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	4916      	ldr	r1, [pc, #88]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 80056da:	4313      	orrs	r3, r2
 80056dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0308 	and.w	r3, r3, #8
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d009      	beq.n	80056fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056ea:	4b12      	ldr	r3, [pc, #72]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	490e      	ldr	r1, [pc, #56]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056fe:	f000 f821 	bl	8005744 <HAL_RCC_GetSysClockFreq>
 8005702:	4602      	mov	r2, r0
 8005704:	4b0b      	ldr	r3, [pc, #44]	@ (8005734 <HAL_RCC_ClockConfig+0x1bc>)
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	091b      	lsrs	r3, r3, #4
 800570a:	f003 030f 	and.w	r3, r3, #15
 800570e:	490a      	ldr	r1, [pc, #40]	@ (8005738 <HAL_RCC_ClockConfig+0x1c0>)
 8005710:	5ccb      	ldrb	r3, [r1, r3]
 8005712:	fa22 f303 	lsr.w	r3, r2, r3
 8005716:	4a09      	ldr	r2, [pc, #36]	@ (800573c <HAL_RCC_ClockConfig+0x1c4>)
 8005718:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800571a:	4b09      	ldr	r3, [pc, #36]	@ (8005740 <HAL_RCC_ClockConfig+0x1c8>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4618      	mov	r0, r3
 8005720:	f7fc fd50 	bl	80021c4 <HAL_InitTick>

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	40023c00 	.word	0x40023c00
 8005734:	40023800 	.word	0x40023800
 8005738:	08007644 	.word	0x08007644
 800573c:	2000000c 	.word	0x2000000c
 8005740:	20000010 	.word	0x20000010

08005744 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005744:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005748:	b094      	sub	sp, #80	@ 0x50
 800574a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800574c:	2300      	movs	r3, #0
 800574e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005750:	2300      	movs	r3, #0
 8005752:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005754:	2300      	movs	r3, #0
 8005756:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005758:	2300      	movs	r3, #0
 800575a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800575c:	4b79      	ldr	r3, [pc, #484]	@ (8005944 <HAL_RCC_GetSysClockFreq+0x200>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 030c 	and.w	r3, r3, #12
 8005764:	2b08      	cmp	r3, #8
 8005766:	d00d      	beq.n	8005784 <HAL_RCC_GetSysClockFreq+0x40>
 8005768:	2b08      	cmp	r3, #8
 800576a:	f200 80e1 	bhi.w	8005930 <HAL_RCC_GetSysClockFreq+0x1ec>
 800576e:	2b00      	cmp	r3, #0
 8005770:	d002      	beq.n	8005778 <HAL_RCC_GetSysClockFreq+0x34>
 8005772:	2b04      	cmp	r3, #4
 8005774:	d003      	beq.n	800577e <HAL_RCC_GetSysClockFreq+0x3a>
 8005776:	e0db      	b.n	8005930 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005778:	4b73      	ldr	r3, [pc, #460]	@ (8005948 <HAL_RCC_GetSysClockFreq+0x204>)
 800577a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800577c:	e0db      	b.n	8005936 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800577e:	4b73      	ldr	r3, [pc, #460]	@ (800594c <HAL_RCC_GetSysClockFreq+0x208>)
 8005780:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005782:	e0d8      	b.n	8005936 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005784:	4b6f      	ldr	r3, [pc, #444]	@ (8005944 <HAL_RCC_GetSysClockFreq+0x200>)
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800578c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800578e:	4b6d      	ldr	r3, [pc, #436]	@ (8005944 <HAL_RCC_GetSysClockFreq+0x200>)
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d063      	beq.n	8005862 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800579a:	4b6a      	ldr	r3, [pc, #424]	@ (8005944 <HAL_RCC_GetSysClockFreq+0x200>)
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	099b      	lsrs	r3, r3, #6
 80057a0:	2200      	movs	r2, #0
 80057a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80057a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80057ae:	2300      	movs	r3, #0
 80057b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80057b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80057b6:	4622      	mov	r2, r4
 80057b8:	462b      	mov	r3, r5
 80057ba:	f04f 0000 	mov.w	r0, #0
 80057be:	f04f 0100 	mov.w	r1, #0
 80057c2:	0159      	lsls	r1, r3, #5
 80057c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057c8:	0150      	lsls	r0, r2, #5
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	4621      	mov	r1, r4
 80057d0:	1a51      	subs	r1, r2, r1
 80057d2:	6139      	str	r1, [r7, #16]
 80057d4:	4629      	mov	r1, r5
 80057d6:	eb63 0301 	sbc.w	r3, r3, r1
 80057da:	617b      	str	r3, [r7, #20]
 80057dc:	f04f 0200 	mov.w	r2, #0
 80057e0:	f04f 0300 	mov.w	r3, #0
 80057e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057e8:	4659      	mov	r1, fp
 80057ea:	018b      	lsls	r3, r1, #6
 80057ec:	4651      	mov	r1, sl
 80057ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80057f2:	4651      	mov	r1, sl
 80057f4:	018a      	lsls	r2, r1, #6
 80057f6:	4651      	mov	r1, sl
 80057f8:	ebb2 0801 	subs.w	r8, r2, r1
 80057fc:	4659      	mov	r1, fp
 80057fe:	eb63 0901 	sbc.w	r9, r3, r1
 8005802:	f04f 0200 	mov.w	r2, #0
 8005806:	f04f 0300 	mov.w	r3, #0
 800580a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800580e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005812:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005816:	4690      	mov	r8, r2
 8005818:	4699      	mov	r9, r3
 800581a:	4623      	mov	r3, r4
 800581c:	eb18 0303 	adds.w	r3, r8, r3
 8005820:	60bb      	str	r3, [r7, #8]
 8005822:	462b      	mov	r3, r5
 8005824:	eb49 0303 	adc.w	r3, r9, r3
 8005828:	60fb      	str	r3, [r7, #12]
 800582a:	f04f 0200 	mov.w	r2, #0
 800582e:	f04f 0300 	mov.w	r3, #0
 8005832:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005836:	4629      	mov	r1, r5
 8005838:	024b      	lsls	r3, r1, #9
 800583a:	4621      	mov	r1, r4
 800583c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005840:	4621      	mov	r1, r4
 8005842:	024a      	lsls	r2, r1, #9
 8005844:	4610      	mov	r0, r2
 8005846:	4619      	mov	r1, r3
 8005848:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800584a:	2200      	movs	r2, #0
 800584c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800584e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005850:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005854:	f7fa fd14 	bl	8000280 <__aeabi_uldivmod>
 8005858:	4602      	mov	r2, r0
 800585a:	460b      	mov	r3, r1
 800585c:	4613      	mov	r3, r2
 800585e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005860:	e058      	b.n	8005914 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005862:	4b38      	ldr	r3, [pc, #224]	@ (8005944 <HAL_RCC_GetSysClockFreq+0x200>)
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	099b      	lsrs	r3, r3, #6
 8005868:	2200      	movs	r2, #0
 800586a:	4618      	mov	r0, r3
 800586c:	4611      	mov	r1, r2
 800586e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005872:	623b      	str	r3, [r7, #32]
 8005874:	2300      	movs	r3, #0
 8005876:	627b      	str	r3, [r7, #36]	@ 0x24
 8005878:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800587c:	4642      	mov	r2, r8
 800587e:	464b      	mov	r3, r9
 8005880:	f04f 0000 	mov.w	r0, #0
 8005884:	f04f 0100 	mov.w	r1, #0
 8005888:	0159      	lsls	r1, r3, #5
 800588a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800588e:	0150      	lsls	r0, r2, #5
 8005890:	4602      	mov	r2, r0
 8005892:	460b      	mov	r3, r1
 8005894:	4641      	mov	r1, r8
 8005896:	ebb2 0a01 	subs.w	sl, r2, r1
 800589a:	4649      	mov	r1, r9
 800589c:	eb63 0b01 	sbc.w	fp, r3, r1
 80058a0:	f04f 0200 	mov.w	r2, #0
 80058a4:	f04f 0300 	mov.w	r3, #0
 80058a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80058ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80058b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80058b4:	ebb2 040a 	subs.w	r4, r2, sl
 80058b8:	eb63 050b 	sbc.w	r5, r3, fp
 80058bc:	f04f 0200 	mov.w	r2, #0
 80058c0:	f04f 0300 	mov.w	r3, #0
 80058c4:	00eb      	lsls	r3, r5, #3
 80058c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058ca:	00e2      	lsls	r2, r4, #3
 80058cc:	4614      	mov	r4, r2
 80058ce:	461d      	mov	r5, r3
 80058d0:	4643      	mov	r3, r8
 80058d2:	18e3      	adds	r3, r4, r3
 80058d4:	603b      	str	r3, [r7, #0]
 80058d6:	464b      	mov	r3, r9
 80058d8:	eb45 0303 	adc.w	r3, r5, r3
 80058dc:	607b      	str	r3, [r7, #4]
 80058de:	f04f 0200 	mov.w	r2, #0
 80058e2:	f04f 0300 	mov.w	r3, #0
 80058e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058ea:	4629      	mov	r1, r5
 80058ec:	028b      	lsls	r3, r1, #10
 80058ee:	4621      	mov	r1, r4
 80058f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058f4:	4621      	mov	r1, r4
 80058f6:	028a      	lsls	r2, r1, #10
 80058f8:	4610      	mov	r0, r2
 80058fa:	4619      	mov	r1, r3
 80058fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058fe:	2200      	movs	r2, #0
 8005900:	61bb      	str	r3, [r7, #24]
 8005902:	61fa      	str	r2, [r7, #28]
 8005904:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005908:	f7fa fcba 	bl	8000280 <__aeabi_uldivmod>
 800590c:	4602      	mov	r2, r0
 800590e:	460b      	mov	r3, r1
 8005910:	4613      	mov	r3, r2
 8005912:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005914:	4b0b      	ldr	r3, [pc, #44]	@ (8005944 <HAL_RCC_GetSysClockFreq+0x200>)
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	0c1b      	lsrs	r3, r3, #16
 800591a:	f003 0303 	and.w	r3, r3, #3
 800591e:	3301      	adds	r3, #1
 8005920:	005b      	lsls	r3, r3, #1
 8005922:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005924:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005928:	fbb2 f3f3 	udiv	r3, r2, r3
 800592c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800592e:	e002      	b.n	8005936 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005930:	4b05      	ldr	r3, [pc, #20]	@ (8005948 <HAL_RCC_GetSysClockFreq+0x204>)
 8005932:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005934:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005936:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005938:	4618      	mov	r0, r3
 800593a:	3750      	adds	r7, #80	@ 0x50
 800593c:	46bd      	mov	sp, r7
 800593e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005942:	bf00      	nop
 8005944:	40023800 	.word	0x40023800
 8005948:	00f42400 	.word	0x00f42400
 800594c:	007a1200 	.word	0x007a1200

08005950 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005950:	b480      	push	{r7}
 8005952:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005954:	4b03      	ldr	r3, [pc, #12]	@ (8005964 <HAL_RCC_GetHCLKFreq+0x14>)
 8005956:	681b      	ldr	r3, [r3, #0]
}
 8005958:	4618      	mov	r0, r3
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	2000000c 	.word	0x2000000c

08005968 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800596c:	f7ff fff0 	bl	8005950 <HAL_RCC_GetHCLKFreq>
 8005970:	4602      	mov	r2, r0
 8005972:	4b05      	ldr	r3, [pc, #20]	@ (8005988 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	0a9b      	lsrs	r3, r3, #10
 8005978:	f003 0307 	and.w	r3, r3, #7
 800597c:	4903      	ldr	r1, [pc, #12]	@ (800598c <HAL_RCC_GetPCLK1Freq+0x24>)
 800597e:	5ccb      	ldrb	r3, [r1, r3]
 8005980:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005984:	4618      	mov	r0, r3
 8005986:	bd80      	pop	{r7, pc}
 8005988:	40023800 	.word	0x40023800
 800598c:	08007654 	.word	0x08007654

08005990 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b086      	sub	sp, #24
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005998:	2300      	movs	r3, #0
 800599a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800599c:	2300      	movs	r3, #0
 800599e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0301 	and.w	r3, r3, #1
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d105      	bne.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d038      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80059b8:	4b68      	ldr	r3, [pc, #416]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80059be:	f7fc fc45 	bl	800224c <HAL_GetTick>
 80059c2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059c4:	e008      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80059c6:	f7fc fc41 	bl	800224c <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d901      	bls.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e0bd      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059d8:	4b61      	ldr	r3, [pc, #388]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1f0      	bne.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685a      	ldr	r2, [r3, #4]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	019b      	lsls	r3, r3, #6
 80059ee:	431a      	orrs	r2, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	071b      	lsls	r3, r3, #28
 80059f6:	495a      	ldr	r1, [pc, #360]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80059fe:	4b57      	ldr	r3, [pc, #348]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a00:	2201      	movs	r2, #1
 8005a02:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a04:	f7fc fc22 	bl	800224c <HAL_GetTick>
 8005a08:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a0a:	e008      	b.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a0c:	f7fc fc1e 	bl	800224c <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d901      	bls.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e09a      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a1e:	4b50      	ldr	r3, [pc, #320]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d0f0      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f003 0302 	and.w	r3, r3, #2
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f000 8083 	beq.w	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a38:	2300      	movs	r3, #0
 8005a3a:	60fb      	str	r3, [r7, #12]
 8005a3c:	4b48      	ldr	r3, [pc, #288]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a40:	4a47      	ldr	r2, [pc, #284]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a46:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a48:	4b45      	ldr	r3, [pc, #276]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a50:	60fb      	str	r3, [r7, #12]
 8005a52:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005a54:	4b43      	ldr	r3, [pc, #268]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a42      	ldr	r2, [pc, #264]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a5e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a60:	f7fc fbf4 	bl	800224c <HAL_GetTick>
 8005a64:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005a66:	e008      	b.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a68:	f7fc fbf0 	bl	800224c <HAL_GetTick>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d901      	bls.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e06c      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005a7a:	4b3a      	ldr	r3, [pc, #232]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d0f0      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a86:	4b36      	ldr	r3, [pc, #216]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a8e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d02f      	beq.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a9e:	693a      	ldr	r2, [r7, #16]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d028      	beq.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005aa4:	4b2e      	ldr	r3, [pc, #184]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005aac:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005aae:	4b2e      	ldr	r3, [pc, #184]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ab4:	4b2c      	ldr	r3, [pc, #176]	@ (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005aba:	4a29      	ldr	r2, [pc, #164]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005ac0:	4b27      	ldr	r3, [pc, #156]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ac4:	f003 0301 	and.w	r3, r3, #1
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d114      	bne.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005acc:	f7fc fbbe 	bl	800224c <HAL_GetTick>
 8005ad0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ad2:	e00a      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ad4:	f7fc fbba 	bl	800224c <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d901      	bls.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e034      	b.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aea:	4b1d      	ldr	r3, [pc, #116]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d0ee      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005afe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b02:	d10d      	bne.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005b04:	4b16      	ldr	r3, [pc, #88]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005b14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b18:	4911      	ldr	r1, [pc, #68]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	608b      	str	r3, [r1, #8]
 8005b1e:	e005      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005b20:	4b0f      	ldr	r3, [pc, #60]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	4a0e      	ldr	r2, [pc, #56]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b26:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005b2a:	6093      	str	r3, [r2, #8]
 8005b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b2e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b38:	4909      	ldr	r1, [pc, #36]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0308 	and.w	r3, r3, #8
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d003      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	7d1a      	ldrb	r2, [r3, #20]
 8005b4e:	4b07      	ldr	r3, [pc, #28]	@ (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005b50:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3718      	adds	r7, #24
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	42470068 	.word	0x42470068
 8005b60:	40023800 	.word	0x40023800
 8005b64:	40007000 	.word	0x40007000
 8005b68:	42470e40 	.word	0x42470e40
 8005b6c:	424711e0 	.word	0x424711e0

08005b70 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005b80:	2300      	movs	r3, #0
 8005b82:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005b84:	2300      	movs	r3, #0
 8005b86:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d141      	bne.n	8005c12 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005b8e:	4b25      	ldr	r3, [pc, #148]	@ (8005c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b96:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d006      	beq.n	8005bac <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ba4:	d131      	bne.n	8005c0a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005ba6:	4b20      	ldr	r3, [pc, #128]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005ba8:	617b      	str	r3, [r7, #20]
          break;
 8005baa:	e031      	b.n	8005c10 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005bac:	4b1d      	ldr	r3, [pc, #116]	@ (8005c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bb4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bb8:	d109      	bne.n	8005bce <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005bba:	4b1a      	ldr	r3, [pc, #104]	@ (8005c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005bbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bc4:	4a19      	ldr	r2, [pc, #100]	@ (8005c2c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bca:	613b      	str	r3, [r7, #16]
 8005bcc:	e008      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005bce:	4b15      	ldr	r3, [pc, #84]	@ (8005c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005bd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bd8:	4a15      	ldr	r2, [pc, #84]	@ (8005c30 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8005bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bde:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005be0:	4b10      	ldr	r3, [pc, #64]	@ (8005c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005be2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005be6:	099b      	lsrs	r3, r3, #6
 8005be8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	fb02 f303 	mul.w	r3, r2, r3
 8005bf2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8005c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005bf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005bfa:	0f1b      	lsrs	r3, r3, #28
 8005bfc:	f003 0307 	and.w	r3, r3, #7
 8005c00:	68ba      	ldr	r2, [r7, #8]
 8005c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c06:	617b      	str	r3, [r7, #20]
          break;
 8005c08:	e002      	b.n	8005c10 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	617b      	str	r3, [r7, #20]
          break;
 8005c0e:	bf00      	nop
        }
      }
      break;
 8005c10:	e000      	b.n	8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8005c12:	bf00      	nop
    }
  }
  return frequency;
 8005c14:	697b      	ldr	r3, [r7, #20]
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	371c      	adds	r7, #28
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	40023800 	.word	0x40023800
 8005c28:	00bb8000 	.word	0x00bb8000
 8005c2c:	007a1200 	.word	0x007a1200
 8005c30:	00f42400 	.word	0x00f42400

08005c34 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e07b      	b.n	8005d3e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d108      	bne.n	8005c60 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c56:	d009      	beq.n	8005c6c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	61da      	str	r2, [r3, #28]
 8005c5e:	e005      	b.n	8005c6c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d106      	bne.n	8005c8c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f7fc f8ce 	bl	8001e28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2202      	movs	r2, #2
 8005c90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ca2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005cb4:	431a      	orrs	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cbe:	431a      	orrs	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	f003 0302 	and.w	r3, r3, #2
 8005cc8:	431a      	orrs	r2, r3
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	431a      	orrs	r2, r3
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	699b      	ldr	r3, [r3, #24]
 8005cd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cdc:	431a      	orrs	r2, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	69db      	ldr	r3, [r3, #28]
 8005ce2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ce6:	431a      	orrs	r2, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6a1b      	ldr	r3, [r3, #32]
 8005cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cf0:	ea42 0103 	orr.w	r1, r2, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	430a      	orrs	r2, r1
 8005d02:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	0c1b      	lsrs	r3, r3, #16
 8005d0a:	f003 0104 	and.w	r1, r3, #4
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d12:	f003 0210 	and.w	r2, r3, #16
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	430a      	orrs	r2, r1
 8005d1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	69da      	ldr	r2, [r3, #28]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d46:	b580      	push	{r7, lr}
 8005d48:	b088      	sub	sp, #32
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	60f8      	str	r0, [r7, #12]
 8005d4e:	60b9      	str	r1, [r7, #8]
 8005d50:	603b      	str	r3, [r7, #0]
 8005d52:	4613      	mov	r3, r2
 8005d54:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d56:	f7fc fa79 	bl	800224c <HAL_GetTick>
 8005d5a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005d5c:	88fb      	ldrh	r3, [r7, #6]
 8005d5e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d001      	beq.n	8005d70 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	e12a      	b.n	8005fc6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d002      	beq.n	8005d7c <HAL_SPI_Transmit+0x36>
 8005d76:	88fb      	ldrh	r3, [r7, #6]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d101      	bne.n	8005d80 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e122      	b.n	8005fc6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d101      	bne.n	8005d8e <HAL_SPI_Transmit+0x48>
 8005d8a:	2302      	movs	r3, #2
 8005d8c:	e11b      	b.n	8005fc6 <HAL_SPI_Transmit+0x280>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2203      	movs	r2, #3
 8005d9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2200      	movs	r2, #0
 8005da2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	68ba      	ldr	r2, [r7, #8]
 8005da8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	88fa      	ldrh	r2, [r7, #6]
 8005dae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	88fa      	ldrh	r2, [r7, #6]
 8005db4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ddc:	d10f      	bne.n	8005dfe <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005dfc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e08:	2b40      	cmp	r3, #64	@ 0x40
 8005e0a:	d007      	beq.n	8005e1c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e1a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e24:	d152      	bne.n	8005ecc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d002      	beq.n	8005e34 <HAL_SPI_Transmit+0xee>
 8005e2e:	8b7b      	ldrh	r3, [r7, #26]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d145      	bne.n	8005ec0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e38:	881a      	ldrh	r2, [r3, #0]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e44:	1c9a      	adds	r2, r3, #2
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	3b01      	subs	r3, #1
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e58:	e032      	b.n	8005ec0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	f003 0302 	and.w	r3, r3, #2
 8005e64:	2b02      	cmp	r3, #2
 8005e66:	d112      	bne.n	8005e8e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e6c:	881a      	ldrh	r2, [r3, #0]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e78:	1c9a      	adds	r2, r3, #2
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	3b01      	subs	r3, #1
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005e8c:	e018      	b.n	8005ec0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e8e:	f7fc f9dd 	bl	800224c <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	683a      	ldr	r2, [r7, #0]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d803      	bhi.n	8005ea6 <HAL_SPI_Transmit+0x160>
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea4:	d102      	bne.n	8005eac <HAL_SPI_Transmit+0x166>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d109      	bne.n	8005ec0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e082      	b.n	8005fc6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1c7      	bne.n	8005e5a <HAL_SPI_Transmit+0x114>
 8005eca:	e053      	b.n	8005f74 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d002      	beq.n	8005eda <HAL_SPI_Transmit+0x194>
 8005ed4:	8b7b      	ldrh	r3, [r7, #26]
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d147      	bne.n	8005f6a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	330c      	adds	r3, #12
 8005ee4:	7812      	ldrb	r2, [r2, #0]
 8005ee6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005f00:	e033      	b.n	8005f6a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d113      	bne.n	8005f38 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	330c      	adds	r3, #12
 8005f1a:	7812      	ldrb	r2, [r2, #0]
 8005f1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	b29a      	uxth	r2, r3
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005f36:	e018      	b.n	8005f6a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f38:	f7fc f988 	bl	800224c <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d803      	bhi.n	8005f50 <HAL_SPI_Transmit+0x20a>
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4e:	d102      	bne.n	8005f56 <HAL_SPI_Transmit+0x210>
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d109      	bne.n	8005f6a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e02d      	b.n	8005fc6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1c6      	bne.n	8005f02 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f74:	69fa      	ldr	r2, [r7, #28]
 8005f76:	6839      	ldr	r1, [r7, #0]
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f000 f8b1 	bl	80060e0 <SPI_EndRxTxTransaction>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2220      	movs	r2, #32
 8005f88:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d10a      	bne.n	8005fa8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f92:	2300      	movs	r3, #0
 8005f94:	617b      	str	r3, [r7, #20]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	617b      	str	r3, [r7, #20]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	617b      	str	r3, [r7, #20]
 8005fa6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d001      	beq.n	8005fc4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e000      	b.n	8005fc6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
  }
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3720      	adds	r7, #32
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
	...

08005fd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b088      	sub	sp, #32
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	603b      	str	r3, [r7, #0]
 8005fdc:	4613      	mov	r3, r2
 8005fde:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005fe0:	f7fc f934 	bl	800224c <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe8:	1a9b      	subs	r3, r3, r2
 8005fea:	683a      	ldr	r2, [r7, #0]
 8005fec:	4413      	add	r3, r2
 8005fee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ff0:	f7fc f92c 	bl	800224c <HAL_GetTick>
 8005ff4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ff6:	4b39      	ldr	r3, [pc, #228]	@ (80060dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	015b      	lsls	r3, r3, #5
 8005ffc:	0d1b      	lsrs	r3, r3, #20
 8005ffe:	69fa      	ldr	r2, [r7, #28]
 8006000:	fb02 f303 	mul.w	r3, r2, r3
 8006004:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006006:	e055      	b.n	80060b4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800600e:	d051      	beq.n	80060b4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006010:	f7fc f91c 	bl	800224c <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	69fa      	ldr	r2, [r7, #28]
 800601c:	429a      	cmp	r2, r3
 800601e:	d902      	bls.n	8006026 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d13d      	bne.n	80060a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006034:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800603e:	d111      	bne.n	8006064 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006048:	d004      	beq.n	8006054 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006052:	d107      	bne.n	8006064 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006062:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006068:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800606c:	d10f      	bne.n	800608e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800607c:	601a      	str	r2, [r3, #0]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800608c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2201      	movs	r2, #1
 8006092:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e018      	b.n	80060d4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d102      	bne.n	80060ae <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80060a8:	2300      	movs	r3, #0
 80060aa:	61fb      	str	r3, [r7, #28]
 80060ac:	e002      	b.n	80060b4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	3b01      	subs	r3, #1
 80060b2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689a      	ldr	r2, [r3, #8]
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	4013      	ands	r3, r2
 80060be:	68ba      	ldr	r2, [r7, #8]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	bf0c      	ite	eq
 80060c4:	2301      	moveq	r3, #1
 80060c6:	2300      	movne	r3, #0
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	461a      	mov	r2, r3
 80060cc:	79fb      	ldrb	r3, [r7, #7]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d19a      	bne.n	8006008 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3720      	adds	r7, #32
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
 80060dc:	2000000c 	.word	0x2000000c

080060e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b088      	sub	sp, #32
 80060e4:	af02      	add	r7, sp, #8
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	9300      	str	r3, [sp, #0]
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	2201      	movs	r2, #1
 80060f4:	2102      	movs	r1, #2
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f7ff ff6a 	bl	8005fd0 <SPI_WaitFlagStateUntilTimeout>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d007      	beq.n	8006112 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006106:	f043 0220 	orr.w	r2, r3, #32
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e032      	b.n	8006178 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006112:	4b1b      	ldr	r3, [pc, #108]	@ (8006180 <SPI_EndRxTxTransaction+0xa0>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a1b      	ldr	r2, [pc, #108]	@ (8006184 <SPI_EndRxTxTransaction+0xa4>)
 8006118:	fba2 2303 	umull	r2, r3, r2, r3
 800611c:	0d5b      	lsrs	r3, r3, #21
 800611e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006122:	fb02 f303 	mul.w	r3, r2, r3
 8006126:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006130:	d112      	bne.n	8006158 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	9300      	str	r3, [sp, #0]
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	2200      	movs	r2, #0
 800613a:	2180      	movs	r1, #128	@ 0x80
 800613c:	68f8      	ldr	r0, [r7, #12]
 800613e:	f7ff ff47 	bl	8005fd0 <SPI_WaitFlagStateUntilTimeout>
 8006142:	4603      	mov	r3, r0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d016      	beq.n	8006176 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800614c:	f043 0220 	orr.w	r2, r3, #32
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006154:	2303      	movs	r3, #3
 8006156:	e00f      	b.n	8006178 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00a      	beq.n	8006174 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	3b01      	subs	r3, #1
 8006162:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800616e:	2b80      	cmp	r3, #128	@ 0x80
 8006170:	d0f2      	beq.n	8006158 <SPI_EndRxTxTransaction+0x78>
 8006172:	e000      	b.n	8006176 <SPI_EndRxTxTransaction+0x96>
        break;
 8006174:	bf00      	nop
  }

  return HAL_OK;
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	3718      	adds	r7, #24
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}
 8006180:	2000000c 	.word	0x2000000c
 8006184:	165e9f81 	.word	0x165e9f81

08006188 <srand>:
 8006188:	b538      	push	{r3, r4, r5, lr}
 800618a:	4b10      	ldr	r3, [pc, #64]	@ (80061cc <srand+0x44>)
 800618c:	681d      	ldr	r5, [r3, #0]
 800618e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006190:	4604      	mov	r4, r0
 8006192:	b9b3      	cbnz	r3, 80061c2 <srand+0x3a>
 8006194:	2018      	movs	r0, #24
 8006196:	f000 fa7d 	bl	8006694 <malloc>
 800619a:	4602      	mov	r2, r0
 800619c:	6328      	str	r0, [r5, #48]	@ 0x30
 800619e:	b920      	cbnz	r0, 80061aa <srand+0x22>
 80061a0:	4b0b      	ldr	r3, [pc, #44]	@ (80061d0 <srand+0x48>)
 80061a2:	480c      	ldr	r0, [pc, #48]	@ (80061d4 <srand+0x4c>)
 80061a4:	2146      	movs	r1, #70	@ 0x46
 80061a6:	f000 fa0d 	bl	80065c4 <__assert_func>
 80061aa:	490b      	ldr	r1, [pc, #44]	@ (80061d8 <srand+0x50>)
 80061ac:	4b0b      	ldr	r3, [pc, #44]	@ (80061dc <srand+0x54>)
 80061ae:	e9c0 1300 	strd	r1, r3, [r0]
 80061b2:	4b0b      	ldr	r3, [pc, #44]	@ (80061e0 <srand+0x58>)
 80061b4:	6083      	str	r3, [r0, #8]
 80061b6:	230b      	movs	r3, #11
 80061b8:	8183      	strh	r3, [r0, #12]
 80061ba:	2100      	movs	r1, #0
 80061bc:	2001      	movs	r0, #1
 80061be:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80061c2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80061c4:	2200      	movs	r2, #0
 80061c6:	611c      	str	r4, [r3, #16]
 80061c8:	615a      	str	r2, [r3, #20]
 80061ca:	bd38      	pop	{r3, r4, r5, pc}
 80061cc:	20000024 	.word	0x20000024
 80061d0:	08007664 	.word	0x08007664
 80061d4:	0800767b 	.word	0x0800767b
 80061d8:	abcd330e 	.word	0xabcd330e
 80061dc:	e66d1234 	.word	0xe66d1234
 80061e0:	0005deec 	.word	0x0005deec

080061e4 <rand>:
 80061e4:	4b16      	ldr	r3, [pc, #88]	@ (8006240 <rand+0x5c>)
 80061e6:	b510      	push	{r4, lr}
 80061e8:	681c      	ldr	r4, [r3, #0]
 80061ea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80061ec:	b9b3      	cbnz	r3, 800621c <rand+0x38>
 80061ee:	2018      	movs	r0, #24
 80061f0:	f000 fa50 	bl	8006694 <malloc>
 80061f4:	4602      	mov	r2, r0
 80061f6:	6320      	str	r0, [r4, #48]	@ 0x30
 80061f8:	b920      	cbnz	r0, 8006204 <rand+0x20>
 80061fa:	4b12      	ldr	r3, [pc, #72]	@ (8006244 <rand+0x60>)
 80061fc:	4812      	ldr	r0, [pc, #72]	@ (8006248 <rand+0x64>)
 80061fe:	2152      	movs	r1, #82	@ 0x52
 8006200:	f000 f9e0 	bl	80065c4 <__assert_func>
 8006204:	4911      	ldr	r1, [pc, #68]	@ (800624c <rand+0x68>)
 8006206:	4b12      	ldr	r3, [pc, #72]	@ (8006250 <rand+0x6c>)
 8006208:	e9c0 1300 	strd	r1, r3, [r0]
 800620c:	4b11      	ldr	r3, [pc, #68]	@ (8006254 <rand+0x70>)
 800620e:	6083      	str	r3, [r0, #8]
 8006210:	230b      	movs	r3, #11
 8006212:	8183      	strh	r3, [r0, #12]
 8006214:	2100      	movs	r1, #0
 8006216:	2001      	movs	r0, #1
 8006218:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800621c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800621e:	480e      	ldr	r0, [pc, #56]	@ (8006258 <rand+0x74>)
 8006220:	690b      	ldr	r3, [r1, #16]
 8006222:	694c      	ldr	r4, [r1, #20]
 8006224:	4a0d      	ldr	r2, [pc, #52]	@ (800625c <rand+0x78>)
 8006226:	4358      	muls	r0, r3
 8006228:	fb02 0004 	mla	r0, r2, r4, r0
 800622c:	fba3 3202 	umull	r3, r2, r3, r2
 8006230:	3301      	adds	r3, #1
 8006232:	eb40 0002 	adc.w	r0, r0, r2
 8006236:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800623a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800623e:	bd10      	pop	{r4, pc}
 8006240:	20000024 	.word	0x20000024
 8006244:	08007664 	.word	0x08007664
 8006248:	0800767b 	.word	0x0800767b
 800624c:	abcd330e 	.word	0xabcd330e
 8006250:	e66d1234 	.word	0xe66d1234
 8006254:	0005deec 	.word	0x0005deec
 8006258:	5851f42d 	.word	0x5851f42d
 800625c:	4c957f2d 	.word	0x4c957f2d

08006260 <std>:
 8006260:	2300      	movs	r3, #0
 8006262:	b510      	push	{r4, lr}
 8006264:	4604      	mov	r4, r0
 8006266:	e9c0 3300 	strd	r3, r3, [r0]
 800626a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800626e:	6083      	str	r3, [r0, #8]
 8006270:	8181      	strh	r1, [r0, #12]
 8006272:	6643      	str	r3, [r0, #100]	@ 0x64
 8006274:	81c2      	strh	r2, [r0, #14]
 8006276:	6183      	str	r3, [r0, #24]
 8006278:	4619      	mov	r1, r3
 800627a:	2208      	movs	r2, #8
 800627c:	305c      	adds	r0, #92	@ 0x5c
 800627e:	f000 f916 	bl	80064ae <memset>
 8006282:	4b0d      	ldr	r3, [pc, #52]	@ (80062b8 <std+0x58>)
 8006284:	6263      	str	r3, [r4, #36]	@ 0x24
 8006286:	4b0d      	ldr	r3, [pc, #52]	@ (80062bc <std+0x5c>)
 8006288:	62a3      	str	r3, [r4, #40]	@ 0x28
 800628a:	4b0d      	ldr	r3, [pc, #52]	@ (80062c0 <std+0x60>)
 800628c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800628e:	4b0d      	ldr	r3, [pc, #52]	@ (80062c4 <std+0x64>)
 8006290:	6323      	str	r3, [r4, #48]	@ 0x30
 8006292:	4b0d      	ldr	r3, [pc, #52]	@ (80062c8 <std+0x68>)
 8006294:	6224      	str	r4, [r4, #32]
 8006296:	429c      	cmp	r4, r3
 8006298:	d006      	beq.n	80062a8 <std+0x48>
 800629a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800629e:	4294      	cmp	r4, r2
 80062a0:	d002      	beq.n	80062a8 <std+0x48>
 80062a2:	33d0      	adds	r3, #208	@ 0xd0
 80062a4:	429c      	cmp	r4, r3
 80062a6:	d105      	bne.n	80062b4 <std+0x54>
 80062a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80062ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b0:	f000 b976 	b.w	80065a0 <__retarget_lock_init_recursive>
 80062b4:	bd10      	pop	{r4, pc}
 80062b6:	bf00      	nop
 80062b8:	08006429 	.word	0x08006429
 80062bc:	0800644b 	.word	0x0800644b
 80062c0:	08006483 	.word	0x08006483
 80062c4:	080064a7 	.word	0x080064a7
 80062c8:	2000040c 	.word	0x2000040c

080062cc <stdio_exit_handler>:
 80062cc:	4a02      	ldr	r2, [pc, #8]	@ (80062d8 <stdio_exit_handler+0xc>)
 80062ce:	4903      	ldr	r1, [pc, #12]	@ (80062dc <stdio_exit_handler+0x10>)
 80062d0:	4803      	ldr	r0, [pc, #12]	@ (80062e0 <stdio_exit_handler+0x14>)
 80062d2:	f000 b869 	b.w	80063a8 <_fwalk_sglue>
 80062d6:	bf00      	nop
 80062d8:	20000018 	.word	0x20000018
 80062dc:	08006ed1 	.word	0x08006ed1
 80062e0:	20000028 	.word	0x20000028

080062e4 <cleanup_stdio>:
 80062e4:	6841      	ldr	r1, [r0, #4]
 80062e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006318 <cleanup_stdio+0x34>)
 80062e8:	4299      	cmp	r1, r3
 80062ea:	b510      	push	{r4, lr}
 80062ec:	4604      	mov	r4, r0
 80062ee:	d001      	beq.n	80062f4 <cleanup_stdio+0x10>
 80062f0:	f000 fdee 	bl	8006ed0 <_fflush_r>
 80062f4:	68a1      	ldr	r1, [r4, #8]
 80062f6:	4b09      	ldr	r3, [pc, #36]	@ (800631c <cleanup_stdio+0x38>)
 80062f8:	4299      	cmp	r1, r3
 80062fa:	d002      	beq.n	8006302 <cleanup_stdio+0x1e>
 80062fc:	4620      	mov	r0, r4
 80062fe:	f000 fde7 	bl	8006ed0 <_fflush_r>
 8006302:	68e1      	ldr	r1, [r4, #12]
 8006304:	4b06      	ldr	r3, [pc, #24]	@ (8006320 <cleanup_stdio+0x3c>)
 8006306:	4299      	cmp	r1, r3
 8006308:	d004      	beq.n	8006314 <cleanup_stdio+0x30>
 800630a:	4620      	mov	r0, r4
 800630c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006310:	f000 bdde 	b.w	8006ed0 <_fflush_r>
 8006314:	bd10      	pop	{r4, pc}
 8006316:	bf00      	nop
 8006318:	2000040c 	.word	0x2000040c
 800631c:	20000474 	.word	0x20000474
 8006320:	200004dc 	.word	0x200004dc

08006324 <global_stdio_init.part.0>:
 8006324:	b510      	push	{r4, lr}
 8006326:	4b0b      	ldr	r3, [pc, #44]	@ (8006354 <global_stdio_init.part.0+0x30>)
 8006328:	4c0b      	ldr	r4, [pc, #44]	@ (8006358 <global_stdio_init.part.0+0x34>)
 800632a:	4a0c      	ldr	r2, [pc, #48]	@ (800635c <global_stdio_init.part.0+0x38>)
 800632c:	601a      	str	r2, [r3, #0]
 800632e:	4620      	mov	r0, r4
 8006330:	2200      	movs	r2, #0
 8006332:	2104      	movs	r1, #4
 8006334:	f7ff ff94 	bl	8006260 <std>
 8006338:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800633c:	2201      	movs	r2, #1
 800633e:	2109      	movs	r1, #9
 8006340:	f7ff ff8e 	bl	8006260 <std>
 8006344:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006348:	2202      	movs	r2, #2
 800634a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800634e:	2112      	movs	r1, #18
 8006350:	f7ff bf86 	b.w	8006260 <std>
 8006354:	20000544 	.word	0x20000544
 8006358:	2000040c 	.word	0x2000040c
 800635c:	080062cd 	.word	0x080062cd

08006360 <__sfp_lock_acquire>:
 8006360:	4801      	ldr	r0, [pc, #4]	@ (8006368 <__sfp_lock_acquire+0x8>)
 8006362:	f000 b91e 	b.w	80065a2 <__retarget_lock_acquire_recursive>
 8006366:	bf00      	nop
 8006368:	2000054d 	.word	0x2000054d

0800636c <__sfp_lock_release>:
 800636c:	4801      	ldr	r0, [pc, #4]	@ (8006374 <__sfp_lock_release+0x8>)
 800636e:	f000 b919 	b.w	80065a4 <__retarget_lock_release_recursive>
 8006372:	bf00      	nop
 8006374:	2000054d 	.word	0x2000054d

08006378 <__sinit>:
 8006378:	b510      	push	{r4, lr}
 800637a:	4604      	mov	r4, r0
 800637c:	f7ff fff0 	bl	8006360 <__sfp_lock_acquire>
 8006380:	6a23      	ldr	r3, [r4, #32]
 8006382:	b11b      	cbz	r3, 800638c <__sinit+0x14>
 8006384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006388:	f7ff bff0 	b.w	800636c <__sfp_lock_release>
 800638c:	4b04      	ldr	r3, [pc, #16]	@ (80063a0 <__sinit+0x28>)
 800638e:	6223      	str	r3, [r4, #32]
 8006390:	4b04      	ldr	r3, [pc, #16]	@ (80063a4 <__sinit+0x2c>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1f5      	bne.n	8006384 <__sinit+0xc>
 8006398:	f7ff ffc4 	bl	8006324 <global_stdio_init.part.0>
 800639c:	e7f2      	b.n	8006384 <__sinit+0xc>
 800639e:	bf00      	nop
 80063a0:	080062e5 	.word	0x080062e5
 80063a4:	20000544 	.word	0x20000544

080063a8 <_fwalk_sglue>:
 80063a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063ac:	4607      	mov	r7, r0
 80063ae:	4688      	mov	r8, r1
 80063b0:	4614      	mov	r4, r2
 80063b2:	2600      	movs	r6, #0
 80063b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063b8:	f1b9 0901 	subs.w	r9, r9, #1
 80063bc:	d505      	bpl.n	80063ca <_fwalk_sglue+0x22>
 80063be:	6824      	ldr	r4, [r4, #0]
 80063c0:	2c00      	cmp	r4, #0
 80063c2:	d1f7      	bne.n	80063b4 <_fwalk_sglue+0xc>
 80063c4:	4630      	mov	r0, r6
 80063c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ca:	89ab      	ldrh	r3, [r5, #12]
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d907      	bls.n	80063e0 <_fwalk_sglue+0x38>
 80063d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063d4:	3301      	adds	r3, #1
 80063d6:	d003      	beq.n	80063e0 <_fwalk_sglue+0x38>
 80063d8:	4629      	mov	r1, r5
 80063da:	4638      	mov	r0, r7
 80063dc:	47c0      	blx	r8
 80063de:	4306      	orrs	r6, r0
 80063e0:	3568      	adds	r5, #104	@ 0x68
 80063e2:	e7e9      	b.n	80063b8 <_fwalk_sglue+0x10>

080063e4 <siprintf>:
 80063e4:	b40e      	push	{r1, r2, r3}
 80063e6:	b510      	push	{r4, lr}
 80063e8:	b09d      	sub	sp, #116	@ 0x74
 80063ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 80063ec:	9002      	str	r0, [sp, #8]
 80063ee:	9006      	str	r0, [sp, #24]
 80063f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80063f4:	480a      	ldr	r0, [pc, #40]	@ (8006420 <siprintf+0x3c>)
 80063f6:	9107      	str	r1, [sp, #28]
 80063f8:	9104      	str	r1, [sp, #16]
 80063fa:	490a      	ldr	r1, [pc, #40]	@ (8006424 <siprintf+0x40>)
 80063fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006400:	9105      	str	r1, [sp, #20]
 8006402:	2400      	movs	r4, #0
 8006404:	a902      	add	r1, sp, #8
 8006406:	6800      	ldr	r0, [r0, #0]
 8006408:	9301      	str	r3, [sp, #4]
 800640a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800640c:	f000 fa54 	bl	80068b8 <_svfiprintf_r>
 8006410:	9b02      	ldr	r3, [sp, #8]
 8006412:	701c      	strb	r4, [r3, #0]
 8006414:	b01d      	add	sp, #116	@ 0x74
 8006416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800641a:	b003      	add	sp, #12
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	20000024 	.word	0x20000024
 8006424:	ffff0208 	.word	0xffff0208

08006428 <__sread>:
 8006428:	b510      	push	{r4, lr}
 800642a:	460c      	mov	r4, r1
 800642c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006430:	f000 f868 	bl	8006504 <_read_r>
 8006434:	2800      	cmp	r0, #0
 8006436:	bfab      	itete	ge
 8006438:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800643a:	89a3      	ldrhlt	r3, [r4, #12]
 800643c:	181b      	addge	r3, r3, r0
 800643e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006442:	bfac      	ite	ge
 8006444:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006446:	81a3      	strhlt	r3, [r4, #12]
 8006448:	bd10      	pop	{r4, pc}

0800644a <__swrite>:
 800644a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800644e:	461f      	mov	r7, r3
 8006450:	898b      	ldrh	r3, [r1, #12]
 8006452:	05db      	lsls	r3, r3, #23
 8006454:	4605      	mov	r5, r0
 8006456:	460c      	mov	r4, r1
 8006458:	4616      	mov	r6, r2
 800645a:	d505      	bpl.n	8006468 <__swrite+0x1e>
 800645c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006460:	2302      	movs	r3, #2
 8006462:	2200      	movs	r2, #0
 8006464:	f000 f83c 	bl	80064e0 <_lseek_r>
 8006468:	89a3      	ldrh	r3, [r4, #12]
 800646a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800646e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006472:	81a3      	strh	r3, [r4, #12]
 8006474:	4632      	mov	r2, r6
 8006476:	463b      	mov	r3, r7
 8006478:	4628      	mov	r0, r5
 800647a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800647e:	f000 b853 	b.w	8006528 <_write_r>

08006482 <__sseek>:
 8006482:	b510      	push	{r4, lr}
 8006484:	460c      	mov	r4, r1
 8006486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800648a:	f000 f829 	bl	80064e0 <_lseek_r>
 800648e:	1c43      	adds	r3, r0, #1
 8006490:	89a3      	ldrh	r3, [r4, #12]
 8006492:	bf15      	itete	ne
 8006494:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006496:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800649a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800649e:	81a3      	strheq	r3, [r4, #12]
 80064a0:	bf18      	it	ne
 80064a2:	81a3      	strhne	r3, [r4, #12]
 80064a4:	bd10      	pop	{r4, pc}

080064a6 <__sclose>:
 80064a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064aa:	f000 b809 	b.w	80064c0 <_close_r>

080064ae <memset>:
 80064ae:	4402      	add	r2, r0
 80064b0:	4603      	mov	r3, r0
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d100      	bne.n	80064b8 <memset+0xa>
 80064b6:	4770      	bx	lr
 80064b8:	f803 1b01 	strb.w	r1, [r3], #1
 80064bc:	e7f9      	b.n	80064b2 <memset+0x4>
	...

080064c0 <_close_r>:
 80064c0:	b538      	push	{r3, r4, r5, lr}
 80064c2:	4d06      	ldr	r5, [pc, #24]	@ (80064dc <_close_r+0x1c>)
 80064c4:	2300      	movs	r3, #0
 80064c6:	4604      	mov	r4, r0
 80064c8:	4608      	mov	r0, r1
 80064ca:	602b      	str	r3, [r5, #0]
 80064cc:	f7fb fdb2 	bl	8002034 <_close>
 80064d0:	1c43      	adds	r3, r0, #1
 80064d2:	d102      	bne.n	80064da <_close_r+0x1a>
 80064d4:	682b      	ldr	r3, [r5, #0]
 80064d6:	b103      	cbz	r3, 80064da <_close_r+0x1a>
 80064d8:	6023      	str	r3, [r4, #0]
 80064da:	bd38      	pop	{r3, r4, r5, pc}
 80064dc:	20000548 	.word	0x20000548

080064e0 <_lseek_r>:
 80064e0:	b538      	push	{r3, r4, r5, lr}
 80064e2:	4d07      	ldr	r5, [pc, #28]	@ (8006500 <_lseek_r+0x20>)
 80064e4:	4604      	mov	r4, r0
 80064e6:	4608      	mov	r0, r1
 80064e8:	4611      	mov	r1, r2
 80064ea:	2200      	movs	r2, #0
 80064ec:	602a      	str	r2, [r5, #0]
 80064ee:	461a      	mov	r2, r3
 80064f0:	f7fb fdc7 	bl	8002082 <_lseek>
 80064f4:	1c43      	adds	r3, r0, #1
 80064f6:	d102      	bne.n	80064fe <_lseek_r+0x1e>
 80064f8:	682b      	ldr	r3, [r5, #0]
 80064fa:	b103      	cbz	r3, 80064fe <_lseek_r+0x1e>
 80064fc:	6023      	str	r3, [r4, #0]
 80064fe:	bd38      	pop	{r3, r4, r5, pc}
 8006500:	20000548 	.word	0x20000548

08006504 <_read_r>:
 8006504:	b538      	push	{r3, r4, r5, lr}
 8006506:	4d07      	ldr	r5, [pc, #28]	@ (8006524 <_read_r+0x20>)
 8006508:	4604      	mov	r4, r0
 800650a:	4608      	mov	r0, r1
 800650c:	4611      	mov	r1, r2
 800650e:	2200      	movs	r2, #0
 8006510:	602a      	str	r2, [r5, #0]
 8006512:	461a      	mov	r2, r3
 8006514:	f7fb fd55 	bl	8001fc2 <_read>
 8006518:	1c43      	adds	r3, r0, #1
 800651a:	d102      	bne.n	8006522 <_read_r+0x1e>
 800651c:	682b      	ldr	r3, [r5, #0]
 800651e:	b103      	cbz	r3, 8006522 <_read_r+0x1e>
 8006520:	6023      	str	r3, [r4, #0]
 8006522:	bd38      	pop	{r3, r4, r5, pc}
 8006524:	20000548 	.word	0x20000548

08006528 <_write_r>:
 8006528:	b538      	push	{r3, r4, r5, lr}
 800652a:	4d07      	ldr	r5, [pc, #28]	@ (8006548 <_write_r+0x20>)
 800652c:	4604      	mov	r4, r0
 800652e:	4608      	mov	r0, r1
 8006530:	4611      	mov	r1, r2
 8006532:	2200      	movs	r2, #0
 8006534:	602a      	str	r2, [r5, #0]
 8006536:	461a      	mov	r2, r3
 8006538:	f7fb fd60 	bl	8001ffc <_write>
 800653c:	1c43      	adds	r3, r0, #1
 800653e:	d102      	bne.n	8006546 <_write_r+0x1e>
 8006540:	682b      	ldr	r3, [r5, #0]
 8006542:	b103      	cbz	r3, 8006546 <_write_r+0x1e>
 8006544:	6023      	str	r3, [r4, #0]
 8006546:	bd38      	pop	{r3, r4, r5, pc}
 8006548:	20000548 	.word	0x20000548

0800654c <__errno>:
 800654c:	4b01      	ldr	r3, [pc, #4]	@ (8006554 <__errno+0x8>)
 800654e:	6818      	ldr	r0, [r3, #0]
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	20000024 	.word	0x20000024

08006558 <__libc_init_array>:
 8006558:	b570      	push	{r4, r5, r6, lr}
 800655a:	4d0d      	ldr	r5, [pc, #52]	@ (8006590 <__libc_init_array+0x38>)
 800655c:	4c0d      	ldr	r4, [pc, #52]	@ (8006594 <__libc_init_array+0x3c>)
 800655e:	1b64      	subs	r4, r4, r5
 8006560:	10a4      	asrs	r4, r4, #2
 8006562:	2600      	movs	r6, #0
 8006564:	42a6      	cmp	r6, r4
 8006566:	d109      	bne.n	800657c <__libc_init_array+0x24>
 8006568:	4d0b      	ldr	r5, [pc, #44]	@ (8006598 <__libc_init_array+0x40>)
 800656a:	4c0c      	ldr	r4, [pc, #48]	@ (800659c <__libc_init_array+0x44>)
 800656c:	f000 ffee 	bl	800754c <_init>
 8006570:	1b64      	subs	r4, r4, r5
 8006572:	10a4      	asrs	r4, r4, #2
 8006574:	2600      	movs	r6, #0
 8006576:	42a6      	cmp	r6, r4
 8006578:	d105      	bne.n	8006586 <__libc_init_array+0x2e>
 800657a:	bd70      	pop	{r4, r5, r6, pc}
 800657c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006580:	4798      	blx	r3
 8006582:	3601      	adds	r6, #1
 8006584:	e7ee      	b.n	8006564 <__libc_init_array+0xc>
 8006586:	f855 3b04 	ldr.w	r3, [r5], #4
 800658a:	4798      	blx	r3
 800658c:	3601      	adds	r6, #1
 800658e:	e7f2      	b.n	8006576 <__libc_init_array+0x1e>
 8006590:	0800774c 	.word	0x0800774c
 8006594:	0800774c 	.word	0x0800774c
 8006598:	0800774c 	.word	0x0800774c
 800659c:	08007750 	.word	0x08007750

080065a0 <__retarget_lock_init_recursive>:
 80065a0:	4770      	bx	lr

080065a2 <__retarget_lock_acquire_recursive>:
 80065a2:	4770      	bx	lr

080065a4 <__retarget_lock_release_recursive>:
 80065a4:	4770      	bx	lr

080065a6 <memcpy>:
 80065a6:	440a      	add	r2, r1
 80065a8:	4291      	cmp	r1, r2
 80065aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80065ae:	d100      	bne.n	80065b2 <memcpy+0xc>
 80065b0:	4770      	bx	lr
 80065b2:	b510      	push	{r4, lr}
 80065b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065bc:	4291      	cmp	r1, r2
 80065be:	d1f9      	bne.n	80065b4 <memcpy+0xe>
 80065c0:	bd10      	pop	{r4, pc}
	...

080065c4 <__assert_func>:
 80065c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80065c6:	4614      	mov	r4, r2
 80065c8:	461a      	mov	r2, r3
 80065ca:	4b09      	ldr	r3, [pc, #36]	@ (80065f0 <__assert_func+0x2c>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4605      	mov	r5, r0
 80065d0:	68d8      	ldr	r0, [r3, #12]
 80065d2:	b14c      	cbz	r4, 80065e8 <__assert_func+0x24>
 80065d4:	4b07      	ldr	r3, [pc, #28]	@ (80065f4 <__assert_func+0x30>)
 80065d6:	9100      	str	r1, [sp, #0]
 80065d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80065dc:	4906      	ldr	r1, [pc, #24]	@ (80065f8 <__assert_func+0x34>)
 80065de:	462b      	mov	r3, r5
 80065e0:	f000 fc9e 	bl	8006f20 <fiprintf>
 80065e4:	f000 fcd8 	bl	8006f98 <abort>
 80065e8:	4b04      	ldr	r3, [pc, #16]	@ (80065fc <__assert_func+0x38>)
 80065ea:	461c      	mov	r4, r3
 80065ec:	e7f3      	b.n	80065d6 <__assert_func+0x12>
 80065ee:	bf00      	nop
 80065f0:	20000024 	.word	0x20000024
 80065f4:	080076d3 	.word	0x080076d3
 80065f8:	080076e0 	.word	0x080076e0
 80065fc:	0800770e 	.word	0x0800770e

08006600 <_free_r>:
 8006600:	b538      	push	{r3, r4, r5, lr}
 8006602:	4605      	mov	r5, r0
 8006604:	2900      	cmp	r1, #0
 8006606:	d041      	beq.n	800668c <_free_r+0x8c>
 8006608:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800660c:	1f0c      	subs	r4, r1, #4
 800660e:	2b00      	cmp	r3, #0
 8006610:	bfb8      	it	lt
 8006612:	18e4      	addlt	r4, r4, r3
 8006614:	f000 f8e8 	bl	80067e8 <__malloc_lock>
 8006618:	4a1d      	ldr	r2, [pc, #116]	@ (8006690 <_free_r+0x90>)
 800661a:	6813      	ldr	r3, [r2, #0]
 800661c:	b933      	cbnz	r3, 800662c <_free_r+0x2c>
 800661e:	6063      	str	r3, [r4, #4]
 8006620:	6014      	str	r4, [r2, #0]
 8006622:	4628      	mov	r0, r5
 8006624:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006628:	f000 b8e4 	b.w	80067f4 <__malloc_unlock>
 800662c:	42a3      	cmp	r3, r4
 800662e:	d908      	bls.n	8006642 <_free_r+0x42>
 8006630:	6820      	ldr	r0, [r4, #0]
 8006632:	1821      	adds	r1, r4, r0
 8006634:	428b      	cmp	r3, r1
 8006636:	bf01      	itttt	eq
 8006638:	6819      	ldreq	r1, [r3, #0]
 800663a:	685b      	ldreq	r3, [r3, #4]
 800663c:	1809      	addeq	r1, r1, r0
 800663e:	6021      	streq	r1, [r4, #0]
 8006640:	e7ed      	b.n	800661e <_free_r+0x1e>
 8006642:	461a      	mov	r2, r3
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	b10b      	cbz	r3, 800664c <_free_r+0x4c>
 8006648:	42a3      	cmp	r3, r4
 800664a:	d9fa      	bls.n	8006642 <_free_r+0x42>
 800664c:	6811      	ldr	r1, [r2, #0]
 800664e:	1850      	adds	r0, r2, r1
 8006650:	42a0      	cmp	r0, r4
 8006652:	d10b      	bne.n	800666c <_free_r+0x6c>
 8006654:	6820      	ldr	r0, [r4, #0]
 8006656:	4401      	add	r1, r0
 8006658:	1850      	adds	r0, r2, r1
 800665a:	4283      	cmp	r3, r0
 800665c:	6011      	str	r1, [r2, #0]
 800665e:	d1e0      	bne.n	8006622 <_free_r+0x22>
 8006660:	6818      	ldr	r0, [r3, #0]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	6053      	str	r3, [r2, #4]
 8006666:	4408      	add	r0, r1
 8006668:	6010      	str	r0, [r2, #0]
 800666a:	e7da      	b.n	8006622 <_free_r+0x22>
 800666c:	d902      	bls.n	8006674 <_free_r+0x74>
 800666e:	230c      	movs	r3, #12
 8006670:	602b      	str	r3, [r5, #0]
 8006672:	e7d6      	b.n	8006622 <_free_r+0x22>
 8006674:	6820      	ldr	r0, [r4, #0]
 8006676:	1821      	adds	r1, r4, r0
 8006678:	428b      	cmp	r3, r1
 800667a:	bf04      	itt	eq
 800667c:	6819      	ldreq	r1, [r3, #0]
 800667e:	685b      	ldreq	r3, [r3, #4]
 8006680:	6063      	str	r3, [r4, #4]
 8006682:	bf04      	itt	eq
 8006684:	1809      	addeq	r1, r1, r0
 8006686:	6021      	streq	r1, [r4, #0]
 8006688:	6054      	str	r4, [r2, #4]
 800668a:	e7ca      	b.n	8006622 <_free_r+0x22>
 800668c:	bd38      	pop	{r3, r4, r5, pc}
 800668e:	bf00      	nop
 8006690:	20000554 	.word	0x20000554

08006694 <malloc>:
 8006694:	4b02      	ldr	r3, [pc, #8]	@ (80066a0 <malloc+0xc>)
 8006696:	4601      	mov	r1, r0
 8006698:	6818      	ldr	r0, [r3, #0]
 800669a:	f000 b825 	b.w	80066e8 <_malloc_r>
 800669e:	bf00      	nop
 80066a0:	20000024 	.word	0x20000024

080066a4 <sbrk_aligned>:
 80066a4:	b570      	push	{r4, r5, r6, lr}
 80066a6:	4e0f      	ldr	r6, [pc, #60]	@ (80066e4 <sbrk_aligned+0x40>)
 80066a8:	460c      	mov	r4, r1
 80066aa:	6831      	ldr	r1, [r6, #0]
 80066ac:	4605      	mov	r5, r0
 80066ae:	b911      	cbnz	r1, 80066b6 <sbrk_aligned+0x12>
 80066b0:	f000 fc62 	bl	8006f78 <_sbrk_r>
 80066b4:	6030      	str	r0, [r6, #0]
 80066b6:	4621      	mov	r1, r4
 80066b8:	4628      	mov	r0, r5
 80066ba:	f000 fc5d 	bl	8006f78 <_sbrk_r>
 80066be:	1c43      	adds	r3, r0, #1
 80066c0:	d103      	bne.n	80066ca <sbrk_aligned+0x26>
 80066c2:	f04f 34ff 	mov.w	r4, #4294967295
 80066c6:	4620      	mov	r0, r4
 80066c8:	bd70      	pop	{r4, r5, r6, pc}
 80066ca:	1cc4      	adds	r4, r0, #3
 80066cc:	f024 0403 	bic.w	r4, r4, #3
 80066d0:	42a0      	cmp	r0, r4
 80066d2:	d0f8      	beq.n	80066c6 <sbrk_aligned+0x22>
 80066d4:	1a21      	subs	r1, r4, r0
 80066d6:	4628      	mov	r0, r5
 80066d8:	f000 fc4e 	bl	8006f78 <_sbrk_r>
 80066dc:	3001      	adds	r0, #1
 80066de:	d1f2      	bne.n	80066c6 <sbrk_aligned+0x22>
 80066e0:	e7ef      	b.n	80066c2 <sbrk_aligned+0x1e>
 80066e2:	bf00      	nop
 80066e4:	20000550 	.word	0x20000550

080066e8 <_malloc_r>:
 80066e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066ec:	1ccd      	adds	r5, r1, #3
 80066ee:	f025 0503 	bic.w	r5, r5, #3
 80066f2:	3508      	adds	r5, #8
 80066f4:	2d0c      	cmp	r5, #12
 80066f6:	bf38      	it	cc
 80066f8:	250c      	movcc	r5, #12
 80066fa:	2d00      	cmp	r5, #0
 80066fc:	4606      	mov	r6, r0
 80066fe:	db01      	blt.n	8006704 <_malloc_r+0x1c>
 8006700:	42a9      	cmp	r1, r5
 8006702:	d904      	bls.n	800670e <_malloc_r+0x26>
 8006704:	230c      	movs	r3, #12
 8006706:	6033      	str	r3, [r6, #0]
 8006708:	2000      	movs	r0, #0
 800670a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800670e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80067e4 <_malloc_r+0xfc>
 8006712:	f000 f869 	bl	80067e8 <__malloc_lock>
 8006716:	f8d8 3000 	ldr.w	r3, [r8]
 800671a:	461c      	mov	r4, r3
 800671c:	bb44      	cbnz	r4, 8006770 <_malloc_r+0x88>
 800671e:	4629      	mov	r1, r5
 8006720:	4630      	mov	r0, r6
 8006722:	f7ff ffbf 	bl	80066a4 <sbrk_aligned>
 8006726:	1c43      	adds	r3, r0, #1
 8006728:	4604      	mov	r4, r0
 800672a:	d158      	bne.n	80067de <_malloc_r+0xf6>
 800672c:	f8d8 4000 	ldr.w	r4, [r8]
 8006730:	4627      	mov	r7, r4
 8006732:	2f00      	cmp	r7, #0
 8006734:	d143      	bne.n	80067be <_malloc_r+0xd6>
 8006736:	2c00      	cmp	r4, #0
 8006738:	d04b      	beq.n	80067d2 <_malloc_r+0xea>
 800673a:	6823      	ldr	r3, [r4, #0]
 800673c:	4639      	mov	r1, r7
 800673e:	4630      	mov	r0, r6
 8006740:	eb04 0903 	add.w	r9, r4, r3
 8006744:	f000 fc18 	bl	8006f78 <_sbrk_r>
 8006748:	4581      	cmp	r9, r0
 800674a:	d142      	bne.n	80067d2 <_malloc_r+0xea>
 800674c:	6821      	ldr	r1, [r4, #0]
 800674e:	1a6d      	subs	r5, r5, r1
 8006750:	4629      	mov	r1, r5
 8006752:	4630      	mov	r0, r6
 8006754:	f7ff ffa6 	bl	80066a4 <sbrk_aligned>
 8006758:	3001      	adds	r0, #1
 800675a:	d03a      	beq.n	80067d2 <_malloc_r+0xea>
 800675c:	6823      	ldr	r3, [r4, #0]
 800675e:	442b      	add	r3, r5
 8006760:	6023      	str	r3, [r4, #0]
 8006762:	f8d8 3000 	ldr.w	r3, [r8]
 8006766:	685a      	ldr	r2, [r3, #4]
 8006768:	bb62      	cbnz	r2, 80067c4 <_malloc_r+0xdc>
 800676a:	f8c8 7000 	str.w	r7, [r8]
 800676e:	e00f      	b.n	8006790 <_malloc_r+0xa8>
 8006770:	6822      	ldr	r2, [r4, #0]
 8006772:	1b52      	subs	r2, r2, r5
 8006774:	d420      	bmi.n	80067b8 <_malloc_r+0xd0>
 8006776:	2a0b      	cmp	r2, #11
 8006778:	d917      	bls.n	80067aa <_malloc_r+0xc2>
 800677a:	1961      	adds	r1, r4, r5
 800677c:	42a3      	cmp	r3, r4
 800677e:	6025      	str	r5, [r4, #0]
 8006780:	bf18      	it	ne
 8006782:	6059      	strne	r1, [r3, #4]
 8006784:	6863      	ldr	r3, [r4, #4]
 8006786:	bf08      	it	eq
 8006788:	f8c8 1000 	streq.w	r1, [r8]
 800678c:	5162      	str	r2, [r4, r5]
 800678e:	604b      	str	r3, [r1, #4]
 8006790:	4630      	mov	r0, r6
 8006792:	f000 f82f 	bl	80067f4 <__malloc_unlock>
 8006796:	f104 000b 	add.w	r0, r4, #11
 800679a:	1d23      	adds	r3, r4, #4
 800679c:	f020 0007 	bic.w	r0, r0, #7
 80067a0:	1ac2      	subs	r2, r0, r3
 80067a2:	bf1c      	itt	ne
 80067a4:	1a1b      	subne	r3, r3, r0
 80067a6:	50a3      	strne	r3, [r4, r2]
 80067a8:	e7af      	b.n	800670a <_malloc_r+0x22>
 80067aa:	6862      	ldr	r2, [r4, #4]
 80067ac:	42a3      	cmp	r3, r4
 80067ae:	bf0c      	ite	eq
 80067b0:	f8c8 2000 	streq.w	r2, [r8]
 80067b4:	605a      	strne	r2, [r3, #4]
 80067b6:	e7eb      	b.n	8006790 <_malloc_r+0xa8>
 80067b8:	4623      	mov	r3, r4
 80067ba:	6864      	ldr	r4, [r4, #4]
 80067bc:	e7ae      	b.n	800671c <_malloc_r+0x34>
 80067be:	463c      	mov	r4, r7
 80067c0:	687f      	ldr	r7, [r7, #4]
 80067c2:	e7b6      	b.n	8006732 <_malloc_r+0x4a>
 80067c4:	461a      	mov	r2, r3
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	42a3      	cmp	r3, r4
 80067ca:	d1fb      	bne.n	80067c4 <_malloc_r+0xdc>
 80067cc:	2300      	movs	r3, #0
 80067ce:	6053      	str	r3, [r2, #4]
 80067d0:	e7de      	b.n	8006790 <_malloc_r+0xa8>
 80067d2:	230c      	movs	r3, #12
 80067d4:	6033      	str	r3, [r6, #0]
 80067d6:	4630      	mov	r0, r6
 80067d8:	f000 f80c 	bl	80067f4 <__malloc_unlock>
 80067dc:	e794      	b.n	8006708 <_malloc_r+0x20>
 80067de:	6005      	str	r5, [r0, #0]
 80067e0:	e7d6      	b.n	8006790 <_malloc_r+0xa8>
 80067e2:	bf00      	nop
 80067e4:	20000554 	.word	0x20000554

080067e8 <__malloc_lock>:
 80067e8:	4801      	ldr	r0, [pc, #4]	@ (80067f0 <__malloc_lock+0x8>)
 80067ea:	f7ff beda 	b.w	80065a2 <__retarget_lock_acquire_recursive>
 80067ee:	bf00      	nop
 80067f0:	2000054c 	.word	0x2000054c

080067f4 <__malloc_unlock>:
 80067f4:	4801      	ldr	r0, [pc, #4]	@ (80067fc <__malloc_unlock+0x8>)
 80067f6:	f7ff bed5 	b.w	80065a4 <__retarget_lock_release_recursive>
 80067fa:	bf00      	nop
 80067fc:	2000054c 	.word	0x2000054c

08006800 <__ssputs_r>:
 8006800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006804:	688e      	ldr	r6, [r1, #8]
 8006806:	461f      	mov	r7, r3
 8006808:	42be      	cmp	r6, r7
 800680a:	680b      	ldr	r3, [r1, #0]
 800680c:	4682      	mov	sl, r0
 800680e:	460c      	mov	r4, r1
 8006810:	4690      	mov	r8, r2
 8006812:	d82d      	bhi.n	8006870 <__ssputs_r+0x70>
 8006814:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006818:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800681c:	d026      	beq.n	800686c <__ssputs_r+0x6c>
 800681e:	6965      	ldr	r5, [r4, #20]
 8006820:	6909      	ldr	r1, [r1, #16]
 8006822:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006826:	eba3 0901 	sub.w	r9, r3, r1
 800682a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800682e:	1c7b      	adds	r3, r7, #1
 8006830:	444b      	add	r3, r9
 8006832:	106d      	asrs	r5, r5, #1
 8006834:	429d      	cmp	r5, r3
 8006836:	bf38      	it	cc
 8006838:	461d      	movcc	r5, r3
 800683a:	0553      	lsls	r3, r2, #21
 800683c:	d527      	bpl.n	800688e <__ssputs_r+0x8e>
 800683e:	4629      	mov	r1, r5
 8006840:	f7ff ff52 	bl	80066e8 <_malloc_r>
 8006844:	4606      	mov	r6, r0
 8006846:	b360      	cbz	r0, 80068a2 <__ssputs_r+0xa2>
 8006848:	6921      	ldr	r1, [r4, #16]
 800684a:	464a      	mov	r2, r9
 800684c:	f7ff feab 	bl	80065a6 <memcpy>
 8006850:	89a3      	ldrh	r3, [r4, #12]
 8006852:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006856:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800685a:	81a3      	strh	r3, [r4, #12]
 800685c:	6126      	str	r6, [r4, #16]
 800685e:	6165      	str	r5, [r4, #20]
 8006860:	444e      	add	r6, r9
 8006862:	eba5 0509 	sub.w	r5, r5, r9
 8006866:	6026      	str	r6, [r4, #0]
 8006868:	60a5      	str	r5, [r4, #8]
 800686a:	463e      	mov	r6, r7
 800686c:	42be      	cmp	r6, r7
 800686e:	d900      	bls.n	8006872 <__ssputs_r+0x72>
 8006870:	463e      	mov	r6, r7
 8006872:	6820      	ldr	r0, [r4, #0]
 8006874:	4632      	mov	r2, r6
 8006876:	4641      	mov	r1, r8
 8006878:	f000 fb64 	bl	8006f44 <memmove>
 800687c:	68a3      	ldr	r3, [r4, #8]
 800687e:	1b9b      	subs	r3, r3, r6
 8006880:	60a3      	str	r3, [r4, #8]
 8006882:	6823      	ldr	r3, [r4, #0]
 8006884:	4433      	add	r3, r6
 8006886:	6023      	str	r3, [r4, #0]
 8006888:	2000      	movs	r0, #0
 800688a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800688e:	462a      	mov	r2, r5
 8006890:	f000 fb89 	bl	8006fa6 <_realloc_r>
 8006894:	4606      	mov	r6, r0
 8006896:	2800      	cmp	r0, #0
 8006898:	d1e0      	bne.n	800685c <__ssputs_r+0x5c>
 800689a:	6921      	ldr	r1, [r4, #16]
 800689c:	4650      	mov	r0, sl
 800689e:	f7ff feaf 	bl	8006600 <_free_r>
 80068a2:	230c      	movs	r3, #12
 80068a4:	f8ca 3000 	str.w	r3, [sl]
 80068a8:	89a3      	ldrh	r3, [r4, #12]
 80068aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068ae:	81a3      	strh	r3, [r4, #12]
 80068b0:	f04f 30ff 	mov.w	r0, #4294967295
 80068b4:	e7e9      	b.n	800688a <__ssputs_r+0x8a>
	...

080068b8 <_svfiprintf_r>:
 80068b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068bc:	4698      	mov	r8, r3
 80068be:	898b      	ldrh	r3, [r1, #12]
 80068c0:	061b      	lsls	r3, r3, #24
 80068c2:	b09d      	sub	sp, #116	@ 0x74
 80068c4:	4607      	mov	r7, r0
 80068c6:	460d      	mov	r5, r1
 80068c8:	4614      	mov	r4, r2
 80068ca:	d510      	bpl.n	80068ee <_svfiprintf_r+0x36>
 80068cc:	690b      	ldr	r3, [r1, #16]
 80068ce:	b973      	cbnz	r3, 80068ee <_svfiprintf_r+0x36>
 80068d0:	2140      	movs	r1, #64	@ 0x40
 80068d2:	f7ff ff09 	bl	80066e8 <_malloc_r>
 80068d6:	6028      	str	r0, [r5, #0]
 80068d8:	6128      	str	r0, [r5, #16]
 80068da:	b930      	cbnz	r0, 80068ea <_svfiprintf_r+0x32>
 80068dc:	230c      	movs	r3, #12
 80068de:	603b      	str	r3, [r7, #0]
 80068e0:	f04f 30ff 	mov.w	r0, #4294967295
 80068e4:	b01d      	add	sp, #116	@ 0x74
 80068e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ea:	2340      	movs	r3, #64	@ 0x40
 80068ec:	616b      	str	r3, [r5, #20]
 80068ee:	2300      	movs	r3, #0
 80068f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80068f2:	2320      	movs	r3, #32
 80068f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80068f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80068fc:	2330      	movs	r3, #48	@ 0x30
 80068fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006a9c <_svfiprintf_r+0x1e4>
 8006902:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006906:	f04f 0901 	mov.w	r9, #1
 800690a:	4623      	mov	r3, r4
 800690c:	469a      	mov	sl, r3
 800690e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006912:	b10a      	cbz	r2, 8006918 <_svfiprintf_r+0x60>
 8006914:	2a25      	cmp	r2, #37	@ 0x25
 8006916:	d1f9      	bne.n	800690c <_svfiprintf_r+0x54>
 8006918:	ebba 0b04 	subs.w	fp, sl, r4
 800691c:	d00b      	beq.n	8006936 <_svfiprintf_r+0x7e>
 800691e:	465b      	mov	r3, fp
 8006920:	4622      	mov	r2, r4
 8006922:	4629      	mov	r1, r5
 8006924:	4638      	mov	r0, r7
 8006926:	f7ff ff6b 	bl	8006800 <__ssputs_r>
 800692a:	3001      	adds	r0, #1
 800692c:	f000 80a7 	beq.w	8006a7e <_svfiprintf_r+0x1c6>
 8006930:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006932:	445a      	add	r2, fp
 8006934:	9209      	str	r2, [sp, #36]	@ 0x24
 8006936:	f89a 3000 	ldrb.w	r3, [sl]
 800693a:	2b00      	cmp	r3, #0
 800693c:	f000 809f 	beq.w	8006a7e <_svfiprintf_r+0x1c6>
 8006940:	2300      	movs	r3, #0
 8006942:	f04f 32ff 	mov.w	r2, #4294967295
 8006946:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800694a:	f10a 0a01 	add.w	sl, sl, #1
 800694e:	9304      	str	r3, [sp, #16]
 8006950:	9307      	str	r3, [sp, #28]
 8006952:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006956:	931a      	str	r3, [sp, #104]	@ 0x68
 8006958:	4654      	mov	r4, sl
 800695a:	2205      	movs	r2, #5
 800695c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006960:	484e      	ldr	r0, [pc, #312]	@ (8006a9c <_svfiprintf_r+0x1e4>)
 8006962:	f7f9 fc3d 	bl	80001e0 <memchr>
 8006966:	9a04      	ldr	r2, [sp, #16]
 8006968:	b9d8      	cbnz	r0, 80069a2 <_svfiprintf_r+0xea>
 800696a:	06d0      	lsls	r0, r2, #27
 800696c:	bf44      	itt	mi
 800696e:	2320      	movmi	r3, #32
 8006970:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006974:	0711      	lsls	r1, r2, #28
 8006976:	bf44      	itt	mi
 8006978:	232b      	movmi	r3, #43	@ 0x2b
 800697a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800697e:	f89a 3000 	ldrb.w	r3, [sl]
 8006982:	2b2a      	cmp	r3, #42	@ 0x2a
 8006984:	d015      	beq.n	80069b2 <_svfiprintf_r+0xfa>
 8006986:	9a07      	ldr	r2, [sp, #28]
 8006988:	4654      	mov	r4, sl
 800698a:	2000      	movs	r0, #0
 800698c:	f04f 0c0a 	mov.w	ip, #10
 8006990:	4621      	mov	r1, r4
 8006992:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006996:	3b30      	subs	r3, #48	@ 0x30
 8006998:	2b09      	cmp	r3, #9
 800699a:	d94b      	bls.n	8006a34 <_svfiprintf_r+0x17c>
 800699c:	b1b0      	cbz	r0, 80069cc <_svfiprintf_r+0x114>
 800699e:	9207      	str	r2, [sp, #28]
 80069a0:	e014      	b.n	80069cc <_svfiprintf_r+0x114>
 80069a2:	eba0 0308 	sub.w	r3, r0, r8
 80069a6:	fa09 f303 	lsl.w	r3, r9, r3
 80069aa:	4313      	orrs	r3, r2
 80069ac:	9304      	str	r3, [sp, #16]
 80069ae:	46a2      	mov	sl, r4
 80069b0:	e7d2      	b.n	8006958 <_svfiprintf_r+0xa0>
 80069b2:	9b03      	ldr	r3, [sp, #12]
 80069b4:	1d19      	adds	r1, r3, #4
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	9103      	str	r1, [sp, #12]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	bfbb      	ittet	lt
 80069be:	425b      	neglt	r3, r3
 80069c0:	f042 0202 	orrlt.w	r2, r2, #2
 80069c4:	9307      	strge	r3, [sp, #28]
 80069c6:	9307      	strlt	r3, [sp, #28]
 80069c8:	bfb8      	it	lt
 80069ca:	9204      	strlt	r2, [sp, #16]
 80069cc:	7823      	ldrb	r3, [r4, #0]
 80069ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80069d0:	d10a      	bne.n	80069e8 <_svfiprintf_r+0x130>
 80069d2:	7863      	ldrb	r3, [r4, #1]
 80069d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80069d6:	d132      	bne.n	8006a3e <_svfiprintf_r+0x186>
 80069d8:	9b03      	ldr	r3, [sp, #12]
 80069da:	1d1a      	adds	r2, r3, #4
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	9203      	str	r2, [sp, #12]
 80069e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80069e4:	3402      	adds	r4, #2
 80069e6:	9305      	str	r3, [sp, #20]
 80069e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006aac <_svfiprintf_r+0x1f4>
 80069ec:	7821      	ldrb	r1, [r4, #0]
 80069ee:	2203      	movs	r2, #3
 80069f0:	4650      	mov	r0, sl
 80069f2:	f7f9 fbf5 	bl	80001e0 <memchr>
 80069f6:	b138      	cbz	r0, 8006a08 <_svfiprintf_r+0x150>
 80069f8:	9b04      	ldr	r3, [sp, #16]
 80069fa:	eba0 000a 	sub.w	r0, r0, sl
 80069fe:	2240      	movs	r2, #64	@ 0x40
 8006a00:	4082      	lsls	r2, r0
 8006a02:	4313      	orrs	r3, r2
 8006a04:	3401      	adds	r4, #1
 8006a06:	9304      	str	r3, [sp, #16]
 8006a08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a0c:	4824      	ldr	r0, [pc, #144]	@ (8006aa0 <_svfiprintf_r+0x1e8>)
 8006a0e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006a12:	2206      	movs	r2, #6
 8006a14:	f7f9 fbe4 	bl	80001e0 <memchr>
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	d036      	beq.n	8006a8a <_svfiprintf_r+0x1d2>
 8006a1c:	4b21      	ldr	r3, [pc, #132]	@ (8006aa4 <_svfiprintf_r+0x1ec>)
 8006a1e:	bb1b      	cbnz	r3, 8006a68 <_svfiprintf_r+0x1b0>
 8006a20:	9b03      	ldr	r3, [sp, #12]
 8006a22:	3307      	adds	r3, #7
 8006a24:	f023 0307 	bic.w	r3, r3, #7
 8006a28:	3308      	adds	r3, #8
 8006a2a:	9303      	str	r3, [sp, #12]
 8006a2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a2e:	4433      	add	r3, r6
 8006a30:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a32:	e76a      	b.n	800690a <_svfiprintf_r+0x52>
 8006a34:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a38:	460c      	mov	r4, r1
 8006a3a:	2001      	movs	r0, #1
 8006a3c:	e7a8      	b.n	8006990 <_svfiprintf_r+0xd8>
 8006a3e:	2300      	movs	r3, #0
 8006a40:	3401      	adds	r4, #1
 8006a42:	9305      	str	r3, [sp, #20]
 8006a44:	4619      	mov	r1, r3
 8006a46:	f04f 0c0a 	mov.w	ip, #10
 8006a4a:	4620      	mov	r0, r4
 8006a4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a50:	3a30      	subs	r2, #48	@ 0x30
 8006a52:	2a09      	cmp	r2, #9
 8006a54:	d903      	bls.n	8006a5e <_svfiprintf_r+0x1a6>
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d0c6      	beq.n	80069e8 <_svfiprintf_r+0x130>
 8006a5a:	9105      	str	r1, [sp, #20]
 8006a5c:	e7c4      	b.n	80069e8 <_svfiprintf_r+0x130>
 8006a5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a62:	4604      	mov	r4, r0
 8006a64:	2301      	movs	r3, #1
 8006a66:	e7f0      	b.n	8006a4a <_svfiprintf_r+0x192>
 8006a68:	ab03      	add	r3, sp, #12
 8006a6a:	9300      	str	r3, [sp, #0]
 8006a6c:	462a      	mov	r2, r5
 8006a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8006aa8 <_svfiprintf_r+0x1f0>)
 8006a70:	a904      	add	r1, sp, #16
 8006a72:	4638      	mov	r0, r7
 8006a74:	f3af 8000 	nop.w
 8006a78:	1c42      	adds	r2, r0, #1
 8006a7a:	4606      	mov	r6, r0
 8006a7c:	d1d6      	bne.n	8006a2c <_svfiprintf_r+0x174>
 8006a7e:	89ab      	ldrh	r3, [r5, #12]
 8006a80:	065b      	lsls	r3, r3, #25
 8006a82:	f53f af2d 	bmi.w	80068e0 <_svfiprintf_r+0x28>
 8006a86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a88:	e72c      	b.n	80068e4 <_svfiprintf_r+0x2c>
 8006a8a:	ab03      	add	r3, sp, #12
 8006a8c:	9300      	str	r3, [sp, #0]
 8006a8e:	462a      	mov	r2, r5
 8006a90:	4b05      	ldr	r3, [pc, #20]	@ (8006aa8 <_svfiprintf_r+0x1f0>)
 8006a92:	a904      	add	r1, sp, #16
 8006a94:	4638      	mov	r0, r7
 8006a96:	f000 f879 	bl	8006b8c <_printf_i>
 8006a9a:	e7ed      	b.n	8006a78 <_svfiprintf_r+0x1c0>
 8006a9c:	0800770f 	.word	0x0800770f
 8006aa0:	08007719 	.word	0x08007719
 8006aa4:	00000000 	.word	0x00000000
 8006aa8:	08006801 	.word	0x08006801
 8006aac:	08007715 	.word	0x08007715

08006ab0 <_printf_common>:
 8006ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab4:	4616      	mov	r6, r2
 8006ab6:	4698      	mov	r8, r3
 8006ab8:	688a      	ldr	r2, [r1, #8]
 8006aba:	690b      	ldr	r3, [r1, #16]
 8006abc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	bfb8      	it	lt
 8006ac4:	4613      	movlt	r3, r2
 8006ac6:	6033      	str	r3, [r6, #0]
 8006ac8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006acc:	4607      	mov	r7, r0
 8006ace:	460c      	mov	r4, r1
 8006ad0:	b10a      	cbz	r2, 8006ad6 <_printf_common+0x26>
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	6033      	str	r3, [r6, #0]
 8006ad6:	6823      	ldr	r3, [r4, #0]
 8006ad8:	0699      	lsls	r1, r3, #26
 8006ada:	bf42      	ittt	mi
 8006adc:	6833      	ldrmi	r3, [r6, #0]
 8006ade:	3302      	addmi	r3, #2
 8006ae0:	6033      	strmi	r3, [r6, #0]
 8006ae2:	6825      	ldr	r5, [r4, #0]
 8006ae4:	f015 0506 	ands.w	r5, r5, #6
 8006ae8:	d106      	bne.n	8006af8 <_printf_common+0x48>
 8006aea:	f104 0a19 	add.w	sl, r4, #25
 8006aee:	68e3      	ldr	r3, [r4, #12]
 8006af0:	6832      	ldr	r2, [r6, #0]
 8006af2:	1a9b      	subs	r3, r3, r2
 8006af4:	42ab      	cmp	r3, r5
 8006af6:	dc26      	bgt.n	8006b46 <_printf_common+0x96>
 8006af8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006afc:	6822      	ldr	r2, [r4, #0]
 8006afe:	3b00      	subs	r3, #0
 8006b00:	bf18      	it	ne
 8006b02:	2301      	movne	r3, #1
 8006b04:	0692      	lsls	r2, r2, #26
 8006b06:	d42b      	bmi.n	8006b60 <_printf_common+0xb0>
 8006b08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006b0c:	4641      	mov	r1, r8
 8006b0e:	4638      	mov	r0, r7
 8006b10:	47c8      	blx	r9
 8006b12:	3001      	adds	r0, #1
 8006b14:	d01e      	beq.n	8006b54 <_printf_common+0xa4>
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	6922      	ldr	r2, [r4, #16]
 8006b1a:	f003 0306 	and.w	r3, r3, #6
 8006b1e:	2b04      	cmp	r3, #4
 8006b20:	bf02      	ittt	eq
 8006b22:	68e5      	ldreq	r5, [r4, #12]
 8006b24:	6833      	ldreq	r3, [r6, #0]
 8006b26:	1aed      	subeq	r5, r5, r3
 8006b28:	68a3      	ldr	r3, [r4, #8]
 8006b2a:	bf0c      	ite	eq
 8006b2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b30:	2500      	movne	r5, #0
 8006b32:	4293      	cmp	r3, r2
 8006b34:	bfc4      	itt	gt
 8006b36:	1a9b      	subgt	r3, r3, r2
 8006b38:	18ed      	addgt	r5, r5, r3
 8006b3a:	2600      	movs	r6, #0
 8006b3c:	341a      	adds	r4, #26
 8006b3e:	42b5      	cmp	r5, r6
 8006b40:	d11a      	bne.n	8006b78 <_printf_common+0xc8>
 8006b42:	2000      	movs	r0, #0
 8006b44:	e008      	b.n	8006b58 <_printf_common+0xa8>
 8006b46:	2301      	movs	r3, #1
 8006b48:	4652      	mov	r2, sl
 8006b4a:	4641      	mov	r1, r8
 8006b4c:	4638      	mov	r0, r7
 8006b4e:	47c8      	blx	r9
 8006b50:	3001      	adds	r0, #1
 8006b52:	d103      	bne.n	8006b5c <_printf_common+0xac>
 8006b54:	f04f 30ff 	mov.w	r0, #4294967295
 8006b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b5c:	3501      	adds	r5, #1
 8006b5e:	e7c6      	b.n	8006aee <_printf_common+0x3e>
 8006b60:	18e1      	adds	r1, r4, r3
 8006b62:	1c5a      	adds	r2, r3, #1
 8006b64:	2030      	movs	r0, #48	@ 0x30
 8006b66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b6a:	4422      	add	r2, r4
 8006b6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b74:	3302      	adds	r3, #2
 8006b76:	e7c7      	b.n	8006b08 <_printf_common+0x58>
 8006b78:	2301      	movs	r3, #1
 8006b7a:	4622      	mov	r2, r4
 8006b7c:	4641      	mov	r1, r8
 8006b7e:	4638      	mov	r0, r7
 8006b80:	47c8      	blx	r9
 8006b82:	3001      	adds	r0, #1
 8006b84:	d0e6      	beq.n	8006b54 <_printf_common+0xa4>
 8006b86:	3601      	adds	r6, #1
 8006b88:	e7d9      	b.n	8006b3e <_printf_common+0x8e>
	...

08006b8c <_printf_i>:
 8006b8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b90:	7e0f      	ldrb	r7, [r1, #24]
 8006b92:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b94:	2f78      	cmp	r7, #120	@ 0x78
 8006b96:	4691      	mov	r9, r2
 8006b98:	4680      	mov	r8, r0
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	469a      	mov	sl, r3
 8006b9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ba2:	d807      	bhi.n	8006bb4 <_printf_i+0x28>
 8006ba4:	2f62      	cmp	r7, #98	@ 0x62
 8006ba6:	d80a      	bhi.n	8006bbe <_printf_i+0x32>
 8006ba8:	2f00      	cmp	r7, #0
 8006baa:	f000 80d1 	beq.w	8006d50 <_printf_i+0x1c4>
 8006bae:	2f58      	cmp	r7, #88	@ 0x58
 8006bb0:	f000 80b8 	beq.w	8006d24 <_printf_i+0x198>
 8006bb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006bb8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006bbc:	e03a      	b.n	8006c34 <_printf_i+0xa8>
 8006bbe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006bc2:	2b15      	cmp	r3, #21
 8006bc4:	d8f6      	bhi.n	8006bb4 <_printf_i+0x28>
 8006bc6:	a101      	add	r1, pc, #4	@ (adr r1, 8006bcc <_printf_i+0x40>)
 8006bc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bcc:	08006c25 	.word	0x08006c25
 8006bd0:	08006c39 	.word	0x08006c39
 8006bd4:	08006bb5 	.word	0x08006bb5
 8006bd8:	08006bb5 	.word	0x08006bb5
 8006bdc:	08006bb5 	.word	0x08006bb5
 8006be0:	08006bb5 	.word	0x08006bb5
 8006be4:	08006c39 	.word	0x08006c39
 8006be8:	08006bb5 	.word	0x08006bb5
 8006bec:	08006bb5 	.word	0x08006bb5
 8006bf0:	08006bb5 	.word	0x08006bb5
 8006bf4:	08006bb5 	.word	0x08006bb5
 8006bf8:	08006d37 	.word	0x08006d37
 8006bfc:	08006c63 	.word	0x08006c63
 8006c00:	08006cf1 	.word	0x08006cf1
 8006c04:	08006bb5 	.word	0x08006bb5
 8006c08:	08006bb5 	.word	0x08006bb5
 8006c0c:	08006d59 	.word	0x08006d59
 8006c10:	08006bb5 	.word	0x08006bb5
 8006c14:	08006c63 	.word	0x08006c63
 8006c18:	08006bb5 	.word	0x08006bb5
 8006c1c:	08006bb5 	.word	0x08006bb5
 8006c20:	08006cf9 	.word	0x08006cf9
 8006c24:	6833      	ldr	r3, [r6, #0]
 8006c26:	1d1a      	adds	r2, r3, #4
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	6032      	str	r2, [r6, #0]
 8006c2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c34:	2301      	movs	r3, #1
 8006c36:	e09c      	b.n	8006d72 <_printf_i+0x1e6>
 8006c38:	6833      	ldr	r3, [r6, #0]
 8006c3a:	6820      	ldr	r0, [r4, #0]
 8006c3c:	1d19      	adds	r1, r3, #4
 8006c3e:	6031      	str	r1, [r6, #0]
 8006c40:	0606      	lsls	r6, r0, #24
 8006c42:	d501      	bpl.n	8006c48 <_printf_i+0xbc>
 8006c44:	681d      	ldr	r5, [r3, #0]
 8006c46:	e003      	b.n	8006c50 <_printf_i+0xc4>
 8006c48:	0645      	lsls	r5, r0, #25
 8006c4a:	d5fb      	bpl.n	8006c44 <_printf_i+0xb8>
 8006c4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c50:	2d00      	cmp	r5, #0
 8006c52:	da03      	bge.n	8006c5c <_printf_i+0xd0>
 8006c54:	232d      	movs	r3, #45	@ 0x2d
 8006c56:	426d      	negs	r5, r5
 8006c58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c5c:	4858      	ldr	r0, [pc, #352]	@ (8006dc0 <_printf_i+0x234>)
 8006c5e:	230a      	movs	r3, #10
 8006c60:	e011      	b.n	8006c86 <_printf_i+0xfa>
 8006c62:	6821      	ldr	r1, [r4, #0]
 8006c64:	6833      	ldr	r3, [r6, #0]
 8006c66:	0608      	lsls	r0, r1, #24
 8006c68:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c6c:	d402      	bmi.n	8006c74 <_printf_i+0xe8>
 8006c6e:	0649      	lsls	r1, r1, #25
 8006c70:	bf48      	it	mi
 8006c72:	b2ad      	uxthmi	r5, r5
 8006c74:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c76:	4852      	ldr	r0, [pc, #328]	@ (8006dc0 <_printf_i+0x234>)
 8006c78:	6033      	str	r3, [r6, #0]
 8006c7a:	bf14      	ite	ne
 8006c7c:	230a      	movne	r3, #10
 8006c7e:	2308      	moveq	r3, #8
 8006c80:	2100      	movs	r1, #0
 8006c82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c86:	6866      	ldr	r6, [r4, #4]
 8006c88:	60a6      	str	r6, [r4, #8]
 8006c8a:	2e00      	cmp	r6, #0
 8006c8c:	db05      	blt.n	8006c9a <_printf_i+0x10e>
 8006c8e:	6821      	ldr	r1, [r4, #0]
 8006c90:	432e      	orrs	r6, r5
 8006c92:	f021 0104 	bic.w	r1, r1, #4
 8006c96:	6021      	str	r1, [r4, #0]
 8006c98:	d04b      	beq.n	8006d32 <_printf_i+0x1a6>
 8006c9a:	4616      	mov	r6, r2
 8006c9c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ca0:	fb03 5711 	mls	r7, r3, r1, r5
 8006ca4:	5dc7      	ldrb	r7, [r0, r7]
 8006ca6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006caa:	462f      	mov	r7, r5
 8006cac:	42bb      	cmp	r3, r7
 8006cae:	460d      	mov	r5, r1
 8006cb0:	d9f4      	bls.n	8006c9c <_printf_i+0x110>
 8006cb2:	2b08      	cmp	r3, #8
 8006cb4:	d10b      	bne.n	8006cce <_printf_i+0x142>
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	07df      	lsls	r7, r3, #31
 8006cba:	d508      	bpl.n	8006cce <_printf_i+0x142>
 8006cbc:	6923      	ldr	r3, [r4, #16]
 8006cbe:	6861      	ldr	r1, [r4, #4]
 8006cc0:	4299      	cmp	r1, r3
 8006cc2:	bfde      	ittt	le
 8006cc4:	2330      	movle	r3, #48	@ 0x30
 8006cc6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006cca:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006cce:	1b92      	subs	r2, r2, r6
 8006cd0:	6122      	str	r2, [r4, #16]
 8006cd2:	f8cd a000 	str.w	sl, [sp]
 8006cd6:	464b      	mov	r3, r9
 8006cd8:	aa03      	add	r2, sp, #12
 8006cda:	4621      	mov	r1, r4
 8006cdc:	4640      	mov	r0, r8
 8006cde:	f7ff fee7 	bl	8006ab0 <_printf_common>
 8006ce2:	3001      	adds	r0, #1
 8006ce4:	d14a      	bne.n	8006d7c <_printf_i+0x1f0>
 8006ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8006cea:	b004      	add	sp, #16
 8006cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	f043 0320 	orr.w	r3, r3, #32
 8006cf6:	6023      	str	r3, [r4, #0]
 8006cf8:	4832      	ldr	r0, [pc, #200]	@ (8006dc4 <_printf_i+0x238>)
 8006cfa:	2778      	movs	r7, #120	@ 0x78
 8006cfc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d00:	6823      	ldr	r3, [r4, #0]
 8006d02:	6831      	ldr	r1, [r6, #0]
 8006d04:	061f      	lsls	r7, r3, #24
 8006d06:	f851 5b04 	ldr.w	r5, [r1], #4
 8006d0a:	d402      	bmi.n	8006d12 <_printf_i+0x186>
 8006d0c:	065f      	lsls	r7, r3, #25
 8006d0e:	bf48      	it	mi
 8006d10:	b2ad      	uxthmi	r5, r5
 8006d12:	6031      	str	r1, [r6, #0]
 8006d14:	07d9      	lsls	r1, r3, #31
 8006d16:	bf44      	itt	mi
 8006d18:	f043 0320 	orrmi.w	r3, r3, #32
 8006d1c:	6023      	strmi	r3, [r4, #0]
 8006d1e:	b11d      	cbz	r5, 8006d28 <_printf_i+0x19c>
 8006d20:	2310      	movs	r3, #16
 8006d22:	e7ad      	b.n	8006c80 <_printf_i+0xf4>
 8006d24:	4826      	ldr	r0, [pc, #152]	@ (8006dc0 <_printf_i+0x234>)
 8006d26:	e7e9      	b.n	8006cfc <_printf_i+0x170>
 8006d28:	6823      	ldr	r3, [r4, #0]
 8006d2a:	f023 0320 	bic.w	r3, r3, #32
 8006d2e:	6023      	str	r3, [r4, #0]
 8006d30:	e7f6      	b.n	8006d20 <_printf_i+0x194>
 8006d32:	4616      	mov	r6, r2
 8006d34:	e7bd      	b.n	8006cb2 <_printf_i+0x126>
 8006d36:	6833      	ldr	r3, [r6, #0]
 8006d38:	6825      	ldr	r5, [r4, #0]
 8006d3a:	6961      	ldr	r1, [r4, #20]
 8006d3c:	1d18      	adds	r0, r3, #4
 8006d3e:	6030      	str	r0, [r6, #0]
 8006d40:	062e      	lsls	r6, r5, #24
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	d501      	bpl.n	8006d4a <_printf_i+0x1be>
 8006d46:	6019      	str	r1, [r3, #0]
 8006d48:	e002      	b.n	8006d50 <_printf_i+0x1c4>
 8006d4a:	0668      	lsls	r0, r5, #25
 8006d4c:	d5fb      	bpl.n	8006d46 <_printf_i+0x1ba>
 8006d4e:	8019      	strh	r1, [r3, #0]
 8006d50:	2300      	movs	r3, #0
 8006d52:	6123      	str	r3, [r4, #16]
 8006d54:	4616      	mov	r6, r2
 8006d56:	e7bc      	b.n	8006cd2 <_printf_i+0x146>
 8006d58:	6833      	ldr	r3, [r6, #0]
 8006d5a:	1d1a      	adds	r2, r3, #4
 8006d5c:	6032      	str	r2, [r6, #0]
 8006d5e:	681e      	ldr	r6, [r3, #0]
 8006d60:	6862      	ldr	r2, [r4, #4]
 8006d62:	2100      	movs	r1, #0
 8006d64:	4630      	mov	r0, r6
 8006d66:	f7f9 fa3b 	bl	80001e0 <memchr>
 8006d6a:	b108      	cbz	r0, 8006d70 <_printf_i+0x1e4>
 8006d6c:	1b80      	subs	r0, r0, r6
 8006d6e:	6060      	str	r0, [r4, #4]
 8006d70:	6863      	ldr	r3, [r4, #4]
 8006d72:	6123      	str	r3, [r4, #16]
 8006d74:	2300      	movs	r3, #0
 8006d76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d7a:	e7aa      	b.n	8006cd2 <_printf_i+0x146>
 8006d7c:	6923      	ldr	r3, [r4, #16]
 8006d7e:	4632      	mov	r2, r6
 8006d80:	4649      	mov	r1, r9
 8006d82:	4640      	mov	r0, r8
 8006d84:	47d0      	blx	sl
 8006d86:	3001      	adds	r0, #1
 8006d88:	d0ad      	beq.n	8006ce6 <_printf_i+0x15a>
 8006d8a:	6823      	ldr	r3, [r4, #0]
 8006d8c:	079b      	lsls	r3, r3, #30
 8006d8e:	d413      	bmi.n	8006db8 <_printf_i+0x22c>
 8006d90:	68e0      	ldr	r0, [r4, #12]
 8006d92:	9b03      	ldr	r3, [sp, #12]
 8006d94:	4298      	cmp	r0, r3
 8006d96:	bfb8      	it	lt
 8006d98:	4618      	movlt	r0, r3
 8006d9a:	e7a6      	b.n	8006cea <_printf_i+0x15e>
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	4632      	mov	r2, r6
 8006da0:	4649      	mov	r1, r9
 8006da2:	4640      	mov	r0, r8
 8006da4:	47d0      	blx	sl
 8006da6:	3001      	adds	r0, #1
 8006da8:	d09d      	beq.n	8006ce6 <_printf_i+0x15a>
 8006daa:	3501      	adds	r5, #1
 8006dac:	68e3      	ldr	r3, [r4, #12]
 8006dae:	9903      	ldr	r1, [sp, #12]
 8006db0:	1a5b      	subs	r3, r3, r1
 8006db2:	42ab      	cmp	r3, r5
 8006db4:	dcf2      	bgt.n	8006d9c <_printf_i+0x210>
 8006db6:	e7eb      	b.n	8006d90 <_printf_i+0x204>
 8006db8:	2500      	movs	r5, #0
 8006dba:	f104 0619 	add.w	r6, r4, #25
 8006dbe:	e7f5      	b.n	8006dac <_printf_i+0x220>
 8006dc0:	08007720 	.word	0x08007720
 8006dc4:	08007731 	.word	0x08007731

08006dc8 <__sflush_r>:
 8006dc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd0:	0716      	lsls	r6, r2, #28
 8006dd2:	4605      	mov	r5, r0
 8006dd4:	460c      	mov	r4, r1
 8006dd6:	d454      	bmi.n	8006e82 <__sflush_r+0xba>
 8006dd8:	684b      	ldr	r3, [r1, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	dc02      	bgt.n	8006de4 <__sflush_r+0x1c>
 8006dde:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	dd48      	ble.n	8006e76 <__sflush_r+0xae>
 8006de4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006de6:	2e00      	cmp	r6, #0
 8006de8:	d045      	beq.n	8006e76 <__sflush_r+0xae>
 8006dea:	2300      	movs	r3, #0
 8006dec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006df0:	682f      	ldr	r7, [r5, #0]
 8006df2:	6a21      	ldr	r1, [r4, #32]
 8006df4:	602b      	str	r3, [r5, #0]
 8006df6:	d030      	beq.n	8006e5a <__sflush_r+0x92>
 8006df8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dfa:	89a3      	ldrh	r3, [r4, #12]
 8006dfc:	0759      	lsls	r1, r3, #29
 8006dfe:	d505      	bpl.n	8006e0c <__sflush_r+0x44>
 8006e00:	6863      	ldr	r3, [r4, #4]
 8006e02:	1ad2      	subs	r2, r2, r3
 8006e04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e06:	b10b      	cbz	r3, 8006e0c <__sflush_r+0x44>
 8006e08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e0a:	1ad2      	subs	r2, r2, r3
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e10:	6a21      	ldr	r1, [r4, #32]
 8006e12:	4628      	mov	r0, r5
 8006e14:	47b0      	blx	r6
 8006e16:	1c43      	adds	r3, r0, #1
 8006e18:	89a3      	ldrh	r3, [r4, #12]
 8006e1a:	d106      	bne.n	8006e2a <__sflush_r+0x62>
 8006e1c:	6829      	ldr	r1, [r5, #0]
 8006e1e:	291d      	cmp	r1, #29
 8006e20:	d82b      	bhi.n	8006e7a <__sflush_r+0xb2>
 8006e22:	4a2a      	ldr	r2, [pc, #168]	@ (8006ecc <__sflush_r+0x104>)
 8006e24:	40ca      	lsrs	r2, r1
 8006e26:	07d6      	lsls	r6, r2, #31
 8006e28:	d527      	bpl.n	8006e7a <__sflush_r+0xb2>
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	6062      	str	r2, [r4, #4]
 8006e2e:	04d9      	lsls	r1, r3, #19
 8006e30:	6922      	ldr	r2, [r4, #16]
 8006e32:	6022      	str	r2, [r4, #0]
 8006e34:	d504      	bpl.n	8006e40 <__sflush_r+0x78>
 8006e36:	1c42      	adds	r2, r0, #1
 8006e38:	d101      	bne.n	8006e3e <__sflush_r+0x76>
 8006e3a:	682b      	ldr	r3, [r5, #0]
 8006e3c:	b903      	cbnz	r3, 8006e40 <__sflush_r+0x78>
 8006e3e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e42:	602f      	str	r7, [r5, #0]
 8006e44:	b1b9      	cbz	r1, 8006e76 <__sflush_r+0xae>
 8006e46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e4a:	4299      	cmp	r1, r3
 8006e4c:	d002      	beq.n	8006e54 <__sflush_r+0x8c>
 8006e4e:	4628      	mov	r0, r5
 8006e50:	f7ff fbd6 	bl	8006600 <_free_r>
 8006e54:	2300      	movs	r3, #0
 8006e56:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e58:	e00d      	b.n	8006e76 <__sflush_r+0xae>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	47b0      	blx	r6
 8006e60:	4602      	mov	r2, r0
 8006e62:	1c50      	adds	r0, r2, #1
 8006e64:	d1c9      	bne.n	8006dfa <__sflush_r+0x32>
 8006e66:	682b      	ldr	r3, [r5, #0]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d0c6      	beq.n	8006dfa <__sflush_r+0x32>
 8006e6c:	2b1d      	cmp	r3, #29
 8006e6e:	d001      	beq.n	8006e74 <__sflush_r+0xac>
 8006e70:	2b16      	cmp	r3, #22
 8006e72:	d11e      	bne.n	8006eb2 <__sflush_r+0xea>
 8006e74:	602f      	str	r7, [r5, #0]
 8006e76:	2000      	movs	r0, #0
 8006e78:	e022      	b.n	8006ec0 <__sflush_r+0xf8>
 8006e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e7e:	b21b      	sxth	r3, r3
 8006e80:	e01b      	b.n	8006eba <__sflush_r+0xf2>
 8006e82:	690f      	ldr	r7, [r1, #16]
 8006e84:	2f00      	cmp	r7, #0
 8006e86:	d0f6      	beq.n	8006e76 <__sflush_r+0xae>
 8006e88:	0793      	lsls	r3, r2, #30
 8006e8a:	680e      	ldr	r6, [r1, #0]
 8006e8c:	bf08      	it	eq
 8006e8e:	694b      	ldreq	r3, [r1, #20]
 8006e90:	600f      	str	r7, [r1, #0]
 8006e92:	bf18      	it	ne
 8006e94:	2300      	movne	r3, #0
 8006e96:	eba6 0807 	sub.w	r8, r6, r7
 8006e9a:	608b      	str	r3, [r1, #8]
 8006e9c:	f1b8 0f00 	cmp.w	r8, #0
 8006ea0:	dde9      	ble.n	8006e76 <__sflush_r+0xae>
 8006ea2:	6a21      	ldr	r1, [r4, #32]
 8006ea4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ea6:	4643      	mov	r3, r8
 8006ea8:	463a      	mov	r2, r7
 8006eaa:	4628      	mov	r0, r5
 8006eac:	47b0      	blx	r6
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	dc08      	bgt.n	8006ec4 <__sflush_r+0xfc>
 8006eb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eba:	81a3      	strh	r3, [r4, #12]
 8006ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ec4:	4407      	add	r7, r0
 8006ec6:	eba8 0800 	sub.w	r8, r8, r0
 8006eca:	e7e7      	b.n	8006e9c <__sflush_r+0xd4>
 8006ecc:	20400001 	.word	0x20400001

08006ed0 <_fflush_r>:
 8006ed0:	b538      	push	{r3, r4, r5, lr}
 8006ed2:	690b      	ldr	r3, [r1, #16]
 8006ed4:	4605      	mov	r5, r0
 8006ed6:	460c      	mov	r4, r1
 8006ed8:	b913      	cbnz	r3, 8006ee0 <_fflush_r+0x10>
 8006eda:	2500      	movs	r5, #0
 8006edc:	4628      	mov	r0, r5
 8006ede:	bd38      	pop	{r3, r4, r5, pc}
 8006ee0:	b118      	cbz	r0, 8006eea <_fflush_r+0x1a>
 8006ee2:	6a03      	ldr	r3, [r0, #32]
 8006ee4:	b90b      	cbnz	r3, 8006eea <_fflush_r+0x1a>
 8006ee6:	f7ff fa47 	bl	8006378 <__sinit>
 8006eea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d0f3      	beq.n	8006eda <_fflush_r+0xa>
 8006ef2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ef4:	07d0      	lsls	r0, r2, #31
 8006ef6:	d404      	bmi.n	8006f02 <_fflush_r+0x32>
 8006ef8:	0599      	lsls	r1, r3, #22
 8006efa:	d402      	bmi.n	8006f02 <_fflush_r+0x32>
 8006efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006efe:	f7ff fb50 	bl	80065a2 <__retarget_lock_acquire_recursive>
 8006f02:	4628      	mov	r0, r5
 8006f04:	4621      	mov	r1, r4
 8006f06:	f7ff ff5f 	bl	8006dc8 <__sflush_r>
 8006f0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f0c:	07da      	lsls	r2, r3, #31
 8006f0e:	4605      	mov	r5, r0
 8006f10:	d4e4      	bmi.n	8006edc <_fflush_r+0xc>
 8006f12:	89a3      	ldrh	r3, [r4, #12]
 8006f14:	059b      	lsls	r3, r3, #22
 8006f16:	d4e1      	bmi.n	8006edc <_fflush_r+0xc>
 8006f18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f1a:	f7ff fb43 	bl	80065a4 <__retarget_lock_release_recursive>
 8006f1e:	e7dd      	b.n	8006edc <_fflush_r+0xc>

08006f20 <fiprintf>:
 8006f20:	b40e      	push	{r1, r2, r3}
 8006f22:	b503      	push	{r0, r1, lr}
 8006f24:	4601      	mov	r1, r0
 8006f26:	ab03      	add	r3, sp, #12
 8006f28:	4805      	ldr	r0, [pc, #20]	@ (8006f40 <fiprintf+0x20>)
 8006f2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f2e:	6800      	ldr	r0, [r0, #0]
 8006f30:	9301      	str	r3, [sp, #4]
 8006f32:	f000 f88f 	bl	8007054 <_vfiprintf_r>
 8006f36:	b002      	add	sp, #8
 8006f38:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f3c:	b003      	add	sp, #12
 8006f3e:	4770      	bx	lr
 8006f40:	20000024 	.word	0x20000024

08006f44 <memmove>:
 8006f44:	4288      	cmp	r0, r1
 8006f46:	b510      	push	{r4, lr}
 8006f48:	eb01 0402 	add.w	r4, r1, r2
 8006f4c:	d902      	bls.n	8006f54 <memmove+0x10>
 8006f4e:	4284      	cmp	r4, r0
 8006f50:	4623      	mov	r3, r4
 8006f52:	d807      	bhi.n	8006f64 <memmove+0x20>
 8006f54:	1e43      	subs	r3, r0, #1
 8006f56:	42a1      	cmp	r1, r4
 8006f58:	d008      	beq.n	8006f6c <memmove+0x28>
 8006f5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f62:	e7f8      	b.n	8006f56 <memmove+0x12>
 8006f64:	4402      	add	r2, r0
 8006f66:	4601      	mov	r1, r0
 8006f68:	428a      	cmp	r2, r1
 8006f6a:	d100      	bne.n	8006f6e <memmove+0x2a>
 8006f6c:	bd10      	pop	{r4, pc}
 8006f6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f76:	e7f7      	b.n	8006f68 <memmove+0x24>

08006f78 <_sbrk_r>:
 8006f78:	b538      	push	{r3, r4, r5, lr}
 8006f7a:	4d06      	ldr	r5, [pc, #24]	@ (8006f94 <_sbrk_r+0x1c>)
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	4604      	mov	r4, r0
 8006f80:	4608      	mov	r0, r1
 8006f82:	602b      	str	r3, [r5, #0]
 8006f84:	f7fb f88a 	bl	800209c <_sbrk>
 8006f88:	1c43      	adds	r3, r0, #1
 8006f8a:	d102      	bne.n	8006f92 <_sbrk_r+0x1a>
 8006f8c:	682b      	ldr	r3, [r5, #0]
 8006f8e:	b103      	cbz	r3, 8006f92 <_sbrk_r+0x1a>
 8006f90:	6023      	str	r3, [r4, #0]
 8006f92:	bd38      	pop	{r3, r4, r5, pc}
 8006f94:	20000548 	.word	0x20000548

08006f98 <abort>:
 8006f98:	b508      	push	{r3, lr}
 8006f9a:	2006      	movs	r0, #6
 8006f9c:	f000 fa2e 	bl	80073fc <raise>
 8006fa0:	2001      	movs	r0, #1
 8006fa2:	f7fb f803 	bl	8001fac <_exit>

08006fa6 <_realloc_r>:
 8006fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006faa:	4607      	mov	r7, r0
 8006fac:	4614      	mov	r4, r2
 8006fae:	460d      	mov	r5, r1
 8006fb0:	b921      	cbnz	r1, 8006fbc <_realloc_r+0x16>
 8006fb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fb6:	4611      	mov	r1, r2
 8006fb8:	f7ff bb96 	b.w	80066e8 <_malloc_r>
 8006fbc:	b92a      	cbnz	r2, 8006fca <_realloc_r+0x24>
 8006fbe:	f7ff fb1f 	bl	8006600 <_free_r>
 8006fc2:	4625      	mov	r5, r4
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fca:	f000 fa33 	bl	8007434 <_malloc_usable_size_r>
 8006fce:	4284      	cmp	r4, r0
 8006fd0:	4606      	mov	r6, r0
 8006fd2:	d802      	bhi.n	8006fda <_realloc_r+0x34>
 8006fd4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006fd8:	d8f4      	bhi.n	8006fc4 <_realloc_r+0x1e>
 8006fda:	4621      	mov	r1, r4
 8006fdc:	4638      	mov	r0, r7
 8006fde:	f7ff fb83 	bl	80066e8 <_malloc_r>
 8006fe2:	4680      	mov	r8, r0
 8006fe4:	b908      	cbnz	r0, 8006fea <_realloc_r+0x44>
 8006fe6:	4645      	mov	r5, r8
 8006fe8:	e7ec      	b.n	8006fc4 <_realloc_r+0x1e>
 8006fea:	42b4      	cmp	r4, r6
 8006fec:	4622      	mov	r2, r4
 8006fee:	4629      	mov	r1, r5
 8006ff0:	bf28      	it	cs
 8006ff2:	4632      	movcs	r2, r6
 8006ff4:	f7ff fad7 	bl	80065a6 <memcpy>
 8006ff8:	4629      	mov	r1, r5
 8006ffa:	4638      	mov	r0, r7
 8006ffc:	f7ff fb00 	bl	8006600 <_free_r>
 8007000:	e7f1      	b.n	8006fe6 <_realloc_r+0x40>

08007002 <__sfputc_r>:
 8007002:	6893      	ldr	r3, [r2, #8]
 8007004:	3b01      	subs	r3, #1
 8007006:	2b00      	cmp	r3, #0
 8007008:	b410      	push	{r4}
 800700a:	6093      	str	r3, [r2, #8]
 800700c:	da08      	bge.n	8007020 <__sfputc_r+0x1e>
 800700e:	6994      	ldr	r4, [r2, #24]
 8007010:	42a3      	cmp	r3, r4
 8007012:	db01      	blt.n	8007018 <__sfputc_r+0x16>
 8007014:	290a      	cmp	r1, #10
 8007016:	d103      	bne.n	8007020 <__sfputc_r+0x1e>
 8007018:	f85d 4b04 	ldr.w	r4, [sp], #4
 800701c:	f000 b932 	b.w	8007284 <__swbuf_r>
 8007020:	6813      	ldr	r3, [r2, #0]
 8007022:	1c58      	adds	r0, r3, #1
 8007024:	6010      	str	r0, [r2, #0]
 8007026:	7019      	strb	r1, [r3, #0]
 8007028:	4608      	mov	r0, r1
 800702a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800702e:	4770      	bx	lr

08007030 <__sfputs_r>:
 8007030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007032:	4606      	mov	r6, r0
 8007034:	460f      	mov	r7, r1
 8007036:	4614      	mov	r4, r2
 8007038:	18d5      	adds	r5, r2, r3
 800703a:	42ac      	cmp	r4, r5
 800703c:	d101      	bne.n	8007042 <__sfputs_r+0x12>
 800703e:	2000      	movs	r0, #0
 8007040:	e007      	b.n	8007052 <__sfputs_r+0x22>
 8007042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007046:	463a      	mov	r2, r7
 8007048:	4630      	mov	r0, r6
 800704a:	f7ff ffda 	bl	8007002 <__sfputc_r>
 800704e:	1c43      	adds	r3, r0, #1
 8007050:	d1f3      	bne.n	800703a <__sfputs_r+0xa>
 8007052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007054 <_vfiprintf_r>:
 8007054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007058:	460d      	mov	r5, r1
 800705a:	b09d      	sub	sp, #116	@ 0x74
 800705c:	4614      	mov	r4, r2
 800705e:	4698      	mov	r8, r3
 8007060:	4606      	mov	r6, r0
 8007062:	b118      	cbz	r0, 800706c <_vfiprintf_r+0x18>
 8007064:	6a03      	ldr	r3, [r0, #32]
 8007066:	b90b      	cbnz	r3, 800706c <_vfiprintf_r+0x18>
 8007068:	f7ff f986 	bl	8006378 <__sinit>
 800706c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800706e:	07d9      	lsls	r1, r3, #31
 8007070:	d405      	bmi.n	800707e <_vfiprintf_r+0x2a>
 8007072:	89ab      	ldrh	r3, [r5, #12]
 8007074:	059a      	lsls	r2, r3, #22
 8007076:	d402      	bmi.n	800707e <_vfiprintf_r+0x2a>
 8007078:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800707a:	f7ff fa92 	bl	80065a2 <__retarget_lock_acquire_recursive>
 800707e:	89ab      	ldrh	r3, [r5, #12]
 8007080:	071b      	lsls	r3, r3, #28
 8007082:	d501      	bpl.n	8007088 <_vfiprintf_r+0x34>
 8007084:	692b      	ldr	r3, [r5, #16]
 8007086:	b99b      	cbnz	r3, 80070b0 <_vfiprintf_r+0x5c>
 8007088:	4629      	mov	r1, r5
 800708a:	4630      	mov	r0, r6
 800708c:	f000 f938 	bl	8007300 <__swsetup_r>
 8007090:	b170      	cbz	r0, 80070b0 <_vfiprintf_r+0x5c>
 8007092:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007094:	07dc      	lsls	r4, r3, #31
 8007096:	d504      	bpl.n	80070a2 <_vfiprintf_r+0x4e>
 8007098:	f04f 30ff 	mov.w	r0, #4294967295
 800709c:	b01d      	add	sp, #116	@ 0x74
 800709e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070a2:	89ab      	ldrh	r3, [r5, #12]
 80070a4:	0598      	lsls	r0, r3, #22
 80070a6:	d4f7      	bmi.n	8007098 <_vfiprintf_r+0x44>
 80070a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070aa:	f7ff fa7b 	bl	80065a4 <__retarget_lock_release_recursive>
 80070ae:	e7f3      	b.n	8007098 <_vfiprintf_r+0x44>
 80070b0:	2300      	movs	r3, #0
 80070b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80070b4:	2320      	movs	r3, #32
 80070b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80070be:	2330      	movs	r3, #48	@ 0x30
 80070c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007270 <_vfiprintf_r+0x21c>
 80070c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070c8:	f04f 0901 	mov.w	r9, #1
 80070cc:	4623      	mov	r3, r4
 80070ce:	469a      	mov	sl, r3
 80070d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070d4:	b10a      	cbz	r2, 80070da <_vfiprintf_r+0x86>
 80070d6:	2a25      	cmp	r2, #37	@ 0x25
 80070d8:	d1f9      	bne.n	80070ce <_vfiprintf_r+0x7a>
 80070da:	ebba 0b04 	subs.w	fp, sl, r4
 80070de:	d00b      	beq.n	80070f8 <_vfiprintf_r+0xa4>
 80070e0:	465b      	mov	r3, fp
 80070e2:	4622      	mov	r2, r4
 80070e4:	4629      	mov	r1, r5
 80070e6:	4630      	mov	r0, r6
 80070e8:	f7ff ffa2 	bl	8007030 <__sfputs_r>
 80070ec:	3001      	adds	r0, #1
 80070ee:	f000 80a7 	beq.w	8007240 <_vfiprintf_r+0x1ec>
 80070f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070f4:	445a      	add	r2, fp
 80070f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80070f8:	f89a 3000 	ldrb.w	r3, [sl]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	f000 809f 	beq.w	8007240 <_vfiprintf_r+0x1ec>
 8007102:	2300      	movs	r3, #0
 8007104:	f04f 32ff 	mov.w	r2, #4294967295
 8007108:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800710c:	f10a 0a01 	add.w	sl, sl, #1
 8007110:	9304      	str	r3, [sp, #16]
 8007112:	9307      	str	r3, [sp, #28]
 8007114:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007118:	931a      	str	r3, [sp, #104]	@ 0x68
 800711a:	4654      	mov	r4, sl
 800711c:	2205      	movs	r2, #5
 800711e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007122:	4853      	ldr	r0, [pc, #332]	@ (8007270 <_vfiprintf_r+0x21c>)
 8007124:	f7f9 f85c 	bl	80001e0 <memchr>
 8007128:	9a04      	ldr	r2, [sp, #16]
 800712a:	b9d8      	cbnz	r0, 8007164 <_vfiprintf_r+0x110>
 800712c:	06d1      	lsls	r1, r2, #27
 800712e:	bf44      	itt	mi
 8007130:	2320      	movmi	r3, #32
 8007132:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007136:	0713      	lsls	r3, r2, #28
 8007138:	bf44      	itt	mi
 800713a:	232b      	movmi	r3, #43	@ 0x2b
 800713c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007140:	f89a 3000 	ldrb.w	r3, [sl]
 8007144:	2b2a      	cmp	r3, #42	@ 0x2a
 8007146:	d015      	beq.n	8007174 <_vfiprintf_r+0x120>
 8007148:	9a07      	ldr	r2, [sp, #28]
 800714a:	4654      	mov	r4, sl
 800714c:	2000      	movs	r0, #0
 800714e:	f04f 0c0a 	mov.w	ip, #10
 8007152:	4621      	mov	r1, r4
 8007154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007158:	3b30      	subs	r3, #48	@ 0x30
 800715a:	2b09      	cmp	r3, #9
 800715c:	d94b      	bls.n	80071f6 <_vfiprintf_r+0x1a2>
 800715e:	b1b0      	cbz	r0, 800718e <_vfiprintf_r+0x13a>
 8007160:	9207      	str	r2, [sp, #28]
 8007162:	e014      	b.n	800718e <_vfiprintf_r+0x13a>
 8007164:	eba0 0308 	sub.w	r3, r0, r8
 8007168:	fa09 f303 	lsl.w	r3, r9, r3
 800716c:	4313      	orrs	r3, r2
 800716e:	9304      	str	r3, [sp, #16]
 8007170:	46a2      	mov	sl, r4
 8007172:	e7d2      	b.n	800711a <_vfiprintf_r+0xc6>
 8007174:	9b03      	ldr	r3, [sp, #12]
 8007176:	1d19      	adds	r1, r3, #4
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	9103      	str	r1, [sp, #12]
 800717c:	2b00      	cmp	r3, #0
 800717e:	bfbb      	ittet	lt
 8007180:	425b      	neglt	r3, r3
 8007182:	f042 0202 	orrlt.w	r2, r2, #2
 8007186:	9307      	strge	r3, [sp, #28]
 8007188:	9307      	strlt	r3, [sp, #28]
 800718a:	bfb8      	it	lt
 800718c:	9204      	strlt	r2, [sp, #16]
 800718e:	7823      	ldrb	r3, [r4, #0]
 8007190:	2b2e      	cmp	r3, #46	@ 0x2e
 8007192:	d10a      	bne.n	80071aa <_vfiprintf_r+0x156>
 8007194:	7863      	ldrb	r3, [r4, #1]
 8007196:	2b2a      	cmp	r3, #42	@ 0x2a
 8007198:	d132      	bne.n	8007200 <_vfiprintf_r+0x1ac>
 800719a:	9b03      	ldr	r3, [sp, #12]
 800719c:	1d1a      	adds	r2, r3, #4
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	9203      	str	r2, [sp, #12]
 80071a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80071a6:	3402      	adds	r4, #2
 80071a8:	9305      	str	r3, [sp, #20]
 80071aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007280 <_vfiprintf_r+0x22c>
 80071ae:	7821      	ldrb	r1, [r4, #0]
 80071b0:	2203      	movs	r2, #3
 80071b2:	4650      	mov	r0, sl
 80071b4:	f7f9 f814 	bl	80001e0 <memchr>
 80071b8:	b138      	cbz	r0, 80071ca <_vfiprintf_r+0x176>
 80071ba:	9b04      	ldr	r3, [sp, #16]
 80071bc:	eba0 000a 	sub.w	r0, r0, sl
 80071c0:	2240      	movs	r2, #64	@ 0x40
 80071c2:	4082      	lsls	r2, r0
 80071c4:	4313      	orrs	r3, r2
 80071c6:	3401      	adds	r4, #1
 80071c8:	9304      	str	r3, [sp, #16]
 80071ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071ce:	4829      	ldr	r0, [pc, #164]	@ (8007274 <_vfiprintf_r+0x220>)
 80071d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80071d4:	2206      	movs	r2, #6
 80071d6:	f7f9 f803 	bl	80001e0 <memchr>
 80071da:	2800      	cmp	r0, #0
 80071dc:	d03f      	beq.n	800725e <_vfiprintf_r+0x20a>
 80071de:	4b26      	ldr	r3, [pc, #152]	@ (8007278 <_vfiprintf_r+0x224>)
 80071e0:	bb1b      	cbnz	r3, 800722a <_vfiprintf_r+0x1d6>
 80071e2:	9b03      	ldr	r3, [sp, #12]
 80071e4:	3307      	adds	r3, #7
 80071e6:	f023 0307 	bic.w	r3, r3, #7
 80071ea:	3308      	adds	r3, #8
 80071ec:	9303      	str	r3, [sp, #12]
 80071ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071f0:	443b      	add	r3, r7
 80071f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80071f4:	e76a      	b.n	80070cc <_vfiprintf_r+0x78>
 80071f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80071fa:	460c      	mov	r4, r1
 80071fc:	2001      	movs	r0, #1
 80071fe:	e7a8      	b.n	8007152 <_vfiprintf_r+0xfe>
 8007200:	2300      	movs	r3, #0
 8007202:	3401      	adds	r4, #1
 8007204:	9305      	str	r3, [sp, #20]
 8007206:	4619      	mov	r1, r3
 8007208:	f04f 0c0a 	mov.w	ip, #10
 800720c:	4620      	mov	r0, r4
 800720e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007212:	3a30      	subs	r2, #48	@ 0x30
 8007214:	2a09      	cmp	r2, #9
 8007216:	d903      	bls.n	8007220 <_vfiprintf_r+0x1cc>
 8007218:	2b00      	cmp	r3, #0
 800721a:	d0c6      	beq.n	80071aa <_vfiprintf_r+0x156>
 800721c:	9105      	str	r1, [sp, #20]
 800721e:	e7c4      	b.n	80071aa <_vfiprintf_r+0x156>
 8007220:	fb0c 2101 	mla	r1, ip, r1, r2
 8007224:	4604      	mov	r4, r0
 8007226:	2301      	movs	r3, #1
 8007228:	e7f0      	b.n	800720c <_vfiprintf_r+0x1b8>
 800722a:	ab03      	add	r3, sp, #12
 800722c:	9300      	str	r3, [sp, #0]
 800722e:	462a      	mov	r2, r5
 8007230:	4b12      	ldr	r3, [pc, #72]	@ (800727c <_vfiprintf_r+0x228>)
 8007232:	a904      	add	r1, sp, #16
 8007234:	4630      	mov	r0, r6
 8007236:	f3af 8000 	nop.w
 800723a:	4607      	mov	r7, r0
 800723c:	1c78      	adds	r0, r7, #1
 800723e:	d1d6      	bne.n	80071ee <_vfiprintf_r+0x19a>
 8007240:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007242:	07d9      	lsls	r1, r3, #31
 8007244:	d405      	bmi.n	8007252 <_vfiprintf_r+0x1fe>
 8007246:	89ab      	ldrh	r3, [r5, #12]
 8007248:	059a      	lsls	r2, r3, #22
 800724a:	d402      	bmi.n	8007252 <_vfiprintf_r+0x1fe>
 800724c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800724e:	f7ff f9a9 	bl	80065a4 <__retarget_lock_release_recursive>
 8007252:	89ab      	ldrh	r3, [r5, #12]
 8007254:	065b      	lsls	r3, r3, #25
 8007256:	f53f af1f 	bmi.w	8007098 <_vfiprintf_r+0x44>
 800725a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800725c:	e71e      	b.n	800709c <_vfiprintf_r+0x48>
 800725e:	ab03      	add	r3, sp, #12
 8007260:	9300      	str	r3, [sp, #0]
 8007262:	462a      	mov	r2, r5
 8007264:	4b05      	ldr	r3, [pc, #20]	@ (800727c <_vfiprintf_r+0x228>)
 8007266:	a904      	add	r1, sp, #16
 8007268:	4630      	mov	r0, r6
 800726a:	f7ff fc8f 	bl	8006b8c <_printf_i>
 800726e:	e7e4      	b.n	800723a <_vfiprintf_r+0x1e6>
 8007270:	0800770f 	.word	0x0800770f
 8007274:	08007719 	.word	0x08007719
 8007278:	00000000 	.word	0x00000000
 800727c:	08007031 	.word	0x08007031
 8007280:	08007715 	.word	0x08007715

08007284 <__swbuf_r>:
 8007284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007286:	460e      	mov	r6, r1
 8007288:	4614      	mov	r4, r2
 800728a:	4605      	mov	r5, r0
 800728c:	b118      	cbz	r0, 8007296 <__swbuf_r+0x12>
 800728e:	6a03      	ldr	r3, [r0, #32]
 8007290:	b90b      	cbnz	r3, 8007296 <__swbuf_r+0x12>
 8007292:	f7ff f871 	bl	8006378 <__sinit>
 8007296:	69a3      	ldr	r3, [r4, #24]
 8007298:	60a3      	str	r3, [r4, #8]
 800729a:	89a3      	ldrh	r3, [r4, #12]
 800729c:	071a      	lsls	r2, r3, #28
 800729e:	d501      	bpl.n	80072a4 <__swbuf_r+0x20>
 80072a0:	6923      	ldr	r3, [r4, #16]
 80072a2:	b943      	cbnz	r3, 80072b6 <__swbuf_r+0x32>
 80072a4:	4621      	mov	r1, r4
 80072a6:	4628      	mov	r0, r5
 80072a8:	f000 f82a 	bl	8007300 <__swsetup_r>
 80072ac:	b118      	cbz	r0, 80072b6 <__swbuf_r+0x32>
 80072ae:	f04f 37ff 	mov.w	r7, #4294967295
 80072b2:	4638      	mov	r0, r7
 80072b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072b6:	6823      	ldr	r3, [r4, #0]
 80072b8:	6922      	ldr	r2, [r4, #16]
 80072ba:	1a98      	subs	r0, r3, r2
 80072bc:	6963      	ldr	r3, [r4, #20]
 80072be:	b2f6      	uxtb	r6, r6
 80072c0:	4283      	cmp	r3, r0
 80072c2:	4637      	mov	r7, r6
 80072c4:	dc05      	bgt.n	80072d2 <__swbuf_r+0x4e>
 80072c6:	4621      	mov	r1, r4
 80072c8:	4628      	mov	r0, r5
 80072ca:	f7ff fe01 	bl	8006ed0 <_fflush_r>
 80072ce:	2800      	cmp	r0, #0
 80072d0:	d1ed      	bne.n	80072ae <__swbuf_r+0x2a>
 80072d2:	68a3      	ldr	r3, [r4, #8]
 80072d4:	3b01      	subs	r3, #1
 80072d6:	60a3      	str	r3, [r4, #8]
 80072d8:	6823      	ldr	r3, [r4, #0]
 80072da:	1c5a      	adds	r2, r3, #1
 80072dc:	6022      	str	r2, [r4, #0]
 80072de:	701e      	strb	r6, [r3, #0]
 80072e0:	6962      	ldr	r2, [r4, #20]
 80072e2:	1c43      	adds	r3, r0, #1
 80072e4:	429a      	cmp	r2, r3
 80072e6:	d004      	beq.n	80072f2 <__swbuf_r+0x6e>
 80072e8:	89a3      	ldrh	r3, [r4, #12]
 80072ea:	07db      	lsls	r3, r3, #31
 80072ec:	d5e1      	bpl.n	80072b2 <__swbuf_r+0x2e>
 80072ee:	2e0a      	cmp	r6, #10
 80072f0:	d1df      	bne.n	80072b2 <__swbuf_r+0x2e>
 80072f2:	4621      	mov	r1, r4
 80072f4:	4628      	mov	r0, r5
 80072f6:	f7ff fdeb 	bl	8006ed0 <_fflush_r>
 80072fa:	2800      	cmp	r0, #0
 80072fc:	d0d9      	beq.n	80072b2 <__swbuf_r+0x2e>
 80072fe:	e7d6      	b.n	80072ae <__swbuf_r+0x2a>

08007300 <__swsetup_r>:
 8007300:	b538      	push	{r3, r4, r5, lr}
 8007302:	4b29      	ldr	r3, [pc, #164]	@ (80073a8 <__swsetup_r+0xa8>)
 8007304:	4605      	mov	r5, r0
 8007306:	6818      	ldr	r0, [r3, #0]
 8007308:	460c      	mov	r4, r1
 800730a:	b118      	cbz	r0, 8007314 <__swsetup_r+0x14>
 800730c:	6a03      	ldr	r3, [r0, #32]
 800730e:	b90b      	cbnz	r3, 8007314 <__swsetup_r+0x14>
 8007310:	f7ff f832 	bl	8006378 <__sinit>
 8007314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007318:	0719      	lsls	r1, r3, #28
 800731a:	d422      	bmi.n	8007362 <__swsetup_r+0x62>
 800731c:	06da      	lsls	r2, r3, #27
 800731e:	d407      	bmi.n	8007330 <__swsetup_r+0x30>
 8007320:	2209      	movs	r2, #9
 8007322:	602a      	str	r2, [r5, #0]
 8007324:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007328:	81a3      	strh	r3, [r4, #12]
 800732a:	f04f 30ff 	mov.w	r0, #4294967295
 800732e:	e033      	b.n	8007398 <__swsetup_r+0x98>
 8007330:	0758      	lsls	r0, r3, #29
 8007332:	d512      	bpl.n	800735a <__swsetup_r+0x5a>
 8007334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007336:	b141      	cbz	r1, 800734a <__swsetup_r+0x4a>
 8007338:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800733c:	4299      	cmp	r1, r3
 800733e:	d002      	beq.n	8007346 <__swsetup_r+0x46>
 8007340:	4628      	mov	r0, r5
 8007342:	f7ff f95d 	bl	8006600 <_free_r>
 8007346:	2300      	movs	r3, #0
 8007348:	6363      	str	r3, [r4, #52]	@ 0x34
 800734a:	89a3      	ldrh	r3, [r4, #12]
 800734c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007350:	81a3      	strh	r3, [r4, #12]
 8007352:	2300      	movs	r3, #0
 8007354:	6063      	str	r3, [r4, #4]
 8007356:	6923      	ldr	r3, [r4, #16]
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	89a3      	ldrh	r3, [r4, #12]
 800735c:	f043 0308 	orr.w	r3, r3, #8
 8007360:	81a3      	strh	r3, [r4, #12]
 8007362:	6923      	ldr	r3, [r4, #16]
 8007364:	b94b      	cbnz	r3, 800737a <__swsetup_r+0x7a>
 8007366:	89a3      	ldrh	r3, [r4, #12]
 8007368:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800736c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007370:	d003      	beq.n	800737a <__swsetup_r+0x7a>
 8007372:	4621      	mov	r1, r4
 8007374:	4628      	mov	r0, r5
 8007376:	f000 f88b 	bl	8007490 <__smakebuf_r>
 800737a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800737e:	f013 0201 	ands.w	r2, r3, #1
 8007382:	d00a      	beq.n	800739a <__swsetup_r+0x9a>
 8007384:	2200      	movs	r2, #0
 8007386:	60a2      	str	r2, [r4, #8]
 8007388:	6962      	ldr	r2, [r4, #20]
 800738a:	4252      	negs	r2, r2
 800738c:	61a2      	str	r2, [r4, #24]
 800738e:	6922      	ldr	r2, [r4, #16]
 8007390:	b942      	cbnz	r2, 80073a4 <__swsetup_r+0xa4>
 8007392:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007396:	d1c5      	bne.n	8007324 <__swsetup_r+0x24>
 8007398:	bd38      	pop	{r3, r4, r5, pc}
 800739a:	0799      	lsls	r1, r3, #30
 800739c:	bf58      	it	pl
 800739e:	6962      	ldrpl	r2, [r4, #20]
 80073a0:	60a2      	str	r2, [r4, #8]
 80073a2:	e7f4      	b.n	800738e <__swsetup_r+0x8e>
 80073a4:	2000      	movs	r0, #0
 80073a6:	e7f7      	b.n	8007398 <__swsetup_r+0x98>
 80073a8:	20000024 	.word	0x20000024

080073ac <_raise_r>:
 80073ac:	291f      	cmp	r1, #31
 80073ae:	b538      	push	{r3, r4, r5, lr}
 80073b0:	4605      	mov	r5, r0
 80073b2:	460c      	mov	r4, r1
 80073b4:	d904      	bls.n	80073c0 <_raise_r+0x14>
 80073b6:	2316      	movs	r3, #22
 80073b8:	6003      	str	r3, [r0, #0]
 80073ba:	f04f 30ff 	mov.w	r0, #4294967295
 80073be:	bd38      	pop	{r3, r4, r5, pc}
 80073c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80073c2:	b112      	cbz	r2, 80073ca <_raise_r+0x1e>
 80073c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80073c8:	b94b      	cbnz	r3, 80073de <_raise_r+0x32>
 80073ca:	4628      	mov	r0, r5
 80073cc:	f000 f830 	bl	8007430 <_getpid_r>
 80073d0:	4622      	mov	r2, r4
 80073d2:	4601      	mov	r1, r0
 80073d4:	4628      	mov	r0, r5
 80073d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073da:	f000 b817 	b.w	800740c <_kill_r>
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d00a      	beq.n	80073f8 <_raise_r+0x4c>
 80073e2:	1c59      	adds	r1, r3, #1
 80073e4:	d103      	bne.n	80073ee <_raise_r+0x42>
 80073e6:	2316      	movs	r3, #22
 80073e8:	6003      	str	r3, [r0, #0]
 80073ea:	2001      	movs	r0, #1
 80073ec:	e7e7      	b.n	80073be <_raise_r+0x12>
 80073ee:	2100      	movs	r1, #0
 80073f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80073f4:	4620      	mov	r0, r4
 80073f6:	4798      	blx	r3
 80073f8:	2000      	movs	r0, #0
 80073fa:	e7e0      	b.n	80073be <_raise_r+0x12>

080073fc <raise>:
 80073fc:	4b02      	ldr	r3, [pc, #8]	@ (8007408 <raise+0xc>)
 80073fe:	4601      	mov	r1, r0
 8007400:	6818      	ldr	r0, [r3, #0]
 8007402:	f7ff bfd3 	b.w	80073ac <_raise_r>
 8007406:	bf00      	nop
 8007408:	20000024 	.word	0x20000024

0800740c <_kill_r>:
 800740c:	b538      	push	{r3, r4, r5, lr}
 800740e:	4d07      	ldr	r5, [pc, #28]	@ (800742c <_kill_r+0x20>)
 8007410:	2300      	movs	r3, #0
 8007412:	4604      	mov	r4, r0
 8007414:	4608      	mov	r0, r1
 8007416:	4611      	mov	r1, r2
 8007418:	602b      	str	r3, [r5, #0]
 800741a:	f7fa fdb7 	bl	8001f8c <_kill>
 800741e:	1c43      	adds	r3, r0, #1
 8007420:	d102      	bne.n	8007428 <_kill_r+0x1c>
 8007422:	682b      	ldr	r3, [r5, #0]
 8007424:	b103      	cbz	r3, 8007428 <_kill_r+0x1c>
 8007426:	6023      	str	r3, [r4, #0]
 8007428:	bd38      	pop	{r3, r4, r5, pc}
 800742a:	bf00      	nop
 800742c:	20000548 	.word	0x20000548

08007430 <_getpid_r>:
 8007430:	f7fa bda4 	b.w	8001f7c <_getpid>

08007434 <_malloc_usable_size_r>:
 8007434:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007438:	1f18      	subs	r0, r3, #4
 800743a:	2b00      	cmp	r3, #0
 800743c:	bfbc      	itt	lt
 800743e:	580b      	ldrlt	r3, [r1, r0]
 8007440:	18c0      	addlt	r0, r0, r3
 8007442:	4770      	bx	lr

08007444 <__swhatbuf_r>:
 8007444:	b570      	push	{r4, r5, r6, lr}
 8007446:	460c      	mov	r4, r1
 8007448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800744c:	2900      	cmp	r1, #0
 800744e:	b096      	sub	sp, #88	@ 0x58
 8007450:	4615      	mov	r5, r2
 8007452:	461e      	mov	r6, r3
 8007454:	da0d      	bge.n	8007472 <__swhatbuf_r+0x2e>
 8007456:	89a3      	ldrh	r3, [r4, #12]
 8007458:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800745c:	f04f 0100 	mov.w	r1, #0
 8007460:	bf14      	ite	ne
 8007462:	2340      	movne	r3, #64	@ 0x40
 8007464:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007468:	2000      	movs	r0, #0
 800746a:	6031      	str	r1, [r6, #0]
 800746c:	602b      	str	r3, [r5, #0]
 800746e:	b016      	add	sp, #88	@ 0x58
 8007470:	bd70      	pop	{r4, r5, r6, pc}
 8007472:	466a      	mov	r2, sp
 8007474:	f000 f848 	bl	8007508 <_fstat_r>
 8007478:	2800      	cmp	r0, #0
 800747a:	dbec      	blt.n	8007456 <__swhatbuf_r+0x12>
 800747c:	9901      	ldr	r1, [sp, #4]
 800747e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007482:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007486:	4259      	negs	r1, r3
 8007488:	4159      	adcs	r1, r3
 800748a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800748e:	e7eb      	b.n	8007468 <__swhatbuf_r+0x24>

08007490 <__smakebuf_r>:
 8007490:	898b      	ldrh	r3, [r1, #12]
 8007492:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007494:	079d      	lsls	r5, r3, #30
 8007496:	4606      	mov	r6, r0
 8007498:	460c      	mov	r4, r1
 800749a:	d507      	bpl.n	80074ac <__smakebuf_r+0x1c>
 800749c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80074a0:	6023      	str	r3, [r4, #0]
 80074a2:	6123      	str	r3, [r4, #16]
 80074a4:	2301      	movs	r3, #1
 80074a6:	6163      	str	r3, [r4, #20]
 80074a8:	b003      	add	sp, #12
 80074aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074ac:	ab01      	add	r3, sp, #4
 80074ae:	466a      	mov	r2, sp
 80074b0:	f7ff ffc8 	bl	8007444 <__swhatbuf_r>
 80074b4:	9f00      	ldr	r7, [sp, #0]
 80074b6:	4605      	mov	r5, r0
 80074b8:	4639      	mov	r1, r7
 80074ba:	4630      	mov	r0, r6
 80074bc:	f7ff f914 	bl	80066e8 <_malloc_r>
 80074c0:	b948      	cbnz	r0, 80074d6 <__smakebuf_r+0x46>
 80074c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074c6:	059a      	lsls	r2, r3, #22
 80074c8:	d4ee      	bmi.n	80074a8 <__smakebuf_r+0x18>
 80074ca:	f023 0303 	bic.w	r3, r3, #3
 80074ce:	f043 0302 	orr.w	r3, r3, #2
 80074d2:	81a3      	strh	r3, [r4, #12]
 80074d4:	e7e2      	b.n	800749c <__smakebuf_r+0xc>
 80074d6:	89a3      	ldrh	r3, [r4, #12]
 80074d8:	6020      	str	r0, [r4, #0]
 80074da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074de:	81a3      	strh	r3, [r4, #12]
 80074e0:	9b01      	ldr	r3, [sp, #4]
 80074e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80074e6:	b15b      	cbz	r3, 8007500 <__smakebuf_r+0x70>
 80074e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074ec:	4630      	mov	r0, r6
 80074ee:	f000 f81d 	bl	800752c <_isatty_r>
 80074f2:	b128      	cbz	r0, 8007500 <__smakebuf_r+0x70>
 80074f4:	89a3      	ldrh	r3, [r4, #12]
 80074f6:	f023 0303 	bic.w	r3, r3, #3
 80074fa:	f043 0301 	orr.w	r3, r3, #1
 80074fe:	81a3      	strh	r3, [r4, #12]
 8007500:	89a3      	ldrh	r3, [r4, #12]
 8007502:	431d      	orrs	r5, r3
 8007504:	81a5      	strh	r5, [r4, #12]
 8007506:	e7cf      	b.n	80074a8 <__smakebuf_r+0x18>

08007508 <_fstat_r>:
 8007508:	b538      	push	{r3, r4, r5, lr}
 800750a:	4d07      	ldr	r5, [pc, #28]	@ (8007528 <_fstat_r+0x20>)
 800750c:	2300      	movs	r3, #0
 800750e:	4604      	mov	r4, r0
 8007510:	4608      	mov	r0, r1
 8007512:	4611      	mov	r1, r2
 8007514:	602b      	str	r3, [r5, #0]
 8007516:	f7fa fd99 	bl	800204c <_fstat>
 800751a:	1c43      	adds	r3, r0, #1
 800751c:	d102      	bne.n	8007524 <_fstat_r+0x1c>
 800751e:	682b      	ldr	r3, [r5, #0]
 8007520:	b103      	cbz	r3, 8007524 <_fstat_r+0x1c>
 8007522:	6023      	str	r3, [r4, #0]
 8007524:	bd38      	pop	{r3, r4, r5, pc}
 8007526:	bf00      	nop
 8007528:	20000548 	.word	0x20000548

0800752c <_isatty_r>:
 800752c:	b538      	push	{r3, r4, r5, lr}
 800752e:	4d06      	ldr	r5, [pc, #24]	@ (8007548 <_isatty_r+0x1c>)
 8007530:	2300      	movs	r3, #0
 8007532:	4604      	mov	r4, r0
 8007534:	4608      	mov	r0, r1
 8007536:	602b      	str	r3, [r5, #0]
 8007538:	f7fa fd98 	bl	800206c <_isatty>
 800753c:	1c43      	adds	r3, r0, #1
 800753e:	d102      	bne.n	8007546 <_isatty_r+0x1a>
 8007540:	682b      	ldr	r3, [r5, #0]
 8007542:	b103      	cbz	r3, 8007546 <_isatty_r+0x1a>
 8007544:	6023      	str	r3, [r4, #0]
 8007546:	bd38      	pop	{r3, r4, r5, pc}
 8007548:	20000548 	.word	0x20000548

0800754c <_init>:
 800754c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800754e:	bf00      	nop
 8007550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007552:	bc08      	pop	{r3}
 8007554:	469e      	mov	lr, r3
 8007556:	4770      	bx	lr

08007558 <_fini>:
 8007558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800755a:	bf00      	nop
 800755c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800755e:	bc08      	pop	{r3}
 8007560:	469e      	mov	lr, r3
 8007562:	4770      	bx	lr
