{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620698790973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620698790983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 23:06:30 2021 " "Processing started: Mon May 10 23:06:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620698790983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698790983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_acel_hand -c nios_acel_hand " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_acel_hand -c nios_acel_hand" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698790983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620698791368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620698791368 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys_handshake.qsys " "Elaborating Qsys system entity \"Qsys_handshake.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698801754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:45 Progress: Loading quartus_v2/Qsys_handshake.qsys " "2021.05.10.23:06:45 Progress: Loading quartus_v2/Qsys_handshake.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698806000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:46 Progress: Reading input file " "2021.05.10.23:06:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698806762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:46 Progress: Adding clk_0 \[clock_source 16.1\] " "2021.05.10.23:06:46 Progress: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698806861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:47 Progress: Parameterizing module clk_0 " "2021.05.10.23:06:47 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698807864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:47 Progress: Adding handshake_memory_0 \[handshake_memory 1.0\] " "2021.05.10.23:06:47 Progress: Adding handshake_memory_0 \[handshake_memory 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698807866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:48 Progress: Parameterizing module handshake_memory_0 " "2021.05.10.23:06:48 Progress: Parameterizing module handshake_memory_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698808523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:48 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\] " "2021.05.10.23:06:48 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698808526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:48 Progress: Parameterizing module jtag_uart_0 " "2021.05.10.23:06:48 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698808561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.1\] " "2021.05.10.23:06:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698808563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:48 Progress: Parameterizing module nios2_gen2_0 " "2021.05.10.23:06:48 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698808718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:48 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\] " "2021.05.10.23:06:48 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698808722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:48 Progress: Parameterizing module onchip_memory2_0 " "2021.05.10.23:06:48 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698808753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:48 Progress: Building connections " "2021.05.10.23:06:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698808754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:48 Progress: Parameterizing connections " "2021.05.10.23:06:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698808798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:48 Progress: Validating " "2021.05.10.23:06:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698808799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.10.23:06:49 Progress: Done reading input file " "2021.05.10.23:06:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698809733 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys_handshake.handshake_memory: The SIM_VHDL fileset must specify the top-level module name. " "Qsys_handshake.handshake_memory: The SIM_VHDL fileset must specify the top-level module name." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698811130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_handshake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys_handshake.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698811130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_handshake: Generating Qsys_handshake \"Qsys_handshake\" for QUARTUS_SYNTH " "Qsys_handshake: Generating Qsys_handshake \"Qsys_handshake\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698812122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Handshake_memory_0: \"Qsys_handshake\" instantiated handshake_memory \"handshake_memory_0\" " "Handshake_memory_0: \"Qsys_handshake\" instantiated handshake_memory \"handshake_memory_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698817455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'Qsys_handshake_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'Qsys_handshake_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698817466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_handshake_jtag_uart_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0002_jtag_uart_0_gen//Qsys_handshake_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_handshake_jtag_uart_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0002_jtag_uart_0_gen//Qsys_handshake_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698817466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'Qsys_handshake_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'Qsys_handshake_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698818034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"Qsys_handshake\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"Qsys_handshake\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698818055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"Qsys_handshake\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"Qsys_handshake\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698818817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Qsys_handshake_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Qsys_handshake_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698818824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_handshake_onchip_memory2_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0003_onchip_memory2_0_gen//Qsys_handshake_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_handshake_onchip_memory2_0 --dir=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0003_onchip_memory2_0_gen//Qsys_handshake_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698818824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Qsys_handshake_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Qsys_handshake_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698819387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"Qsys_handshake\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"Qsys_handshake\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698819402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698822591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698822975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698823359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698823739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Qsys_handshake\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Qsys_handshake\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698825758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Qsys_handshake\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Qsys_handshake\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698825765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Qsys_handshake\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Qsys_handshake\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698825770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Qsys_handshake_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'Qsys_handshake_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698825790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_handshake_nios2_gen2_0_cpu --dir=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0006_cpu_gen//Qsys_handshake_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_handshake_nios2_gen2_0_cpu --dir=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/danie/AppData/Local/Temp/alt8758_2218807612917931207.dir/0006_cpu_gen//Qsys_handshake_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698825790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:06 (*) Starting Nios II generation " "Cpu: # 2021.05.10 23:07:06 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:06 (*)   Checking for plaintext license. " "Cpu: # 2021.05.10 23:07:06 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:07 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/ " "Cpu: # 2021.05.10 23:07:07 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2021.05.10 23:07:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:07 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2021.05.10 23:07:07 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:07 (*)   Plaintext license not found. " "Cpu: # 2021.05.10 23:07:07 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:07 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2021.05.10 23:07:07 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:07 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.05.10 23:07:07 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:07 (*)   Creating all objects for CPU " "Cpu: # 2021.05.10 23:07:07 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:08 (*)   Generating RTL from CPU objects " "Cpu: # 2021.05.10 23:07:08 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:08 (*)   Creating plain-text RTL " "Cpu: # 2021.05.10 23:07:08 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.05.10 23:07:09 (*) Done Nios II generation " "Cpu: # 2021.05.10 23:07:09 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Qsys_handshake_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'Qsys_handshake_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/Qsys_handshake/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698829661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698830594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698830600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_handshake: Done \"Qsys_handshake\" with 27 modules, 42 files " "Qsys_handshake: Done \"Qsys_handshake\" with 27 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698830601 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Qsys_handshake.qsys " "Finished elaborating Qsys system entity \"Qsys_handshake.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698831786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_top-rtl " "Found design unit 1: memory_top-rtl" {  } { { "memory_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832413 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_top " "Found entity 1: memory_top" {  } { { "memory_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_state_machine-rtl " "Found design unit 1: memory_state_machine-rtl" {  } { { "memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory_state_machine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832415 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_state_machine " "Found entity 1: memory_state_machine" {  } { { "memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory_state_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "memory.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832417 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 My_top-rtl " "Found design unit 1: My_top-rtl" {  } { { "My_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/My_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832419 ""} { "Info" "ISGN_ENTITY_NAME" "1 My_top " "Found entity 1: My_top" {  } { { "My_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/My_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/qsys_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/qsys_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake " "Found entity 1: Qsys_handshake" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_irq_mapper " "Found entity 1: Qsys_handshake_irq_mapper" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_irq_mapper.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_jtag_uart_0_sim_scfifo_w " "Found entity 1: Qsys_handshake_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832449 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_jtag_uart_0_scfifo_w " "Found entity 2: Qsys_handshake_jtag_uart_0_scfifo_w" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832449 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_handshake_jtag_uart_0_sim_scfifo_r " "Found entity 3: Qsys_handshake_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832449 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_handshake_jtag_uart_0_scfifo_r " "Found entity 4: Qsys_handshake_jtag_uart_0_scfifo_r" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832449 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_handshake_jtag_uart_0 " "Found entity 5: Qsys_handshake_jtag_uart_0" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0 " "Found entity 1: Qsys_handshake_mm_interconnect_0" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Qsys_handshake_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_handshake_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Qsys_handshake_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_handshake_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Qsys_handshake_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_handshake_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698832512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_handshake_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698832512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_handshake_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832513 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_mm_interconnect_0_router " "Found entity 2: Qsys_handshake_mm_interconnect_0_router" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_handshake_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698832515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_handshake_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698832515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_handshake_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832516 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_mm_interconnect_0_router_001 " "Found entity 2: Qsys_handshake_mm_interconnect_0_router_001" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_handshake_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698832519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_handshake_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698832519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_router_002_default_decode " "Found entity 1: Qsys_handshake_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832520 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_mm_interconnect_0_router_002 " "Found entity 2: Qsys_handshake_mm_interconnect_0_router_002" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_handshake_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698832522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_handshake_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at qsys_handshake_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620698832522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_router_004_default_decode " "Found entity 1: Qsys_handshake_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832524 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_mm_interconnect_0_router_004 " "Found entity 2: Qsys_handshake_mm_interconnect_0_router_004" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_handshake_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_handshake_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Qsys_handshake_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0 " "Found entity 1: Qsys_handshake_nios2_gen2_0" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_handshake_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Qsys_handshake_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_handshake_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Qsys_handshake_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_handshake_nios2_gen2_0_cpu " "Found entity 21: Qsys_handshake_nios2_gen2_0_cpu" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_nios2_gen2_0_cpu_test_bench " "Found entity 1: Qsys_handshake_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_handshake_onchip_memory2_0 " "Found entity 1: Qsys_handshake_onchip_memory2_0" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys_handshake/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832627 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys_handshake/submodules/altera_reset_controller.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys_handshake/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "db/ip/qsys_handshake/submodules/memory.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832702 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "db/ip/qsys_handshake/submodules/memory.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/memory_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/memory_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_state_machine-rtl " "Found design unit 1: memory_state_machine-rtl" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832704 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_state_machine " "Found entity 1: memory_state_machine" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_handshake/submodules/memory_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys_handshake/submodules/memory_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_top-rtl " "Found design unit 1: memory_top-rtl" {  } { { "db/ip/qsys_handshake/submodules/memory_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832707 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_top " "Found entity 1: memory_top" {  } { { "db/ip/qsys_handshake/submodules/memory_top.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698832707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "My_top " "Elaborating entity \"My_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620698832775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake Qsys_handshake:Label_SoC " "Elaborating entity \"Qsys_handshake\" for hierarchy \"Qsys_handshake:Label_SoC\"" {  } { { "My_top.vhd" "Label_SoC" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/My_top.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698832777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_top Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0 " "Elaborating entity \"memory_top\" for hierarchy \"Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\"" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "handshake_memory_0" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698832780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\|memory:my_memory " "Elaborating entity \"memory\" for hierarchy \"Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\|memory:my_memory\"" {  } { { "db/ip/qsys_handshake/submodules/memory_top.vhd" "my_memory" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_top.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698832791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_state_machine Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\|memory_state_machine:my_memory_fsm " "Elaborating entity \"memory_state_machine\" for hierarchy \"Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\|memory_state_machine:my_memory_fsm\"" {  } { { "db/ip/qsys_handshake/submodules/memory_top.vhd" "my_memory_fsm" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_top.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698832802 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ack_out_sm memory_state_machine.vhd(57) " "VHDL Process Statement warning at memory_state_machine.vhd(57): inferring latch(es) for signal or variable \"Ack_out_sm\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620698832803 "|My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_address memory_state_machine.vhd(57) " "VHDL Process Statement warning at memory_state_machine.vhd(57): inferring latch(es) for signal or variable \"read_address\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620698832803 "|My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dado_ptr memory_state_machine.vhd(57) " "VHDL Process Statement warning at memory_state_machine.vhd(57): inferring latch(es) for signal or variable \"dado_ptr\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620698832804 "|My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_data memory_state_machine.vhd(57) " "VHDL Process Statement warning at memory_state_machine.vhd(57): inferring latch(es) for signal or variable \"out_data\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620698832804 "|My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data memory_state_machine.vhd(57) " "Inferred latch for \"out_data\" at memory_state_machine.vhd(57)" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832804 "|My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dado_ptr memory_state_machine.vhd(57) " "Inferred latch for \"dado_ptr\" at memory_state_machine.vhd(57)" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832804 "|My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_address memory_state_machine.vhd(57) " "Inferred latch for \"read_address\" at memory_state_machine.vhd(57)" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832804 "|My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ack_out_sm memory_state_machine.vhd(57) " "Inferred latch for \"Ack_out_sm\" at memory_state_machine.vhd(57)" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698832804 "|My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_jtag_uart_0 Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Qsys_handshake_jtag_uart_0\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "jtag_uart_0" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698832813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_jtag_uart_0_scfifo_w Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w " "Elaborating entity \"Qsys_handshake_jtag_uart_0_scfifo_w\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "the_Qsys_handshake_jtag_uart_0_scfifo_w" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698832826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "wfifo" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833041 ""}  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620698833041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698833082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698833082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698833101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698833101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698833121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698833121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698833170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698833170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698833225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698833225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698833274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698833274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_jtag_uart_0_scfifo_r Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r " "Elaborating entity \"Qsys_handshake_jtag_uart_0_scfifo_r\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "the_Qsys_handshake_jtag_uart_0_scfifo_r" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "Qsys_handshake_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833597 ""}  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620698833597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833668 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0 Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Qsys_handshake_nios2_gen2_0\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "nios2_gen2_0" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0.v" "cpu" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_test_bench Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_test_bench:the_Qsys_handshake_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_test_bench:the_Qsys_handshake_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "Qsys_handshake_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698833889 ""}  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620698833889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698833935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698833935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "Qsys_handshake_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698833973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834033 ""}  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620698834033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_td_mode Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_td_mode:Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_dtrace\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_td_mode:Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834317 ""}  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620698834317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698834365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698834365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834511 ""}  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620698834511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834513 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_nios2_gen2_0:nios2_gen2_0\|Qsys_handshake_nios2_gen2_0_cpu:cpu\|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci\|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_onchip_memory2_0 Qsys_handshake:Label_SoC\|Qsys_handshake_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Qsys_handshake_onchip_memory2_0\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "onchip_memory2_0" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_handshake:Label_SoC\|Qsys_handshake_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_handshake:Label_SoC\|Qsys_handshake_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_handshake:Label_SoC\|Qsys_handshake_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_handshake:Label_SoC\|Qsys_handshake_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_handshake:Label_SoC\|Qsys_handshake_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Qsys_handshake_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Qsys_handshake_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698834814 ""}  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620698834814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_srh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_srh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_srh1 " "Found entity 1: altsyncram_srh1" {  } { { "db/altsyncram_srh1.tdf" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/altsyncram_srh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698834859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698834859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_srh1 Qsys_handshake:Label_SoC\|Qsys_handshake_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_srh1:auto_generated " "Elaborating entity \"altsyncram_srh1\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_srh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0 Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Qsys_handshake_mm_interconnect_0\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "mm_interconnect_0" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698834997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:handshake_memory_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:handshake_memory_0_avalon_slave_translator\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "handshake_memory_0_avalon_slave_translator" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_router Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router:router " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_router\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "router" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_router_default_decode Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router:router\|Qsys_handshake_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_router_default_decode\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router:router\|Qsys_handshake_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_router_001 Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_router_001\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "router_001" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_router_001_default_decode Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_001:router_001\|Qsys_handshake_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_001:router_001\|Qsys_handshake_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_router_002 Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_router_002\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "router_002" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_router_002_default_decode Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_002:router_002\|Qsys_handshake_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_002:router_002\|Qsys_handshake_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_router_004 Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_router_004\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "router_004" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_router_004_default_decode Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_004:router_004\|Qsys_handshake_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_router_004:router_004\|Qsys_handshake_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_cmd_demux Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_cmd_demux\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_cmd_demux_001 Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_cmd_mux Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_cmd_mux\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_cmd_mux_002 Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_cmd_mux_002\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_rsp_demux Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_rsp_demux\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_rsp_mux Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_rsp_mux\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_rsp_mux_001 Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_avalon_st_adapter Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_mm_interconnect_0:mm_interconnect_0\|Qsys_handshake_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_handshake_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_handshake_irq_mapper Qsys_handshake:Label_SoC\|Qsys_handshake_irq_mapper:irq_mapper " "Elaborating entity \"Qsys_handshake_irq_mapper\" for hierarchy \"Qsys_handshake:Label_SoC\|Qsys_handshake_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "irq_mapper" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys_handshake:Label_SoC\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys_handshake:Label_SoC\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys_handshake/qsys_handshake.v" "rst_controller" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/qsys_handshake.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys_handshake:Label_SoC\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys_handshake:Label_SoC\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys_handshake/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys_handshake:Label_SoC\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys_handshake:Label_SoC\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys_handshake/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698835589 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620698836359 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.10.23:07:20 Progress: Loading sldc8fe7a70/alt_sld_fab_wrapper_hw.tcl " "2021.05.10.23:07:20 Progress: Loading sldc8fe7a70/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698840919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698843684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698843845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698846756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698846858 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698846974 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698847108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698847115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698847115 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620698847808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8fe7a70/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8fe7a70/alt_sld_fab.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/sldc8fe7a70/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698848026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698848026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698848114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698848114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698848127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698848127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698848187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698848187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698848274 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698848274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698848274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/sldc8fe7a70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620698848337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698848337 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\|memory:my_memory\|ram " "RAM logic \"Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\|memory:my_memory\|ram\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/qsys_handshake/submodules/memory.vhd" "ram" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory.vhd" 48 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620698849976 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1620698849976 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620698850767 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\|memory_state_machine:my_memory_fsm\|out_data Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\|memory_state_machine:my_memory_fsm\|dado_ptr " "Duplicate LATCH primitive \"Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\|memory_state_machine:my_memory_fsm\|out_data\" merged with LATCH primitive \"Qsys_handshake:Label_SoC\|memory_top:handshake_memory_0\|memory_state_machine:my_memory_fsm\|dado_ptr\"" {  } { { "db/ip/qsys_handshake/submodules/memory_state_machine.vhd" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/memory_state_machine.vhd" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620698850862 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1620698850862 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 398 -1 0 } } { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_jtag_uart_0.v" 352 -1 0 } } { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/qsys_handshake/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620698850872 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620698850872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698851796 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620698852973 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/output_files/nios_acel_hand.map.smsg " "Generated suppressed messages file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/output_files/nios_acel_hand.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698853356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620698854248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620698854248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1875 " "Implemented 1875 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620698854467 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620698854467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1724 " "Implemented 1724 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620698854467 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620698854467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620698854467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620698854516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 23:07:34 2021 " "Processing ended: Mon May 10 23:07:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620698854516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620698854516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620698854516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620698854516 ""}
